Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Dec 17 11:55:58 2024
| Host         : dt22-linux running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_memory/mem_op_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_memory/mem_op_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_memory/mem_size_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_memory/mem_size_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 6913 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.793        0.000                      0                24632        0.036        0.000                      0                24632        3.000        0.000                       0                  7194  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                       ------------       ----------      --------------
clk_in1                                                     {0.000 5.000}      10.000          100.000         
  clk_cpu_design_1_clk_wiz_0_0                              {0.000 10.000}     20.000          50.000          
  clk_uart_design_1_clk_wiz_0_0                             {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         
design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                                 {0.000 5.000}      10.000          100.000         
  clk_cpu_design_1_clk_wiz_0_0_1                            {0.000 10.000}     20.000          50.000          
  clk_uart_design_1_clk_wiz_0_0_1                           {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0_1                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_cpu_design_1_clk_wiz_0_0                                    2.793        0.000                      0                18417        0.120        0.000                      0                18417        8.750        0.000                       0                  6568  
  clk_uart_design_1_clk_wiz_0_0                                  14.549        0.000                      0                  599        0.156        0.000                      0                  599        9.500        0.000                       0                   349  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                               7.845        0.000                       0                     3  
design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.449        0.000                      0                  222        0.090        0.000                      0                  222       15.686        0.000                       0                   233  
design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.684        0.000                      0                   46        0.263        0.000                      0                   46       16.166        0.000                       0                    40  
sys_clk_pin                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_cpu_design_1_clk_wiz_0_0_1                                  2.795        0.000                      0                18417        0.120        0.000                      0                18417        8.750        0.000                       0                  6568  
  clk_uart_design_1_clk_wiz_0_0_1                                14.551        0.000                      0                  599        0.156        0.000                      0                  599        9.500        0.000                       0                   349  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_uart_design_1_clk_wiz_0_0    clk_cpu_design_1_clk_wiz_0_0          11.998        0.000                      0                   13        0.167        0.000                      0                   13  
clk_cpu_design_1_clk_wiz_0_0_1   clk_cpu_design_1_clk_wiz_0_0           2.793        0.000                      0                18417        0.036        0.000                      0                18417  
clk_uart_design_1_clk_wiz_0_0_1  clk_cpu_design_1_clk_wiz_0_0          11.998        0.000                      0                   13        0.167        0.000                      0                   13  
clk_cpu_design_1_clk_wiz_0_0     clk_uart_design_1_clk_wiz_0_0         12.938        0.000                      0                   17        0.176        0.000                      0                   17  
clk_cpu_design_1_clk_wiz_0_0_1   clk_uart_design_1_clk_wiz_0_0         12.938        0.000                      0                   17        0.176        0.000                      0                   17  
clk_uart_design_1_clk_wiz_0_0_1  clk_uart_design_1_clk_wiz_0_0         14.549        0.000                      0                  599        0.072        0.000                      0                  599  
clk_cpu_design_1_clk_wiz_0_0     clk_cpu_design_1_clk_wiz_0_0_1         2.793        0.000                      0                18417        0.036        0.000                      0                18417  
clk_uart_design_1_clk_wiz_0_0    clk_cpu_design_1_clk_wiz_0_0_1        11.998        0.000                      0                   13        0.167        0.000                      0                   13  
clk_uart_design_1_clk_wiz_0_0_1  clk_cpu_design_1_clk_wiz_0_0_1        12.000        0.000                      0                   13        0.169        0.000                      0                   13  
clk_cpu_design_1_clk_wiz_0_0     clk_uart_design_1_clk_wiz_0_0_1       12.938        0.000                      0                   17        0.176        0.000                      0                   17  
clk_uart_design_1_clk_wiz_0_0    clk_uart_design_1_clk_wiz_0_0_1       14.549        0.000                      0                  599        0.072        0.000                      0                  599  
clk_cpu_design_1_clk_wiz_0_0_1   clk_uart_design_1_clk_wiz_0_0_1       12.940        0.000                      0                   17        0.178        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_cpu_design_1_clk_wiz_0_0     clk_cpu_design_1_clk_wiz_0_0           6.362        0.000                      0                 4982        0.540        0.000                      0                 4982  
**async_default**                clk_cpu_design_1_clk_wiz_0_0_1   clk_cpu_design_1_clk_wiz_0_0           6.362        0.000                      0                 4982        0.456        0.000                      0                 4982  
**async_default**                clk_cpu_design_1_clk_wiz_0_0     clk_cpu_design_1_clk_wiz_0_0_1         6.362        0.000                      0                 4982        0.456        0.000                      0                 4982  
**async_default**                clk_cpu_design_1_clk_wiz_0_0_1   clk_cpu_design_1_clk_wiz_0_0_1         6.364        0.000                      0                 4982        0.540        0.000                      0                 4982  
**async_default**                clk_cpu_design_1_clk_wiz_0_0     clk_uart_design_1_clk_wiz_0_0          9.805        0.000                      0                  342        1.771        0.000                      0                  342  
**async_default**                clk_cpu_design_1_clk_wiz_0_0_1   clk_uart_design_1_clk_wiz_0_0          9.805        0.000                      0                  342        1.771        0.000                      0                  342  
**async_default**                clk_cpu_design_1_clk_wiz_0_0     clk_uart_design_1_clk_wiz_0_0_1        9.805        0.000                      0                  342        1.771        0.000                      0                  342  
**async_default**                clk_cpu_design_1_clk_wiz_0_0_1   clk_uart_design_1_clk_wiz_0_0_1        9.807        0.000                      0                  342        1.773        0.000                      0                  342  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_design_1_clk_wiz_0_0
  To Clock:  clk_cpu_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.736ns  (logic 1.651ns (9.865%)  route 15.085ns (90.135%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 18.741 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        11.069    15.830    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y38         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.762    18.741    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.221    
                         clock uncertainty           -0.084    19.138    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.623    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                         -15.830    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.539ns  (logic 1.651ns (9.982%)  route 14.888ns (90.018%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 18.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.872    15.633    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y37         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.758    18.737    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    19.217    
                         clock uncertainty           -0.084    19.134    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.619    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.462ns  (logic 1.651ns (10.029%)  route 14.811ns (89.971%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.795    15.556    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y39         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.712    18.691    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y39         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.171    
                         clock uncertainty           -0.084    19.088    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.573    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -15.556    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.257ns  (logic 1.651ns (10.156%)  route 14.606ns (89.844%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 18.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.590    15.351    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y36         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.702    18.681    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y36         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    19.161    
                         clock uncertainty           -0.084    19.078    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.563    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.563    
                         arrival time                         -15.351    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.205ns  (logic 1.651ns (10.188%)  route 14.554ns (89.812%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 18.727 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.538    15.299    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.748    18.727    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    19.207    
                         clock uncertainty           -0.084    19.124    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.609    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.609    
                         arrival time                         -15.299    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.017ns  (logic 1.651ns (10.308%)  route 14.366ns (89.692%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.350    15.111    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y37         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.707    18.686    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y37         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.166    
                         clock uncertainty           -0.084    19.083    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.568    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.568    
                         arrival time                         -15.111    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.333ns  (logic 3.763ns (23.039%)  route 12.570ns (76.961%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.627    -0.913    design_1_i/dti_riscv_0/inst/clk
    SLICE_X56Y97         FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/Q
                         net (fo=128, routed)         1.486     1.091    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep_n_1
    SLICE_X53Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.215 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7_n_1
    SLICE_X53Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.427 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3/O
                         net (fo=1, routed)           1.184     2.611    design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3_n_1
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.299     2.910 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2/O
                         net (fo=1, routed)           0.735     3.645    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2_n_1
    SLICE_X50Y101        LUT5 (Prop_lut5_I2_O)        0.124     3.769 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1/O
                         net (fo=5, routed)           1.030     4.799    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1_n_1
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  design_1_i/dti_riscv_0/inst/i__carry_i_15/O
                         net (fo=8, routed)           0.774     5.697    design_1_i/dti_riscv_0/inst/i__carry_i_15_n_1
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.821 r  design_1_i/dti_riscv_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.821    design_1_i/dti_riscv_0/inst/i__carry_i_8__0_n_1
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.353 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.353    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry_n_1
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0_n_1
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.581    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1_n_1
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           1.055     7.750    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2_n_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.150     7.900 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8/O
                         net (fo=1, routed)           0.154     8.055    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.381 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3/O
                         net (fo=87, routed)          0.834     9.214    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3_n_1
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.338 r  design_1_i/dti_riscv_0/inst/imem_data_in[13]_i_34/O
                         net (fo=150, routed)         2.547    11.885    design_1_i/dti_riscv_0/inst/imem_data_in[13]_i_34_n_1
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.009 f  design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_19/O
                         net (fo=1, routed)           0.000    12.009    design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_19_n_1
    SLICE_X65Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    12.226 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[11]_i_7/O
                         net (fo=1, routed)           1.178    13.404    design_1_i/dti_riscv_0/inst/imem_data_in_reg[11]_i_7_n_1
    SLICE_X65Y59         LUT6 (Prop_lut6_I1_O)        0.299    13.703 f  design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_2/O
                         net (fo=1, routed)           1.593    15.296    design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_2_n_1
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.124    15.420 r  design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_1/O
                         net (fo=1, routed)           0.000    15.420    design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_1_n_1
    SLICE_X43Y71         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.503    18.483    design_1_i/dti_riscv_0/inst/clk
    SLICE_X43Y71         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[11]/C
                         clock pessimism              0.487    18.970    
                         clock uncertainty           -0.084    18.887    
    SLICE_X43Y71         FDCE (Setup_fdce_C_D)        0.031    18.918    design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.357ns  (logic 3.933ns (24.044%)  route 12.424ns (75.956%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.627    -0.913    design_1_i/dti_riscv_0/inst/clk
    SLICE_X56Y97         FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/Q
                         net (fo=128, routed)         1.486     1.091    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep_n_1
    SLICE_X53Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.215 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7_n_1
    SLICE_X53Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.427 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3/O
                         net (fo=1, routed)           1.184     2.611    design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3_n_1
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.299     2.910 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2/O
                         net (fo=1, routed)           0.735     3.645    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2_n_1
    SLICE_X50Y101        LUT5 (Prop_lut5_I2_O)        0.124     3.769 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1/O
                         net (fo=5, routed)           1.030     4.799    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1_n_1
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  design_1_i/dti_riscv_0/inst/i__carry_i_15/O
                         net (fo=8, routed)           0.774     5.697    design_1_i/dti_riscv_0/inst/i__carry_i_15_n_1
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.821 r  design_1_i/dti_riscv_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.821    design_1_i/dti_riscv_0/inst/i__carry_i_8__0_n_1
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.353 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.353    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry_n_1
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0_n_1
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.581    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1_n_1
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           1.055     7.750    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2_n_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.150     7.900 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8/O
                         net (fo=1, routed)           0.154     8.055    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.381 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3/O
                         net (fo=87, routed)          0.869     9.249    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3_n_1
    SLICE_X53Y89         LUT5 (Prop_lut5_I1_O)        0.124     9.373 r  design_1_i/dti_riscv_0/inst/pc[4]_i_1/O
                         net (fo=6, routed)           0.652    10.026    design_1_i/dti_riscv_0/inst/pc[4]_i_1_n_1
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.124    10.150 r  design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_16/O
                         net (fo=120, routed)         2.295    12.444    design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_16_n_1
    SLICE_X28Y52         MUXF7 (Prop_muxf7_S_O)       0.276    12.720 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[12]_i_25/O
                         net (fo=1, routed)           0.000    12.720    design_1_i/dti_riscv_0/inst/imem_data_in_reg[12]_i_25_n_1
    SLICE_X28Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    12.814 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[12]_i_10/O
                         net (fo=1, routed)           1.172    13.986    design_1_i/dti_riscv_0/inst/imem_data_in_reg[12]_i_10_n_1
    SLICE_X31Y65         LUT5 (Prop_lut5_I2_O)        0.316    14.302 r  design_1_i/dti_riscv_0/inst/imem_data_in[12]_i_3/O
                         net (fo=1, routed)           1.018    15.321    design_1_i/dti_riscv_0/inst/imem_data_in[12]_i_3_n_1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    15.445 r  design_1_i/dti_riscv_0/inst/imem_data_in[12]_i_1/O
                         net (fo=1, routed)           0.000    15.445    design_1_i/dti_riscv_0/inst/imem_data_in[12]_i_1_n_1
    SLICE_X42Y75         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.498    18.478    design_1_i/dti_riscv_0/inst/clk
    SLICE_X42Y75         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[12]/C
                         clock pessimism              0.487    18.965    
                         clock uncertainty           -0.084    18.882    
    SLICE_X42Y75         FDCE (Setup_fdce_C_D)        0.077    18.959    design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         18.959    
                         arrival time                         -15.445    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.917ns  (logic 1.651ns (10.372%)  route 14.266ns (89.628%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 18.676 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.250    15.012    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y35         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.697    18.676    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.156    
                         clock uncertainty           -0.084    19.073    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.558    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                         -15.012    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.253ns  (logic 3.933ns (24.198%)  route 12.320ns (75.802%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.627    -0.913    design_1_i/dti_riscv_0/inst/clk
    SLICE_X56Y97         FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/Q
                         net (fo=128, routed)         1.486     1.091    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep_n_1
    SLICE_X53Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.215 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7_n_1
    SLICE_X53Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.427 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3/O
                         net (fo=1, routed)           1.184     2.611    design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3_n_1
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.299     2.910 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2/O
                         net (fo=1, routed)           0.735     3.645    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2_n_1
    SLICE_X50Y101        LUT5 (Prop_lut5_I2_O)        0.124     3.769 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1/O
                         net (fo=5, routed)           1.030     4.799    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1_n_1
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  design_1_i/dti_riscv_0/inst/i__carry_i_15/O
                         net (fo=8, routed)           0.774     5.697    design_1_i/dti_riscv_0/inst/i__carry_i_15_n_1
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.821 r  design_1_i/dti_riscv_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.821    design_1_i/dti_riscv_0/inst/i__carry_i_8__0_n_1
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.353 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.353    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry_n_1
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0_n_1
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.581    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1_n_1
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           1.055     7.750    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2_n_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.150     7.900 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8/O
                         net (fo=1, routed)           0.154     8.055    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.381 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3/O
                         net (fo=87, routed)          0.869     9.249    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3_n_1
    SLICE_X53Y89         LUT5 (Prop_lut5_I1_O)        0.124     9.373 r  design_1_i/dti_riscv_0/inst/pc[4]_i_1/O
                         net (fo=6, routed)           0.652    10.026    design_1_i/dti_riscv_0/inst/pc[4]_i_1_n_1
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.124    10.150 r  design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_16/O
                         net (fo=120, routed)         2.292    12.441    design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_16_n_1
    SLICE_X28Y49         MUXF7 (Prop_muxf7_S_O)       0.276    12.717 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[25]_i_26/O
                         net (fo=1, routed)           0.000    12.717    design_1_i/dti_riscv_0/inst/imem_data_in_reg[25]_i_26_n_1
    SLICE_X28Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    12.811 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[25]_i_10/O
                         net (fo=1, routed)           1.178    13.990    design_1_i/dti_riscv_0/inst/imem_data_in_reg[25]_i_10_n_1
    SLICE_X40Y65         LUT5 (Prop_lut5_I2_O)        0.316    14.306 r  design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_3/O
                         net (fo=1, routed)           0.911    15.216    design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_3_n_1
    SLICE_X43Y71         LUT6 (Prop_lut6_I3_O)        0.124    15.340 r  design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_1/O
                         net (fo=1, routed)           0.000    15.340    design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_1_n_1
    SLICE_X43Y71         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.503    18.483    design_1_i/dti_riscv_0/inst/clk
    SLICE_X43Y71         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[25]/C
                         clock pessimism              0.487    18.970    
                         clock uncertainty           -0.084    18.887    
    SLICE_X43Y71         FDCE (Setup_fdce_C_D)        0.031    18.918    design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.340    
  -------------------------------------------------------------------
                         slack                                  3.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y57         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y57         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.634    -0.530    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X45Y46         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.333    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X45Y46         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.909    -0.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X45Y46         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.235    -0.530    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.075    -0.455    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.570    -0.594    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.397    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X37Y55         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.841    -0.832    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.075    -0.519    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y22     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y22     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y4      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y4      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y18     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y18     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y31     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y31     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y53     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y53     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y54     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y54     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_design_1_clk_wiz_0_0
  To Clock:  clk_uart_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.549ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.704ns (13.751%)  route 4.415ns (86.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.610    -0.930    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/Q
                         net (fo=13, routed)          0.919     0.445    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state
    SLICE_X47Y116        LUT2 (Prop_lut2_I1_O)        0.124     0.569 r  design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0/O
                         net (fo=35, routed)          2.666     3.235    design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0_n_1
    SLICE_X34Y126        LUT6 (Prop_lut6_I2_O)        0.124     3.359 r  design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0/O
                         net (fo=8, routed)           0.830     4.189    design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0_n_1
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.488    18.467    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][0]/C
                         clock pessimism              0.560    19.027    
                         clock uncertainty           -0.084    18.943    
    SLICE_X39Y122        FDCE (Setup_fdce_C_CE)      -0.205    18.738    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][0]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.549ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.704ns (13.751%)  route 4.415ns (86.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.610    -0.930    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/Q
                         net (fo=13, routed)          0.919     0.445    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state
    SLICE_X47Y116        LUT2 (Prop_lut2_I1_O)        0.124     0.569 r  design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0/O
                         net (fo=35, routed)          2.666     3.235    design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0_n_1
    SLICE_X34Y126        LUT6 (Prop_lut6_I2_O)        0.124     3.359 r  design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0/O
                         net (fo=8, routed)           0.830     4.189    design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0_n_1
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.488    18.467    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][1]/C
                         clock pessimism              0.560    19.027    
                         clock uncertainty           -0.084    18.943    
    SLICE_X39Y122        FDCE (Setup_fdce_C_CE)      -0.205    18.738    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][1]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.549ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.704ns (13.751%)  route 4.415ns (86.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.610    -0.930    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/Q
                         net (fo=13, routed)          0.919     0.445    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state
    SLICE_X47Y116        LUT2 (Prop_lut2_I1_O)        0.124     0.569 r  design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0/O
                         net (fo=35, routed)          2.666     3.235    design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0_n_1
    SLICE_X34Y126        LUT6 (Prop_lut6_I2_O)        0.124     3.359 r  design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0/O
                         net (fo=8, routed)           0.830     4.189    design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0_n_1
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.488    18.467    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][2]/C
                         clock pessimism              0.560    19.027    
                         clock uncertainty           -0.084    18.943    
    SLICE_X39Y122        FDCE (Setup_fdce_C_CE)      -0.205    18.738    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][2]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.572ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.642ns (12.493%)  route 4.497ns (87.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.611    -0.929    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.518    -0.411 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/Q
                         net (fo=43, routed)          3.778     3.367    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[2]
    SLICE_X31Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.491 r  design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0/O
                         net (fo=8, routed)           0.719     4.210    design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0_n_1
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/C
                         clock pessimism              0.560    19.035    
                         clock uncertainty           -0.084    18.951    
    SLICE_X30Y117        FDCE (Setup_fdce_C_CE)      -0.169    18.782    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 14.572    

Slack (MET) :             14.572ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.642ns (12.493%)  route 4.497ns (87.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.611    -0.929    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.518    -0.411 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/Q
                         net (fo=43, routed)          3.778     3.367    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[2]
    SLICE_X31Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.491 r  design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0/O
                         net (fo=8, routed)           0.719     4.210    design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0_n_1
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][4]/C
                         clock pessimism              0.560    19.035    
                         clock uncertainty           -0.084    18.951    
    SLICE_X30Y117        FDCE (Setup_fdce_C_CE)      -0.169    18.782    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][4]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 14.572    

Slack (MET) :             14.572ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.642ns (12.493%)  route 4.497ns (87.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.611    -0.929    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.518    -0.411 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/Q
                         net (fo=43, routed)          3.778     3.367    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[2]
    SLICE_X31Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.491 r  design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0/O
                         net (fo=8, routed)           0.719     4.210    design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0_n_1
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][5]/C
                         clock pessimism              0.560    19.035    
                         clock uncertainty           -0.084    18.951    
    SLICE_X30Y117        FDCE (Setup_fdce_C_CE)      -0.169    18.782    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][5]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 14.572    

Slack (MET) :             14.581ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.773ns (15.082%)  route 4.352ns (84.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.609    -0.931    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.478    -0.453 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/Q
                         net (fo=36, routed)          3.489     3.036    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[4]
    SLICE_X31Y121        LUT6 (Prop_lut6_I0_O)        0.295     3.331 r  design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0/O
                         net (fo=8, routed)           0.864     4.194    design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0_n_1
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.489    18.468    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][3]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.084    18.944    
    SLICE_X30Y126        FDCE (Setup_fdce_C_CE)      -0.169    18.775    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][3]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 14.581    

Slack (MET) :             14.581ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.773ns (15.082%)  route 4.352ns (84.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.609    -0.931    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.478    -0.453 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/Q
                         net (fo=36, routed)          3.489     3.036    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[4]
    SLICE_X31Y121        LUT6 (Prop_lut6_I0_O)        0.295     3.331 r  design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0/O
                         net (fo=8, routed)           0.864     4.194    design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0_n_1
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.489    18.468    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][4]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.084    18.944    
    SLICE_X30Y126        FDCE (Setup_fdce_C_CE)      -0.169    18.775    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][4]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 14.581    

Slack (MET) :             14.581ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.773ns (15.082%)  route 4.352ns (84.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.609    -0.931    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.478    -0.453 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/Q
                         net (fo=36, routed)          3.489     3.036    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[4]
    SLICE_X31Y121        LUT6 (Prop_lut6_I0_O)        0.295     3.331 r  design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0/O
                         net (fo=8, routed)           0.864     4.194    design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0_n_1
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.489    18.468    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][5]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.084    18.944    
    SLICE_X30Y126        FDCE (Setup_fdce_C_CE)      -0.169    18.775    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][5]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 14.581    

Slack (MET) :             14.583ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 0.773ns (15.178%)  route 4.320ns (84.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.609    -0.931    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.478    -0.453 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/Q
                         net (fo=36, routed)          3.523     3.070    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[4]
    SLICE_X31Y117        LUT6 (Prop_lut6_I2_O)        0.295     3.365 r  design_1_i/dti_riscv_0/inst/ff_mem_array[16][7]_i_1__0/O
                         net (fo=8, routed)           0.797     4.162    design_1_i/dti_riscv_0/inst/ff_mem_array[16][7]_i_1__0_n_1
    SLICE_X29Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.495    18.474    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X29Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][0]/C
                         clock pessimism              0.560    19.034    
                         clock uncertainty           -0.084    18.950    
    SLICE_X29Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.745    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][0]
  -------------------------------------------------------------------
                         required time                         18.745    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                 14.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.555    -0.609    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.389    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0[3]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[3]/C
                         clock pessimism              0.240    -0.609    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.064    -0.545    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.555    -0.609    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.389    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0[1]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[1]/C
                         clock pessimism              0.240    -0.609    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.053    -0.556    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDPE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDPE (Prop_fdpe_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state_reg/Q
                         net (fo=11, routed)          0.115    -0.351    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state
    SLICE_X46Y112        LUT4 (Prop_lut4_I2_O)        0.045    -0.306 r  design_1_i/dti_riscv_0/inst/gray_ptr[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.306    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/dti_bin_to_gray_inst/gout[0]
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X46Y112        FDCE (Hold_fdce_C_D)         0.121    -0.473    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.815%)  route 0.132ns (41.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/Q
                         net (fo=8, routed)           0.132    -0.334    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg_n_1_[1]
    SLICE_X56Y110        LUT4 (Prop_lut4_I2_O)        0.048    -0.286 r  design_1_i/dti_riscv_0/inst/tx_acc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc[3]
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X56Y110        FDCE (Hold_fdce_C_D)         0.131    -0.463    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.356    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0[3]
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg1_reg[3]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X47Y112        FDCE (Hold_fdce_C_D)         0.072    -0.535    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.551    -0.613    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y120        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/Q
                         net (fo=32, routed)          0.128    -0.344    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg_n_1_[6]
    SLICE_X47Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.822    -0.851    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25][6]/C
                         clock pessimism              0.254    -0.597    
    SLICE_X47Y118        FDCE (Hold_fdce_C_D)         0.070    -0.527    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25][6]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/Q
                         net (fo=8, routed)           0.132    -0.334    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg_n_1_[1]
    SLICE_X56Y110        LUT3 (Prop_lut3_I1_O)        0.045    -0.289 r  design_1_i/dti_riscv_0/inst/tx_acc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc[2]
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X56Y110        FDCE (Hold_fdce_C_D)         0.120    -0.474    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.516%)  route 0.083ns (28.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/Q
                         net (fo=6, routed)           0.083    -0.360    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg_n_1_[4]
    SLICE_X57Y110        LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  design_1_i/dti_riscv_0/inst/tx_acc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc[6]
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X57Y110        FDCE (Hold_fdce_C_D)         0.092    -0.502    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.559    -0.605    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/Q
                         net (fo=8, routed)           0.109    -0.355    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg_n_1_[0]
    SLICE_X41Y112        LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[2]_i_1_n_1
    SLICE_X41Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.830    -0.843    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X41Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/C
                         clock pessimism              0.251    -0.592    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.091    -0.501    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.420%)  route 0.156ns (52.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.551    -0.613    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y120        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/Q
                         net (fo=32, routed)          0.156    -0.316    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg_n_1_[6]
    SLICE_X44Y120        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.821    -0.852    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X44Y120        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29][6]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X44Y120        FDCE (Hold_fdce_C_D)         0.070    -0.507    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29][6]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y119    design_1_i/dti_riscv_0/inst/FSM_sequential_dti_riscv/dti_apb_peripheral/apb_uart/receiver/current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X47Y119    design_1_i/dti_riscv_0/inst/FSM_sequential_dti_riscv/dti_apb_peripheral/apb_uart/receiver/current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y111    design_1_i/dti_riscv_0/inst/FSM_sequential_dti_riscv/dti_apb_peripheral/apb_uart/transmitter/current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y111    design_1_i/dti_riscv_0/inst/FSM_sequential_dti_riscv/dti_apb_peripheral/apb_uart/transmitter/current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y111    design_1_i/dti_riscv_0/inst/FSM_sequential_dti_riscv/dti_apb_peripheral/apb_uart/transmitter/current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y111    design_1_i/dti_riscv_0/inst/FSM_sequential_dti_riscv/dti_apb_peripheral/apb_uart/transmitter/current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y116    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y116    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y116    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y116    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y116    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y116    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y116    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y116    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y119    design_1_i/dti_riscv_0/inst/FSM_sequential_dti_riscv/dti_apb_peripheral/apb_uart/receiver/current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y119    design_1_i/dti_riscv_0/inst/FSM_sequential_dti_riscv/dti_apb_peripheral/apb_uart/receiver/current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y126    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.449ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.169ns  (logic 0.772ns (24.361%)  route 2.397ns (75.639%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.601 - 33.333 ) 
    Source Clock Delay      (SCD):    3.669ns = ( 20.335 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.335    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y57         FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.524    20.859 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.828    21.687    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.811 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.569    23.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X41Y53         LUT4 (Prop_lut4_I0_O)        0.124    23.504 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.504    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_1
    SLICE_X41Y53         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.515    36.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y53         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.359    36.960    
                         clock uncertainty           -0.035    36.924    
    SLICE_X41Y53         FDCE (Setup_fdce_C_D)        0.029    36.953    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                         -23.504    
  -------------------------------------------------------------------
                         slack                                 13.449    

Slack (MET) :             13.467ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.197ns  (logic 0.800ns (25.024%)  route 2.397ns (74.976%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.601 - 33.333 ) 
    Source Clock Delay      (SCD):    3.669ns = ( 20.335 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.335    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y57         FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.524    20.859 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.828    21.687    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.811 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.569    23.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.152    23.532 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.532    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_1
    SLICE_X41Y53         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.515    36.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y53         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.359    36.960    
                         clock uncertainty           -0.035    36.924    
    SLICE_X41Y53         FDCE (Setup_fdce_C_D)        0.075    36.999    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                         -23.532    
  -------------------------------------------------------------------
                         slack                                 13.467    

Slack (MET) :             13.541ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.704ns (24.273%)  route 2.196ns (75.727%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 19.934 - 16.667 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.638     3.670    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y56         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.456     4.126 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           1.124     5.250    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][7]
    SLICE_X35Y57         LUT6 (Prop_lut6_I3_O)        0.124     5.374 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     5.807    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_1
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.931 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.639     6.570    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X34Y57         FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.515    19.934    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y57         FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.376    20.310    
                         clock uncertainty           -0.035    20.275    
    SLICE_X34Y57         FDRE (Setup_fdre_C_CE)      -0.164    20.111    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.111    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                 13.541    

Slack (MET) :             13.903ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.715ns  (logic 0.772ns (28.439%)  route 1.943ns (71.561%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.598 - 33.333 ) 
    Source Clock Delay      (SCD):    3.669ns = ( 20.335 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.335    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y57         FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.524    20.859 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.828    21.687    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.811 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.114    22.926    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124    23.050 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.050    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_1
    SLICE_X43Y54         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.512    36.598    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y54         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.359    36.957    
                         clock uncertainty           -0.035    36.921    
    SLICE_X43Y54         FDCE (Setup_fdce_C_D)        0.031    36.952    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.952    
                         arrival time                         -23.050    
  -------------------------------------------------------------------
                         slack                                 13.903    

Slack (MET) :             14.142ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.477ns  (logic 0.772ns (31.172%)  route 1.705ns (68.828%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.598 - 33.333 ) 
    Source Clock Delay      (SCD):    3.669ns = ( 20.335 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.335    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y57         FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.524    20.859 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.828    21.687    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.811 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.876    22.688    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y54         LUT3 (Prop_lut3_I0_O)        0.124    22.812 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.812    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_1
    SLICE_X43Y54         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.512    36.598    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y54         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.359    36.957    
                         clock uncertainty           -0.035    36.921    
    SLICE_X43Y54         FDCE (Setup_fdce_C_D)        0.032    36.953    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                         -22.812    
  -------------------------------------------------------------------
                         slack                                 14.142    

Slack (MET) :             14.145ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.470ns  (logic 0.772ns (31.258%)  route 1.698ns (68.742%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.598 - 33.333 ) 
    Source Clock Delay      (SCD):    3.669ns = ( 20.335 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.335    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y57         FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.524    20.859 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.828    21.687    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.811 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.869    22.681    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.124    22.805 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.805    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_1
    SLICE_X43Y56         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.512    36.598    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y56         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.359    36.957    
                         clock uncertainty           -0.035    36.921    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.029    36.950    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.950    
                         arrival time                         -22.805    
  -------------------------------------------------------------------
                         slack                                 14.145    

Slack (MET) :             14.192ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.470ns  (logic 0.765ns (30.977%)  route 1.705ns (69.023%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 36.598 - 33.333 ) 
    Source Clock Delay      (SCD):    3.669ns = ( 20.335 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.335    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y57         FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.524    20.859 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.828    21.687    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.811 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.876    22.688    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y54         LUT4 (Prop_lut4_I0_O)        0.117    22.805 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.805    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_1
    SLICE_X43Y54         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.512    36.598    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y54         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.359    36.957    
                         clock uncertainty           -0.035    36.921    
    SLICE_X43Y54         FDCE (Setup_fdce_C_D)        0.075    36.996    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.996    
                         arrival time                         -22.805    
  -------------------------------------------------------------------
                         slack                                 14.192    

Slack (MET) :             14.230ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.454ns  (logic 0.772ns (31.454%)  route 1.682ns (68.546%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.602 - 33.333 ) 
    Source Clock Delay      (SCD):    3.669ns = ( 20.335 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.335    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y57         FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.524    20.859 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.851    21.710    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X34Y56         LUT6 (Prop_lut6_I4_O)        0.124    21.834 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.831    22.665    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X34Y55         LUT6 (Prop_lut6_I1_O)        0.124    22.789 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.789    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X34Y55         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.516    36.602    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y55         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.376    36.978    
                         clock uncertainty           -0.035    36.942    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.077    37.019    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         37.019    
                         arrival time                         -22.789    
  -------------------------------------------------------------------
                         slack                                 14.230    

Slack (MET) :             14.307ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.312ns  (logic 0.772ns (33.396%)  route 1.540ns (66.604%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.601 - 33.333 ) 
    Source Clock Delay      (SCD):    3.669ns = ( 20.335 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.335    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y57         FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.524    20.859 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.828    21.687    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.811 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.711    22.523    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X41Y55         LUT2 (Prop_lut2_I0_O)        0.124    22.647 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.647    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_1
    SLICE_X41Y55         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.515    36.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y55         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.359    36.960    
                         clock uncertainty           -0.035    36.924    
    SLICE_X41Y55         FDCE (Setup_fdce_C_D)        0.029    36.953    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                         -22.647    
  -------------------------------------------------------------------
                         slack                                 14.307    

Slack (MET) :             14.359ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.306ns  (logic 0.766ns (33.223%)  route 1.540ns (66.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.601 - 33.333 ) 
    Source Clock Delay      (SCD):    3.669ns = ( 20.335 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.637    20.335    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y57         FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.524    20.859 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.828    21.687    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.811 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.711    22.523    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X41Y55         LUT3 (Prop_lut3_I0_O)        0.118    22.641 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.641    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_1
    SLICE_X41Y55         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.515    36.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y55         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.359    36.960    
                         clock uncertainty           -0.035    36.924    
    SLICE_X41Y55         FDCE (Setup_fdce_C_D)        0.075    36.999    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                         -22.641    
  -------------------------------------------------------------------
                         slack                                 14.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.021%)  route 0.256ns (60.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.363    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y60         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.164     1.527 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.256     1.783    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_1_[10]
    SLICE_X50Y58         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y58         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.129     1.629    
    SLICE_X50Y58         FDCE (Hold_fdce_C_D)         0.064     1.693    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.927%)  route 0.292ns (64.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.364    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y58         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.164     1.528 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.292     1.820    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_1_[28]
    SLICE_X53Y61         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.756    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y61         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                         clock pessimism             -0.129     1.627    
    SLICE_X53Y61         FDCE (Hold_fdce_C_D)         0.070     1.697    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.561%)  route 0.311ns (65.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.364    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y58         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.164     1.528 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.311     1.838    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_1_[29]
    SLICE_X53Y61         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.756    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y61         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                         clock pessimism             -0.129     1.627    
    SLICE_X53Y61         FDCE (Hold_fdce_C_D)         0.072     1.699    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.248%)  route 0.260ns (63.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.364    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y58         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.148     1.512 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.260     1.772    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_1_[6]
    SLICE_X58Y59         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.760    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y59         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                         clock pessimism             -0.129     1.631    
    SLICE_X58Y59         FDCE (Hold_fdce_C_D)         0.000     1.631    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.373%)  route 0.293ns (69.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.365    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y58         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDCE (Prop_fdce_C_Q)         0.128     1.493 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.293     1.786    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_1_[26]
    SLICE_X57Y61         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.831     1.757    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y61         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                         clock pessimism             -0.129     1.628    
    SLICE_X57Y61         FDCE (Hold_fdce_C_D)         0.016     1.644    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.473%)  route 0.337ns (70.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.365    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y58         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDCE (Prop_fdce_C_Q)         0.141     1.506 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.337     1.843    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_1_[22]
    SLICE_X58Y59         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.760    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y59         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                         clock pessimism             -0.129     1.631    
    SLICE_X58Y59         FDCE (Hold_fdce_C_D)         0.063     1.694    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.566     1.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X41Y55         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     1.509 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.117     1.625    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_1
    SLICE_X43Y55         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.836     1.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y55         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.358     1.404    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.070     1.474    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.616%)  route 0.126ns (40.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.569     1.371    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X33Y54         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDCE (Prop_fdce_C_Q)         0.141     1.512 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/Q
                         net (fo=2, routed)           0.126     1.638    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg_n_1_[10]
    SLICE_X34Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.683 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     1.683    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[10]
    SLICE_X34Y54         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.839     1.765    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y54         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                         clock pessimism             -0.358     1.407    
    SLICE_X34Y54         FDCE (Hold_fdce_C_D)         0.121     1.528    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.566     1.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X43Y54         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141     1.509 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     1.619    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit_synced
    SLICE_X43Y53         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.836     1.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y53         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.378     1.384    
    SLICE_X43Y53         FDCE (Hold_fdce_C_D)         0.066     1.450    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.002%)  route 0.125ns (46.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.365    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y58         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDCE (Prop_fdce_C_Q)         0.141     1.506 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=2, routed)           0.125     1.631    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_1_[25]
    SLICE_X49Y59         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.760    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y59         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.379     1.381    
    SLICE_X49Y59         FDCE (Hold_fdce_C_D)         0.066     1.447    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X41Y53   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y55   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X43Y54   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y60   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y61   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y61   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X53Y61   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y60   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y61   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y56   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y55   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y55   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y55   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y55   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y56   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y56   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y53   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y53   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y56   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y62   design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y62   design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y62   design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y62   design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y61   design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y61   design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y61   design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X42Y56   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X42Y56   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X42Y55   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.684ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.787ns  (logic 1.126ns (23.520%)  route 3.661ns (76.480%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 37.038 - 33.333 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 20.662 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.262    18.929    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.025 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.637    20.662    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.524    21.186 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.000    22.186    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X37Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.338 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.828    23.166    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.326    23.492 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.318    23.810    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.124    23.934 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.516    25.450    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X47Y44         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.939    35.272    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.363 r  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.675    37.038    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y44         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.336    37.374    
                         clock uncertainty           -0.035    37.339    
    SLICE_X47Y44         FDCE (Setup_fdce_C_CE)      -0.205    37.134    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -25.450    
  -------------------------------------------------------------------
                         slack                                 11.684    

Slack (MET) :             11.791ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.591ns  (logic 1.126ns (24.526%)  route 3.465ns (75.474%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 36.877 - 33.333 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 20.662 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.262    18.929    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.025 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.637    20.662    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.524    21.186 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.000    22.186    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X37Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.338 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.828    23.166    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.326    23.492 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.967    24.459    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.124    24.583 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.670    25.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X44Y50         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.939    35.272    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.363 r  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.513    36.877    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X44Y50         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.408    37.285    
                         clock uncertainty           -0.035    37.250    
    SLICE_X44Y50         FDCE (Setup_fdce_C_CE)      -0.205    37.045    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.045    
                         arrival time                         -25.253    
  -------------------------------------------------------------------
                         slack                                 11.791    

Slack (MET) :             11.791ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.591ns  (logic 1.126ns (24.526%)  route 3.465ns (75.474%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 36.877 - 33.333 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 20.662 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.262    18.929    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.025 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.637    20.662    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.524    21.186 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.000    22.186    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X37Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.338 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.828    23.166    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.326    23.492 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.967    24.459    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.124    24.583 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.670    25.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X44Y50         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.939    35.272    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.363 r  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.513    36.877    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X44Y50         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.408    37.285    
                         clock uncertainty           -0.035    37.250    
    SLICE_X44Y50         FDCE (Setup_fdce_C_CE)      -0.205    37.045    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         37.045    
                         arrival time                         -25.253    
  -------------------------------------------------------------------
                         slack                                 11.791    

Slack (MET) :             11.885ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.500ns  (logic 1.126ns (25.023%)  route 3.374ns (74.977%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 36.880 - 33.333 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 20.662 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.262    18.929    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.025 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.637    20.662    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.524    21.186 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.000    22.186    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X37Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.338 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.828    23.166    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.326    23.492 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.318    23.810    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.124    23.934 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.228    25.162    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X40Y52         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.939    35.272    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.363 r  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.516    36.880    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y52         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.408    37.288    
                         clock uncertainty           -0.035    37.253    
    SLICE_X40Y52         FDCE (Setup_fdce_C_CE)      -0.205    37.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.048    
                         arrival time                         -25.162    
  -------------------------------------------------------------------
                         slack                                 11.885    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.443ns  (logic 1.126ns (25.340%)  route 3.317ns (74.660%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns = ( 36.875 - 33.333 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 20.662 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.262    18.929    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.025 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.637    20.662    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.524    21.186 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.000    22.186    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X37Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.338 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.828    23.166    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.326    23.492 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.318    23.810    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.124    23.934 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.172    25.106    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X46Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.939    35.272    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.363 r  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.511    36.875    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.408    37.283    
                         clock uncertainty           -0.035    37.248    
    SLICE_X46Y51         FDCE (Setup_fdce_C_CE)      -0.169    37.079    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.079    
                         arrival time                         -25.106    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             12.271ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.144ns  (logic 1.126ns (27.169%)  route 3.018ns (72.831%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.541ns = ( 36.874 - 33.333 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 20.662 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.262    18.929    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.025 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.637    20.662    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.524    21.186 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.000    22.186    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X37Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.338 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.828    23.166    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.326    23.492 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.318    23.810    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.124    23.934 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.873    24.807    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X46Y55         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.939    35.272    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.363 r  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.510    36.874    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y55         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.408    37.282    
                         clock uncertainty           -0.035    37.247    
    SLICE_X46Y55         FDCE (Setup_fdce_C_CE)      -0.169    37.078    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.078    
                         arrival time                         -24.807    
  -------------------------------------------------------------------
                         slack                                 12.271    

Slack (MET) :             12.399ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.979ns  (logic 1.126ns (28.296%)  route 2.853ns (71.704%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.540ns = ( 36.873 - 33.333 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 20.662 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.262    18.929    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.025 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.637    20.662    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.524    21.186 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.000    22.186    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X37Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.338 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.828    23.166    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.326    23.492 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.318    23.810    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.124    23.934 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.708    24.642    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X47Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.939    35.272    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.363 r  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.509    36.873    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.408    37.281    
                         clock uncertainty           -0.035    37.246    
    SLICE_X47Y57         FDCE (Setup_fdce_C_CE)      -0.205    37.041    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.041    
                         arrival time                         -24.642    
  -------------------------------------------------------------------
                         slack                                 12.399    

Slack (MET) :             12.399ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.979ns  (logic 1.126ns (28.296%)  route 2.853ns (71.704%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.540ns = ( 36.873 - 33.333 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 20.662 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.262    18.929    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.025 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.637    20.662    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.524    21.186 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.000    22.186    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X37Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.338 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.828    23.166    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.326    23.492 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.318    23.810    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.124    23.934 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.708    24.642    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X47Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.939    35.272    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.363 r  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.509    36.873    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.408    37.281    
                         clock uncertainty           -0.035    37.246    
    SLICE_X47Y57         FDCE (Setup_fdce_C_CE)      -0.205    37.041    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.041    
                         arrival time                         -24.642    
  -------------------------------------------------------------------
                         slack                                 12.399    

Slack (MET) :             12.399ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.979ns  (logic 1.126ns (28.296%)  route 2.853ns (71.704%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.540ns = ( 36.873 - 33.333 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 20.662 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.262    18.929    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.025 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.637    20.662    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.524    21.186 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.000    22.186    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X37Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.338 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.828    23.166    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.326    23.492 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.318    23.810    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.124    23.934 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.708    24.642    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X47Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.939    35.272    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.363 r  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.509    36.873    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.408    37.281    
                         clock uncertainty           -0.035    37.246    
    SLICE_X47Y57         FDCE (Setup_fdce_C_CE)      -0.205    37.041    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.041    
                         arrival time                         -24.642    
  -------------------------------------------------------------------
                         slack                                 12.399    

Slack (MET) :             12.399ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.979ns  (logic 1.126ns (28.296%)  route 2.853ns (71.704%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.540ns = ( 36.873 - 33.333 ) 
    Source Clock Delay      (SCD):    3.996ns = ( 20.662 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.262    18.929    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    19.025 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.637    20.662    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.524    21.186 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.000    22.186    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X37Y56         LUT3 (Prop_lut3_I2_O)        0.152    22.338 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.828    23.166    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.326    23.492 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.318    23.810    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.124    23.934 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.708    24.642    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X47Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.939    35.272    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.363 r  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.509    36.873    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X47Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.408    37.281    
                         clock uncertainty           -0.035    37.246    
    SLICE_X47Y57         FDCE (Setup_fdce_C_CE)      -0.205    37.041    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         37.041    
                         arrival time                         -24.642    
  -------------------------------------------------------------------
                         slack                                 12.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.892     0.892    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.918 r  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.568     1.486    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y55         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.795    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X35Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.840 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.840    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X35Y55         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.030     1.030    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.059 r  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.839     1.898    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y55         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.412     1.486    
    SLICE_X35Y55         FDCE (Hold_fdce_C_D)         0.091     1.577    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.398ns  (logic 0.191ns (48.039%)  route 0.207ns (51.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 18.565 - 16.667 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 18.153 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.892    17.559    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.585 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.568    18.153    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y57         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.146    18.299 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.134    18.433    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y57         LUT1 (Prop_lut1_I0_O)        0.045    18.478 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.072    18.550    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X32Y57         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.030    17.697    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.726 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.839    18.565    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y57         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.412    18.153    
    SLICE_X32Y57         FDCE (Hold_fdce_C_D)         0.077    18.230    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.230    
                         arrival time                          18.550    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.892     0.892    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.918 r  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.568     1.486    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y55         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.231     1.858    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X35Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.903 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.903    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X35Y55         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.030     1.030    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.059 r  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.839     1.898    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y55         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.412     1.486    
    SLICE_X35Y55         FDCE (Hold_fdce_C_D)         0.092     1.578    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.226ns (48.728%)  route 0.238ns (51.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.892     0.892    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.918 r  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.568     1.486    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y55         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDCE (Prop_fdce_C_Q)         0.128     1.614 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.238     1.852    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X35Y55         LUT3 (Prop_lut3_I2_O)        0.098     1.950 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.950    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X35Y55         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.030     1.030    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.059 r  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.839     1.898    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y55         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.412     1.486    
    SLICE_X35Y55         FDCE (Hold_fdce_C_D)         0.107     1.593    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.614ns  (logic 0.191ns (31.132%)  route 0.423ns (68.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 18.565 - 16.667 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 18.153 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.892    17.559    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.585 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.568    18.153    design_1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X31Y59         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.146    18.299 f  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.249    18.547    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.045    18.592 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.174    18.766    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_1
    SLICE_X33Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.030    17.697    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.726 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.839    18.565    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.396    18.169    
    SLICE_X33Y58         FDCE (Hold_fdce_C_CE)       -0.032    18.137    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.137    
                         arrival time                          18.766    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.614ns  (logic 0.191ns (31.132%)  route 0.423ns (68.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 18.565 - 16.667 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 18.153 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.892    17.559    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.585 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.568    18.153    design_1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X31Y59         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.146    18.299 f  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.249    18.547    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.045    18.592 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.174    18.766    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_1
    SLICE_X33Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.030    17.697    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.726 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.839    18.565    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.396    18.169    
    SLICE_X33Y58         FDCE (Hold_fdce_C_CE)       -0.032    18.137    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.137    
                         arrival time                          18.766    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.614ns  (logic 0.191ns (31.132%)  route 0.423ns (68.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 18.565 - 16.667 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 18.153 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.892    17.559    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.585 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.568    18.153    design_1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X31Y59         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.146    18.299 f  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.249    18.547    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.045    18.592 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.174    18.766    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_1
    SLICE_X33Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.030    17.697    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.726 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.839    18.565    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.396    18.169    
    SLICE_X33Y58         FDCE (Hold_fdce_C_CE)       -0.032    18.137    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.137    
                         arrival time                          18.766    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.704ns  (logic 0.191ns (27.133%)  route 0.513ns (72.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 18.153 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.892    17.559    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.585 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.568    18.153    design_1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X31Y59         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.146    18.299 f  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.249    18.547    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.045    18.592 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.264    18.857    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_1
    SLICE_X34Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.030    17.697    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.726 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.838    18.564    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.375    18.189    
    SLICE_X34Y58         FDCE (Hold_fdce_C_CE)       -0.012    18.177    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.177    
                         arrival time                          18.857    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.704ns  (logic 0.191ns (27.133%)  route 0.513ns (72.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 18.153 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.892    17.559    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.585 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.568    18.153    design_1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X31Y59         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.146    18.299 f  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.249    18.547    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.045    18.592 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.264    18.857    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_1
    SLICE_X34Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.030    17.697    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.726 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.838    18.564    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.375    18.189    
    SLICE_X34Y58         FDCE (Hold_fdce_C_CE)       -0.012    18.177    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.177    
                         arrival time                          18.857    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.704ns  (logic 0.191ns (27.133%)  route 0.513ns (72.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 18.564 - 16.667 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 18.153 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.892    17.559    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.585 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.568    18.153    design_1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X31Y59         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.146    18.299 f  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.249    18.547    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.045    18.592 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.264    18.857    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_1
    SLICE_X34Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.030    17.697    design_1_i/mdm_0/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.726 f  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.838    18.564    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y58         FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.375    18.189    
    SLICE_X34Y58         FDCE (Hold_fdce_C_CE)       -0.012    18.177    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.177    
                         arrival time                          18.857    
  -------------------------------------------------------------------
                         slack                                  0.680    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  design_1_i/mdm_0/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X44Y50   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X44Y50   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X47Y44   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X47Y57   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X47Y57   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X47Y57   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X47Y57   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X40Y52   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X46Y51   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y55   design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y55   design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y55   design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X44Y50   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X44Y50   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X47Y44   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X47Y57   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X47Y57   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X47Y57   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X47Y57   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y57   design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y58   design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y58   design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y58   design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y59   design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y59   design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y59   design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y59   design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X44Y50   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X44Y50   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_design_1_clk_wiz_0_0_1
  To Clock:  clk_cpu_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.736ns  (logic 1.651ns (9.865%)  route 15.085ns (90.135%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 18.741 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        11.069    15.830    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y38         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.762    18.741    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.221    
                         clock uncertainty           -0.082    19.140    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.625    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.625    
                         arrival time                         -15.830    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.539ns  (logic 1.651ns (9.982%)  route 14.888ns (90.018%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 18.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.872    15.633    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y37         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.758    18.737    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    19.217    
                         clock uncertainty           -0.082    19.136    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.621    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.462ns  (logic 1.651ns (10.029%)  route 14.811ns (89.971%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.795    15.556    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y39         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.712    18.691    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y39         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.171    
                         clock uncertainty           -0.082    19.090    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.575    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                         -15.556    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.257ns  (logic 1.651ns (10.156%)  route 14.606ns (89.844%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 18.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.590    15.351    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y36         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.702    18.681    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y36         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    19.161    
                         clock uncertainty           -0.082    19.080    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.565    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -15.351    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.205ns  (logic 1.651ns (10.188%)  route 14.554ns (89.812%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 18.727 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.538    15.299    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.748    18.727    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    19.207    
                         clock uncertainty           -0.082    19.126    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.611    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.611    
                         arrival time                         -15.299    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.017ns  (logic 1.651ns (10.308%)  route 14.366ns (89.692%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.350    15.111    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y37         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.707    18.686    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y37         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.166    
                         clock uncertainty           -0.082    19.085    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.570    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -15.111    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.333ns  (logic 3.763ns (23.039%)  route 12.570ns (76.961%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.627    -0.913    design_1_i/dti_riscv_0/inst/clk
    SLICE_X56Y97         FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/Q
                         net (fo=128, routed)         1.486     1.091    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep_n_1
    SLICE_X53Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.215 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7_n_1
    SLICE_X53Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.427 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3/O
                         net (fo=1, routed)           1.184     2.611    design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3_n_1
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.299     2.910 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2/O
                         net (fo=1, routed)           0.735     3.645    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2_n_1
    SLICE_X50Y101        LUT5 (Prop_lut5_I2_O)        0.124     3.769 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1/O
                         net (fo=5, routed)           1.030     4.799    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1_n_1
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  design_1_i/dti_riscv_0/inst/i__carry_i_15/O
                         net (fo=8, routed)           0.774     5.697    design_1_i/dti_riscv_0/inst/i__carry_i_15_n_1
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.821 r  design_1_i/dti_riscv_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.821    design_1_i/dti_riscv_0/inst/i__carry_i_8__0_n_1
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.353 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.353    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry_n_1
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0_n_1
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.581    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1_n_1
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           1.055     7.750    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2_n_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.150     7.900 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8/O
                         net (fo=1, routed)           0.154     8.055    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.381 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3/O
                         net (fo=87, routed)          0.834     9.214    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3_n_1
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.338 r  design_1_i/dti_riscv_0/inst/imem_data_in[13]_i_34/O
                         net (fo=150, routed)         2.547    11.885    design_1_i/dti_riscv_0/inst/imem_data_in[13]_i_34_n_1
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.009 f  design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_19/O
                         net (fo=1, routed)           0.000    12.009    design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_19_n_1
    SLICE_X65Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    12.226 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[11]_i_7/O
                         net (fo=1, routed)           1.178    13.404    design_1_i/dti_riscv_0/inst/imem_data_in_reg[11]_i_7_n_1
    SLICE_X65Y59         LUT6 (Prop_lut6_I1_O)        0.299    13.703 f  design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_2/O
                         net (fo=1, routed)           1.593    15.296    design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_2_n_1
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.124    15.420 r  design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_1/O
                         net (fo=1, routed)           0.000    15.420    design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_1_n_1
    SLICE_X43Y71         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.503    18.483    design_1_i/dti_riscv_0/inst/clk
    SLICE_X43Y71         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[11]/C
                         clock pessimism              0.487    18.970    
                         clock uncertainty           -0.082    18.889    
    SLICE_X43Y71         FDCE (Setup_fdce_C_D)        0.031    18.920    design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.357ns  (logic 3.933ns (24.044%)  route 12.424ns (75.956%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.627    -0.913    design_1_i/dti_riscv_0/inst/clk
    SLICE_X56Y97         FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/Q
                         net (fo=128, routed)         1.486     1.091    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep_n_1
    SLICE_X53Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.215 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7_n_1
    SLICE_X53Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.427 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3/O
                         net (fo=1, routed)           1.184     2.611    design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3_n_1
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.299     2.910 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2/O
                         net (fo=1, routed)           0.735     3.645    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2_n_1
    SLICE_X50Y101        LUT5 (Prop_lut5_I2_O)        0.124     3.769 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1/O
                         net (fo=5, routed)           1.030     4.799    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1_n_1
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  design_1_i/dti_riscv_0/inst/i__carry_i_15/O
                         net (fo=8, routed)           0.774     5.697    design_1_i/dti_riscv_0/inst/i__carry_i_15_n_1
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.821 r  design_1_i/dti_riscv_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.821    design_1_i/dti_riscv_0/inst/i__carry_i_8__0_n_1
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.353 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.353    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry_n_1
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0_n_1
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.581    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1_n_1
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           1.055     7.750    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2_n_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.150     7.900 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8/O
                         net (fo=1, routed)           0.154     8.055    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.381 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3/O
                         net (fo=87, routed)          0.869     9.249    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3_n_1
    SLICE_X53Y89         LUT5 (Prop_lut5_I1_O)        0.124     9.373 r  design_1_i/dti_riscv_0/inst/pc[4]_i_1/O
                         net (fo=6, routed)           0.652    10.026    design_1_i/dti_riscv_0/inst/pc[4]_i_1_n_1
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.124    10.150 r  design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_16/O
                         net (fo=120, routed)         2.295    12.444    design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_16_n_1
    SLICE_X28Y52         MUXF7 (Prop_muxf7_S_O)       0.276    12.720 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[12]_i_25/O
                         net (fo=1, routed)           0.000    12.720    design_1_i/dti_riscv_0/inst/imem_data_in_reg[12]_i_25_n_1
    SLICE_X28Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    12.814 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[12]_i_10/O
                         net (fo=1, routed)           1.172    13.986    design_1_i/dti_riscv_0/inst/imem_data_in_reg[12]_i_10_n_1
    SLICE_X31Y65         LUT5 (Prop_lut5_I2_O)        0.316    14.302 r  design_1_i/dti_riscv_0/inst/imem_data_in[12]_i_3/O
                         net (fo=1, routed)           1.018    15.321    design_1_i/dti_riscv_0/inst/imem_data_in[12]_i_3_n_1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    15.445 r  design_1_i/dti_riscv_0/inst/imem_data_in[12]_i_1/O
                         net (fo=1, routed)           0.000    15.445    design_1_i/dti_riscv_0/inst/imem_data_in[12]_i_1_n_1
    SLICE_X42Y75         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.498    18.478    design_1_i/dti_riscv_0/inst/clk
    SLICE_X42Y75         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[12]/C
                         clock pessimism              0.487    18.965    
                         clock uncertainty           -0.082    18.884    
    SLICE_X42Y75         FDCE (Setup_fdce_C_D)        0.077    18.961    design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -15.445    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.548ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.917ns  (logic 1.651ns (10.372%)  route 14.266ns (89.628%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 18.676 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.250    15.012    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y35         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.697    18.676    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.156    
                         clock uncertainty           -0.082    19.075    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.560    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                         -15.012    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.253ns  (logic 3.933ns (24.198%)  route 12.320ns (75.802%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.627    -0.913    design_1_i/dti_riscv_0/inst/clk
    SLICE_X56Y97         FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/Q
                         net (fo=128, routed)         1.486     1.091    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep_n_1
    SLICE_X53Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.215 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7_n_1
    SLICE_X53Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.427 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3/O
                         net (fo=1, routed)           1.184     2.611    design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3_n_1
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.299     2.910 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2/O
                         net (fo=1, routed)           0.735     3.645    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2_n_1
    SLICE_X50Y101        LUT5 (Prop_lut5_I2_O)        0.124     3.769 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1/O
                         net (fo=5, routed)           1.030     4.799    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1_n_1
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  design_1_i/dti_riscv_0/inst/i__carry_i_15/O
                         net (fo=8, routed)           0.774     5.697    design_1_i/dti_riscv_0/inst/i__carry_i_15_n_1
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.821 r  design_1_i/dti_riscv_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.821    design_1_i/dti_riscv_0/inst/i__carry_i_8__0_n_1
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.353 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.353    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry_n_1
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0_n_1
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.581    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1_n_1
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           1.055     7.750    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2_n_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.150     7.900 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8/O
                         net (fo=1, routed)           0.154     8.055    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.381 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3/O
                         net (fo=87, routed)          0.869     9.249    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3_n_1
    SLICE_X53Y89         LUT5 (Prop_lut5_I1_O)        0.124     9.373 r  design_1_i/dti_riscv_0/inst/pc[4]_i_1/O
                         net (fo=6, routed)           0.652    10.026    design_1_i/dti_riscv_0/inst/pc[4]_i_1_n_1
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.124    10.150 r  design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_16/O
                         net (fo=120, routed)         2.292    12.441    design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_16_n_1
    SLICE_X28Y49         MUXF7 (Prop_muxf7_S_O)       0.276    12.717 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[25]_i_26/O
                         net (fo=1, routed)           0.000    12.717    design_1_i/dti_riscv_0/inst/imem_data_in_reg[25]_i_26_n_1
    SLICE_X28Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    12.811 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[25]_i_10/O
                         net (fo=1, routed)           1.178    13.990    design_1_i/dti_riscv_0/inst/imem_data_in_reg[25]_i_10_n_1
    SLICE_X40Y65         LUT5 (Prop_lut5_I2_O)        0.316    14.306 r  design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_3/O
                         net (fo=1, routed)           0.911    15.216    design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_3_n_1
    SLICE_X43Y71         LUT6 (Prop_lut6_I3_O)        0.124    15.340 r  design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_1/O
                         net (fo=1, routed)           0.000    15.340    design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_1_n_1
    SLICE_X43Y71         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.503    18.483    design_1_i/dti_riscv_0/inst/clk
    SLICE_X43Y71         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[25]/C
                         clock pessimism              0.487    18.970    
                         clock uncertainty           -0.082    18.889    
    SLICE_X43Y71         FDCE (Setup_fdce_C_D)        0.031    18.920    design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                         -15.340    
  -------------------------------------------------------------------
                         slack                                  3.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y57         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y57         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.634    -0.530    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X45Y46         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.333    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X45Y46         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.909    -0.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X45Y46         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.235    -0.530    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.075    -0.455    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.570    -0.594    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.397    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X37Y55         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.841    -0.832    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.075    -0.519    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y22     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y22     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y4      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y4      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y18     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y18     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y31     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y31     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y53     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y53     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X70Y59     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y54     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y54     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_design_1_clk_wiz_0_0_1
  To Clock:  clk_uart_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.551ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.704ns (13.751%)  route 4.415ns (86.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.610    -0.930    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/Q
                         net (fo=13, routed)          0.919     0.445    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state
    SLICE_X47Y116        LUT2 (Prop_lut2_I1_O)        0.124     0.569 r  design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0/O
                         net (fo=35, routed)          2.666     3.235    design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0_n_1
    SLICE_X34Y126        LUT6 (Prop_lut6_I2_O)        0.124     3.359 r  design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0/O
                         net (fo=8, routed)           0.830     4.189    design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0_n_1
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.488    18.467    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][0]/C
                         clock pessimism              0.560    19.027    
                         clock uncertainty           -0.082    18.945    
    SLICE_X39Y122        FDCE (Setup_fdce_C_CE)      -0.205    18.740    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][0]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.551    

Slack (MET) :             14.551ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.704ns (13.751%)  route 4.415ns (86.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.610    -0.930    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/Q
                         net (fo=13, routed)          0.919     0.445    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state
    SLICE_X47Y116        LUT2 (Prop_lut2_I1_O)        0.124     0.569 r  design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0/O
                         net (fo=35, routed)          2.666     3.235    design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0_n_1
    SLICE_X34Y126        LUT6 (Prop_lut6_I2_O)        0.124     3.359 r  design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0/O
                         net (fo=8, routed)           0.830     4.189    design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0_n_1
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.488    18.467    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][1]/C
                         clock pessimism              0.560    19.027    
                         clock uncertainty           -0.082    18.945    
    SLICE_X39Y122        FDCE (Setup_fdce_C_CE)      -0.205    18.740    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][1]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.551    

Slack (MET) :             14.551ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.704ns (13.751%)  route 4.415ns (86.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.610    -0.930    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/Q
                         net (fo=13, routed)          0.919     0.445    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state
    SLICE_X47Y116        LUT2 (Prop_lut2_I1_O)        0.124     0.569 r  design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0/O
                         net (fo=35, routed)          2.666     3.235    design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0_n_1
    SLICE_X34Y126        LUT6 (Prop_lut6_I2_O)        0.124     3.359 r  design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0/O
                         net (fo=8, routed)           0.830     4.189    design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0_n_1
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.488    18.467    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][2]/C
                         clock pessimism              0.560    19.027    
                         clock uncertainty           -0.082    18.945    
    SLICE_X39Y122        FDCE (Setup_fdce_C_CE)      -0.205    18.740    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][2]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.551    

Slack (MET) :             14.574ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.642ns (12.493%)  route 4.497ns (87.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.611    -0.929    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.518    -0.411 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/Q
                         net (fo=43, routed)          3.778     3.367    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[2]
    SLICE_X31Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.491 r  design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0/O
                         net (fo=8, routed)           0.719     4.210    design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0_n_1
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/C
                         clock pessimism              0.560    19.035    
                         clock uncertainty           -0.082    18.953    
    SLICE_X30Y117        FDCE (Setup_fdce_C_CE)      -0.169    18.784    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]
  -------------------------------------------------------------------
                         required time                         18.784    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 14.574    

Slack (MET) :             14.574ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.642ns (12.493%)  route 4.497ns (87.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.611    -0.929    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.518    -0.411 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/Q
                         net (fo=43, routed)          3.778     3.367    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[2]
    SLICE_X31Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.491 r  design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0/O
                         net (fo=8, routed)           0.719     4.210    design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0_n_1
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][4]/C
                         clock pessimism              0.560    19.035    
                         clock uncertainty           -0.082    18.953    
    SLICE_X30Y117        FDCE (Setup_fdce_C_CE)      -0.169    18.784    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][4]
  -------------------------------------------------------------------
                         required time                         18.784    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 14.574    

Slack (MET) :             14.574ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.642ns (12.493%)  route 4.497ns (87.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.611    -0.929    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.518    -0.411 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/Q
                         net (fo=43, routed)          3.778     3.367    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[2]
    SLICE_X31Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.491 r  design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0/O
                         net (fo=8, routed)           0.719     4.210    design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0_n_1
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][5]/C
                         clock pessimism              0.560    19.035    
                         clock uncertainty           -0.082    18.953    
    SLICE_X30Y117        FDCE (Setup_fdce_C_CE)      -0.169    18.784    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][5]
  -------------------------------------------------------------------
                         required time                         18.784    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 14.574    

Slack (MET) :             14.583ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.773ns (15.082%)  route 4.352ns (84.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.609    -0.931    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.478    -0.453 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/Q
                         net (fo=36, routed)          3.489     3.036    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[4]
    SLICE_X31Y121        LUT6 (Prop_lut6_I0_O)        0.295     3.331 r  design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0/O
                         net (fo=8, routed)           0.864     4.194    design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0_n_1
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.489    18.468    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][3]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.082    18.946    
    SLICE_X30Y126        FDCE (Setup_fdce_C_CE)      -0.169    18.777    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][3]
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 14.583    

Slack (MET) :             14.583ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.773ns (15.082%)  route 4.352ns (84.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.609    -0.931    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.478    -0.453 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/Q
                         net (fo=36, routed)          3.489     3.036    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[4]
    SLICE_X31Y121        LUT6 (Prop_lut6_I0_O)        0.295     3.331 r  design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0/O
                         net (fo=8, routed)           0.864     4.194    design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0_n_1
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.489    18.468    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][4]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.082    18.946    
    SLICE_X30Y126        FDCE (Setup_fdce_C_CE)      -0.169    18.777    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][4]
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 14.583    

Slack (MET) :             14.583ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.773ns (15.082%)  route 4.352ns (84.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.609    -0.931    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.478    -0.453 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/Q
                         net (fo=36, routed)          3.489     3.036    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[4]
    SLICE_X31Y121        LUT6 (Prop_lut6_I0_O)        0.295     3.331 r  design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0/O
                         net (fo=8, routed)           0.864     4.194    design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0_n_1
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.489    18.468    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][5]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.082    18.946    
    SLICE_X30Y126        FDCE (Setup_fdce_C_CE)      -0.169    18.777    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][5]
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 14.583    

Slack (MET) :             14.585ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 0.773ns (15.178%)  route 4.320ns (84.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.609    -0.931    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.478    -0.453 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/Q
                         net (fo=36, routed)          3.523     3.070    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[4]
    SLICE_X31Y117        LUT6 (Prop_lut6_I2_O)        0.295     3.365 r  design_1_i/dti_riscv_0/inst/ff_mem_array[16][7]_i_1__0/O
                         net (fo=8, routed)           0.797     4.162    design_1_i/dti_riscv_0/inst/ff_mem_array[16][7]_i_1__0_n_1
    SLICE_X29Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.495    18.474    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X29Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][0]/C
                         clock pessimism              0.560    19.034    
                         clock uncertainty           -0.082    18.952    
    SLICE_X29Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.747    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][0]
  -------------------------------------------------------------------
                         required time                         18.747    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                 14.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.555    -0.609    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.389    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0[3]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[3]/C
                         clock pessimism              0.240    -0.609    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.064    -0.545    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.555    -0.609    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.389    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0[1]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[1]/C
                         clock pessimism              0.240    -0.609    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.053    -0.556    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDPE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDPE (Prop_fdpe_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state_reg/Q
                         net (fo=11, routed)          0.115    -0.351    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state
    SLICE_X46Y112        LUT4 (Prop_lut4_I2_O)        0.045    -0.306 r  design_1_i/dti_riscv_0/inst/gray_ptr[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.306    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/dti_bin_to_gray_inst/gout[0]
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X46Y112        FDCE (Hold_fdce_C_D)         0.121    -0.473    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.815%)  route 0.132ns (41.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/Q
                         net (fo=8, routed)           0.132    -0.334    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg_n_1_[1]
    SLICE_X56Y110        LUT4 (Prop_lut4_I2_O)        0.048    -0.286 r  design_1_i/dti_riscv_0/inst/tx_acc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc[3]
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X56Y110        FDCE (Hold_fdce_C_D)         0.131    -0.463    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.356    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0[3]
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg1_reg[3]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X47Y112        FDCE (Hold_fdce_C_D)         0.072    -0.535    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.551    -0.613    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y120        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/Q
                         net (fo=32, routed)          0.128    -0.344    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg_n_1_[6]
    SLICE_X47Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.822    -0.851    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25][6]/C
                         clock pessimism              0.254    -0.597    
    SLICE_X47Y118        FDCE (Hold_fdce_C_D)         0.070    -0.527    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25][6]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/Q
                         net (fo=8, routed)           0.132    -0.334    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg_n_1_[1]
    SLICE_X56Y110        LUT3 (Prop_lut3_I1_O)        0.045    -0.289 r  design_1_i/dti_riscv_0/inst/tx_acc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc[2]
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X56Y110        FDCE (Hold_fdce_C_D)         0.120    -0.474    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.516%)  route 0.083ns (28.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/Q
                         net (fo=6, routed)           0.083    -0.360    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg_n_1_[4]
    SLICE_X57Y110        LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  design_1_i/dti_riscv_0/inst/tx_acc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc[6]
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X57Y110        FDCE (Hold_fdce_C_D)         0.092    -0.502    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.559    -0.605    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/Q
                         net (fo=8, routed)           0.109    -0.355    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg_n_1_[0]
    SLICE_X41Y112        LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[2]_i_1_n_1
    SLICE_X41Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.830    -0.843    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X41Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/C
                         clock pessimism              0.251    -0.592    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.091    -0.501    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.420%)  route 0.156ns (52.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.551    -0.613    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y120        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/Q
                         net (fo=32, routed)          0.156    -0.316    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg_n_1_[6]
    SLICE_X44Y120        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.821    -0.852    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X44Y120        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29][6]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X44Y120        FDCE (Hold_fdce_C_D)         0.070    -0.507    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29][6]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y119    design_1_i/dti_riscv_0/inst/FSM_sequential_dti_riscv/dti_apb_peripheral/apb_uart/receiver/current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X47Y119    design_1_i/dti_riscv_0/inst/FSM_sequential_dti_riscv/dti_apb_peripheral/apb_uart/receiver/current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y111    design_1_i/dti_riscv_0/inst/FSM_sequential_dti_riscv/dti_apb_peripheral/apb_uart/transmitter/current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y111    design_1_i/dti_riscv_0/inst/FSM_sequential_dti_riscv/dti_apb_peripheral/apb_uart/transmitter/current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y111    design_1_i/dti_riscv_0/inst/FSM_sequential_dti_riscv/dti_apb_peripheral/apb_uart/transmitter/current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y111    design_1_i/dti_riscv_0/inst/FSM_sequential_dti_riscv/dti_apb_peripheral/apb_uart/transmitter/current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y116    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y116    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y116    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y116    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y116    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y116    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y116    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y116    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y119    design_1_i/dti_riscv_0/inst/FSM_sequential_dti_riscv/dti_apb_peripheral/apb_uart/receiver/current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y119    design_1_i/dti_riscv_0/inst/FSM_sequential_dti_riscv/dti_apb_peripheral/apb_uart/receiver/current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y125    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y126    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[0][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_design_1_clk_wiz_0_0
  To Clock:  clk_cpu_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.998ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 1.587ns (20.721%)  route 6.072ns (79.279%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.604    -0.936    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X36Y124        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][5]/Q
                         net (fo=2, routed)           0.952     0.472    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7]_87[5]
    SLICE_X37Y121        LUT5 (Prop_lut5_I1_O)        0.124     0.596 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_103/O
                         net (fo=1, routed)           0.667     1.263    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_103_n_1
    SLICE_X37Y121        LUT6 (Prop_lut6_I4_O)        0.124     1.387 f  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_80/O
                         net (fo=1, routed)           0.722     2.110    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_80_n_1
    SLICE_X35Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.234 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_48/O
                         net (fo=1, routed)           0.957     3.190    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_48_n_1
    SLICE_X32Y122        LUT6 (Prop_lut6_I1_O)        0.124     3.314 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_23/O
                         net (fo=1, routed)           0.000     3.314    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_23_n_1
    SLICE_X32Y122        MUXF7 (Prop_muxf7_I0_O)      0.212     3.526 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld_reg[0]_i_7/O
                         net (fo=1, routed)           1.131     4.657    design_1_i/dti_riscv_0/inst/mem_data_out_cld_reg[0]_i_7_n_1
    SLICE_X44Y118        LUT6 (Prop_lut6_I4_O)        0.299     4.956 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_2/O
                         net (fo=1, routed)           1.643     6.599    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_2_n_1
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.723 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld[0]_i_1/O
                         net (fo=1, routed)           0.000     6.723    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld[0]_i_1_n_1
    SLICE_X37Y92         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.518    18.498    design_1_i/dti_riscv_0/inst/clk
    SLICE_X37Y92         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[0]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.204    18.689    
    SLICE_X37Y92         FDCE (Setup_fdce_C_D)        0.031    18.720    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[0]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                 11.998    

Slack (MET) :             17.277ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.518ns (22.952%)  route 1.739ns (77.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.610    -0.930    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.518    -0.412 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[5]/Q
                         net (fo=4, routed)           1.739     1.327    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0__0[5]
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.494    18.473    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.204    18.665    
    SLICE_X44Y113        FDCE (Setup_fdce_C_D)       -0.061    18.604    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                 17.277    

Slack (MET) :             17.285ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.518ns (23.284%)  route 1.707ns (76.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.614    -0.926    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.518    -0.408 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           1.707     1.299    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[0]
    SLICE_X45Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.494    18.473    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.204    18.665    
    SLICE_X45Y113        FDCE (Setup_fdce_C_D)       -0.081    18.584    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 17.285    

Slack (MET) :             17.347ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.456ns (20.877%)  route 1.728ns (79.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.612    -0.928    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           1.728     1.256    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[0]
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.493    18.472    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X44Y115        FDCE (Setup_fdce_C_D)       -0.061    18.603    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                 17.347    

Slack (MET) :             17.351ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.518ns (23.608%)  route 1.676ns (76.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.614    -0.926    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.518    -0.408 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           1.676     1.268    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[3]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.495    18.474    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.204    18.666    
    SLICE_X44Y112        FDCE (Setup_fdce_C_D)       -0.047    18.619    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                 17.351    

Slack (MET) :             17.360ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.478ns (24.438%)  route 1.478ns (75.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.614    -0.926    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.478    -0.448 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           1.478     1.030    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[4]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.495    18.474    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.204    18.666    
    SLICE_X44Y112        FDCE (Setup_fdce_C_D)       -0.276    18.390    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                         18.390    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 17.360    

Slack (MET) :             17.363ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.518ns (24.257%)  route 1.618ns (75.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.614    -0.926    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.518    -0.408 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg[5]/Q
                         net (fo=4, routed)           1.618     1.209    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg__0[5]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.495    18.474    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.204    18.666    
    SLICE_X44Y112        FDCE (Setup_fdce_C_D)       -0.093    18.573    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 17.363    

Slack (MET) :             17.369ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.106%)  route 1.705ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.616    -0.924    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           1.705     1.236    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[1]
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.496    18.475    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X44Y111        FDCE (Setup_fdce_C_D)       -0.061    18.606    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                 17.369    

Slack (MET) :             17.380ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.456ns (21.175%)  route 1.697ns (78.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.615    -0.925    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           1.697     1.228    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[2]
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.496    18.475    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X44Y111        FDCE (Setup_fdce_C_D)       -0.058    18.609    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.609    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                 17.380    

Slack (MET) :             17.431ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.456ns (21.563%)  route 1.659ns (78.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.612    -0.928    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           1.659     1.187    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[2]
    SLICE_X44Y114        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.494    18.473    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y114        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.204    18.665    
    SLICE_X44Y114        FDCE (Setup_fdce_C_D)       -0.047    18.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                 17.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.148ns (21.235%)  route 0.549ns (78.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.148    -0.459 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           0.549     0.090    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[4]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.827    -0.845    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.204    -0.085    
    SLICE_X44Y112        FDCE (Hold_fdce_C_D)         0.008    -0.077    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.141ns (19.181%)  route 0.594ns (80.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.558    -0.606    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           0.594     0.129    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[4]
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.846    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X44Y113        FDCE (Hold_fdce_C_D)         0.047    -0.039    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.276%)  route 0.630ns (81.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.559    -0.605    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           0.630     0.166    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[2]
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.830    -0.843    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.204    -0.083    
    SLICE_X44Y111        FDCE (Hold_fdce_C_D)         0.072    -0.011    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.141%)  route 0.636ns (81.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X44Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           0.636     0.170    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[3]
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.847    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.204    -0.087    
    SLICE_X44Y115        FDCE (Hold_fdce_C_D)         0.078    -0.009    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.200%)  route 0.634ns (81.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.558    -0.606    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           0.634     0.169    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[2]
    SLICE_X44Y114        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.846    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y114        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X44Y114        FDCE (Hold_fdce_C_D)         0.075    -0.011    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.128ns (18.264%)  route 0.573ns (81.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.558    -0.606    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.128    -0.478 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           0.573     0.095    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[1]
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.846    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X44Y113        FDCE (Hold_fdce_C_D)        -0.007    -0.093    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.026%)  route 0.641ns (81.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.558    -0.606    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           0.641     0.176    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[0]
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.847    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.204    -0.087    
    SLICE_X44Y115        FDCE (Hold_fdce_C_D)         0.070    -0.017    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.926%)  route 0.646ns (82.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.560    -0.604    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           0.646     0.182    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[1]
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.830    -0.843    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.204    -0.083    
    SLICE_X44Y111        FDCE (Hold_fdce_C_D)         0.070    -0.013    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.164ns (20.714%)  route 0.628ns (79.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           0.628     0.185    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[0]
    SLICE_X45Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.846    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X45Y113        FDCE (Hold_fdce_C_D)         0.066    -0.020    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.164ns (20.267%)  route 0.645ns (79.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           0.645     0.202    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[3]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.827    -0.845    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.204    -0.085    
    SLICE_X44Y112        FDCE (Hold_fdce_C_D)         0.075    -0.010    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_design_1_clk_wiz_0_0_1
  To Clock:  clk_cpu_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.736ns  (logic 1.651ns (9.865%)  route 15.085ns (90.135%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 18.741 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        11.069    15.830    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y38         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.762    18.741    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.221    
                         clock uncertainty           -0.084    19.138    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.623    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                         -15.830    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.539ns  (logic 1.651ns (9.982%)  route 14.888ns (90.018%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 18.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.872    15.633    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y37         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.758    18.737    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    19.217    
                         clock uncertainty           -0.084    19.134    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.619    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.462ns  (logic 1.651ns (10.029%)  route 14.811ns (89.971%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.795    15.556    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y39         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.712    18.691    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y39         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.171    
                         clock uncertainty           -0.084    19.088    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.573    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -15.556    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.257ns  (logic 1.651ns (10.156%)  route 14.606ns (89.844%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 18.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.590    15.351    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y36         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.702    18.681    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y36         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    19.161    
                         clock uncertainty           -0.084    19.078    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.563    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.563    
                         arrival time                         -15.351    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.205ns  (logic 1.651ns (10.188%)  route 14.554ns (89.812%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 18.727 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.538    15.299    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.748    18.727    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    19.207    
                         clock uncertainty           -0.084    19.124    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.609    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.609    
                         arrival time                         -15.299    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.017ns  (logic 1.651ns (10.308%)  route 14.366ns (89.692%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.350    15.111    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y37         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.707    18.686    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y37         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.166    
                         clock uncertainty           -0.084    19.083    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.568    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.568    
                         arrival time                         -15.111    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.333ns  (logic 3.763ns (23.039%)  route 12.570ns (76.961%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.627    -0.913    design_1_i/dti_riscv_0/inst/clk
    SLICE_X56Y97         FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/Q
                         net (fo=128, routed)         1.486     1.091    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep_n_1
    SLICE_X53Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.215 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7_n_1
    SLICE_X53Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.427 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3/O
                         net (fo=1, routed)           1.184     2.611    design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3_n_1
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.299     2.910 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2/O
                         net (fo=1, routed)           0.735     3.645    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2_n_1
    SLICE_X50Y101        LUT5 (Prop_lut5_I2_O)        0.124     3.769 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1/O
                         net (fo=5, routed)           1.030     4.799    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1_n_1
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  design_1_i/dti_riscv_0/inst/i__carry_i_15/O
                         net (fo=8, routed)           0.774     5.697    design_1_i/dti_riscv_0/inst/i__carry_i_15_n_1
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.821 r  design_1_i/dti_riscv_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.821    design_1_i/dti_riscv_0/inst/i__carry_i_8__0_n_1
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.353 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.353    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry_n_1
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0_n_1
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.581    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1_n_1
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           1.055     7.750    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2_n_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.150     7.900 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8/O
                         net (fo=1, routed)           0.154     8.055    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.381 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3/O
                         net (fo=87, routed)          0.834     9.214    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3_n_1
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.338 r  design_1_i/dti_riscv_0/inst/imem_data_in[13]_i_34/O
                         net (fo=150, routed)         2.547    11.885    design_1_i/dti_riscv_0/inst/imem_data_in[13]_i_34_n_1
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.009 f  design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_19/O
                         net (fo=1, routed)           0.000    12.009    design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_19_n_1
    SLICE_X65Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    12.226 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[11]_i_7/O
                         net (fo=1, routed)           1.178    13.404    design_1_i/dti_riscv_0/inst/imem_data_in_reg[11]_i_7_n_1
    SLICE_X65Y59         LUT6 (Prop_lut6_I1_O)        0.299    13.703 f  design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_2/O
                         net (fo=1, routed)           1.593    15.296    design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_2_n_1
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.124    15.420 r  design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_1/O
                         net (fo=1, routed)           0.000    15.420    design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_1_n_1
    SLICE_X43Y71         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.503    18.483    design_1_i/dti_riscv_0/inst/clk
    SLICE_X43Y71         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[11]/C
                         clock pessimism              0.487    18.970    
                         clock uncertainty           -0.084    18.887    
    SLICE_X43Y71         FDCE (Setup_fdce_C_D)        0.031    18.918    design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.357ns  (logic 3.933ns (24.044%)  route 12.424ns (75.956%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.627    -0.913    design_1_i/dti_riscv_0/inst/clk
    SLICE_X56Y97         FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/Q
                         net (fo=128, routed)         1.486     1.091    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep_n_1
    SLICE_X53Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.215 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7_n_1
    SLICE_X53Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.427 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3/O
                         net (fo=1, routed)           1.184     2.611    design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3_n_1
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.299     2.910 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2/O
                         net (fo=1, routed)           0.735     3.645    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2_n_1
    SLICE_X50Y101        LUT5 (Prop_lut5_I2_O)        0.124     3.769 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1/O
                         net (fo=5, routed)           1.030     4.799    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1_n_1
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  design_1_i/dti_riscv_0/inst/i__carry_i_15/O
                         net (fo=8, routed)           0.774     5.697    design_1_i/dti_riscv_0/inst/i__carry_i_15_n_1
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.821 r  design_1_i/dti_riscv_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.821    design_1_i/dti_riscv_0/inst/i__carry_i_8__0_n_1
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.353 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.353    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry_n_1
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0_n_1
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.581    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1_n_1
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           1.055     7.750    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2_n_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.150     7.900 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8/O
                         net (fo=1, routed)           0.154     8.055    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.381 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3/O
                         net (fo=87, routed)          0.869     9.249    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3_n_1
    SLICE_X53Y89         LUT5 (Prop_lut5_I1_O)        0.124     9.373 r  design_1_i/dti_riscv_0/inst/pc[4]_i_1/O
                         net (fo=6, routed)           0.652    10.026    design_1_i/dti_riscv_0/inst/pc[4]_i_1_n_1
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.124    10.150 r  design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_16/O
                         net (fo=120, routed)         2.295    12.444    design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_16_n_1
    SLICE_X28Y52         MUXF7 (Prop_muxf7_S_O)       0.276    12.720 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[12]_i_25/O
                         net (fo=1, routed)           0.000    12.720    design_1_i/dti_riscv_0/inst/imem_data_in_reg[12]_i_25_n_1
    SLICE_X28Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    12.814 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[12]_i_10/O
                         net (fo=1, routed)           1.172    13.986    design_1_i/dti_riscv_0/inst/imem_data_in_reg[12]_i_10_n_1
    SLICE_X31Y65         LUT5 (Prop_lut5_I2_O)        0.316    14.302 r  design_1_i/dti_riscv_0/inst/imem_data_in[12]_i_3/O
                         net (fo=1, routed)           1.018    15.321    design_1_i/dti_riscv_0/inst/imem_data_in[12]_i_3_n_1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    15.445 r  design_1_i/dti_riscv_0/inst/imem_data_in[12]_i_1/O
                         net (fo=1, routed)           0.000    15.445    design_1_i/dti_riscv_0/inst/imem_data_in[12]_i_1_n_1
    SLICE_X42Y75         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.498    18.478    design_1_i/dti_riscv_0/inst/clk
    SLICE_X42Y75         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[12]/C
                         clock pessimism              0.487    18.965    
                         clock uncertainty           -0.084    18.882    
    SLICE_X42Y75         FDCE (Setup_fdce_C_D)        0.077    18.959    design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         18.959    
                         arrival time                         -15.445    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.917ns  (logic 1.651ns (10.372%)  route 14.266ns (89.628%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 18.676 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.250    15.012    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y35         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.697    18.676    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.156    
                         clock uncertainty           -0.084    19.073    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.558    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                         -15.012    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.253ns  (logic 3.933ns (24.198%)  route 12.320ns (75.802%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.627    -0.913    design_1_i/dti_riscv_0/inst/clk
    SLICE_X56Y97         FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/Q
                         net (fo=128, routed)         1.486     1.091    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep_n_1
    SLICE_X53Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.215 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7_n_1
    SLICE_X53Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.427 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3/O
                         net (fo=1, routed)           1.184     2.611    design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3_n_1
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.299     2.910 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2/O
                         net (fo=1, routed)           0.735     3.645    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2_n_1
    SLICE_X50Y101        LUT5 (Prop_lut5_I2_O)        0.124     3.769 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1/O
                         net (fo=5, routed)           1.030     4.799    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1_n_1
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  design_1_i/dti_riscv_0/inst/i__carry_i_15/O
                         net (fo=8, routed)           0.774     5.697    design_1_i/dti_riscv_0/inst/i__carry_i_15_n_1
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.821 r  design_1_i/dti_riscv_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.821    design_1_i/dti_riscv_0/inst/i__carry_i_8__0_n_1
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.353 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.353    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry_n_1
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0_n_1
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.581    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1_n_1
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           1.055     7.750    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2_n_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.150     7.900 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8/O
                         net (fo=1, routed)           0.154     8.055    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.381 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3/O
                         net (fo=87, routed)          0.869     9.249    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3_n_1
    SLICE_X53Y89         LUT5 (Prop_lut5_I1_O)        0.124     9.373 r  design_1_i/dti_riscv_0/inst/pc[4]_i_1/O
                         net (fo=6, routed)           0.652    10.026    design_1_i/dti_riscv_0/inst/pc[4]_i_1_n_1
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.124    10.150 r  design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_16/O
                         net (fo=120, routed)         2.292    12.441    design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_16_n_1
    SLICE_X28Y49         MUXF7 (Prop_muxf7_S_O)       0.276    12.717 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[25]_i_26/O
                         net (fo=1, routed)           0.000    12.717    design_1_i/dti_riscv_0/inst/imem_data_in_reg[25]_i_26_n_1
    SLICE_X28Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    12.811 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[25]_i_10/O
                         net (fo=1, routed)           1.178    13.990    design_1_i/dti_riscv_0/inst/imem_data_in_reg[25]_i_10_n_1
    SLICE_X40Y65         LUT5 (Prop_lut5_I2_O)        0.316    14.306 r  design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_3/O
                         net (fo=1, routed)           0.911    15.216    design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_3_n_1
    SLICE_X43Y71         LUT6 (Prop_lut6_I3_O)        0.124    15.340 r  design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_1/O
                         net (fo=1, routed)           0.000    15.340    design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_1_n_1
    SLICE_X43Y71         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.503    18.483    design_1_i/dti_riscv_0/inst/clk
    SLICE_X43Y71         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[25]/C
                         clock pessimism              0.487    18.970    
                         clock uncertainty           -0.084    18.887    
    SLICE_X43Y71         FDCE (Setup_fdce_C_D)        0.031    18.918    design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.340    
  -------------------------------------------------------------------
                         slack                                  3.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y57         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y57         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.634    -0.530    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X45Y46         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.333    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X45Y46         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.909    -0.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X45Y46         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.235    -0.530    
                         clock uncertainty            0.084    -0.446    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.075    -0.371    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.570    -0.594    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.397    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X37Y55         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.841    -0.832    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.075    -0.436    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_design_1_clk_wiz_0_0_1
  To Clock:  clk_cpu_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.998ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 1.587ns (20.721%)  route 6.072ns (79.279%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.604    -0.936    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X36Y124        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][5]/Q
                         net (fo=2, routed)           0.952     0.472    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7]_87[5]
    SLICE_X37Y121        LUT5 (Prop_lut5_I1_O)        0.124     0.596 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_103/O
                         net (fo=1, routed)           0.667     1.263    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_103_n_1
    SLICE_X37Y121        LUT6 (Prop_lut6_I4_O)        0.124     1.387 f  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_80/O
                         net (fo=1, routed)           0.722     2.110    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_80_n_1
    SLICE_X35Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.234 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_48/O
                         net (fo=1, routed)           0.957     3.190    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_48_n_1
    SLICE_X32Y122        LUT6 (Prop_lut6_I1_O)        0.124     3.314 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_23/O
                         net (fo=1, routed)           0.000     3.314    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_23_n_1
    SLICE_X32Y122        MUXF7 (Prop_muxf7_I0_O)      0.212     3.526 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld_reg[0]_i_7/O
                         net (fo=1, routed)           1.131     4.657    design_1_i/dti_riscv_0/inst/mem_data_out_cld_reg[0]_i_7_n_1
    SLICE_X44Y118        LUT6 (Prop_lut6_I4_O)        0.299     4.956 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_2/O
                         net (fo=1, routed)           1.643     6.599    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_2_n_1
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.723 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld[0]_i_1/O
                         net (fo=1, routed)           0.000     6.723    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld[0]_i_1_n_1
    SLICE_X37Y92         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.518    18.498    design_1_i/dti_riscv_0/inst/clk
    SLICE_X37Y92         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[0]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.204    18.689    
    SLICE_X37Y92         FDCE (Setup_fdce_C_D)        0.031    18.720    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[0]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                 11.998    

Slack (MET) :             17.277ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.518ns (22.952%)  route 1.739ns (77.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.610    -0.930    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.518    -0.412 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[5]/Q
                         net (fo=4, routed)           1.739     1.327    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0__0[5]
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.494    18.473    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.204    18.665    
    SLICE_X44Y113        FDCE (Setup_fdce_C_D)       -0.061    18.604    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                 17.277    

Slack (MET) :             17.285ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.518ns (23.284%)  route 1.707ns (76.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.614    -0.926    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.518    -0.408 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           1.707     1.299    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[0]
    SLICE_X45Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.494    18.473    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.204    18.665    
    SLICE_X45Y113        FDCE (Setup_fdce_C_D)       -0.081    18.584    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 17.285    

Slack (MET) :             17.347ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.456ns (20.877%)  route 1.728ns (79.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.612    -0.928    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           1.728     1.256    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[0]
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.493    18.472    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X44Y115        FDCE (Setup_fdce_C_D)       -0.061    18.603    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                 17.347    

Slack (MET) :             17.351ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.518ns (23.608%)  route 1.676ns (76.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.614    -0.926    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.518    -0.408 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           1.676     1.268    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[3]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.495    18.474    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.204    18.666    
    SLICE_X44Y112        FDCE (Setup_fdce_C_D)       -0.047    18.619    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                 17.351    

Slack (MET) :             17.360ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.478ns (24.438%)  route 1.478ns (75.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.614    -0.926    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.478    -0.448 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           1.478     1.030    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[4]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.495    18.474    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.204    18.666    
    SLICE_X44Y112        FDCE (Setup_fdce_C_D)       -0.276    18.390    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                         18.390    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 17.360    

Slack (MET) :             17.363ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.518ns (24.257%)  route 1.618ns (75.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.614    -0.926    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.518    -0.408 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg[5]/Q
                         net (fo=4, routed)           1.618     1.209    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg__0[5]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.495    18.474    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.204    18.666    
    SLICE_X44Y112        FDCE (Setup_fdce_C_D)       -0.093    18.573    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 17.363    

Slack (MET) :             17.369ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.106%)  route 1.705ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.616    -0.924    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           1.705     1.236    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[1]
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.496    18.475    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X44Y111        FDCE (Setup_fdce_C_D)       -0.061    18.606    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                 17.369    

Slack (MET) :             17.380ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.456ns (21.175%)  route 1.697ns (78.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.615    -0.925    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           1.697     1.228    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[2]
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.496    18.475    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X44Y111        FDCE (Setup_fdce_C_D)       -0.058    18.609    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.609    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                 17.380    

Slack (MET) :             17.431ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.456ns (21.563%)  route 1.659ns (78.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.612    -0.928    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           1.659     1.187    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[2]
    SLICE_X44Y114        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.494    18.473    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y114        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.204    18.665    
    SLICE_X44Y114        FDCE (Setup_fdce_C_D)       -0.047    18.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                 17.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.148ns (21.235%)  route 0.549ns (78.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.148    -0.459 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           0.549     0.090    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[4]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.827    -0.845    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.204    -0.085    
    SLICE_X44Y112        FDCE (Hold_fdce_C_D)         0.008    -0.077    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.141ns (19.181%)  route 0.594ns (80.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.558    -0.606    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           0.594     0.129    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[4]
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.846    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X44Y113        FDCE (Hold_fdce_C_D)         0.047    -0.039    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.276%)  route 0.630ns (81.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.559    -0.605    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           0.630     0.166    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[2]
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.830    -0.843    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.204    -0.083    
    SLICE_X44Y111        FDCE (Hold_fdce_C_D)         0.072    -0.011    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.141%)  route 0.636ns (81.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X44Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           0.636     0.170    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[3]
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.847    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.204    -0.087    
    SLICE_X44Y115        FDCE (Hold_fdce_C_D)         0.078    -0.009    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.200%)  route 0.634ns (81.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.558    -0.606    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           0.634     0.169    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[2]
    SLICE_X44Y114        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.846    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y114        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X44Y114        FDCE (Hold_fdce_C_D)         0.075    -0.011    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.128ns (18.264%)  route 0.573ns (81.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.558    -0.606    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.128    -0.478 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           0.573     0.095    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[1]
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.846    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X44Y113        FDCE (Hold_fdce_C_D)        -0.007    -0.093    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.026%)  route 0.641ns (81.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.558    -0.606    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           0.641     0.176    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[0]
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.847    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.204    -0.087    
    SLICE_X44Y115        FDCE (Hold_fdce_C_D)         0.070    -0.017    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.926%)  route 0.646ns (82.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.560    -0.604    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           0.646     0.182    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[1]
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.830    -0.843    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.204    -0.083    
    SLICE_X44Y111        FDCE (Hold_fdce_C_D)         0.070    -0.013    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.164ns (20.714%)  route 0.628ns (79.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           0.628     0.185    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[0]
    SLICE_X45Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.846    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X45Y113        FDCE (Hold_fdce_C_D)         0.066    -0.020    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.164ns (20.267%)  route 0.645ns (79.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           0.645     0.202    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[3]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.827    -0.845    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.204    -0.085    
    SLICE_X44Y112        FDCE (Hold_fdce_C_D)         0.075    -0.010    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_design_1_clk_wiz_0_0
  To Clock:  clk_uart_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.938ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 0.842ns (12.642%)  route 5.818ns (87.358%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.942     4.460    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X41Y112        LUT4 (Prop_lut4_I2_O)        0.299     4.759 r  design_1_i/dti_riscv_0/inst/bitpos_data[2]_i_2/O
                         net (fo=1, routed)           0.877     5.636    design_1_i/dti_riscv_0/inst/bitpos_data[2]_i_2_n_1
    SLICE_X41Y112        LUT5 (Prop_lut5_I3_O)        0.124     5.760 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[2]_i_1/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[2]_i_1_n_1
    SLICE_X41Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X41Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.204    18.669    
    SLICE_X41Y112        FDRE (Setup_fdre_C_D)        0.029    18.698    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]
  -------------------------------------------------------------------
                         required time                         18.698    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.938    

Slack (MET) :             14.149ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 0.718ns (13.177%)  route 4.731ns (86.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.731     4.249    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X40Y112        LUT5 (Prop_lut5_I2_O)        0.299     4.548 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[0]_i_1/O
                         net (fo=1, routed)           0.000     4.548    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[0]_i_1_n_1
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.204    18.669    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.029    18.698    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]
  -------------------------------------------------------------------
                         required time                         18.698    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 14.149    

Slack (MET) :             14.435ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.718ns (13.898%)  route 4.448ns (86.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.448     3.967    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X40Y112        LUT6 (Prop_lut6_I2_O)        0.299     4.266 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop[1]_i_1/O
                         net (fo=1, routed)           0.000     4.266    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop[1]_i_1_n_1
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[1]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.204    18.669    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.032    18.701    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[1]
  -------------------------------------------------------------------
                         required time                         18.701    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                 14.435    

Slack (MET) :             14.437ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.718ns (13.906%)  route 4.445ns (86.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.445     3.964    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X40Y112        LUT6 (Prop_lut6_I3_O)        0.299     4.263 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[1]_i_1/O
                         net (fo=1, routed)           0.000     4.263    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[1]_i_1_n_1
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[1]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.204    18.669    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.031    18.700    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[1]
  -------------------------------------------------------------------
                         required time                         18.700    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                 14.437    

Slack (MET) :             14.437ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.718ns (13.906%)  route 4.445ns (86.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.445     3.963    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X40Y112        LUT5 (Prop_lut5_I1_O)        0.299     4.262 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop[0]_i_1/O
                         net (fo=1, routed)           0.000     4.262    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop[0]_i_1_n_1
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[0]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.204    18.669    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.031    18.700    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[0]
  -------------------------------------------------------------------
                         required time                         18.700    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                 14.437    

Slack (MET) :             17.307ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.456ns (20.544%)  route 1.764ns (79.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.612    -0.928    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[5]/Q
                         net (fo=4, routed)           1.764     1.292    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[5]
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.490    18.469    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/C
                         clock pessimism              0.395    18.864    
                         clock uncertainty           -0.204    18.661    
    SLICE_X47Y116        FDCE (Setup_fdce_C_D)       -0.062    18.599    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                 17.307    

Slack (MET) :             17.317ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.456ns (20.636%)  route 1.754ns (79.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.616    -0.924    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg[5]/Q
                         net (fo=3, routed)           1.754     1.286    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg__0__0[5]
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X48Y112        FDCE (Setup_fdce_C_D)       -0.061    18.603    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                 17.317    

Slack (MET) :             17.320ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.419ns (20.818%)  route 1.594ns (79.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.615    -0.925    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.419    -0.506 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           1.594     1.088    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[3]
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X47Y112        FDCE (Setup_fdce_C_D)       -0.256    18.408    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         18.408    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 17.320    

Slack (MET) :             17.323ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.419ns (20.796%)  route 1.596ns (79.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.611    -0.929    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.419    -0.510 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           1.596     1.086    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[2]
    SLICE_X47Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.491    18.470    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.395    18.865    
                         clock uncertainty           -0.204    18.662    
    SLICE_X47Y115        FDCE (Setup_fdce_C_D)       -0.253    18.409    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.409    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 17.323    

Slack (MET) :             17.328ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.419ns (21.056%)  route 1.571ns (78.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.616    -0.924    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.419    -0.505 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           1.571     1.066    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[2]
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X48Y112        FDCE (Setup_fdce_C_D)       -0.270    18.394    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.394    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 17.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.601%)  route 0.617ns (81.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.559    -0.605    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           0.617     0.153    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[0]
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X46Y112        FDCE (Hold_fdce_C_D)         0.063    -0.023    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.101%)  route 0.638ns (81.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.560    -0.604    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           0.638     0.175    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[1]
    SLICE_X43Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.830    -0.843    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.204    -0.083    
    SLICE_X43Y111        FDCE (Hold_fdce_C_D)         0.072    -0.011    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.128ns (17.994%)  route 0.583ns (82.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           0.583     0.104    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[0]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.204    -0.089    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.006    -0.083    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.061%)  route 0.640ns (81.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           0.640     0.174    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[4]
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.204    -0.089    
    SLICE_X47Y116        FDCE (Hold_fdce_C_D)         0.075    -0.014    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.010%)  route 0.642ns (81.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           0.642     0.176    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[1]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.204    -0.089    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.076    -0.013    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.980%)  route 0.643ns (82.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           0.643     0.177    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[3]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.204    -0.089    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.076    -0.013    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.128ns (18.210%)  route 0.575ns (81.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.560    -0.604    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.128    -0.476 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           0.575     0.099    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[2]
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X48Y112        FDCE (Hold_fdce_C_D)        -0.008    -0.094    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.387%)  route 0.626ns (81.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.559    -0.605    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           0.626     0.162    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[4]
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X48Y112        FDCE (Hold_fdce_C_D)         0.047    -0.039    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.128ns (17.371%)  route 0.609ns (82.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           0.609     0.130    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[2]
    SLICE_X47Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.825    -0.848    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.204    -0.088    
    SLICE_X47Y115        FDCE (Hold_fdce_C_D)         0.013    -0.075    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.128ns (17.235%)  route 0.615ns (82.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.559    -0.605    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           0.615     0.138    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[3]
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X47Y112        FDCE (Hold_fdce_C_D)         0.012    -0.074    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_design_1_clk_wiz_0_0_1
  To Clock:  clk_uart_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.938ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 0.842ns (12.642%)  route 5.818ns (87.358%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.942     4.460    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X41Y112        LUT4 (Prop_lut4_I2_O)        0.299     4.759 r  design_1_i/dti_riscv_0/inst/bitpos_data[2]_i_2/O
                         net (fo=1, routed)           0.877     5.636    design_1_i/dti_riscv_0/inst/bitpos_data[2]_i_2_n_1
    SLICE_X41Y112        LUT5 (Prop_lut5_I3_O)        0.124     5.760 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[2]_i_1/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[2]_i_1_n_1
    SLICE_X41Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X41Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.204    18.669    
    SLICE_X41Y112        FDRE (Setup_fdre_C_D)        0.029    18.698    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]
  -------------------------------------------------------------------
                         required time                         18.698    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.938    

Slack (MET) :             14.149ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 0.718ns (13.177%)  route 4.731ns (86.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.731     4.249    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X40Y112        LUT5 (Prop_lut5_I2_O)        0.299     4.548 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[0]_i_1/O
                         net (fo=1, routed)           0.000     4.548    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[0]_i_1_n_1
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.204    18.669    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.029    18.698    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]
  -------------------------------------------------------------------
                         required time                         18.698    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 14.149    

Slack (MET) :             14.435ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.718ns (13.898%)  route 4.448ns (86.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.448     3.967    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X40Y112        LUT6 (Prop_lut6_I2_O)        0.299     4.266 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop[1]_i_1/O
                         net (fo=1, routed)           0.000     4.266    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop[1]_i_1_n_1
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[1]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.204    18.669    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.032    18.701    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[1]
  -------------------------------------------------------------------
                         required time                         18.701    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                 14.435    

Slack (MET) :             14.437ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.718ns (13.906%)  route 4.445ns (86.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.445     3.964    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X40Y112        LUT6 (Prop_lut6_I3_O)        0.299     4.263 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[1]_i_1/O
                         net (fo=1, routed)           0.000     4.263    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[1]_i_1_n_1
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[1]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.204    18.669    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.031    18.700    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[1]
  -------------------------------------------------------------------
                         required time                         18.700    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                 14.437    

Slack (MET) :             14.437ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.718ns (13.906%)  route 4.445ns (86.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.445     3.963    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X40Y112        LUT5 (Prop_lut5_I1_O)        0.299     4.262 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop[0]_i_1/O
                         net (fo=1, routed)           0.000     4.262    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop[0]_i_1_n_1
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[0]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.204    18.669    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.031    18.700    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[0]
  -------------------------------------------------------------------
                         required time                         18.700    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                 14.437    

Slack (MET) :             17.307ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.456ns (20.544%)  route 1.764ns (79.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.612    -0.928    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[5]/Q
                         net (fo=4, routed)           1.764     1.292    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[5]
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.490    18.469    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/C
                         clock pessimism              0.395    18.864    
                         clock uncertainty           -0.204    18.661    
    SLICE_X47Y116        FDCE (Setup_fdce_C_D)       -0.062    18.599    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                 17.307    

Slack (MET) :             17.317ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.456ns (20.636%)  route 1.754ns (79.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.616    -0.924    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg[5]/Q
                         net (fo=3, routed)           1.754     1.286    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg__0__0[5]
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X48Y112        FDCE (Setup_fdce_C_D)       -0.061    18.603    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                 17.317    

Slack (MET) :             17.320ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.419ns (20.818%)  route 1.594ns (79.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.615    -0.925    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.419    -0.506 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           1.594     1.088    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[3]
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X47Y112        FDCE (Setup_fdce_C_D)       -0.256    18.408    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         18.408    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 17.320    

Slack (MET) :             17.323ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.419ns (20.796%)  route 1.596ns (79.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.611    -0.929    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.419    -0.510 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           1.596     1.086    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[2]
    SLICE_X47Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.491    18.470    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.395    18.865    
                         clock uncertainty           -0.204    18.662    
    SLICE_X47Y115        FDCE (Setup_fdce_C_D)       -0.253    18.409    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.409    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 17.323    

Slack (MET) :             17.328ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.419ns (21.056%)  route 1.571ns (78.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.616    -0.924    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.419    -0.505 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           1.571     1.066    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[2]
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X48Y112        FDCE (Setup_fdce_C_D)       -0.270    18.394    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.394    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 17.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.601%)  route 0.617ns (81.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.559    -0.605    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           0.617     0.153    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[0]
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X46Y112        FDCE (Hold_fdce_C_D)         0.063    -0.023    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.101%)  route 0.638ns (81.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.560    -0.604    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           0.638     0.175    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[1]
    SLICE_X43Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.830    -0.843    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.204    -0.083    
    SLICE_X43Y111        FDCE (Hold_fdce_C_D)         0.072    -0.011    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.128ns (17.994%)  route 0.583ns (82.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           0.583     0.104    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[0]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.204    -0.089    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.006    -0.083    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.061%)  route 0.640ns (81.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           0.640     0.174    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[4]
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.204    -0.089    
    SLICE_X47Y116        FDCE (Hold_fdce_C_D)         0.075    -0.014    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.010%)  route 0.642ns (81.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           0.642     0.176    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[1]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.204    -0.089    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.076    -0.013    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.980%)  route 0.643ns (82.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           0.643     0.177    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[3]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.204    -0.089    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.076    -0.013    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.128ns (18.210%)  route 0.575ns (81.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.560    -0.604    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.128    -0.476 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           0.575     0.099    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[2]
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X48Y112        FDCE (Hold_fdce_C_D)        -0.008    -0.094    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.387%)  route 0.626ns (81.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.559    -0.605    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           0.626     0.162    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[4]
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X48Y112        FDCE (Hold_fdce_C_D)         0.047    -0.039    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.128ns (17.371%)  route 0.609ns (82.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           0.609     0.130    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[2]
    SLICE_X47Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.825    -0.848    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.204    -0.088    
    SLICE_X47Y115        FDCE (Hold_fdce_C_D)         0.013    -0.075    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.128ns (17.235%)  route 0.615ns (82.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.559    -0.605    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           0.615     0.138    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[3]
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X47Y112        FDCE (Hold_fdce_C_D)         0.012    -0.074    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_design_1_clk_wiz_0_0_1
  To Clock:  clk_uart_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.549ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.704ns (13.751%)  route 4.415ns (86.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.610    -0.930    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/Q
                         net (fo=13, routed)          0.919     0.445    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state
    SLICE_X47Y116        LUT2 (Prop_lut2_I1_O)        0.124     0.569 r  design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0/O
                         net (fo=35, routed)          2.666     3.235    design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0_n_1
    SLICE_X34Y126        LUT6 (Prop_lut6_I2_O)        0.124     3.359 r  design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0/O
                         net (fo=8, routed)           0.830     4.189    design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0_n_1
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.488    18.467    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][0]/C
                         clock pessimism              0.560    19.027    
                         clock uncertainty           -0.084    18.943    
    SLICE_X39Y122        FDCE (Setup_fdce_C_CE)      -0.205    18.738    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][0]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.549ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.704ns (13.751%)  route 4.415ns (86.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.610    -0.930    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/Q
                         net (fo=13, routed)          0.919     0.445    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state
    SLICE_X47Y116        LUT2 (Prop_lut2_I1_O)        0.124     0.569 r  design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0/O
                         net (fo=35, routed)          2.666     3.235    design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0_n_1
    SLICE_X34Y126        LUT6 (Prop_lut6_I2_O)        0.124     3.359 r  design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0/O
                         net (fo=8, routed)           0.830     4.189    design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0_n_1
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.488    18.467    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][1]/C
                         clock pessimism              0.560    19.027    
                         clock uncertainty           -0.084    18.943    
    SLICE_X39Y122        FDCE (Setup_fdce_C_CE)      -0.205    18.738    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][1]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.549ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.704ns (13.751%)  route 4.415ns (86.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.610    -0.930    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/Q
                         net (fo=13, routed)          0.919     0.445    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state
    SLICE_X47Y116        LUT2 (Prop_lut2_I1_O)        0.124     0.569 r  design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0/O
                         net (fo=35, routed)          2.666     3.235    design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0_n_1
    SLICE_X34Y126        LUT6 (Prop_lut6_I2_O)        0.124     3.359 r  design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0/O
                         net (fo=8, routed)           0.830     4.189    design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0_n_1
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.488    18.467    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][2]/C
                         clock pessimism              0.560    19.027    
                         clock uncertainty           -0.084    18.943    
    SLICE_X39Y122        FDCE (Setup_fdce_C_CE)      -0.205    18.738    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][2]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.572ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.642ns (12.493%)  route 4.497ns (87.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.611    -0.929    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.518    -0.411 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/Q
                         net (fo=43, routed)          3.778     3.367    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[2]
    SLICE_X31Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.491 r  design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0/O
                         net (fo=8, routed)           0.719     4.210    design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0_n_1
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/C
                         clock pessimism              0.560    19.035    
                         clock uncertainty           -0.084    18.951    
    SLICE_X30Y117        FDCE (Setup_fdce_C_CE)      -0.169    18.782    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 14.572    

Slack (MET) :             14.572ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.642ns (12.493%)  route 4.497ns (87.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.611    -0.929    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.518    -0.411 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/Q
                         net (fo=43, routed)          3.778     3.367    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[2]
    SLICE_X31Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.491 r  design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0/O
                         net (fo=8, routed)           0.719     4.210    design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0_n_1
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][4]/C
                         clock pessimism              0.560    19.035    
                         clock uncertainty           -0.084    18.951    
    SLICE_X30Y117        FDCE (Setup_fdce_C_CE)      -0.169    18.782    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][4]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 14.572    

Slack (MET) :             14.572ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.642ns (12.493%)  route 4.497ns (87.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.611    -0.929    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.518    -0.411 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/Q
                         net (fo=43, routed)          3.778     3.367    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[2]
    SLICE_X31Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.491 r  design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0/O
                         net (fo=8, routed)           0.719     4.210    design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0_n_1
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][5]/C
                         clock pessimism              0.560    19.035    
                         clock uncertainty           -0.084    18.951    
    SLICE_X30Y117        FDCE (Setup_fdce_C_CE)      -0.169    18.782    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][5]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 14.572    

Slack (MET) :             14.581ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.773ns (15.082%)  route 4.352ns (84.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.609    -0.931    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.478    -0.453 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/Q
                         net (fo=36, routed)          3.489     3.036    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[4]
    SLICE_X31Y121        LUT6 (Prop_lut6_I0_O)        0.295     3.331 r  design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0/O
                         net (fo=8, routed)           0.864     4.194    design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0_n_1
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.489    18.468    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][3]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.084    18.944    
    SLICE_X30Y126        FDCE (Setup_fdce_C_CE)      -0.169    18.775    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][3]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 14.581    

Slack (MET) :             14.581ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.773ns (15.082%)  route 4.352ns (84.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.609    -0.931    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.478    -0.453 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/Q
                         net (fo=36, routed)          3.489     3.036    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[4]
    SLICE_X31Y121        LUT6 (Prop_lut6_I0_O)        0.295     3.331 r  design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0/O
                         net (fo=8, routed)           0.864     4.194    design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0_n_1
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.489    18.468    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][4]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.084    18.944    
    SLICE_X30Y126        FDCE (Setup_fdce_C_CE)      -0.169    18.775    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][4]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 14.581    

Slack (MET) :             14.581ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.773ns (15.082%)  route 4.352ns (84.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.609    -0.931    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.478    -0.453 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/Q
                         net (fo=36, routed)          3.489     3.036    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[4]
    SLICE_X31Y121        LUT6 (Prop_lut6_I0_O)        0.295     3.331 r  design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0/O
                         net (fo=8, routed)           0.864     4.194    design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0_n_1
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.489    18.468    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][5]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.084    18.944    
    SLICE_X30Y126        FDCE (Setup_fdce_C_CE)      -0.169    18.775    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][5]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 14.581    

Slack (MET) :             14.583ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 0.773ns (15.178%)  route 4.320ns (84.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.609    -0.931    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.478    -0.453 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/Q
                         net (fo=36, routed)          3.523     3.070    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[4]
    SLICE_X31Y117        LUT6 (Prop_lut6_I2_O)        0.295     3.365 r  design_1_i/dti_riscv_0/inst/ff_mem_array[16][7]_i_1__0/O
                         net (fo=8, routed)           0.797     4.162    design_1_i/dti_riscv_0/inst/ff_mem_array[16][7]_i_1__0_n_1
    SLICE_X29Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.495    18.474    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X29Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][0]/C
                         clock pessimism              0.560    19.034    
                         clock uncertainty           -0.084    18.950    
    SLICE_X29Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.745    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][0]
  -------------------------------------------------------------------
                         required time                         18.745    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                 14.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.555    -0.609    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.389    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0[3]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[3]/C
                         clock pessimism              0.240    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.064    -0.462    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.555    -0.609    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.389    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0[1]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[1]/C
                         clock pessimism              0.240    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.053    -0.473    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDPE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDPE (Prop_fdpe_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state_reg/Q
                         net (fo=11, routed)          0.115    -0.351    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state
    SLICE_X46Y112        LUT4 (Prop_lut4_I2_O)        0.045    -0.306 r  design_1_i/dti_riscv_0/inst/gray_ptr[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.306    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/dti_bin_to_gray_inst/gout[0]
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X46Y112        FDCE (Hold_fdce_C_D)         0.121    -0.390    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.815%)  route 0.132ns (41.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/Q
                         net (fo=8, routed)           0.132    -0.334    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg_n_1_[1]
    SLICE_X56Y110        LUT4 (Prop_lut4_I2_O)        0.048    -0.286 r  design_1_i/dti_riscv_0/inst/tx_acc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc[3]
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X56Y110        FDCE (Hold_fdce_C_D)         0.131    -0.380    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.356    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0[3]
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg1_reg[3]/C
                         clock pessimism              0.239    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X47Y112        FDCE (Hold_fdce_C_D)         0.072    -0.452    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.551    -0.613    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y120        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/Q
                         net (fo=32, routed)          0.128    -0.344    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg_n_1_[6]
    SLICE_X47Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.822    -0.851    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25][6]/C
                         clock pessimism              0.254    -0.597    
                         clock uncertainty            0.084    -0.514    
    SLICE_X47Y118        FDCE (Hold_fdce_C_D)         0.070    -0.444    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25][6]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/Q
                         net (fo=8, routed)           0.132    -0.334    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg_n_1_[1]
    SLICE_X56Y110        LUT3 (Prop_lut3_I1_O)        0.045    -0.289 r  design_1_i/dti_riscv_0/inst/tx_acc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc[2]
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X56Y110        FDCE (Hold_fdce_C_D)         0.120    -0.391    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.516%)  route 0.083ns (28.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/Q
                         net (fo=6, routed)           0.083    -0.360    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg_n_1_[4]
    SLICE_X57Y110        LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  design_1_i/dti_riscv_0/inst/tx_acc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc[6]
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X57Y110        FDCE (Hold_fdce_C_D)         0.092    -0.419    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.559    -0.605    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/Q
                         net (fo=8, routed)           0.109    -0.355    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg_n_1_[0]
    SLICE_X41Y112        LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[2]_i_1_n_1
    SLICE_X41Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.830    -0.843    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X41Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/C
                         clock pessimism              0.251    -0.592    
                         clock uncertainty            0.084    -0.509    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.091    -0.418    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.420%)  route 0.156ns (52.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.551    -0.613    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y120        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/Q
                         net (fo=32, routed)          0.156    -0.316    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg_n_1_[6]
    SLICE_X44Y120        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.821    -0.852    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X44Y120        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29][6]/C
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.084    -0.494    
    SLICE_X44Y120        FDCE (Hold_fdce_C_D)         0.070    -0.424    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29][6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_design_1_clk_wiz_0_0
  To Clock:  clk_cpu_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.736ns  (logic 1.651ns (9.865%)  route 15.085ns (90.135%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 18.741 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        11.069    15.830    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y38         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.762    18.741    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.221    
                         clock uncertainty           -0.084    19.138    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.623    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                         -15.830    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.539ns  (logic 1.651ns (9.982%)  route 14.888ns (90.018%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 18.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.872    15.633    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y37         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.758    18.737    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    19.217    
                         clock uncertainty           -0.084    19.134    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.619    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.462ns  (logic 1.651ns (10.029%)  route 14.811ns (89.971%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.795    15.556    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y39         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.712    18.691    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y39         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.171    
                         clock uncertainty           -0.084    19.088    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.573    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -15.556    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.257ns  (logic 1.651ns (10.156%)  route 14.606ns (89.844%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 18.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.590    15.351    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y36         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.702    18.681    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y36         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    19.161    
                         clock uncertainty           -0.084    19.078    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.563    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.563    
                         arrival time                         -15.351    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.205ns  (logic 1.651ns (10.188%)  route 14.554ns (89.812%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 18.727 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.538    15.299    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.748    18.727    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    19.207    
                         clock uncertainty           -0.084    19.124    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.609    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.609    
                         arrival time                         -15.299    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.017ns  (logic 1.651ns (10.308%)  route 14.366ns (89.692%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.350    15.111    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y37         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.707    18.686    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y37         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.166    
                         clock uncertainty           -0.084    19.083    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.568    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.568    
                         arrival time                         -15.111    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.333ns  (logic 3.763ns (23.039%)  route 12.570ns (76.961%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.627    -0.913    design_1_i/dti_riscv_0/inst/clk
    SLICE_X56Y97         FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/Q
                         net (fo=128, routed)         1.486     1.091    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep_n_1
    SLICE_X53Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.215 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7_n_1
    SLICE_X53Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.427 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3/O
                         net (fo=1, routed)           1.184     2.611    design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3_n_1
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.299     2.910 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2/O
                         net (fo=1, routed)           0.735     3.645    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2_n_1
    SLICE_X50Y101        LUT5 (Prop_lut5_I2_O)        0.124     3.769 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1/O
                         net (fo=5, routed)           1.030     4.799    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1_n_1
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  design_1_i/dti_riscv_0/inst/i__carry_i_15/O
                         net (fo=8, routed)           0.774     5.697    design_1_i/dti_riscv_0/inst/i__carry_i_15_n_1
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.821 r  design_1_i/dti_riscv_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.821    design_1_i/dti_riscv_0/inst/i__carry_i_8__0_n_1
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.353 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.353    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry_n_1
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0_n_1
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.581    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1_n_1
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           1.055     7.750    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2_n_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.150     7.900 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8/O
                         net (fo=1, routed)           0.154     8.055    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.381 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3/O
                         net (fo=87, routed)          0.834     9.214    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3_n_1
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.338 r  design_1_i/dti_riscv_0/inst/imem_data_in[13]_i_34/O
                         net (fo=150, routed)         2.547    11.885    design_1_i/dti_riscv_0/inst/imem_data_in[13]_i_34_n_1
    SLICE_X65Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.009 f  design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_19/O
                         net (fo=1, routed)           0.000    12.009    design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_19_n_1
    SLICE_X65Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    12.226 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[11]_i_7/O
                         net (fo=1, routed)           1.178    13.404    design_1_i/dti_riscv_0/inst/imem_data_in_reg[11]_i_7_n_1
    SLICE_X65Y59         LUT6 (Prop_lut6_I1_O)        0.299    13.703 f  design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_2/O
                         net (fo=1, routed)           1.593    15.296    design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_2_n_1
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.124    15.420 r  design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_1/O
                         net (fo=1, routed)           0.000    15.420    design_1_i/dti_riscv_0/inst/imem_data_in[11]_i_1_n_1
    SLICE_X43Y71         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.503    18.483    design_1_i/dti_riscv_0/inst/clk
    SLICE_X43Y71         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[11]/C
                         clock pessimism              0.487    18.970    
                         clock uncertainty           -0.084    18.887    
    SLICE_X43Y71         FDCE (Setup_fdce_C_D)        0.031    18.918    design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.357ns  (logic 3.933ns (24.044%)  route 12.424ns (75.956%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.627    -0.913    design_1_i/dti_riscv_0/inst/clk
    SLICE_X56Y97         FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/Q
                         net (fo=128, routed)         1.486     1.091    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep_n_1
    SLICE_X53Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.215 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7_n_1
    SLICE_X53Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.427 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3/O
                         net (fo=1, routed)           1.184     2.611    design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3_n_1
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.299     2.910 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2/O
                         net (fo=1, routed)           0.735     3.645    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2_n_1
    SLICE_X50Y101        LUT5 (Prop_lut5_I2_O)        0.124     3.769 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1/O
                         net (fo=5, routed)           1.030     4.799    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1_n_1
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  design_1_i/dti_riscv_0/inst/i__carry_i_15/O
                         net (fo=8, routed)           0.774     5.697    design_1_i/dti_riscv_0/inst/i__carry_i_15_n_1
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.821 r  design_1_i/dti_riscv_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.821    design_1_i/dti_riscv_0/inst/i__carry_i_8__0_n_1
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.353 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.353    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry_n_1
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0_n_1
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.581    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1_n_1
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           1.055     7.750    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2_n_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.150     7.900 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8/O
                         net (fo=1, routed)           0.154     8.055    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.381 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3/O
                         net (fo=87, routed)          0.869     9.249    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3_n_1
    SLICE_X53Y89         LUT5 (Prop_lut5_I1_O)        0.124     9.373 r  design_1_i/dti_riscv_0/inst/pc[4]_i_1/O
                         net (fo=6, routed)           0.652    10.026    design_1_i/dti_riscv_0/inst/pc[4]_i_1_n_1
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.124    10.150 r  design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_16/O
                         net (fo=120, routed)         2.295    12.444    design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_16_n_1
    SLICE_X28Y52         MUXF7 (Prop_muxf7_S_O)       0.276    12.720 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[12]_i_25/O
                         net (fo=1, routed)           0.000    12.720    design_1_i/dti_riscv_0/inst/imem_data_in_reg[12]_i_25_n_1
    SLICE_X28Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    12.814 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[12]_i_10/O
                         net (fo=1, routed)           1.172    13.986    design_1_i/dti_riscv_0/inst/imem_data_in_reg[12]_i_10_n_1
    SLICE_X31Y65         LUT5 (Prop_lut5_I2_O)        0.316    14.302 r  design_1_i/dti_riscv_0/inst/imem_data_in[12]_i_3/O
                         net (fo=1, routed)           1.018    15.321    design_1_i/dti_riscv_0/inst/imem_data_in[12]_i_3_n_1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    15.445 r  design_1_i/dti_riscv_0/inst/imem_data_in[12]_i_1/O
                         net (fo=1, routed)           0.000    15.445    design_1_i/dti_riscv_0/inst/imem_data_in[12]_i_1_n_1
    SLICE_X42Y75         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.498    18.478    design_1_i/dti_riscv_0/inst/clk
    SLICE_X42Y75         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[12]/C
                         clock pessimism              0.487    18.965    
                         clock uncertainty           -0.084    18.882    
    SLICE_X42Y75         FDCE (Setup_fdce_C_D)        0.077    18.959    design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         18.959    
                         arrival time                         -15.445    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.917ns  (logic 1.651ns (10.372%)  route 14.266ns (89.628%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 18.676 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.634    -0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X69Y50         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.977     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X71Y56         LUT6 (Prop_lut6_I1_O)        0.124     1.651 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.201 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=130, routed)         2.039     4.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][15]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[14]_INST_0/O
                         net (fo=129, routed)        10.250    15.012    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y35         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.697    18.676    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.156    
                         clock uncertainty           -0.084    19.073    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    18.558    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                         -15.012    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.253ns  (logic 3.933ns (24.198%)  route 12.320ns (75.802%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.627    -0.913    design_1_i/dti_riscv_0/inst/clk
    SLICE_X56Y97         FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.395 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep/Q
                         net (fo=128, routed)         1.486     1.091    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_register_file/rs2_addr_temp_reg[1]_rep_n_1
    SLICE_X53Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.215 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_7_n_1
    SLICE_X53Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.427 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3/O
                         net (fo=1, routed)           1.184     2.611    design_1_i/dti_riscv_0/inst/dmem_data_out_p_reg[1]_i_3_n_1
    SLICE_X50Y105        LUT6 (Prop_lut6_I0_O)        0.299     2.910 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2/O
                         net (fo=1, routed)           0.735     3.645    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_2_n_1
    SLICE_X50Y101        LUT5 (Prop_lut5_I2_O)        0.124     3.769 f  design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1/O
                         net (fo=5, routed)           1.030     4.799    design_1_i/dti_riscv_0/inst/dmem_data_out_p[1]_i_1_n_1
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  design_1_i/dti_riscv_0/inst/i__carry_i_15/O
                         net (fo=8, routed)           0.774     5.697    design_1_i/dti_riscv_0/inst/i__carry_i_15_n_1
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.821 r  design_1_i/dti_riscv_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.821    design_1_i/dti_riscv_0/inst/i__carry_i_8__0_n_1
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.353 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.353    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry_n_1
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.467 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__0_n_1
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.581 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.581    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__1_n_1
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.695 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           1.055     7.750    design_1_i/dti_riscv_0/inst/dti_riscv/dti_riscv_core/riscv_execute/pp_comparator/result0_inferred__3/i__carry__2_n_1
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.150     7.900 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8/O
                         net (fo=1, routed)           0.154     8.055    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_8_n_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.381 r  design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3/O
                         net (fo=87, routed)          0.869     9.249    design_1_i/dti_riscv_0/inst/rs2_addr[4]_i_3_n_1
    SLICE_X53Y89         LUT5 (Prop_lut5_I1_O)        0.124     9.373 r  design_1_i/dti_riscv_0/inst/pc[4]_i_1/O
                         net (fo=6, routed)           0.652    10.026    design_1_i/dti_riscv_0/inst/pc[4]_i_1_n_1
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.124    10.150 r  design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_16/O
                         net (fo=120, routed)         2.292    12.441    design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_16_n_1
    SLICE_X28Y49         MUXF7 (Prop_muxf7_S_O)       0.276    12.717 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[25]_i_26/O
                         net (fo=1, routed)           0.000    12.717    design_1_i/dti_riscv_0/inst/imem_data_in_reg[25]_i_26_n_1
    SLICE_X28Y49         MUXF8 (Prop_muxf8_I1_O)      0.094    12.811 f  design_1_i/dti_riscv_0/inst/imem_data_in_reg[25]_i_10/O
                         net (fo=1, routed)           1.178    13.990    design_1_i/dti_riscv_0/inst/imem_data_in_reg[25]_i_10_n_1
    SLICE_X40Y65         LUT5 (Prop_lut5_I2_O)        0.316    14.306 r  design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_3/O
                         net (fo=1, routed)           0.911    15.216    design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_3_n_1
    SLICE_X43Y71         LUT6 (Prop_lut6_I3_O)        0.124    15.340 r  design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_1/O
                         net (fo=1, routed)           0.000    15.340    design_1_i/dti_riscv_0/inst/imem_data_in[25]_i_1_n_1
    SLICE_X43Y71         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.503    18.483    design_1_i/dti_riscv_0/inst/clk
    SLICE_X43Y71         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[25]/C
                         clock pessimism              0.487    18.970    
                         clock uncertainty           -0.084    18.887    
    SLICE_X43Y71         FDCE (Setup_fdce_C_D)        0.031    18.918    design_1_i/dti_riscv_0/inst/dti_riscv/imem/imem_data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.340    
  -------------------------------------------------------------------
                         slack                                  3.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y57         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y57         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.567    -0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.304    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X66Y57         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.839    -0.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X66Y57         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y57         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.634    -0.530    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X45Y46         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.333    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X45Y46         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.909    -0.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X45Y46         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.235    -0.530    
                         clock uncertainty            0.084    -0.446    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.075    -0.371    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.570    -0.594    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.397    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X37Y55         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.841    -0.832    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X37Y55         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.075    -0.436    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_design_1_clk_wiz_0_0
  To Clock:  clk_cpu_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.998ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 1.587ns (20.721%)  route 6.072ns (79.279%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.604    -0.936    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X36Y124        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][5]/Q
                         net (fo=2, routed)           0.952     0.472    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7]_87[5]
    SLICE_X37Y121        LUT5 (Prop_lut5_I1_O)        0.124     0.596 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_103/O
                         net (fo=1, routed)           0.667     1.263    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_103_n_1
    SLICE_X37Y121        LUT6 (Prop_lut6_I4_O)        0.124     1.387 f  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_80/O
                         net (fo=1, routed)           0.722     2.110    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_80_n_1
    SLICE_X35Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.234 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_48/O
                         net (fo=1, routed)           0.957     3.190    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_48_n_1
    SLICE_X32Y122        LUT6 (Prop_lut6_I1_O)        0.124     3.314 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_23/O
                         net (fo=1, routed)           0.000     3.314    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_23_n_1
    SLICE_X32Y122        MUXF7 (Prop_muxf7_I0_O)      0.212     3.526 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld_reg[0]_i_7/O
                         net (fo=1, routed)           1.131     4.657    design_1_i/dti_riscv_0/inst/mem_data_out_cld_reg[0]_i_7_n_1
    SLICE_X44Y118        LUT6 (Prop_lut6_I4_O)        0.299     4.956 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_2/O
                         net (fo=1, routed)           1.643     6.599    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_2_n_1
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.723 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld[0]_i_1/O
                         net (fo=1, routed)           0.000     6.723    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld[0]_i_1_n_1
    SLICE_X37Y92         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.518    18.498    design_1_i/dti_riscv_0/inst/clk
    SLICE_X37Y92         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[0]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.204    18.689    
    SLICE_X37Y92         FDCE (Setup_fdce_C_D)        0.031    18.720    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[0]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                 11.998    

Slack (MET) :             17.277ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.518ns (22.952%)  route 1.739ns (77.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.610    -0.930    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.518    -0.412 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[5]/Q
                         net (fo=4, routed)           1.739     1.327    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0__0[5]
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.494    18.473    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.204    18.665    
    SLICE_X44Y113        FDCE (Setup_fdce_C_D)       -0.061    18.604    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                 17.277    

Slack (MET) :             17.285ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.518ns (23.284%)  route 1.707ns (76.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.614    -0.926    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.518    -0.408 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           1.707     1.299    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[0]
    SLICE_X45Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.494    18.473    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.204    18.665    
    SLICE_X45Y113        FDCE (Setup_fdce_C_D)       -0.081    18.584    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 17.285    

Slack (MET) :             17.347ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.456ns (20.877%)  route 1.728ns (79.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.612    -0.928    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           1.728     1.256    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[0]
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.493    18.472    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X44Y115        FDCE (Setup_fdce_C_D)       -0.061    18.603    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                 17.347    

Slack (MET) :             17.351ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.518ns (23.608%)  route 1.676ns (76.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.614    -0.926    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.518    -0.408 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           1.676     1.268    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[3]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.495    18.474    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.204    18.666    
    SLICE_X44Y112        FDCE (Setup_fdce_C_D)       -0.047    18.619    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                 17.351    

Slack (MET) :             17.360ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.478ns (24.438%)  route 1.478ns (75.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.614    -0.926    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.478    -0.448 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           1.478     1.030    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[4]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.495    18.474    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.204    18.666    
    SLICE_X44Y112        FDCE (Setup_fdce_C_D)       -0.276    18.390    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                         18.390    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 17.360    

Slack (MET) :             17.363ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.518ns (24.257%)  route 1.618ns (75.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.614    -0.926    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.518    -0.408 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg[5]/Q
                         net (fo=4, routed)           1.618     1.209    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg__0[5]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.495    18.474    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.204    18.666    
    SLICE_X44Y112        FDCE (Setup_fdce_C_D)       -0.093    18.573    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 17.363    

Slack (MET) :             17.369ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.106%)  route 1.705ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.616    -0.924    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           1.705     1.236    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[1]
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.496    18.475    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X44Y111        FDCE (Setup_fdce_C_D)       -0.061    18.606    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                 17.369    

Slack (MET) :             17.380ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.456ns (21.175%)  route 1.697ns (78.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.615    -0.925    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           1.697     1.228    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[2]
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.496    18.475    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X44Y111        FDCE (Setup_fdce_C_D)       -0.058    18.609    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.609    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                 17.380    

Slack (MET) :             17.431ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.456ns (21.563%)  route 1.659ns (78.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.612    -0.928    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           1.659     1.187    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[2]
    SLICE_X44Y114        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.494    18.473    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y114        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.204    18.665    
    SLICE_X44Y114        FDCE (Setup_fdce_C_D)       -0.047    18.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.618    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                 17.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.148ns (21.235%)  route 0.549ns (78.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.148    -0.459 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           0.549     0.090    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[4]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.827    -0.845    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.204    -0.085    
    SLICE_X44Y112        FDCE (Hold_fdce_C_D)         0.008    -0.077    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.141ns (19.181%)  route 0.594ns (80.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.558    -0.606    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           0.594     0.129    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[4]
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.846    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X44Y113        FDCE (Hold_fdce_C_D)         0.047    -0.039    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.276%)  route 0.630ns (81.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.559    -0.605    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           0.630     0.166    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[2]
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.830    -0.843    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.204    -0.083    
    SLICE_X44Y111        FDCE (Hold_fdce_C_D)         0.072    -0.011    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.141%)  route 0.636ns (81.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X44Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           0.636     0.170    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[3]
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.847    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.204    -0.087    
    SLICE_X44Y115        FDCE (Hold_fdce_C_D)         0.078    -0.009    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.200%)  route 0.634ns (81.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.558    -0.606    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           0.634     0.169    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[2]
    SLICE_X44Y114        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.846    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y114        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X44Y114        FDCE (Hold_fdce_C_D)         0.075    -0.011    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.128ns (18.264%)  route 0.573ns (81.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.558    -0.606    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.128    -0.478 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           0.573     0.095    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[1]
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.846    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X44Y113        FDCE (Hold_fdce_C_D)        -0.007    -0.093    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.026%)  route 0.641ns (81.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.558    -0.606    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           0.641     0.176    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[0]
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.847    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.204    -0.087    
    SLICE_X44Y115        FDCE (Hold_fdce_C_D)         0.070    -0.017    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.926%)  route 0.646ns (82.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.560    -0.604    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           0.646     0.182    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[1]
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.830    -0.843    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.204    -0.083    
    SLICE_X44Y111        FDCE (Hold_fdce_C_D)         0.070    -0.013    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.164ns (20.714%)  route 0.628ns (79.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           0.628     0.185    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[0]
    SLICE_X45Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.846    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X45Y113        FDCE (Hold_fdce_C_D)         0.066    -0.020    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.164ns (20.267%)  route 0.645ns (79.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           0.645     0.202    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[3]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.827    -0.845    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.204    -0.085    
    SLICE_X44Y112        FDCE (Hold_fdce_C_D)         0.075    -0.010    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_design_1_clk_wiz_0_0_1
  To Clock:  clk_cpu_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.000ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 1.587ns (20.721%)  route 6.072ns (79.279%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.604    -0.936    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X36Y124        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][5]/Q
                         net (fo=2, routed)           0.952     0.472    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7]_87[5]
    SLICE_X37Y121        LUT5 (Prop_lut5_I1_O)        0.124     0.596 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_103/O
                         net (fo=1, routed)           0.667     1.263    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_103_n_1
    SLICE_X37Y121        LUT6 (Prop_lut6_I4_O)        0.124     1.387 f  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_80/O
                         net (fo=1, routed)           0.722     2.110    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_80_n_1
    SLICE_X35Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.234 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_48/O
                         net (fo=1, routed)           0.957     3.190    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_48_n_1
    SLICE_X32Y122        LUT6 (Prop_lut6_I1_O)        0.124     3.314 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_23/O
                         net (fo=1, routed)           0.000     3.314    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_23_n_1
    SLICE_X32Y122        MUXF7 (Prop_muxf7_I0_O)      0.212     3.526 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld_reg[0]_i_7/O
                         net (fo=1, routed)           1.131     4.657    design_1_i/dti_riscv_0/inst/mem_data_out_cld_reg[0]_i_7_n_1
    SLICE_X44Y118        LUT6 (Prop_lut6_I4_O)        0.299     4.956 r  design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_2/O
                         net (fo=1, routed)           1.643     6.599    design_1_i/dti_riscv_0/inst/mem_data_out_cld[0]_i_2_n_1
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.723 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld[0]_i_1/O
                         net (fo=1, routed)           0.000     6.723    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld[0]_i_1_n_1
    SLICE_X37Y92         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.518    18.498    design_1_i/dti_riscv_0/inst/clk
    SLICE_X37Y92         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[0]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.202    18.691    
    SLICE_X37Y92         FDCE (Setup_fdce_C_D)        0.031    18.722    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_adapter/mem_data_out_cld_reg[0]
  -------------------------------------------------------------------
                         required time                         18.722    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                 12.000    

Slack (MET) :             17.279ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.518ns (22.952%)  route 1.739ns (77.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.610    -0.930    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.518    -0.412 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[5]/Q
                         net (fo=4, routed)           1.739     1.327    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0__0[5]
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.494    18.473    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.202    18.667    
    SLICE_X44Y113        FDCE (Setup_fdce_C_D)       -0.061    18.606    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                 17.279    

Slack (MET) :             17.287ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.518ns (23.284%)  route 1.707ns (76.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.614    -0.926    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.518    -0.408 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           1.707     1.299    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[0]
    SLICE_X45Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.494    18.473    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.202    18.667    
    SLICE_X45Y113        FDCE (Setup_fdce_C_D)       -0.081    18.586    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 17.287    

Slack (MET) :             17.349ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.456ns (20.877%)  route 1.728ns (79.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.612    -0.928    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           1.728     1.256    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[0]
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.493    18.472    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.202    18.666    
    SLICE_X44Y115        FDCE (Setup_fdce_C_D)       -0.061    18.605    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                 17.349    

Slack (MET) :             17.353ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.518ns (23.608%)  route 1.676ns (76.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.614    -0.926    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.518    -0.408 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           1.676     1.268    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[3]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.495    18.474    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.202    18.668    
    SLICE_X44Y112        FDCE (Setup_fdce_C_D)       -0.047    18.621    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                 17.353    

Slack (MET) :             17.362ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.478ns (24.438%)  route 1.478ns (75.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.614    -0.926    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.478    -0.448 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           1.478     1.030    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[4]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.495    18.474    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.202    18.668    
    SLICE_X44Y112        FDCE (Setup_fdce_C_D)       -0.276    18.392    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                         18.392    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 17.362    

Slack (MET) :             17.365ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.518ns (24.257%)  route 1.618ns (75.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.614    -0.926    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.518    -0.408 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg[5]/Q
                         net (fo=4, routed)           1.618     1.209    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/bin_cnt_reg__0[5]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.495    18.474    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.202    18.668    
    SLICE_X44Y112        FDCE (Setup_fdce_C_D)       -0.093    18.575    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 17.365    

Slack (MET) :             17.371ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.106%)  route 1.705ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.616    -0.924    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           1.705     1.236    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[1]
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.496    18.475    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.202    18.669    
    SLICE_X44Y111        FDCE (Setup_fdce_C_D)       -0.061    18.608    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         18.608    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                 17.371    

Slack (MET) :             17.382ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.456ns (21.175%)  route 1.697ns (78.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.615    -0.925    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           1.697     1.228    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[2]
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.496    18.475    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.202    18.669    
    SLICE_X44Y111        FDCE (Setup_fdce_C_D)       -0.058    18.611    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.611    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                 17.382    

Slack (MET) :             17.433ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.456ns (21.563%)  route 1.659ns (78.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.612    -0.928    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           1.659     1.187    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[2]
    SLICE_X44Y114        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.494    18.473    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y114        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.202    18.667    
    SLICE_X44Y114        FDCE (Setup_fdce_C_D)       -0.047    18.620    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                 17.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.148ns (21.235%)  route 0.549ns (78.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.148    -0.459 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           0.549     0.090    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[4]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.827    -0.845    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.202    -0.087    
    SLICE_X44Y112        FDCE (Hold_fdce_C_D)         0.008    -0.079    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.141ns (19.181%)  route 0.594ns (80.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.558    -0.606    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           0.594     0.129    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[4]
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.846    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.202    -0.088    
    SLICE_X44Y113        FDCE (Hold_fdce_C_D)         0.047    -0.041    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.276%)  route 0.630ns (81.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.559    -0.605    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           0.630     0.166    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[2]
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.830    -0.843    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.202    -0.085    
    SLICE_X44Y111        FDCE (Hold_fdce_C_D)         0.072    -0.013    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.141%)  route 0.636ns (81.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X44Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           0.636     0.170    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[3]
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.847    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.202    -0.089    
    SLICE_X44Y115        FDCE (Hold_fdce_C_D)         0.078    -0.011    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.200%)  route 0.634ns (81.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.558    -0.606    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           0.634     0.169    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[2]
    SLICE_X44Y114        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.846    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y114        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.202    -0.088    
    SLICE_X44Y114        FDCE (Hold_fdce_C_D)         0.075    -0.013    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.128ns (18.264%)  route 0.573ns (81.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.558    -0.606    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.128    -0.478 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           0.573     0.095    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[1]
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.846    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.202    -0.088    
    SLICE_X44Y113        FDCE (Hold_fdce_C_D)        -0.007    -0.095    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.026%)  route 0.641ns (81.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.558    -0.606    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X45Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           0.641     0.176    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/gray_ptr[0]
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.847    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.202    -0.089    
    SLICE_X44Y115        FDCE (Hold_fdce_C_D)         0.070    -0.019    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_sync_wr_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.926%)  route 0.646ns (82.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.560    -0.604    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           0.646     0.182    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[1]
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.830    -0.843    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.202    -0.085    
    SLICE_X44Y111        FDCE (Hold_fdce_C_D)         0.070    -0.015    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.164ns (20.714%)  route 0.628ns (79.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           0.628     0.185    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[0]
    SLICE_X45Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.826    -0.846    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y113        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.202    -0.088    
    SLICE_X45Y113        FDCE (Hold_fdce_C_D)         0.066    -0.022    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.164ns (20.267%)  route 0.645ns (79.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           0.645     0.202    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr[3]
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.827    -0.845    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.202    -0.087    
    SLICE_X44Y112        FDCE (Hold_fdce_C_D)         0.075    -0.012    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_sync_rd_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_design_1_clk_wiz_0_0
  To Clock:  clk_uart_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.938ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 0.842ns (12.642%)  route 5.818ns (87.358%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.942     4.460    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X41Y112        LUT4 (Prop_lut4_I2_O)        0.299     4.759 r  design_1_i/dti_riscv_0/inst/bitpos_data[2]_i_2/O
                         net (fo=1, routed)           0.877     5.636    design_1_i/dti_riscv_0/inst/bitpos_data[2]_i_2_n_1
    SLICE_X41Y112        LUT5 (Prop_lut5_I3_O)        0.124     5.760 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[2]_i_1/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[2]_i_1_n_1
    SLICE_X41Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X41Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.204    18.669    
    SLICE_X41Y112        FDRE (Setup_fdre_C_D)        0.029    18.698    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]
  -------------------------------------------------------------------
                         required time                         18.698    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.938    

Slack (MET) :             14.149ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 0.718ns (13.177%)  route 4.731ns (86.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.731     4.249    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X40Y112        LUT5 (Prop_lut5_I2_O)        0.299     4.548 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[0]_i_1/O
                         net (fo=1, routed)           0.000     4.548    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[0]_i_1_n_1
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.204    18.669    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.029    18.698    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]
  -------------------------------------------------------------------
                         required time                         18.698    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 14.149    

Slack (MET) :             14.435ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.718ns (13.898%)  route 4.448ns (86.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.448     3.967    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X40Y112        LUT6 (Prop_lut6_I2_O)        0.299     4.266 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop[1]_i_1/O
                         net (fo=1, routed)           0.000     4.266    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop[1]_i_1_n_1
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[1]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.204    18.669    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.032    18.701    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[1]
  -------------------------------------------------------------------
                         required time                         18.701    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                 14.435    

Slack (MET) :             14.437ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.718ns (13.906%)  route 4.445ns (86.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.445     3.964    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X40Y112        LUT6 (Prop_lut6_I3_O)        0.299     4.263 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[1]_i_1/O
                         net (fo=1, routed)           0.000     4.263    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[1]_i_1_n_1
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[1]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.204    18.669    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.031    18.700    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[1]
  -------------------------------------------------------------------
                         required time                         18.700    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                 14.437    

Slack (MET) :             14.437ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.718ns (13.906%)  route 4.445ns (86.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.445     3.963    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X40Y112        LUT5 (Prop_lut5_I1_O)        0.299     4.262 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop[0]_i_1/O
                         net (fo=1, routed)           0.000     4.262    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop[0]_i_1_n_1
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[0]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.204    18.669    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.031    18.700    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[0]
  -------------------------------------------------------------------
                         required time                         18.700    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                 14.437    

Slack (MET) :             17.307ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.456ns (20.544%)  route 1.764ns (79.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.612    -0.928    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[5]/Q
                         net (fo=4, routed)           1.764     1.292    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[5]
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.490    18.469    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/C
                         clock pessimism              0.395    18.864    
                         clock uncertainty           -0.204    18.661    
    SLICE_X47Y116        FDCE (Setup_fdce_C_D)       -0.062    18.599    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                 17.307    

Slack (MET) :             17.317ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.456ns (20.636%)  route 1.754ns (79.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.616    -0.924    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg[5]/Q
                         net (fo=3, routed)           1.754     1.286    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg__0__0[5]
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X48Y112        FDCE (Setup_fdce_C_D)       -0.061    18.603    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                 17.317    

Slack (MET) :             17.320ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.419ns (20.818%)  route 1.594ns (79.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.615    -0.925    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.419    -0.506 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           1.594     1.088    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[3]
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X47Y112        FDCE (Setup_fdce_C_D)       -0.256    18.408    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         18.408    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 17.320    

Slack (MET) :             17.323ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.419ns (20.796%)  route 1.596ns (79.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.611    -0.929    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.419    -0.510 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           1.596     1.086    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[2]
    SLICE_X47Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.491    18.470    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.395    18.865    
                         clock uncertainty           -0.204    18.662    
    SLICE_X47Y115        FDCE (Setup_fdce_C_D)       -0.253    18.409    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.409    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 17.323    

Slack (MET) :             17.328ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.419ns (21.056%)  route 1.571ns (78.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.616    -0.924    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.419    -0.505 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           1.571     1.066    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[2]
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X48Y112        FDCE (Setup_fdce_C_D)       -0.270    18.394    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.394    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 17.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.601%)  route 0.617ns (81.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.559    -0.605    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           0.617     0.153    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[0]
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X46Y112        FDCE (Hold_fdce_C_D)         0.063    -0.023    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.101%)  route 0.638ns (81.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.560    -0.604    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           0.638     0.175    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[1]
    SLICE_X43Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.830    -0.843    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.204    -0.083    
    SLICE_X43Y111        FDCE (Hold_fdce_C_D)         0.072    -0.011    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.128ns (17.994%)  route 0.583ns (82.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           0.583     0.104    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[0]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.204    -0.089    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.006    -0.083    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.061%)  route 0.640ns (81.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           0.640     0.174    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[4]
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.204    -0.089    
    SLICE_X47Y116        FDCE (Hold_fdce_C_D)         0.075    -0.014    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.010%)  route 0.642ns (81.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           0.642     0.176    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[1]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.204    -0.089    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.076    -0.013    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.980%)  route 0.643ns (82.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           0.643     0.177    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[3]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.204    -0.089    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.076    -0.013    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.128ns (18.210%)  route 0.575ns (81.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.560    -0.604    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.128    -0.476 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           0.575     0.099    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[2]
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X48Y112        FDCE (Hold_fdce_C_D)        -0.008    -0.094    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.387%)  route 0.626ns (81.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.559    -0.605    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           0.626     0.162    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[4]
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X48Y112        FDCE (Hold_fdce_C_D)         0.047    -0.039    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.128ns (17.371%)  route 0.609ns (82.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           0.609     0.130    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[2]
    SLICE_X47Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.825    -0.848    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.204    -0.088    
    SLICE_X47Y115        FDCE (Hold_fdce_C_D)         0.013    -0.075    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.128ns (17.235%)  route 0.615ns (82.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.559    -0.605    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           0.615     0.138    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[3]
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X47Y112        FDCE (Hold_fdce_C_D)         0.012    -0.074    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_design_1_clk_wiz_0_0
  To Clock:  clk_uart_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.549ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.704ns (13.751%)  route 4.415ns (86.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.610    -0.930    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/Q
                         net (fo=13, routed)          0.919     0.445    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state
    SLICE_X47Y116        LUT2 (Prop_lut2_I1_O)        0.124     0.569 r  design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0/O
                         net (fo=35, routed)          2.666     3.235    design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0_n_1
    SLICE_X34Y126        LUT6 (Prop_lut6_I2_O)        0.124     3.359 r  design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0/O
                         net (fo=8, routed)           0.830     4.189    design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0_n_1
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.488    18.467    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][0]/C
                         clock pessimism              0.560    19.027    
                         clock uncertainty           -0.084    18.943    
    SLICE_X39Y122        FDCE (Setup_fdce_C_CE)      -0.205    18.738    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][0]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.549ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.704ns (13.751%)  route 4.415ns (86.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.610    -0.930    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/Q
                         net (fo=13, routed)          0.919     0.445    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state
    SLICE_X47Y116        LUT2 (Prop_lut2_I1_O)        0.124     0.569 r  design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0/O
                         net (fo=35, routed)          2.666     3.235    design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0_n_1
    SLICE_X34Y126        LUT6 (Prop_lut6_I2_O)        0.124     3.359 r  design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0/O
                         net (fo=8, routed)           0.830     4.189    design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0_n_1
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.488    18.467    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][1]/C
                         clock pessimism              0.560    19.027    
                         clock uncertainty           -0.084    18.943    
    SLICE_X39Y122        FDCE (Setup_fdce_C_CE)      -0.205    18.738    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][1]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.549ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.704ns (13.751%)  route 4.415ns (86.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.610    -0.930    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.474 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state_reg/Q
                         net (fo=13, routed)          0.919     0.445    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/peak_state
    SLICE_X47Y116        LUT2 (Prop_lut2_I1_O)        0.124     0.569 r  design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0/O
                         net (fo=35, routed)          2.666     3.235    design_1_i/dti_riscv_0/inst/gray_ptr[3]_i_2__0_n_1
    SLICE_X34Y126        LUT6 (Prop_lut6_I2_O)        0.124     3.359 r  design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0/O
                         net (fo=8, routed)           0.830     4.189    design_1_i/dti_riscv_0/inst/ff_mem_array[7][7]_i_1__0_n_1
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.488    18.467    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X39Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][2]/C
                         clock pessimism              0.560    19.027    
                         clock uncertainty           -0.084    18.943    
    SLICE_X39Y122        FDCE (Setup_fdce_C_CE)      -0.205    18.738    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[7][2]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.572ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.642ns (12.493%)  route 4.497ns (87.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.611    -0.929    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.518    -0.411 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/Q
                         net (fo=43, routed)          3.778     3.367    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[2]
    SLICE_X31Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.491 r  design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0/O
                         net (fo=8, routed)           0.719     4.210    design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0_n_1
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/C
                         clock pessimism              0.560    19.035    
                         clock uncertainty           -0.084    18.951    
    SLICE_X30Y117        FDCE (Setup_fdce_C_CE)      -0.169    18.782    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 14.572    

Slack (MET) :             14.572ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.642ns (12.493%)  route 4.497ns (87.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.611    -0.929    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.518    -0.411 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/Q
                         net (fo=43, routed)          3.778     3.367    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[2]
    SLICE_X31Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.491 r  design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0/O
                         net (fo=8, routed)           0.719     4.210    design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0_n_1
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][4]/C
                         clock pessimism              0.560    19.035    
                         clock uncertainty           -0.084    18.951    
    SLICE_X30Y117        FDCE (Setup_fdce_C_CE)      -0.169    18.782    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][4]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 14.572    

Slack (MET) :             14.572ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 0.642ns (12.493%)  route 4.497ns (87.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.611    -0.929    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDCE (Prop_fdce_C_Q)         0.518    -0.411 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[2]/Q
                         net (fo=43, routed)          3.778     3.367    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[2]
    SLICE_X31Y117        LUT6 (Prop_lut6_I3_O)        0.124     3.491 r  design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0/O
                         net (fo=8, routed)           0.719     4.210    design_1_i/dti_riscv_0/inst/ff_mem_array[18][7]_i_1__0_n_1
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][5]/C
                         clock pessimism              0.560    19.035    
                         clock uncertainty           -0.084    18.951    
    SLICE_X30Y117        FDCE (Setup_fdce_C_CE)      -0.169    18.782    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][5]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 14.572    

Slack (MET) :             14.581ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.773ns (15.082%)  route 4.352ns (84.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.609    -0.931    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.478    -0.453 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/Q
                         net (fo=36, routed)          3.489     3.036    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[4]
    SLICE_X31Y121        LUT6 (Prop_lut6_I0_O)        0.295     3.331 r  design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0/O
                         net (fo=8, routed)           0.864     4.194    design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0_n_1
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.489    18.468    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][3]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.084    18.944    
    SLICE_X30Y126        FDCE (Setup_fdce_C_CE)      -0.169    18.775    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][3]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 14.581    

Slack (MET) :             14.581ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.773ns (15.082%)  route 4.352ns (84.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.609    -0.931    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.478    -0.453 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/Q
                         net (fo=36, routed)          3.489     3.036    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[4]
    SLICE_X31Y121        LUT6 (Prop_lut6_I0_O)        0.295     3.331 r  design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0/O
                         net (fo=8, routed)           0.864     4.194    design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0_n_1
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.489    18.468    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][4]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.084    18.944    
    SLICE_X30Y126        FDCE (Setup_fdce_C_CE)      -0.169    18.775    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][4]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 14.581    

Slack (MET) :             14.581ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.773ns (15.082%)  route 4.352ns (84.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.609    -0.931    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.478    -0.453 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/Q
                         net (fo=36, routed)          3.489     3.036    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[4]
    SLICE_X31Y121        LUT6 (Prop_lut6_I0_O)        0.295     3.331 r  design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0/O
                         net (fo=8, routed)           0.864     4.194    design_1_i/dti_riscv_0/inst/ff_mem_array[23][7]_i_1__0_n_1
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.489    18.468    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y126        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][5]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.084    18.944    
    SLICE_X30Y126        FDCE (Setup_fdce_C_CE)      -0.169    18.775    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[23][5]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 14.581    

Slack (MET) :             14.583ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 0.773ns (15.178%)  route 4.320ns (84.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.609    -0.931    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.478    -0.453 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg[4]/Q
                         net (fo=36, routed)          3.523     3.070    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_addr_ptr_gen/bin_cnt_reg__0[4]
    SLICE_X31Y117        LUT6 (Prop_lut6_I2_O)        0.295     3.365 r  design_1_i/dti_riscv_0/inst/ff_mem_array[16][7]_i_1__0/O
                         net (fo=8, routed)           0.797     4.162    design_1_i/dti_riscv_0/inst/ff_mem_array[16][7]_i_1__0_n_1
    SLICE_X29Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.495    18.474    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X29Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][0]/C
                         clock pessimism              0.560    19.034    
                         clock uncertainty           -0.084    18.950    
    SLICE_X29Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.745    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][0]
  -------------------------------------------------------------------
                         required time                         18.745    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                 14.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.555    -0.609    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.389    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0[3]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[3]/C
                         clock pessimism              0.240    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.064    -0.462    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.555    -0.609    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.389    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0[1]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[1]/C
                         clock pessimism              0.240    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.053    -0.473    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDPE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDPE (Prop_fdpe_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state_reg/Q
                         net (fo=11, routed)          0.115    -0.351    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_ctrl/peak_state
    SLICE_X46Y112        LUT4 (Prop_lut4_I2_O)        0.045    -0.306 r  design_1_i/dti_riscv_0/inst/gray_ptr[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.306    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/dti_bin_to_gray_inst/gout[0]
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X46Y112        FDCE (Hold_fdce_C_D)         0.121    -0.390    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_addr_ptr_gen/gray_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.815%)  route 0.132ns (41.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/Q
                         net (fo=8, routed)           0.132    -0.334    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg_n_1_[1]
    SLICE_X56Y110        LUT4 (Prop_lut4_I2_O)        0.048    -0.286 r  design_1_i/dti_riscv_0/inst/tx_acc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc[3]
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X56Y110        FDCE (Hold_fdce_C_D)         0.131    -0.380    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.356    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0[3]
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg1_reg[3]/C
                         clock pessimism              0.239    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X47Y112        FDCE (Hold_fdce_C_D)         0.072    -0.452    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.551    -0.613    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y120        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/Q
                         net (fo=32, routed)          0.128    -0.344    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg_n_1_[6]
    SLICE_X47Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.822    -0.851    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25][6]/C
                         clock pessimism              0.254    -0.597    
                         clock uncertainty            0.084    -0.514    
    SLICE_X47Y118        FDCE (Hold_fdce_C_D)         0.070    -0.444    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[25][6]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/Q
                         net (fo=8, routed)           0.132    -0.334    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg_n_1_[1]
    SLICE_X56Y110        LUT3 (Prop_lut3_I1_O)        0.045    -0.289 r  design_1_i/dti_riscv_0/inst/tx_acc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc[2]
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X56Y110        FDCE (Hold_fdce_C_D)         0.120    -0.391    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.516%)  route 0.083ns (28.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.557    -0.607    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/Q
                         net (fo=6, routed)           0.083    -0.360    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg_n_1_[4]
    SLICE_X57Y110        LUT6 (Prop_lut6_I5_O)        0.045    -0.315 r  design_1_i/dti_riscv_0/inst/tx_acc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc[6]
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X57Y110        FDCE (Hold_fdce_C_D)         0.092    -0.419    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.559    -0.605    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/Q
                         net (fo=8, routed)           0.109    -0.355    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg_n_1_[0]
    SLICE_X41Y112        LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[2]_i_1_n_1
    SLICE_X41Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.830    -0.843    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X41Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/C
                         clock pessimism              0.251    -0.592    
                         clock uncertainty            0.084    -0.509    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.091    -0.418    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_uart_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.420%)  route 0.156ns (52.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.551    -0.613    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y120        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg[6]/Q
                         net (fo=32, routed)          0.156    -0.316    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/receiver/scratch_reg_n_1_[6]
    SLICE_X44Y120        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.821    -0.852    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X44Y120        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29][6]/C
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.084    -0.494    
    SLICE_X44Y120        FDCE (Hold_fdce_C_D)         0.070    -0.424    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[29][6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_design_1_clk_wiz_0_0_1
  To Clock:  clk_uart_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.940ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 0.842ns (12.642%)  route 5.818ns (87.358%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.942     4.460    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X41Y112        LUT4 (Prop_lut4_I2_O)        0.299     4.759 r  design_1_i/dti_riscv_0/inst/bitpos_data[2]_i_2/O
                         net (fo=1, routed)           0.877     5.636    design_1_i/dti_riscv_0/inst/bitpos_data[2]_i_2_n_1
    SLICE_X41Y112        LUT5 (Prop_lut5_I3_O)        0.124     5.760 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[2]_i_1/O
                         net (fo=1, routed)           0.000     5.760    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[2]_i_1_n_1
    SLICE_X41Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X41Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.202    18.671    
    SLICE_X41Y112        FDRE (Setup_fdre_C_D)        0.029    18.700    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[2]
  -------------------------------------------------------------------
                         required time                         18.700    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.940    

Slack (MET) :             14.151ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 0.718ns (13.177%)  route 4.731ns (86.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.731     4.249    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X40Y112        LUT5 (Prop_lut5_I2_O)        0.299     4.548 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[0]_i_1/O
                         net (fo=1, routed)           0.000     4.548    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[0]_i_1_n_1
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.202    18.671    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.029    18.700    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[0]
  -------------------------------------------------------------------
                         required time                         18.700    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 14.151    

Slack (MET) :             14.437ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.718ns (13.898%)  route 4.448ns (86.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.448     3.967    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X40Y112        LUT6 (Prop_lut6_I2_O)        0.299     4.266 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop[1]_i_1/O
                         net (fo=1, routed)           0.000     4.266    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop[1]_i_1_n_1
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[1]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.202    18.671    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.032    18.703    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[1]
  -------------------------------------------------------------------
                         required time                         18.703    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                 14.437    

Slack (MET) :             14.439ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.718ns (13.906%)  route 4.445ns (86.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.445     3.964    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X40Y112        LUT6 (Prop_lut6_I3_O)        0.299     4.263 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[1]_i_1/O
                         net (fo=1, routed)           0.000     4.263    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data[1]_i_1_n_1
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[1]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.202    18.671    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.031    18.702    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_data_reg[1]
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                 14.439    

Slack (MET) :             14.439ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.718ns (13.906%)  route 4.445ns (86.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.445     3.963    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X40Y112        LUT5 (Prop_lut5_I1_O)        0.299     4.262 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop[0]_i_1/O
                         net (fo=1, routed)           0.000     4.262    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop[0]_i_1_n_1
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.498    18.477    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X40Y112        FDRE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[0]/C
                         clock pessimism              0.395    18.872    
                         clock uncertainty           -0.202    18.671    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.031    18.702    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/transmitter/bitpos_stop_reg[0]
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                 14.439    

Slack (MET) :             17.309ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.456ns (20.544%)  route 1.764ns (79.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.612    -0.928    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[5]/Q
                         net (fo=4, routed)           1.764     1.292    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[5]
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.490    18.469    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]/C
                         clock pessimism              0.395    18.864    
                         clock uncertainty           -0.202    18.663    
    SLICE_X47Y116        FDCE (Setup_fdce_C_D)       -0.062    18.601    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.601    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                 17.309    

Slack (MET) :             17.319ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.456ns (20.636%)  route 1.754ns (79.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.616    -0.924    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X44Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.468 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg[5]/Q
                         net (fo=3, routed)           1.754     1.286    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/bin_cnt_reg__0__0[5]
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[5]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.202    18.666    
    SLICE_X48Y112        FDCE (Setup_fdce_C_D)       -0.061    18.605    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                 17.319    

Slack (MET) :             17.322ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.419ns (20.818%)  route 1.594ns (79.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.615    -0.925    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.419    -0.506 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           1.594     1.088    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[3]
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.202    18.666    
    SLICE_X47Y112        FDCE (Setup_fdce_C_D)       -0.256    18.410    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         18.410    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 17.322    

Slack (MET) :             17.325ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.419ns (20.796%)  route 1.596ns (79.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.611    -0.929    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.419    -0.510 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           1.596     1.086    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[2]
    SLICE_X47Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.491    18.470    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.395    18.865    
                         clock uncertainty           -0.202    18.664    
    SLICE_X47Y115        FDCE (Setup_fdce_C_D)       -0.253    18.411    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.411    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 17.325    

Slack (MET) :             17.330ns  (required time - arrival time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.419ns (21.056%)  route 1.571ns (78.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.616    -0.924    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.419    -0.505 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           1.571     1.066    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[2]
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.202    18.666    
    SLICE_X48Y112        FDCE (Setup_fdce_C_D)       -0.270    18.396    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         18.396    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 17.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.601%)  route 0.617ns (81.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.559    -0.605    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           0.617     0.153    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[0]
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.202    -0.088    
    SLICE_X46Y112        FDCE (Hold_fdce_C_D)         0.063    -0.025    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.101%)  route 0.638ns (81.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.560    -0.604    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           0.638     0.175    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[1]
    SLICE_X43Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.830    -0.843    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X43Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.202    -0.085    
    SLICE_X43Y111        FDCE (Hold_fdce_C_D)         0.072    -0.013    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.128ns (17.994%)  route 0.583ns (82.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[0]/Q
                         net (fo=1, routed)           0.583     0.104    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[0]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.202    -0.091    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.006    -0.085    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.061%)  route 0.640ns (81.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           0.640     0.174    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[4]
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.202    -0.091    
    SLICE_X47Y116        FDCE (Hold_fdce_C_D)         0.075    -0.016    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.010%)  route 0.642ns (81.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[1]/Q
                         net (fo=1, routed)           0.642     0.176    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[1]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.202    -0.091    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.076    -0.015    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.980%)  route 0.643ns (82.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           0.643     0.177    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[3]
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.824    -0.849    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X46Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.202    -0.091    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.076    -0.015    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.128ns (18.210%)  route 0.575ns (81.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.560    -0.604    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y111        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.128    -0.476 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           0.575     0.099    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[2]
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.202    -0.088    
    SLICE_X48Y112        FDCE (Hold_fdce_C_D)        -0.008    -0.096    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.387%)  route 0.626ns (81.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.559    -0.605    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[4]/Q
                         net (fo=1, routed)           0.626     0.162    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[4]
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[4]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.202    -0.088    
    SLICE_X48Y112        FDCE (Hold_fdce_C_D)         0.047    -0.041    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.128ns (17.371%)  route 0.609ns (82.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.557    -0.607    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y116        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr_reg[2]/Q
                         net (fo=1, routed)           0.609     0.130    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/rd_addr_ptr_gen/gray_ptr[2]
    SLICE_X47Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.825    -0.848    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y115        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.202    -0.090    
    SLICE_X47Y115        FDCE (Hold_fdce_C_D)         0.013    -0.077    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_sync_rd_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_uart_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.128ns (17.235%)  route 0.615ns (82.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.559    -0.605    design_1_i/dti_riscv_0/inst/apb_pclk
    SLICE_X45Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr_reg[3]/Q
                         net (fo=1, routed)           0.615     0.138    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/wr_addr_ptr_gen/gray_ptr[3]
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X47Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.202    -0.088    
    SLICE_X47Y112        FDCE (Hold_fdce_C_D)         0.012    -0.076    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_cpu_design_1_clk_wiz_0_0
  To Clock:  clk_cpu_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[69][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 0.718ns (5.441%)  route 12.477ns (94.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         8.426    12.295    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X71Y47         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[69][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.678    18.657    design_1_i/dti_riscv_0/inst/clk
    SLICE_X71Y47         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[69][19]/C
                         clock pessimism              0.487    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X71Y47         FDCE (Recov_fdce_C_CLR)     -0.405    18.656    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[69][19]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[14][27]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.909ns  (logic 0.718ns (5.562%)  route 12.191ns (94.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.283     4.801    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X71Y90         LUT1 (Prop_lut1_I0_O)        0.299     5.100 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2/O
                         net (fo=100, routed)         6.908    12.009    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2_n_1
    SLICE_X53Y122        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[14][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.474    18.453    design_1_i/dti_riscv_0/inst/clk
    SLICE_X53Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[14][27]/C
                         clock pessimism              0.480    18.934    
                         clock uncertainty           -0.084    18.850    
    SLICE_X53Y122        FDCE (Recov_fdce_C_CLR)     -0.405    18.445    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[14][27]
  -------------------------------------------------------------------
                         required time                         18.445    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[18][27]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.777ns  (logic 0.718ns (5.620%)  route 12.059ns (94.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.283     4.801    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X71Y90         LUT1 (Prop_lut1_I0_O)        0.299     5.100 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2/O
                         net (fo=100, routed)         6.776    11.876    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2_n_1
    SLICE_X49Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[18][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.489    18.468    design_1_i/dti_riscv_0/inst/clk
    SLICE_X49Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[18][27]/C
                         clock pessimism              0.480    18.949    
                         clock uncertainty           -0.084    18.865    
    SLICE_X49Y117        FDCE (Recov_fdce_C_CLR)     -0.405    18.460    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[18][27]
  -------------------------------------------------------------------
                         required time                         18.460    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][27]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.707ns  (logic 0.718ns (5.650%)  route 11.989ns (94.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 18.462 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.283     4.801    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X71Y90         LUT1 (Prop_lut1_I0_O)        0.299     5.100 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2/O
                         net (fo=100, routed)         6.706    11.806    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2_n_1
    SLICE_X51Y121        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.483    18.462    design_1_i/dti_riscv_0/inst/clk
    SLICE_X51Y121        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][27]/C
                         clock pessimism              0.480    18.943    
                         clock uncertainty           -0.084    18.859    
    SLICE_X51Y121        FDCE (Recov_fdce_C_CLR)     -0.405    18.454    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][27]
  -------------------------------------------------------------------
                         required time                         18.454    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[79][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.867ns  (logic 0.718ns (5.580%)  route 12.149ns (94.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         8.097    11.966    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X64Y42         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[79][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.676    18.655    design_1_i/dti_riscv_0/inst/clk
    SLICE_X64Y42         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[79][19]/C
                         clock pessimism              0.487    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X64Y42         FDCE (Recov_fdce_C_CLR)     -0.405    18.654    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[79][19]
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[66][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 0.718ns (5.655%)  route 11.980ns (94.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         7.928    11.797    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X63Y39         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[66][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.674    18.653    design_1_i/dti_riscv_0/inst/clk
    SLICE_X63Y39         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[66][19]/C
                         clock pessimism              0.487    19.141    
                         clock uncertainty           -0.084    19.057    
    SLICE_X63Y39         FDCE (Recov_fdce_C_CLR)     -0.405    18.652    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[66][19]
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[70][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.682ns  (logic 0.718ns (5.661%)  route 11.964ns (94.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         7.913    11.782    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X63Y41         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[70][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.675    18.654    design_1_i/dti_riscv_0/inst/clk
    SLICE_X63Y41         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[70][19]/C
                         clock pessimism              0.487    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X63Y41         FDCE (Recov_fdce_C_CLR)     -0.405    18.653    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[70][19]
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[68][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.648ns  (logic 0.718ns (5.677%)  route 11.930ns (94.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         7.879    11.748    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X63Y38         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[68][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.673    18.652    design_1_i/dti_riscv_0/inst/clk
    SLICE_X63Y38         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[68][19]/C
                         clock pessimism              0.487    19.140    
                         clock uncertainty           -0.084    19.056    
    SLICE_X63Y38         FDCE (Recov_fdce_C_CLR)     -0.405    18.651    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[68][19]
  -------------------------------------------------------------------
                         required time                         18.651    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[10][27]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.430ns  (logic 0.718ns (5.776%)  route 11.712ns (94.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.283     4.801    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X71Y90         LUT1 (Prop_lut1_I0_O)        0.299     5.100 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2/O
                         net (fo=100, routed)         6.429    11.530    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2_n_1
    SLICE_X51Y118        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[10][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.485    18.464    design_1_i/dti_riscv_0/inst/clk
    SLICE_X51Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[10][27]/C
                         clock pessimism              0.480    18.945    
                         clock uncertainty           -0.084    18.861    
    SLICE_X51Y118        FDCE (Recov_fdce_C_CLR)     -0.405    18.456    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[10][27]
  -------------------------------------------------------------------
                         required time                         18.456    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[65][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 0.718ns (5.655%)  route 11.980ns (94.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         7.928    11.797    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X62Y39         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[65][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.674    18.653    design_1_i/dti_riscv_0/inst/clk
    SLICE_X62Y39         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[65][19]/C
                         clock pessimism              0.487    19.141    
                         clock uncertainty           -0.084    19.057    
    SLICE_X62Y39         FDCE (Recov_fdce_C_CLR)     -0.319    18.738    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[65][19]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  6.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[36][11]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.227ns (28.896%)  route 0.559ns (71.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.317    -0.151    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.052 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2/O
                         net (fo=125, routed)         0.242     0.189    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2_n_1
    SLICE_X35Y45         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[36][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.911    -0.762    design_1_i/dti_riscv_0/inst/clk
    SLICE_X35Y45         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[36][11]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.350    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[36][11]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[32][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.227ns (27.679%)  route 0.593ns (72.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.312     0.224    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X38Y48         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[32][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.911    -0.762    design_1_i/dti_riscv_0/inst/clk
    SLICE_X38Y48         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[32][18]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X38Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.325    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[32][18]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[42][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.227ns (25.768%)  route 0.654ns (74.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.373     0.285    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X38Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[42][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.911    -0.762    design_1_i/dti_riscv_0/inst/clk
    SLICE_X38Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[42][18]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X38Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.325    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[42][18]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.227ns (25.954%)  route 0.648ns (74.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.367     0.278    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X36Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.912    -0.761    design_1_i/dti_riscv_0/inst/clk
    SLICE_X36Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][18]/C
                         clock pessimism              0.504    -0.257    
    SLICE_X36Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.349    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][18]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[33][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.227ns (25.768%)  route 0.654ns (74.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.373     0.285    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X39Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[33][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.911    -0.762    design_1_i/dti_riscv_0/inst/clk
    SLICE_X39Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[33][18]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X39Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.350    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[33][18]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[1][10]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.227ns (24.647%)  route 0.694ns (75.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.413     0.325    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X34Y48         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.912    -0.761    design_1_i/dti_riscv_0/inst/clk
    SLICE_X34Y48         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[1][10]/C
                         clock pessimism              0.504    -0.257    
    SLICE_X34Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.324    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[37][11]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.227ns (24.420%)  route 0.703ns (75.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.317    -0.151    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.052 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2/O
                         net (fo=125, routed)         0.386     0.333    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2_n_1
    SLICE_X33Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[37][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.913    -0.760    design_1_i/dti_riscv_0/inst/clk
    SLICE_X33Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[37][11]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.348    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[37][11]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[39][11]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.227ns (24.306%)  route 0.707ns (75.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.317    -0.151    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.052 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2/O
                         net (fo=125, routed)         0.390     0.338    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2_n_1
    SLICE_X32Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[39][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.913    -0.760    design_1_i/dti_riscv_0/inst/clk
    SLICE_X32Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[39][11]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.348    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[39][11]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][10]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.227ns (34.383%)  route 0.433ns (65.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.152     0.064    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X34Y52         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.842    -0.831    design_1_i/dti_riscv_0/inst/clk
    SLICE_X34Y52         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][10]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X34Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.623    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][10]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.227ns (34.383%)  route 0.433ns (65.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.152     0.064    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X34Y52         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.842    -0.831    design_1_i/dti_riscv_0/inst/clk
    SLICE_X34Y52         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][18]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X34Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.623    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][18]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.687    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_cpu_design_1_clk_wiz_0_0_1
  To Clock:  clk_cpu_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[69][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 0.718ns (5.441%)  route 12.477ns (94.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         8.426    12.295    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X71Y47         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[69][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.678    18.657    design_1_i/dti_riscv_0/inst/clk
    SLICE_X71Y47         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[69][19]/C
                         clock pessimism              0.487    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X71Y47         FDCE (Recov_fdce_C_CLR)     -0.405    18.656    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[69][19]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[14][27]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.909ns  (logic 0.718ns (5.562%)  route 12.191ns (94.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.283     4.801    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X71Y90         LUT1 (Prop_lut1_I0_O)        0.299     5.100 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2/O
                         net (fo=100, routed)         6.908    12.009    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2_n_1
    SLICE_X53Y122        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[14][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.474    18.453    design_1_i/dti_riscv_0/inst/clk
    SLICE_X53Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[14][27]/C
                         clock pessimism              0.480    18.934    
                         clock uncertainty           -0.084    18.850    
    SLICE_X53Y122        FDCE (Recov_fdce_C_CLR)     -0.405    18.445    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[14][27]
  -------------------------------------------------------------------
                         required time                         18.445    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[18][27]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.777ns  (logic 0.718ns (5.620%)  route 12.059ns (94.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.283     4.801    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X71Y90         LUT1 (Prop_lut1_I0_O)        0.299     5.100 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2/O
                         net (fo=100, routed)         6.776    11.876    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2_n_1
    SLICE_X49Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[18][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.489    18.468    design_1_i/dti_riscv_0/inst/clk
    SLICE_X49Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[18][27]/C
                         clock pessimism              0.480    18.949    
                         clock uncertainty           -0.084    18.865    
    SLICE_X49Y117        FDCE (Recov_fdce_C_CLR)     -0.405    18.460    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[18][27]
  -------------------------------------------------------------------
                         required time                         18.460    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][27]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.707ns  (logic 0.718ns (5.650%)  route 11.989ns (94.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 18.462 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.283     4.801    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X71Y90         LUT1 (Prop_lut1_I0_O)        0.299     5.100 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2/O
                         net (fo=100, routed)         6.706    11.806    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2_n_1
    SLICE_X51Y121        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.483    18.462    design_1_i/dti_riscv_0/inst/clk
    SLICE_X51Y121        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][27]/C
                         clock pessimism              0.480    18.943    
                         clock uncertainty           -0.084    18.859    
    SLICE_X51Y121        FDCE (Recov_fdce_C_CLR)     -0.405    18.454    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][27]
  -------------------------------------------------------------------
                         required time                         18.454    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[79][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.867ns  (logic 0.718ns (5.580%)  route 12.149ns (94.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         8.097    11.966    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X64Y42         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[79][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.676    18.655    design_1_i/dti_riscv_0/inst/clk
    SLICE_X64Y42         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[79][19]/C
                         clock pessimism              0.487    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X64Y42         FDCE (Recov_fdce_C_CLR)     -0.405    18.654    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[79][19]
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[66][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 0.718ns (5.655%)  route 11.980ns (94.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         7.928    11.797    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X63Y39         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[66][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.674    18.653    design_1_i/dti_riscv_0/inst/clk
    SLICE_X63Y39         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[66][19]/C
                         clock pessimism              0.487    19.141    
                         clock uncertainty           -0.084    19.057    
    SLICE_X63Y39         FDCE (Recov_fdce_C_CLR)     -0.405    18.652    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[66][19]
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[70][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.682ns  (logic 0.718ns (5.661%)  route 11.964ns (94.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         7.913    11.782    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X63Y41         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[70][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.675    18.654    design_1_i/dti_riscv_0/inst/clk
    SLICE_X63Y41         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[70][19]/C
                         clock pessimism              0.487    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X63Y41         FDCE (Recov_fdce_C_CLR)     -0.405    18.653    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[70][19]
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[68][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.648ns  (logic 0.718ns (5.677%)  route 11.930ns (94.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         7.879    11.748    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X63Y38         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[68][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.673    18.652    design_1_i/dti_riscv_0/inst/clk
    SLICE_X63Y38         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[68][19]/C
                         clock pessimism              0.487    19.140    
                         clock uncertainty           -0.084    19.056    
    SLICE_X63Y38         FDCE (Recov_fdce_C_CLR)     -0.405    18.651    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[68][19]
  -------------------------------------------------------------------
                         required time                         18.651    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[10][27]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.430ns  (logic 0.718ns (5.776%)  route 11.712ns (94.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.283     4.801    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X71Y90         LUT1 (Prop_lut1_I0_O)        0.299     5.100 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2/O
                         net (fo=100, routed)         6.429    11.530    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2_n_1
    SLICE_X51Y118        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[10][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.485    18.464    design_1_i/dti_riscv_0/inst/clk
    SLICE_X51Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[10][27]/C
                         clock pessimism              0.480    18.945    
                         clock uncertainty           -0.084    18.861    
    SLICE_X51Y118        FDCE (Recov_fdce_C_CLR)     -0.405    18.456    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[10][27]
  -------------------------------------------------------------------
                         required time                         18.456    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[65][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 0.718ns (5.655%)  route 11.980ns (94.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         7.928    11.797    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X62Y39         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[65][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.674    18.653    design_1_i/dti_riscv_0/inst/clk
    SLICE_X62Y39         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[65][19]/C
                         clock pessimism              0.487    19.141    
                         clock uncertainty           -0.084    19.057    
    SLICE_X62Y39         FDCE (Recov_fdce_C_CLR)     -0.319    18.738    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[65][19]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  6.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[36][11]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.227ns (28.896%)  route 0.559ns (71.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.317    -0.151    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.052 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2/O
                         net (fo=125, routed)         0.242     0.189    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2_n_1
    SLICE_X35Y45         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[36][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.911    -0.762    design_1_i/dti_riscv_0/inst/clk
    SLICE_X35Y45         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[36][11]/C
                         clock pessimism              0.504    -0.258    
                         clock uncertainty            0.084    -0.175    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.267    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[36][11]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[32][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.227ns (27.679%)  route 0.593ns (72.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.312     0.224    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X38Y48         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[32][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.911    -0.762    design_1_i/dti_riscv_0/inst/clk
    SLICE_X38Y48         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[32][18]/C
                         clock pessimism              0.504    -0.258    
                         clock uncertainty            0.084    -0.175    
    SLICE_X38Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.242    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[32][18]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[42][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.227ns (25.768%)  route 0.654ns (74.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.373     0.285    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X38Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[42][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.911    -0.762    design_1_i/dti_riscv_0/inst/clk
    SLICE_X38Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[42][18]/C
                         clock pessimism              0.504    -0.258    
                         clock uncertainty            0.084    -0.175    
    SLICE_X38Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.242    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[42][18]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.227ns (25.954%)  route 0.648ns (74.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.367     0.278    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X36Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.912    -0.761    design_1_i/dti_riscv_0/inst/clk
    SLICE_X36Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][18]/C
                         clock pessimism              0.504    -0.257    
                         clock uncertainty            0.084    -0.174    
    SLICE_X36Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.266    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][18]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[33][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.227ns (25.768%)  route 0.654ns (74.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.373     0.285    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X39Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[33][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.911    -0.762    design_1_i/dti_riscv_0/inst/clk
    SLICE_X39Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[33][18]/C
                         clock pessimism              0.504    -0.258    
                         clock uncertainty            0.084    -0.175    
    SLICE_X39Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.267    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[33][18]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[1][10]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.227ns (24.647%)  route 0.694ns (75.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.413     0.325    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X34Y48         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.912    -0.761    design_1_i/dti_riscv_0/inst/clk
    SLICE_X34Y48         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[1][10]/C
                         clock pessimism              0.504    -0.257    
                         clock uncertainty            0.084    -0.174    
    SLICE_X34Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.241    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[37][11]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.227ns (24.420%)  route 0.703ns (75.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.317    -0.151    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.052 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2/O
                         net (fo=125, routed)         0.386     0.333    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2_n_1
    SLICE_X33Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[37][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.913    -0.760    design_1_i/dti_riscv_0/inst/clk
    SLICE_X33Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[37][11]/C
                         clock pessimism              0.504    -0.256    
                         clock uncertainty            0.084    -0.173    
    SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.265    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[37][11]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[39][11]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.227ns (24.306%)  route 0.707ns (75.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.317    -0.151    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.052 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2/O
                         net (fo=125, routed)         0.390     0.338    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2_n_1
    SLICE_X32Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[39][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.913    -0.760    design_1_i/dti_riscv_0/inst/clk
    SLICE_X32Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[39][11]/C
                         clock pessimism              0.504    -0.256    
                         clock uncertainty            0.084    -0.173    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.265    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[39][11]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][10]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.227ns (34.383%)  route 0.433ns (65.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.152     0.064    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X34Y52         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.842    -0.831    design_1_i/dti_riscv_0/inst/clk
    SLICE_X34Y52         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][10]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X34Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][10]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.227ns (34.383%)  route 0.433ns (65.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.152     0.064    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X34Y52         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.842    -0.831    design_1_i/dti_riscv_0/inst/clk
    SLICE_X34Y52         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][18]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X34Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][18]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.604    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_cpu_design_1_clk_wiz_0_0
  To Clock:  clk_cpu_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[69][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 0.718ns (5.441%)  route 12.477ns (94.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         8.426    12.295    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X71Y47         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[69][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.678    18.657    design_1_i/dti_riscv_0/inst/clk
    SLICE_X71Y47         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[69][19]/C
                         clock pessimism              0.487    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X71Y47         FDCE (Recov_fdce_C_CLR)     -0.405    18.656    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[69][19]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[14][27]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.909ns  (logic 0.718ns (5.562%)  route 12.191ns (94.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.283     4.801    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X71Y90         LUT1 (Prop_lut1_I0_O)        0.299     5.100 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2/O
                         net (fo=100, routed)         6.908    12.009    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2_n_1
    SLICE_X53Y122        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[14][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.474    18.453    design_1_i/dti_riscv_0/inst/clk
    SLICE_X53Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[14][27]/C
                         clock pessimism              0.480    18.934    
                         clock uncertainty           -0.084    18.850    
    SLICE_X53Y122        FDCE (Recov_fdce_C_CLR)     -0.405    18.445    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[14][27]
  -------------------------------------------------------------------
                         required time                         18.445    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[18][27]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.777ns  (logic 0.718ns (5.620%)  route 12.059ns (94.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.283     4.801    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X71Y90         LUT1 (Prop_lut1_I0_O)        0.299     5.100 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2/O
                         net (fo=100, routed)         6.776    11.876    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2_n_1
    SLICE_X49Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[18][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.489    18.468    design_1_i/dti_riscv_0/inst/clk
    SLICE_X49Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[18][27]/C
                         clock pessimism              0.480    18.949    
                         clock uncertainty           -0.084    18.865    
    SLICE_X49Y117        FDCE (Recov_fdce_C_CLR)     -0.405    18.460    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[18][27]
  -------------------------------------------------------------------
                         required time                         18.460    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][27]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.707ns  (logic 0.718ns (5.650%)  route 11.989ns (94.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 18.462 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.283     4.801    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X71Y90         LUT1 (Prop_lut1_I0_O)        0.299     5.100 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2/O
                         net (fo=100, routed)         6.706    11.806    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2_n_1
    SLICE_X51Y121        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.483    18.462    design_1_i/dti_riscv_0/inst/clk
    SLICE_X51Y121        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][27]/C
                         clock pessimism              0.480    18.943    
                         clock uncertainty           -0.084    18.859    
    SLICE_X51Y121        FDCE (Recov_fdce_C_CLR)     -0.405    18.454    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][27]
  -------------------------------------------------------------------
                         required time                         18.454    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[79][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.867ns  (logic 0.718ns (5.580%)  route 12.149ns (94.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         8.097    11.966    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X64Y42         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[79][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.676    18.655    design_1_i/dti_riscv_0/inst/clk
    SLICE_X64Y42         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[79][19]/C
                         clock pessimism              0.487    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X64Y42         FDCE (Recov_fdce_C_CLR)     -0.405    18.654    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[79][19]
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[66][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 0.718ns (5.655%)  route 11.980ns (94.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         7.928    11.797    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X63Y39         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[66][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.674    18.653    design_1_i/dti_riscv_0/inst/clk
    SLICE_X63Y39         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[66][19]/C
                         clock pessimism              0.487    19.141    
                         clock uncertainty           -0.084    19.057    
    SLICE_X63Y39         FDCE (Recov_fdce_C_CLR)     -0.405    18.652    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[66][19]
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[70][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.682ns  (logic 0.718ns (5.661%)  route 11.964ns (94.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         7.913    11.782    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X63Y41         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[70][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.675    18.654    design_1_i/dti_riscv_0/inst/clk
    SLICE_X63Y41         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[70][19]/C
                         clock pessimism              0.487    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X63Y41         FDCE (Recov_fdce_C_CLR)     -0.405    18.653    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[70][19]
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[68][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.648ns  (logic 0.718ns (5.677%)  route 11.930ns (94.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         7.879    11.748    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X63Y38         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[68][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.673    18.652    design_1_i/dti_riscv_0/inst/clk
    SLICE_X63Y38         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[68][19]/C
                         clock pessimism              0.487    19.140    
                         clock uncertainty           -0.084    19.056    
    SLICE_X63Y38         FDCE (Recov_fdce_C_CLR)     -0.405    18.651    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[68][19]
  -------------------------------------------------------------------
                         required time                         18.651    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[10][27]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.430ns  (logic 0.718ns (5.776%)  route 11.712ns (94.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.283     4.801    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X71Y90         LUT1 (Prop_lut1_I0_O)        0.299     5.100 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2/O
                         net (fo=100, routed)         6.429    11.530    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2_n_1
    SLICE_X51Y118        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[10][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.485    18.464    design_1_i/dti_riscv_0/inst/clk
    SLICE_X51Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[10][27]/C
                         clock pessimism              0.480    18.945    
                         clock uncertainty           -0.084    18.861    
    SLICE_X51Y118        FDCE (Recov_fdce_C_CLR)     -0.405    18.456    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[10][27]
  -------------------------------------------------------------------
                         required time                         18.456    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[65][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 0.718ns (5.655%)  route 11.980ns (94.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         7.928    11.797    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X62Y39         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[65][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.674    18.653    design_1_i/dti_riscv_0/inst/clk
    SLICE_X62Y39         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[65][19]/C
                         clock pessimism              0.487    19.141    
                         clock uncertainty           -0.084    19.057    
    SLICE_X62Y39         FDCE (Recov_fdce_C_CLR)     -0.319    18.738    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[65][19]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  6.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[36][11]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.227ns (28.896%)  route 0.559ns (71.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.317    -0.151    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.052 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2/O
                         net (fo=125, routed)         0.242     0.189    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2_n_1
    SLICE_X35Y45         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[36][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.911    -0.762    design_1_i/dti_riscv_0/inst/clk
    SLICE_X35Y45         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[36][11]/C
                         clock pessimism              0.504    -0.258    
                         clock uncertainty            0.084    -0.175    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.267    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[36][11]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[32][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.227ns (27.679%)  route 0.593ns (72.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.312     0.224    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X38Y48         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[32][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.911    -0.762    design_1_i/dti_riscv_0/inst/clk
    SLICE_X38Y48         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[32][18]/C
                         clock pessimism              0.504    -0.258    
                         clock uncertainty            0.084    -0.175    
    SLICE_X38Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.242    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[32][18]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[42][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.227ns (25.768%)  route 0.654ns (74.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.373     0.285    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X38Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[42][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.911    -0.762    design_1_i/dti_riscv_0/inst/clk
    SLICE_X38Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[42][18]/C
                         clock pessimism              0.504    -0.258    
                         clock uncertainty            0.084    -0.175    
    SLICE_X38Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.242    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[42][18]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.227ns (25.954%)  route 0.648ns (74.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.367     0.278    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X36Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.912    -0.761    design_1_i/dti_riscv_0/inst/clk
    SLICE_X36Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][18]/C
                         clock pessimism              0.504    -0.257    
                         clock uncertainty            0.084    -0.174    
    SLICE_X36Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.266    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][18]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[33][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.227ns (25.768%)  route 0.654ns (74.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.373     0.285    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X39Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[33][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.911    -0.762    design_1_i/dti_riscv_0/inst/clk
    SLICE_X39Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[33][18]/C
                         clock pessimism              0.504    -0.258    
                         clock uncertainty            0.084    -0.175    
    SLICE_X39Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.267    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[33][18]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[1][10]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.227ns (24.647%)  route 0.694ns (75.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.413     0.325    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X34Y48         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.912    -0.761    design_1_i/dti_riscv_0/inst/clk
    SLICE_X34Y48         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[1][10]/C
                         clock pessimism              0.504    -0.257    
                         clock uncertainty            0.084    -0.174    
    SLICE_X34Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.241    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[37][11]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.227ns (24.420%)  route 0.703ns (75.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.317    -0.151    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.052 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2/O
                         net (fo=125, routed)         0.386     0.333    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2_n_1
    SLICE_X33Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[37][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.913    -0.760    design_1_i/dti_riscv_0/inst/clk
    SLICE_X33Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[37][11]/C
                         clock pessimism              0.504    -0.256    
                         clock uncertainty            0.084    -0.173    
    SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.265    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[37][11]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[39][11]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.227ns (24.306%)  route 0.707ns (75.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.317    -0.151    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.052 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2/O
                         net (fo=125, routed)         0.390     0.338    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2_n_1
    SLICE_X32Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[39][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.913    -0.760    design_1_i/dti_riscv_0/inst/clk
    SLICE_X32Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[39][11]/C
                         clock pessimism              0.504    -0.256    
                         clock uncertainty            0.084    -0.173    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.265    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[39][11]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][10]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.227ns (34.383%)  route 0.433ns (65.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.152     0.064    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X34Y52         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.842    -0.831    design_1_i/dti_riscv_0/inst/clk
    SLICE_X34Y52         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][10]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X34Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][10]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.227ns (34.383%)  route 0.433ns (65.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.152     0.064    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X34Y52         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.842    -0.831    design_1_i/dti_riscv_0/inst/clk
    SLICE_X34Y52         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][18]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X34Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][18]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.604    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_cpu_design_1_clk_wiz_0_0_1
  To Clock:  clk_cpu_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[69][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 0.718ns (5.441%)  route 12.477ns (94.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         8.426    12.295    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X71Y47         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[69][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.678    18.657    design_1_i/dti_riscv_0/inst/clk
    SLICE_X71Y47         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[69][19]/C
                         clock pessimism              0.487    19.145    
                         clock uncertainty           -0.082    19.063    
    SLICE_X71Y47         FDCE (Recov_fdce_C_CLR)     -0.405    18.658    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[69][19]
  -------------------------------------------------------------------
                         required time                         18.658    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[14][27]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.909ns  (logic 0.718ns (5.562%)  route 12.191ns (94.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.283     4.801    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X71Y90         LUT1 (Prop_lut1_I0_O)        0.299     5.100 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2/O
                         net (fo=100, routed)         6.908    12.009    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2_n_1
    SLICE_X53Y122        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[14][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.474    18.453    design_1_i/dti_riscv_0/inst/clk
    SLICE_X53Y122        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[14][27]/C
                         clock pessimism              0.480    18.934    
                         clock uncertainty           -0.082    18.852    
    SLICE_X53Y122        FDCE (Recov_fdce_C_CLR)     -0.405    18.447    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[14][27]
  -------------------------------------------------------------------
                         required time                         18.447    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.586ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[18][27]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.777ns  (logic 0.718ns (5.620%)  route 12.059ns (94.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.283     4.801    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X71Y90         LUT1 (Prop_lut1_I0_O)        0.299     5.100 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2/O
                         net (fo=100, routed)         6.776    11.876    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2_n_1
    SLICE_X49Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[18][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.489    18.468    design_1_i/dti_riscv_0/inst/clk
    SLICE_X49Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[18][27]/C
                         clock pessimism              0.480    18.949    
                         clock uncertainty           -0.082    18.867    
    SLICE_X49Y117        FDCE (Recov_fdce_C_CLR)     -0.405    18.462    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[18][27]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  6.586    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][27]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.707ns  (logic 0.718ns (5.650%)  route 11.989ns (94.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 18.462 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.283     4.801    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X71Y90         LUT1 (Prop_lut1_I0_O)        0.299     5.100 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2/O
                         net (fo=100, routed)         6.706    11.806    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2_n_1
    SLICE_X51Y121        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.483    18.462    design_1_i/dti_riscv_0/inst/clk
    SLICE_X51Y121        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][27]/C
                         clock pessimism              0.480    18.943    
                         clock uncertainty           -0.082    18.861    
    SLICE_X51Y121        FDCE (Recov_fdce_C_CLR)     -0.405    18.456    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][27]
  -------------------------------------------------------------------
                         required time                         18.456    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[79][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.867ns  (logic 0.718ns (5.580%)  route 12.149ns (94.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         8.097    11.966    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X64Y42         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[79][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.676    18.655    design_1_i/dti_riscv_0/inst/clk
    SLICE_X64Y42         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[79][19]/C
                         clock pessimism              0.487    19.143    
                         clock uncertainty           -0.082    19.061    
    SLICE_X64Y42         FDCE (Recov_fdce_C_CLR)     -0.405    18.656    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[79][19]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[66][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 0.718ns (5.655%)  route 11.980ns (94.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         7.928    11.797    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X63Y39         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[66][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.674    18.653    design_1_i/dti_riscv_0/inst/clk
    SLICE_X63Y39         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[66][19]/C
                         clock pessimism              0.487    19.141    
                         clock uncertainty           -0.082    19.059    
    SLICE_X63Y39         FDCE (Recov_fdce_C_CLR)     -0.405    18.654    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[66][19]
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[70][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.682ns  (logic 0.718ns (5.661%)  route 11.964ns (94.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         7.913    11.782    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X63Y41         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[70][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.675    18.654    design_1_i/dti_riscv_0/inst/clk
    SLICE_X63Y41         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[70][19]/C
                         clock pessimism              0.487    19.142    
                         clock uncertainty           -0.082    19.060    
    SLICE_X63Y41         FDCE (Recov_fdce_C_CLR)     -0.405    18.655    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[70][19]
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.906ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[68][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.648ns  (logic 0.718ns (5.677%)  route 11.930ns (94.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         7.879    11.748    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X63Y38         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[68][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.673    18.652    design_1_i/dti_riscv_0/inst/clk
    SLICE_X63Y38         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[68][19]/C
                         clock pessimism              0.487    19.140    
                         clock uncertainty           -0.082    19.058    
    SLICE_X63Y38         FDCE (Recov_fdce_C_CLR)     -0.405    18.653    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[68][19]
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  6.906    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[10][27]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.430ns  (logic 0.718ns (5.776%)  route 11.712ns (94.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.283     4.801    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X71Y90         LUT1 (Prop_lut1_I0_O)        0.299     5.100 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2/O
                         net (fo=100, routed)         6.429    11.530    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][27]_i_2_n_1
    SLICE_X51Y118        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[10][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.485    18.464    design_1_i/dti_riscv_0/inst/clk
    SLICE_X51Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[10][27]/C
                         clock pessimism              0.480    18.945    
                         clock uncertainty           -0.082    18.863    
    SLICE_X51Y118        FDCE (Recov_fdce_C_CLR)     -0.405    18.458    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[10][27]
  -------------------------------------------------------------------
                         required time                         18.458    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[65][19]/CLR
                            (recovery check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 0.718ns (5.655%)  route 11.980ns (94.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.052     3.570    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.299     3.869 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2/O
                         net (fo=125, routed)         7.928    11.797    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][12]_i_2_n_1
    SLICE_X62Y39         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[65][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.674    18.653    design_1_i/dti_riscv_0/inst/clk
    SLICE_X62Y39         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[65][19]/C
                         clock pessimism              0.487    19.141    
                         clock uncertainty           -0.082    19.059    
    SLICE_X62Y39         FDCE (Recov_fdce_C_CLR)     -0.319    18.740    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[65][19]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  6.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[36][11]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.227ns (28.896%)  route 0.559ns (71.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.317    -0.151    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.052 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2/O
                         net (fo=125, routed)         0.242     0.189    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2_n_1
    SLICE_X35Y45         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[36][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.911    -0.762    design_1_i/dti_riscv_0/inst/clk
    SLICE_X35Y45         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[36][11]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.350    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[36][11]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[32][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.227ns (27.679%)  route 0.593ns (72.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.312     0.224    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X38Y48         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[32][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.911    -0.762    design_1_i/dti_riscv_0/inst/clk
    SLICE_X38Y48         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[32][18]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X38Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.325    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[32][18]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[42][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.227ns (25.768%)  route 0.654ns (74.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.373     0.285    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X38Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[42][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.911    -0.762    design_1_i/dti_riscv_0/inst/clk
    SLICE_X38Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[42][18]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X38Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.325    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[42][18]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.227ns (25.954%)  route 0.648ns (74.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.367     0.278    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X36Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.912    -0.761    design_1_i/dti_riscv_0/inst/clk
    SLICE_X36Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][18]/C
                         clock pessimism              0.504    -0.257    
    SLICE_X36Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.349    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[11][18]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[33][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.227ns (25.768%)  route 0.654ns (74.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.373     0.285    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X39Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[33][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.911    -0.762    design_1_i/dti_riscv_0/inst/clk
    SLICE_X39Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[33][18]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X39Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.350    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[33][18]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[1][10]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.227ns (24.647%)  route 0.694ns (75.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.413     0.325    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X34Y48         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.912    -0.761    design_1_i/dti_riscv_0/inst/clk
    SLICE_X34Y48         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[1][10]/C
                         clock pessimism              0.504    -0.257    
    SLICE_X34Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.324    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[37][11]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.227ns (24.420%)  route 0.703ns (75.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.317    -0.151    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.052 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2/O
                         net (fo=125, routed)         0.386     0.333    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2_n_1
    SLICE_X33Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[37][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.913    -0.760    design_1_i/dti_riscv_0/inst/clk
    SLICE_X33Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[37][11]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.348    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[37][11]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[39][11]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.227ns (24.306%)  route 0.707ns (75.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.317    -0.151    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.052 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2/O
                         net (fo=125, routed)         0.390     0.338    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][19]_i_2_n_1
    SLICE_X32Y49         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[39][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.913    -0.760    design_1_i/dti_riscv_0/inst/clk
    SLICE_X32Y49         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[39][11]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.348    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[39][11]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][10]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.227ns (34.383%)  route 0.433ns (65.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.152     0.064    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X34Y52         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.842    -0.831    design_1_i/dti_riscv_0/inst/clk
    SLICE_X34Y52         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][10]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X34Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.623    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][10]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][18]/CLR
                            (removal check against rising-edge clock clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.227ns (34.383%)  route 0.433ns (65.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         0.281    -0.188    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X34Y53         LUT1 (Prop_lut1_I0_O)        0.099    -0.089 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2/O
                         net (fo=125, routed)         0.152     0.064    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/instruction_memory[99][18]_i_2_n_1
    SLICE_X34Y52         FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.842    -0.831    design_1_i/dti_riscv_0/inst/clk
    SLICE_X34Y52         FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][18]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X34Y52         FDCE (Remov_fdce_C_CLR)     -0.067    -0.623    design_1_i/dti_riscv_0/inst/dti_riscv/imem/instruction_memory_reg[7][18]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.687    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_cpu_design_1_clk_wiz_0_0
  To Clock:  clk_uart_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.771ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.805ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][6]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 0.718ns (7.606%)  route 8.722ns (92.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.959     8.540    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X30Y119        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y119        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][6]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X30Y119        FDCE (Recov_fdce_C_CLR)     -0.319    18.345    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][6]
  -------------------------------------------------------------------
                         required time                         18.345    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  9.805    

Slack (MET) :             9.805ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][7]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 0.718ns (7.606%)  route 8.722ns (92.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.959     8.540    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X30Y119        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y119        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][7]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X30Y119        FDCE (Recov_fdce_C_CLR)     -0.319    18.345    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][7]
  -------------------------------------------------------------------
                         required time                         18.345    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  9.805    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][6]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.718ns (7.703%)  route 8.604ns (92.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.841     8.421    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X35Y124        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.486    18.465    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X35Y124        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][6]/C
                         clock pessimism              0.395    18.860    
                         clock uncertainty           -0.204    18.657    
    SLICE_X35Y124        FDCE (Recov_fdce_C_CLR)     -0.405    18.252    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][6]
  -------------------------------------------------------------------
                         required time                         18.252    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][7]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.718ns (7.703%)  route 8.604ns (92.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.841     8.421    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X35Y124        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.486    18.465    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X35Y124        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][7]/C
                         clock pessimism              0.395    18.860    
                         clock uncertainty           -0.204    18.657    
    SLICE_X35Y124        FDCE (Recov_fdce_C_CLR)     -0.405    18.252    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][7]
  -------------------------------------------------------------------
                         required time                         18.252    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.861ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][3]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.971     4.490    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X48Y118        LUT1 (Prop_lut1_I0_O)        0.299     4.789 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2/O
                         net (fo=102, routed)         3.612     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2_n_1
    SLICE_X31Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X31Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][3]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X31Y117        FDCE (Recov_fdce_C_CLR)     -0.405    18.262    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][3]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.861    

Slack (MET) :             9.861ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][4]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.971     4.490    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X48Y118        LUT1 (Prop_lut1_I0_O)        0.299     4.789 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2/O
                         net (fo=102, routed)         3.612     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2_n_1
    SLICE_X31Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X31Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][4]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X31Y117        FDCE (Recov_fdce_C_CLR)     -0.405    18.262    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][4]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.861    

Slack (MET) :             9.861ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][5]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.971     4.490    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X48Y118        LUT1 (Prop_lut1_I0_O)        0.299     4.789 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2/O
                         net (fo=102, routed)         3.612     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2_n_1
    SLICE_X31Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X31Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][5]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X31Y117        FDCE (Recov_fdce_C_CLR)     -0.405    18.262    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][5]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.861    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][6]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.821     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X30Y118        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.494    18.473    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][6]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.204    18.665    
    SLICE_X30Y118        FDCE (Recov_fdce_C_CLR)     -0.319    18.346    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][6]
  -------------------------------------------------------------------
                         required time                         18.346    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.945    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][7]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.821     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X30Y118        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.494    18.473    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][7]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.204    18.665    
    SLICE_X30Y118        FDCE (Recov_fdce_C_CLR)     -0.319    18.346    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][7]
  -------------------------------------------------------------------
                         required time                         18.346    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.945    

Slack (MET) :             9.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.971     4.490    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X48Y118        LUT1 (Prop_lut1_I0_O)        0.299     4.789 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2/O
                         net (fo=102, routed)         3.612     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2_n_1
    SLICE_X30Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X30Y117        FDCE (Recov_fdce_C_CLR)     -0.319    18.348    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X56Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X56Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.153    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X56Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X56Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.153    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X56Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X56Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.153    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X57Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X57Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.178    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[5]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X57Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[5]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X57Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.178    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X57Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X57Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.178    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[0]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.227ns (9.984%)  route 2.047ns (90.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.200     1.677    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X55Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.826    -0.847    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X55Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[0]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.204    -0.087    
    SLICE_X55Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[7]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.227ns (9.984%)  route 2.047ns (90.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.200     1.677    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X55Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.826    -0.847    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X55Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[7]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.204    -0.087    
    SLICE_X55Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[8]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.227ns (9.984%)  route 2.047ns (90.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.200     1.677    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X55Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.826    -0.847    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X55Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[8]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.204    -0.087    
    SLICE_X55Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             2.015ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.227ns (9.330%)  route 2.206ns (90.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.360     1.837    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X48Y112        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X48Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.178    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  2.015    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_cpu_design_1_clk_wiz_0_0_1
  To Clock:  clk_uart_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.771ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.805ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][6]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 0.718ns (7.606%)  route 8.722ns (92.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.959     8.540    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X30Y119        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y119        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][6]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X30Y119        FDCE (Recov_fdce_C_CLR)     -0.319    18.345    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][6]
  -------------------------------------------------------------------
                         required time                         18.345    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  9.805    

Slack (MET) :             9.805ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][7]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 0.718ns (7.606%)  route 8.722ns (92.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.959     8.540    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X30Y119        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y119        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][7]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X30Y119        FDCE (Recov_fdce_C_CLR)     -0.319    18.345    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][7]
  -------------------------------------------------------------------
                         required time                         18.345    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  9.805    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][6]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.718ns (7.703%)  route 8.604ns (92.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.841     8.421    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X35Y124        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.486    18.465    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X35Y124        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][6]/C
                         clock pessimism              0.395    18.860    
                         clock uncertainty           -0.204    18.657    
    SLICE_X35Y124        FDCE (Recov_fdce_C_CLR)     -0.405    18.252    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][6]
  -------------------------------------------------------------------
                         required time                         18.252    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][7]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.718ns (7.703%)  route 8.604ns (92.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.841     8.421    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X35Y124        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.486    18.465    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X35Y124        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][7]/C
                         clock pessimism              0.395    18.860    
                         clock uncertainty           -0.204    18.657    
    SLICE_X35Y124        FDCE (Recov_fdce_C_CLR)     -0.405    18.252    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][7]
  -------------------------------------------------------------------
                         required time                         18.252    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.861ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][3]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.971     4.490    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X48Y118        LUT1 (Prop_lut1_I0_O)        0.299     4.789 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2/O
                         net (fo=102, routed)         3.612     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2_n_1
    SLICE_X31Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X31Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][3]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X31Y117        FDCE (Recov_fdce_C_CLR)     -0.405    18.262    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][3]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.861    

Slack (MET) :             9.861ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][4]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.971     4.490    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X48Y118        LUT1 (Prop_lut1_I0_O)        0.299     4.789 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2/O
                         net (fo=102, routed)         3.612     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2_n_1
    SLICE_X31Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X31Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][4]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X31Y117        FDCE (Recov_fdce_C_CLR)     -0.405    18.262    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][4]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.861    

Slack (MET) :             9.861ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][5]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.971     4.490    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X48Y118        LUT1 (Prop_lut1_I0_O)        0.299     4.789 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2/O
                         net (fo=102, routed)         3.612     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2_n_1
    SLICE_X31Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X31Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][5]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X31Y117        FDCE (Recov_fdce_C_CLR)     -0.405    18.262    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][5]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.861    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][6]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.821     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X30Y118        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.494    18.473    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][6]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.204    18.665    
    SLICE_X30Y118        FDCE (Recov_fdce_C_CLR)     -0.319    18.346    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][6]
  -------------------------------------------------------------------
                         required time                         18.346    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.945    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][7]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.821     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X30Y118        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.494    18.473    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][7]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.204    18.665    
    SLICE_X30Y118        FDCE (Recov_fdce_C_CLR)     -0.319    18.346    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][7]
  -------------------------------------------------------------------
                         required time                         18.346    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.945    

Slack (MET) :             9.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.971     4.490    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X48Y118        LUT1 (Prop_lut1_I0_O)        0.299     4.789 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2/O
                         net (fo=102, routed)         3.612     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2_n_1
    SLICE_X30Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X30Y117        FDCE (Recov_fdce_C_CLR)     -0.319    18.348    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X56Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X56Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.153    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X56Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X56Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.153    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X56Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X56Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.153    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X57Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X57Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.178    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[5]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X57Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[5]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X57Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.178    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X57Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X57Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.178    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[0]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.227ns (9.984%)  route 2.047ns (90.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.200     1.677    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X55Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.826    -0.847    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X55Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[0]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.204    -0.087    
    SLICE_X55Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[7]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.227ns (9.984%)  route 2.047ns (90.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.200     1.677    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X55Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.826    -0.847    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X55Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[7]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.204    -0.087    
    SLICE_X55Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[8]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.227ns (9.984%)  route 2.047ns (90.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.200     1.677    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X55Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.826    -0.847    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X55Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[8]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.204    -0.087    
    SLICE_X55Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             2.015ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.227ns (9.330%)  route 2.206ns (90.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.360     1.837    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X48Y112        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X48Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.178    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  2.015    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_cpu_design_1_clk_wiz_0_0
  To Clock:  clk_uart_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.771ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.805ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][6]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 0.718ns (7.606%)  route 8.722ns (92.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.959     8.540    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X30Y119        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y119        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][6]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X30Y119        FDCE (Recov_fdce_C_CLR)     -0.319    18.345    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][6]
  -------------------------------------------------------------------
                         required time                         18.345    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  9.805    

Slack (MET) :             9.805ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][7]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 0.718ns (7.606%)  route 8.722ns (92.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.959     8.540    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X30Y119        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y119        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][7]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.204    18.664    
    SLICE_X30Y119        FDCE (Recov_fdce_C_CLR)     -0.319    18.345    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][7]
  -------------------------------------------------------------------
                         required time                         18.345    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  9.805    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][6]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.718ns (7.703%)  route 8.604ns (92.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.841     8.421    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X35Y124        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.486    18.465    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X35Y124        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][6]/C
                         clock pessimism              0.395    18.860    
                         clock uncertainty           -0.204    18.657    
    SLICE_X35Y124        FDCE (Recov_fdce_C_CLR)     -0.405    18.252    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][6]
  -------------------------------------------------------------------
                         required time                         18.252    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][7]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.718ns (7.703%)  route 8.604ns (92.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.841     8.421    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X35Y124        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.486    18.465    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X35Y124        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][7]/C
                         clock pessimism              0.395    18.860    
                         clock uncertainty           -0.204    18.657    
    SLICE_X35Y124        FDCE (Recov_fdce_C_CLR)     -0.405    18.252    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][7]
  -------------------------------------------------------------------
                         required time                         18.252    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.861ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][3]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.971     4.490    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X48Y118        LUT1 (Prop_lut1_I0_O)        0.299     4.789 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2/O
                         net (fo=102, routed)         3.612     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2_n_1
    SLICE_X31Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X31Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][3]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X31Y117        FDCE (Recov_fdce_C_CLR)     -0.405    18.262    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][3]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.861    

Slack (MET) :             9.861ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][4]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.971     4.490    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X48Y118        LUT1 (Prop_lut1_I0_O)        0.299     4.789 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2/O
                         net (fo=102, routed)         3.612     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2_n_1
    SLICE_X31Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X31Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][4]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X31Y117        FDCE (Recov_fdce_C_CLR)     -0.405    18.262    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][4]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.861    

Slack (MET) :             9.861ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][5]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.971     4.490    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X48Y118        LUT1 (Prop_lut1_I0_O)        0.299     4.789 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2/O
                         net (fo=102, routed)         3.612     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2_n_1
    SLICE_X31Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X31Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][5]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X31Y117        FDCE (Recov_fdce_C_CLR)     -0.405    18.262    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][5]
  -------------------------------------------------------------------
                         required time                         18.262    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.861    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][6]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.821     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X30Y118        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.494    18.473    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][6]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.204    18.665    
    SLICE_X30Y118        FDCE (Recov_fdce_C_CLR)     -0.319    18.346    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][6]
  -------------------------------------------------------------------
                         required time                         18.346    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.945    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][7]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.821     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X30Y118        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.494    18.473    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][7]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.204    18.665    
    SLICE_X30Y118        FDCE (Recov_fdce_C_CLR)     -0.319    18.346    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][7]
  -------------------------------------------------------------------
                         required time                         18.346    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.945    

Slack (MET) :             9.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.971     4.490    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X48Y118        LUT1 (Prop_lut1_I0_O)        0.299     4.789 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2/O
                         net (fo=102, routed)         3.612     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2_n_1
    SLICE_X30Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.204    18.667    
    SLICE_X30Y117        FDCE (Recov_fdce_C_CLR)     -0.319    18.348    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X56Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X56Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.153    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X56Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X56Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.153    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X56Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X56Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.153    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X57Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X57Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.178    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[5]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X57Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[5]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X57Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.178    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.796ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X57Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X57Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.178    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[0]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.227ns (9.984%)  route 2.047ns (90.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.200     1.677    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X55Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.826    -0.847    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X55Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[0]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.204    -0.087    
    SLICE_X55Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[7]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.227ns (9.984%)  route 2.047ns (90.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.200     1.677    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X55Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.826    -0.847    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X55Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[7]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.204    -0.087    
    SLICE_X55Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[8]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.227ns (9.984%)  route 2.047ns (90.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.200     1.677    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X55Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.826    -0.847    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X55Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[8]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.204    -0.087    
    SLICE_X55Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.179    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             2.015ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.227ns (9.330%)  route 2.206ns (90.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.360     1.837    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X48Y112        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.204    -0.086    
    SLICE_X48Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.178    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  2.015    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_cpu_design_1_clk_wiz_0_0_1
  To Clock:  clk_uart_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.807ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][6]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 0.718ns (7.606%)  route 8.722ns (92.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.959     8.540    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X30Y119        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y119        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][6]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.202    18.666    
    SLICE_X30Y119        FDCE (Recov_fdce_C_CLR)     -0.319    18.347    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][6]
  -------------------------------------------------------------------
                         required time                         18.347    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.807ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][7]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 0.718ns (7.606%)  route 8.722ns (92.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.959     8.540    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X30Y119        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.493    18.472    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y119        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][7]/C
                         clock pessimism              0.395    18.867    
                         clock uncertainty           -0.202    18.666    
    SLICE_X30Y119        FDCE (Recov_fdce_C_CLR)     -0.319    18.347    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][7]
  -------------------------------------------------------------------
                         required time                         18.347    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.833ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][6]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.718ns (7.703%)  route 8.604ns (92.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.841     8.421    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X35Y124        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.486    18.465    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X35Y124        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][6]/C
                         clock pessimism              0.395    18.860    
                         clock uncertainty           -0.202    18.659    
    SLICE_X35Y124        FDCE (Recov_fdce_C_CLR)     -0.405    18.254    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][6]
  -------------------------------------------------------------------
                         required time                         18.254    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  9.833    

Slack (MET) :             9.833ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][7]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.718ns (7.703%)  route 8.604ns (92.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.841     8.421    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X35Y124        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.486    18.465    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X35Y124        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][7]/C
                         clock pessimism              0.395    18.860    
                         clock uncertainty           -0.202    18.659    
    SLICE_X35Y124        FDCE (Recov_fdce_C_CLR)     -0.405    18.254    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[2][7]
  -------------------------------------------------------------------
                         required time                         18.254    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  9.833    

Slack (MET) :             9.863ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][3]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.971     4.490    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X48Y118        LUT1 (Prop_lut1_I0_O)        0.299     4.789 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2/O
                         net (fo=102, routed)         3.612     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2_n_1
    SLICE_X31Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X31Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][3]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.202    18.669    
    SLICE_X31Y117        FDCE (Recov_fdce_C_CLR)     -0.405    18.264    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][3]
  -------------------------------------------------------------------
                         required time                         18.264    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.863    

Slack (MET) :             9.863ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][4]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.971     4.490    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X48Y118        LUT1 (Prop_lut1_I0_O)        0.299     4.789 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2/O
                         net (fo=102, routed)         3.612     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2_n_1
    SLICE_X31Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X31Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][4]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.202    18.669    
    SLICE_X31Y117        FDCE (Recov_fdce_C_CLR)     -0.405    18.264    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][4]
  -------------------------------------------------------------------
                         required time                         18.264    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.863    

Slack (MET) :             9.863ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][5]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.971     4.490    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X48Y118        LUT1 (Prop_lut1_I0_O)        0.299     4.789 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2/O
                         net (fo=102, routed)         3.612     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2_n_1
    SLICE_X31Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X31Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][5]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.202    18.669    
    SLICE_X31Y117        FDCE (Recov_fdce_C_CLR)     -0.405    18.264    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][5]
  -------------------------------------------------------------------
                         required time                         18.264    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.863    

Slack (MET) :             9.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][6]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.821     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X30Y118        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.494    18.473    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][6]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.202    18.667    
    SLICE_X30Y118        FDCE (Recov_fdce_C_CLR)     -0.319    18.348    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][6]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.947    

Slack (MET) :             9.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][7]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         5.763     5.281    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X49Y121        LUT1 (Prop_lut1_I0_O)        0.299     5.580 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1/O
                         net (fo=102, routed)         2.821     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2__1_n_1
    SLICE_X30Y118        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.494    18.473    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y118        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][7]/C
                         clock pessimism              0.395    18.868    
                         clock uncertainty           -0.202    18.667    
    SLICE_X30Y118        FDCE (Recov_fdce_C_CLR)     -0.319    18.348    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[16][7]
  -------------------------------------------------------------------
                         required time                         18.348    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.947    

Slack (MET) :             9.949ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/CLR
                            (recovery check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.718ns (7.719%)  route 8.584ns (92.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        1.639    -0.901    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.482 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         4.971     4.490    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X48Y118        LUT1 (Prop_lut1_I0_O)        0.299     4.789 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2/O
                         net (fo=102, routed)         3.612     8.401    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/scratch[5]_i_2_n_1
    SLICE_X30Y117        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         1.496    18.475    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X30Y117        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.202    18.669    
    SLICE_X30Y117        FDCE (Recov_fdce_C_CLR)     -0.319    18.350    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/mem_array/ff_mem_array_reg[18][3]
  -------------------------------------------------------------------
                         required time                         18.350    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  9.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.773ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X56Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.202    -0.088    
    SLICE_X56Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.155    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X56Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.202    -0.088    
    SLICE_X56Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.155    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X56Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X56Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.202    -0.088    
    SLICE_X56Y110        FDCE (Remov_fdce_C_CLR)     -0.067    -0.155    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.798ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X57Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.202    -0.088    
    SLICE_X57Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.180    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[5]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X57Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[5]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.202    -0.088    
    SLICE_X57Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.180    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.227ns (10.253%)  route 1.987ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.141     1.618    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X57Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X57Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.202    -0.088    
    SLICE_X57Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.180    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.858ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[0]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.227ns (9.984%)  route 2.047ns (90.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.200     1.677    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X55Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.826    -0.847    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X55Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[0]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.202    -0.089    
    SLICE_X55Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.181    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.858ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[7]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.227ns (9.984%)  route 2.047ns (90.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.200     1.677    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X55Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.826    -0.847    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X55Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[7]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.202    -0.089    
    SLICE_X55Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.181    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.858ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[8]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.227ns (9.984%)  route 2.047ns (90.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.200     1.677    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X55Y110        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.826    -0.847    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X55Y110        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[8]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.202    -0.089    
    SLICE_X55Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.181    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/baudrate_gen/tx_acc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             2.017ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/CLR
                            (removal check against rising-edge clock clk_uart_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.227ns (9.330%)  route 2.206ns (90.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6566, routed)        0.568    -0.596    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=191, routed)         1.846     1.378    design_1_i/dti_riscv_0/inst/reset_n
    SLICE_X57Y110        LUT1 (Prop_lut1_I0_O)        0.099     1.477 f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2/O
                         net (fo=125, routed)         0.360     1.837    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_read/wr_ctrl/current_state[1]_i_2_n_1
    SLICE_X48Y112        FDCE                                         f  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_uart_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=347, routed)         0.827    -0.846    design_1_i/dti_riscv_0/inst/clk_uart
    SLICE_X48Y112        FDCE                                         r  design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.202    -0.088    
    SLICE_X48Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.180    design_1_i/dti_riscv_0/inst/dti_riscv/dti_apb_peripheral/apb_uart/apb_interface/dti_fifo_async_sf_write/rd_sync_wr_ptr/ff_chain_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  2.017    





