module wmsebrlm
  ( output bit [4:3] nikyot
  , output integer fzzwdkfwwk
  , output wire t
  , output int ipctiu
  , input bit mktvfwz
  , input logic [2:4] vk
  , input bit aqbmsi
  );
  
  
  
  assign fzzwdkfwwk = aqbmsi;
endmodule: wmsebrlm

module ecxjyu
  (output bit [1:0] k, output uwire fwemupzbpu [4:2], output bit da [4:2], input bit xxxnfljq, input real winfuj, input int x);
  
  
  
  assign k = x;
endmodule: ecxjyu

module asudin
  (output int sbtiopr, output wire tdesg [4:2], output real kk, input bit n [0:1]);
  
  
  
endmodule: asudin


Data.Fin.[1mFin[0m [38;5;10mcovered fully[0m (6 times)
  - FS: [38;5;10mcovered[0m (4 times)
  - FZ: [38;5;10mcovered[0m (2 times)

Prelude.Types.[1mNat[0m [38;5;10mcovered fully[0m (47 times)
  - S: [38;5;10mcovered[0m (33 times)
  - Z: [38;5;10mcovered[0m (14 times)

Test.Verilog.ConnectionsValidation.[1mCanConnect[0m [38;5;11mcovered partially[0m (2 times)
  - CCUnpackedUnpacked: [38;5;9mnot covered[0m
  - CCVarOrPacked: [38;5;10mcovered[0m (2 times)

Test.Verilog.ConnectionsValidation.[1mEqNat[0m [38;5;9mnot covered[0m
  - Same: [38;5;9mnot covered[0m

Test.Verilog.ConnectionsValidation.[1mSourceForSink[0m [38;5;10mcovered fully[0m (10 times)
  - NoSource: [38;5;10mcovered[0m (8 times)
  - SingleSource: [38;5;10mcovered[0m (2 times)

Test.Verilog.ConnectionsValidation.[1mVarOrPacked[0m [38;5;10mcovered fully[0m (4 times)
  - P: [38;5;10mcovered[0m (1 time)
  - V: [38;5;10mcovered[0m (3 times)

Test.Verilog.ConnsList.[1mConnections[0m [38;5;10mcovered fully[0m (13 times)
  - (::): [38;5;10mcovered[0m (10 times)
  - Nil: [38;5;10mcovered[0m (3 times)

Test.Verilog.FinsList.[1mFinsList[0m [38;5;11mcovered partially[0m (3 times)
  - (::): [38;5;9mnot covered[0m
  - Nil: [38;5;10mcovered[0m (3 times)

Test.Verilog.ModuleSig.[1mModuleSig[0m [38;5;10mcovered fully[0m (3 times)
  - MkModuleSig: [38;5;10mcovered[0m (3 times)

Test.Verilog.[1mModules[0m [38;5;10mcovered fully[0m (4 times)
  - End: [38;5;10mcovered[0m (1 time)
  - NewCompositeModule: [38;5;10mcovered[0m (3 times)

Test.Verilog.Ports.[1mPortType[0m [38;5;10mcovered fully[0m (17 times)
  - Arr: [38;5;10mcovered[0m (7 times)
  - Var: [38;5;10mcovered[0m (10 times)

Test.Verilog.Ports.[1mPortsList[0m [38;5;10mcovered fully[0m (23 times)
  - (::): [38;5;10mcovered[0m (17 times)
  - Nil: [38;5;10mcovered[0m (6 times)

Test.Verilog.SVTypes.[1mAllowedInPackedArr[0m [38;5;10mcovered fully[0m (3 times)
  - B: [38;5;10mcovered[0m (2 times)
  - L: [38;5;10mcovered[0m (1 time)

Test.Verilog.SVTypes.[1mEqSVType[0m [38;5;9mnot covered[0m
  - EqBit': [38;5;9mnot covered[0m
  - EqInt': [38;5;9mnot covered[0m
  - EqInteger': [38;5;9mnot covered[0m
  - EqLogic': [38;5;9mnot covered[0m
  - EqReal': [38;5;9mnot covered[0m
  - EqUwire': [38;5;9mnot covered[0m
  - EqWire': [38;5;9mnot covered[0m

Test.Verilog.SVTypes.[1mSVArray[0m [38;5;10mcovered fully[0m (7 times)
  - Packed: [38;5;10mcovered[0m (3 times)
  - Unpacked: [38;5;10mcovered[0m (4 times)

Test.Verilog.SVTypes.[1mSVType[0m [38;5;11mcovered partially[0m (14 times)
  - Bit': [38;5;10mcovered[0m (5 times)
  - Int': [38;5;10mcovered[0m (3 times)
  - Integer': [38;5;10mcovered[0m (1 time)
  - Logic': [38;5;9mnot covered[0m
  - Real': [38;5;10mcovered[0m (2 times)
  - Uwire': [38;5;10mcovered[0m (1 time)
  - Wire': [38;5;10mcovered[0m (2 times)
