set_property SRC_FILE_INFO {cfile:{c:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/vivado/tbs_core_all_board/tbs_core_all_board.gen/sources_1/ip/pll_50MHz/pll_50MHz.xdc} rfile:../../../tbs_core_all_board.gen/sources_1/ip/pll_50MHz/pll_50MHz.xdc id:1 order:EARLY scoped_inst:inst} [current_design]
current_instance inst
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.100
