Using setup-synopsys from S17
Assuming your OS is amd64
You are now set up to run the synopsys tools.

Working directory is /research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/synthesis

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP3 for linux64 - Apr 18, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
### This is the script for optimizing the verilog
#----------------------------------------------------------------------#
#                        DESIGN DEFINITION                             #
#----------------------------------------------------------------------#
set design_name  arbiter
arbiter
set design_dir   "."
.
### EDIT $design_name.cstr.tcl for timing and other constraints!
############## technology files #########################
### can include multiple .db files in string.
### Utah
#set lib_name  "UofU_Digital_v1_2"
#set lib_db    "UofU_Digital_v1_2.db"
#set lib_dir   "/uusoc/facility/cad_common/local/Cadence/lib/UofU_Digital_v1_2/"
### set lib_pdb   physical db defs
## UWashington 130nm:
#set lib_name  "static184cg_1.5V_25C"
#set lib_db    "static184cg_1.5V_25C.db"
#set lib_dir   "/uusoc/facility/cad_common/local/Cadence/lib/cg_lib13_v096/"
##set lib_pdb   physical db defs
## Artisan 130nm:
#set lib_name  "typical"
#set lib_db    "typical.db"
#set lib_dir   "/uusoc/facility/cad_common/IBM/Artisan/8RF-1.2v/aci/sc-x/synopsys/"
#set lib_pdb   "ibm13svt_8lm_2thick_3rf.pdb"
## Artisan 65nm:
set lib_name  "scadv12_cmos10sf_rvt_tt_1p0v_25c"
scadv12_cmos10sf_rvt_tt_1p0v_25c
set lib_db    "scadv12_cmos10sf_rvt_tt_1p0v_25c.db"
scadv12_cmos10sf_rvt_tt_1p0v_25c.db
set lib_dir   "/uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys"
/uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys
##set lib_pdb
############# custom library files #############################
#set custom_cells ../lib/custom-cells.v
#set custom_seq   ../lib/custom-sequentials.v
################################################
#            DC configuration variables
# Milkyway related variables
set mw_design_library $design_name.mw
arbiter.mw
#set mw_power_net   VDD
#set mw_ground_net  VSS
set mw_logic1_net  VDD
VDD
set mw_logic0_net  VSS
VSS
set mw_power_port  VDD
VDD
set mw_ground_port VSS
VSS
##set mw_tech_file /.../milkyway/tcbn90ghphvt_130a/techfiles/tsmcn90_7lm_6x6.tf
##set mw_reference_library [list /../milkyway/tcbn90ghphvt_130a /../milkyway/tcbn90ghplvt_130a]
# db and cache configuration
set cache_read  {}
set cache_write {}
set allow_newer_db_files       true
true
set write_compressed_db_files  true
true
set sh_source_uses_search_path true
true
#################################################
# Define checkpoint function
proc checkpoint {name} {
  echo "CPU-$name: [cputime -self -child]"
  echo "MEM-$name: [mem]"
  echo "CLK-$name: [clock seconds]"
}
#----------------------------------------------------------------------#
#                             DESIGN SETUP                             #
#----------------------------------------------------------------------#
set search_path [concat  . $design_dir $lib_dir $search_path]
. . /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys . /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/minpower/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/syn_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/sim_ver
set search_path "$search_path ${synopsys_root}/libraries/syn"
. . /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys . /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/minpower/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/syn_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/sim_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn
set search_path "$search_path ${synopsys_root}/dw/sim_ver"
. . /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys . /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/minpower/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/syn_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/sim_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/sim_ver
################################################################
# DC library definitions
set local_link_library [list ]
set target_library $lib_db
scadv12_cmos10sf_rvt_tt_1p0v_25c.db
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set link_library [concat * $lib_db $synthetic_library]
* scadv12_cmos10sf_rvt_tt_1p0v_25c.db dw_foundation.sldb
if [info exists lib_pdb] {
    set physical_library $lib_pdb
} else {
    set physical_library [list ]
}
set symbol_library [list ]
################################################################
if [info exists dc_shell_mode] {
    set suppress_errors "$suppress_errors TRANS-1 TIM-111 TIM-164 OPT-109 UID-101 TIM-134 DDB-74"
}
 TRANS-1 TIM-111 TIM-164 OPT-109 UID-101 TIM-134 DDB-74
checkpoint setup
CPU-setup: 1
MEM-setup: 49912
CLK-setup: 1651867080
#----------------------------------------------------------------------#
#                        READ DB FROM RTLOPT                           #
#----------------------------------------------------------------------#
read_file -format ddc $design_name.rtlopt.ddc
Loading db file '/uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys/scadv12_cmos10sf_rvt_tt_1p0v_25c.db'
Loading db file '/uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn/dw_foundation.sldb'
Loading db file '/uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn/gtech.db'
Loading db file '/uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn/standard.sldb'
  Loading link library 'scadv12_cmos10sf_rvt_tt_1p0v_25c'
  Loading link library 'gtech'
Reading ddc file '/research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/synthesis/arbiter.rtlopt.ddc'.
Loaded 1 design.
Current design is 'arbiter'.
arbiter
checkpoint read
CPU-read: 2
MEM-read: 218288
CLK-read: 1651867081
current_design $design_name
Current design is 'arbiter'.
{arbiter}
link

  Linking design 'arbiter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  arbiter                     /research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/synthesis/arbiter.rtlopt.ddc
  scadv12_cmos10sf_rvt_tt_1p0v_25c (library) /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys/scadv12_cmos10sf_rvt_tt_1p0v_25c.db
  dw_foundation.sldb (library) /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn/dw_foundation.sldb

1
checkpoint link
CPU-link: 2
MEM-link: 218288
CLK-link: 1651867081
#----------------------------------------------------------------------#
#                           READ CONSTRAINTS                           #
#----------------------------------------------------------------------#
current_design $design_name
Current design is 'arbiter'.
{arbiter}
#set formality_link_debug true
set svf_file_records_change_names_changes true
true
set enable_dw_datapath_in_svf true
true
#set enable_ununiquify_in_svf true
set hlo_write_svf_info true
true
set synlib_fmlink_output_verilog true
true
set enable_constant_propagation_in_svf true
true
set_svf $design_name.dcopt.svf
1
set_vsdc $design_name.dcopt.vsdc
1
current_design  $design_name
Current design is 'arbiter'.
{arbiter}
source $design_name.cstr.tcl
Current design is 'arbiter'.
Using operating conditions 'tt_1p0v_25c' found in library 'scadv12_cmos10sf_rvt_tt_1p0v_25c'.
Warning: overriding result from previous dont_touch_network command on object clk. (UID-1329)
###source $design_name.tcl
checkpoint cstr
CPU-cstr: 2
MEM-cstr: 218288
CLK-cstr: 1651867081
#----------------------------------------------------------------------#
#                                COMPILE                               #
#----------------------------------------------------------------------#
#current_design $design_name
#set ungroup_record_report_info true
list_designs -show_file

/research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/synthesis/arbiter.rtlopt.ddc
arbiter (*)
1
current_design $design_name
Current design is 'arbiter'.
{arbiter}
echo "Start: [cputime -self -child]"
Start: 2
## Do retiming?
set_balance_registers true
1
check_design
1
## clock gate design
insert_clock_gating
Warning: Clock gating insertion with insert_clock_gating is deprecated and will be removed in a future release; instead use the compile -gate_clock command. (PWR-729)
Information: Performing clock-gating on design arbiter


Clock Gate Insertion Report
===============================================================================
| Gated |                   | Include |      | Enable | Setup | Width | Clock |
| Group |  Flip-Flop Name   | Exclude | Bits | Cond.  | Cond. | Cond. | Gated |
===============================================================================
|       |                   |         |      |        |       |       |       |
|       |  GATED REGISTERS  |         |      |        |       |       |       |
|       |                   |         |      |        |       |       |       |
|       | UNGATED REGISTERS |         |      |        |       |       |       |
|       |     y_reg[2]      |    -    |  1   |  yes   |  yes  |  no   |  no   |
|       |     y_reg[1]      |    -    |  1   |  yes   |  yes  |  no   |  no   |
===============================================================================

Summary:
Flip-Flops                        Banks                   Bit-Width
                              number  percentage      number  percentage
Clock gated (total):             0            0          0            0
Clock not gated because
   Bank was excluded:            0            0          0            0
   Bank width too small:         1          100          2          100
   Enable condition not met:     0            0          0            0
   Setup condition violated:     0            0          0            0
Total:                           1          100          2          100
No clock gating opportunities were found.
1
## compile design
compile -area_effort high -map_effort high
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.3 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.3 |           |
============================================================================

Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'arbiter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
Information: Checking pipeline property of design arbiter. (RTDC-137)
Information: Pipeline detection aborted. Reason: cell y_reg[2] is on a feedback loop. (RTDC-138)
Information: Aborted pipeline detection on design arbiter. (RTDC-140)
Information: Checkpoint guidance is generated in the .svf file. (INFO-122)
  Retiming arbiter (top)
  Preferred flip-flop is DFFQX1A12TR with setup = 0.02

  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning final register move ...
  ... final register move done.
Registers not moved

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:01     133.8      0.00       0.0       0.0                                0.00  
    0:00:01     133.8      0.00       0.0       0.0                                0.00  
    0:00:01     133.8      0.00       0.0       0.0                                0.00  
    0:00:01     133.8      0.00       0.0       0.0                                0.00  
    0:00:01     133.8      0.00       0.0       0.0                                0.00  
    0:00:01      58.2      0.07       0.1       0.0                                0.00  
    0:00:01      63.6      0.04       0.1       0.0                                0.00  
    0:00:01      67.2      0.00       0.0       0.0                                0.00  
    0:00:01      61.2      0.04       0.1       0.0                                0.00  
    0:00:01      62.4      0.00       0.0       0.0                                0.00  
    0:00:01      61.2      0.04       0.1       0.0                                0.00  
    0:00:01      62.4      0.00       0.0       0.0                                0.00  
    0:00:01      61.2      0.04       0.1       0.0                                0.00  
    0:00:01      62.4      0.00       0.0       0.0                                0.00  
    0:00:01      61.2      0.04       0.1       0.0                                0.00  
    0:00:01      63.6      0.00       0.0       0.0                                0.00  
    0:00:01      63.6      0.00       0.0       0.0                                0.00  
    0:00:01      63.6      0.00       0.0       0.0                                0.00  
    0:00:01      63.6      0.00       0.0       0.0                                0.00  
    0:00:01      63.6      0.00       0.0       0.0                                0.00  
    0:00:01      63.6      0.00       0.0       0.0                                0.00  
    0:00:01      63.6      0.00       0.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:01      63.6      0.00       0.0       0.0                                0.00  
    0:00:01      63.6      0.00       0.0       0.0                                0.00  
    0:00:01      63.0      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:01      63.0      0.00       0.0       0.0                                0.00  
    0:00:01      63.0      0.00       0.0       0.0                                0.00  
    0:00:01      63.0      0.00       0.0       0.0                                0.00  
    0:00:01      63.0      0.00       0.0       0.0                                0.00  
    0:00:01      63.0      0.00       0.0       0.0                                0.00  
    0:00:01      63.0      0.00       0.0       0.0                                0.00  
    0:00:01      61.8      0.00       0.0       0.0                                0.00  
    0:00:01      61.8      0.00       0.0       0.0                                0.00  
    0:00:01      61.8      0.00       0.0       0.0                                0.00  
    0:00:01      61.8      0.00       0.0       0.0                                0.00  
    0:00:01      61.8      0.00       0.0       0.0                                0.00  
    0:00:01      61.8      0.00       0.0       0.0                                0.00  
    0:00:01      61.8      0.00       0.0       0.0                                0.00  
Loading db file '/uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys/scadv12_cmos10sf_rvt_tt_1p0v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#compile -area_effort high -power_effort high
#compile -area_effort high -power_effort high -map_effort medium -ungroup_all
#compile -area_effort high -power_effort high -map_effort high -ungroup_all -verify_effort high
## guarantee naming consistency
source namingrules.dc

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
arbiter         cell    y_reg[1]                y_reg_1_
arbiter         cell    y_reg[2]                y_reg_2_
arbiter         net     g[2]                    g_2_
arbiter         net     g[1]                    g_1_

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
arbiter         cell    y_reg_1_                y_reg_1_0
arbiter         cell    y_reg_2_                y_reg_2_0
arbiter         net     g_2_                    g_2_0
arbiter         net     g_1_                    g_1_0
1
echo "End: [cputime -self -child]"
End: 5
checkpoint compile
CPU-compile: 5
MEM-compile: 218288
CLK-compile: 1651867084
check_design
1
#----------------------------------------------------------------------#
#                           FINAL QOR REPORT                           #
#----------------------------------------------------------------------#
current_design $design_name
Current design is 'arbiter'.
{arbiter}
file delete $design_name.profile_post.out
report_qor
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : arbiter
Version: M-2016.12-SP3
Date   : Fri May  6 13:58:04 2022
****************************************


  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.29
  Critical Path Slack:           0.00
  Critical Path Clk Period:      0.33
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 19
  Buf/Inv Cell Count:               6
  Buf Cell Count:                   0
  Inv Cell Count:                   6
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        17
  Sequential Cell Count:            2
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       41.400000
  Noncombinational Area:    20.400000
  Buf/Inv Area:             12.000000
  Total Buffer Area:             0.00
  Total Inverter Area:          12.00
  Macro/Black Box Area:      0.000000
  Net Area:               1049.989471
  -----------------------------------
  Cell Area:                61.799999
  Design Area:            1111.789471


  Design Rules
  -----------------------------------
  Total Number of Nets:            24
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: lnissrv4

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.06
  Logic Optimization:                  0.11
  Mapping Optimization:                0.24
  -----------------------------------------
  Overall Compile Time:                2.81
  Overall Compile Wall Clock Time:     3.08

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
report_area
 
****************************************
Report : area
Design : arbiter
Version: M-2016.12-SP3
Date   : Fri May  6 13:58:04 2022
****************************************

Library(s) Used:

    scadv12_cmos10sf_rvt_tt_1p0v_25c (File: /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys/scadv12_cmos10sf_rvt_tt_1p0v_25c.db)

Number of ports:                            8
Number of nets:                            24
Number of cells:                           19
Number of combinational cells:             17
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          6
Number of references:                      11

Combinational area:                 41.400000
Buf/Inv area:                       12.000000
Noncombinational area:              20.400000
Macro/Black Box area:                0.000000
Net Interconnect area:            1049.989471

Total cell area:                    61.799999
Total area:                       1111.789471
1
report_timing -attributes
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : arbiter
Version: M-2016.12-SP3
Date   : Fri May  6 13:58:04 2022
****************************************

Operating Conditions: tt_1p0v_25c   Library: scadv12_cmos10sf_rvt_tt_1p0v_25c
Wire Load Model Mode: segmented

  Startpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Endpoint: y_reg_1_0 (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  arbiter            cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                    Incr       Path      Attributes
  --------------------------------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_1_0/CK (DFFQNX1A12TR)              0.00       0.00 r
  y_reg_1_0/QN (DFFQNX1A12TR)              0.08       0.08 f
  U33/Y (INVX2BA12TR)                      0.03       0.10 r
  U19/Y (INVX3A12TR)                       0.02       0.13 f
  U23/Y (NOR2X1MA12TR)                     0.07       0.20 r
  U25/Y (NAND2X1A12TR)                     0.05       0.24 f
  U21/Y (AOI21X1A12TR)                     0.05       0.29 r
  y_reg_1_0/D (DFFQNX1A12TR)               0.00       0.29 r
  data arrival time                                   0.29

  clock clock (rise edge)                  0.33       0.33
  clock network delay (ideal)              0.00       0.33
  clock uncertainty                       -0.02       0.32
  y_reg_1_0/CK (DFFQNX1A12TR)              0.00       0.32 r
  library setup time                      -0.03       0.29
  data required time                                  0.29
  --------------------------------------------------------------------------------
  data required time                                  0.29
  data arrival time                                  -0.29
  --------------------------------------------------------------------------------
  slack (MET)                                         0.00


1
report_constraints
 
****************************************
Report : constraint
Design : arbiter
Version: M-2016.12-SP3
Date   : Fri May  6 13:58:04 2022
****************************************


                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    clock                        0.00      1.00      0.00
    default                      0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                              Total Neg  Critical
    Group (critical_range)      Slack    Endpoints   Cost
    -----------------------------------------------------
    clock                        0.00         0      0.00
    default                      0.00         0      0.00
    -----------------------------------------------------
    critical_range                                   0.00

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    clock                        0.00      1.00      0.00
    default                      0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00


    Constraint                                       Cost
    -----------------------------------------------------
    max_transition                                   0.00 (MET)
    max_fanout                                       0.00 (MET)
    max_capacitance                                  0.00 (MET)
    max_delay/setup                                  0.00 (MET)
    sequential_clock_pulse_width                     0.00 (MET)
    critical_range                                   0.00 (MET)
    min_delay/hold                                   0.00 (MET)
    min_period                                       0.00 (MET)


1
checkpoint report
CPU-report: 5
MEM-report: 218288
CLK-report: 1651867084
#----------------------------------------------------------------------#
#                                 WRITE                                #
#----------------------------------------------------------------------#
current_design $design_name
Current design is 'arbiter'.
{arbiter}
write -format ddc -hierarchy -output $design_name.dcopt.ddc
Writing ddc file 'arbiter.dcopt.ddc'.
1
write -format verilog -hierarchy -output $design_name.dcopt.v
Writing verilog file '/research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/synthesis/arbiter.dcopt.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -format verilog -hierarchy -output ./../pnr/design_files/$design_name.dcopt.v
Writing verilog file '/research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/pnr/design_files/arbiter.dcopt.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc $design_name.dcopt.sdc
1
write_sdc ./../pnr/design_files/$design_name.dcopt.sdc
1
write_sdf -context verilog $design_name.dcopt.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/synthesis/arbiter.dcopt.sdf'. (WT-3)
1
redirect $design_name.dcopt.constraints { report_constraints -all_violators -verbose -significant_digits 3}
redirect $design_name.dcopt.paths { report_timing -path end -delay max -max_paths 2000 -nworst 100 -significant_digits 3}
redirect $design_name.dcopt.fullpaths { report_timing -path full -delay max -max_paths 2000 -nworst 100 -significant_digits 3}
redirect $design_name.dcopt.area { report_area }
redirect $design_name.dcopt.power { report_power }
# write_mw_verilog -design $design_name $design_name.mw.v
write_parasitics -format reduced -output $design_name.spef
Information: Writing parasitics to file '/research/ece/lnis/USERS/boston/vlsi_projects/ece6770-project/synthesis/arbiter.spef'. (WP-3)
1
checkpoint write
CPU-write: 6
MEM-write: 222896
CLK-write: 1651867086
exit

Thank you...
