/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [2:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [12:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [14:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [24:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  reg [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_0z[3] ? celloutsig_0_13z : in_data[31];
  assign celloutsig_0_42z = celloutsig_0_2z ? celloutsig_0_35z[2] : celloutsig_0_11z[13];
  assign celloutsig_0_62z = celloutsig_0_60z ? celloutsig_0_5z : celloutsig_0_35z[0];
  assign celloutsig_0_19z = celloutsig_0_17z ? celloutsig_0_5z : celloutsig_0_8z;
  assign celloutsig_0_34z = ~((celloutsig_0_33z[3] | celloutsig_0_9z) & celloutsig_0_4z[7]);
  assign celloutsig_0_43z = ~((celloutsig_0_5z | celloutsig_0_34z) & celloutsig_0_25z);
  assign celloutsig_1_9z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_4z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z | celloutsig_0_2z) & celloutsig_0_0z[1]);
  assign celloutsig_0_61z = ~((celloutsig_0_21z[3] | celloutsig_0_45z) & (celloutsig_0_43z | celloutsig_0_42z));
  assign celloutsig_1_6z = ~((in_data[135] | celloutsig_1_1z) & (celloutsig_1_4z | celloutsig_1_1z));
  assign celloutsig_0_8z = ~((celloutsig_0_0z[1] | celloutsig_0_4z[2]) & (celloutsig_0_7z | celloutsig_0_2z));
  assign celloutsig_1_18z = ~((celloutsig_1_11z | in_data[143]) & (celloutsig_1_14z | celloutsig_1_17z[5]));
  assign celloutsig_0_16z = ~((celloutsig_0_5z | in_data[68]) & (celloutsig_0_10z | in_data[93]));
  assign celloutsig_0_37z = celloutsig_0_34z | ~(in_data[16]);
  assign celloutsig_0_60z = celloutsig_0_53z | ~(celloutsig_0_26z);
  assign celloutsig_1_4z = celloutsig_1_1z | ~(celloutsig_1_1z);
  assign celloutsig_1_11z = celloutsig_1_5z[1] | ~(celloutsig_1_4z);
  assign celloutsig_0_12z = celloutsig_0_4z[2] | ~(celloutsig_0_8z);
  assign celloutsig_0_5z = celloutsig_0_4z[15] | celloutsig_0_4z[21];
  assign celloutsig_0_1z = in_data[29] | in_data[51];
  assign celloutsig_0_22z = celloutsig_0_20z[1] | celloutsig_0_16z;
  assign celloutsig_0_26z = celloutsig_0_9z | celloutsig_0_1z;
  assign celloutsig_0_13z = celloutsig_0_4z[10] ^ celloutsig_0_0z[3];
  assign celloutsig_1_10z = ~(celloutsig_1_5z[0] ^ celloutsig_1_0z);
  assign celloutsig_1_0z = in_data[105:96] == in_data[137:128];
  assign celloutsig_0_7z = celloutsig_0_4z[15:4] == { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_4z[4:1], celloutsig_0_3z } == { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_17z = in_data[74:53] == { celloutsig_0_11z[14:4], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_38z = { celloutsig_0_11z[5:0], celloutsig_0_35z, celloutsig_0_23z } > { celloutsig_0_32z[10:5], celloutsig_0_13z, celloutsig_0_37z, celloutsig_0_30z };
  assign celloutsig_0_45z = celloutsig_0_20z > in_data[25:21];
  assign celloutsig_0_25z = { celloutsig_0_11z[14:11], celloutsig_0_17z, celloutsig_0_21z } > celloutsig_0_11z[9:0];
  assign celloutsig_0_28z = { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_0z } > { celloutsig_0_11z[12:9], celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[140:137] <= in_data[175:172];
  assign celloutsig_0_40z = ! { celloutsig_0_11z, celloutsig_0_38z, celloutsig_0_25z, celloutsig_0_12z };
  assign celloutsig_0_53z = ! { celloutsig_0_32z[6:1], celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_51z };
  assign celloutsig_1_1z = ! { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[153:135] % { 1'h1, in_data[161:147], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_20z = { celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_15z } % { 1'h1, celloutsig_0_11z[13], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[65:62] * in_data[70:67];
  assign celloutsig_0_4z = { in_data[94:71], celloutsig_0_3z } * { in_data[43:24], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_32z = - { celloutsig_0_23z[11:5], celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_6z = - { in_data[5:2], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_17z = - celloutsig_1_7z[15:0];
  assign celloutsig_0_21z = - { celloutsig_0_11z[10:8], celloutsig_0_13z, celloutsig_0_17z };
  assign celloutsig_0_29z = - { celloutsig_0_15z[2], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_51z = | { celloutsig_0_40z, celloutsig_0_35z[2], celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_2z = | celloutsig_0_0z;
  assign celloutsig_1_14z = ~^ { celloutsig_1_7z[10:6], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_0_23z = { celloutsig_0_11z[13:2], celloutsig_0_22z } >> { celloutsig_0_11z[5:3], celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_33z = celloutsig_0_32z[8:1] <<< { celloutsig_0_11z[6:0], celloutsig_0_2z };
  assign celloutsig_0_35z = { celloutsig_0_29z, celloutsig_0_31z } <<< celloutsig_0_33z[4:1];
  assign celloutsig_0_15z = celloutsig_0_14z <<< { celloutsig_0_6z[5:4], celloutsig_0_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_5z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_5z = in_data[106:103];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_11z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_11z = { in_data[14:2], celloutsig_0_3z, celloutsig_0_1z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_14z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_14z = { celloutsig_0_6z[9:8], celloutsig_0_13z };
  always_latch
    if (clkin_data[64]) celloutsig_0_30z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_30z = { in_data[24], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_25z };
  assign celloutsig_1_19z = ~((celloutsig_1_9z & celloutsig_1_0z) | (celloutsig_1_10z & celloutsig_1_7z[14]));
  assign celloutsig_0_9z = ~((celloutsig_0_2z & celloutsig_0_7z) | (in_data[13] & celloutsig_0_7z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
