 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 200
        -max_paths 100
Design : cam
Version: F-2011.09-SP2
Date   : Thu Oct  9 00:09:24 2014
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3737/Y (AO22X1_RVT)                     0.13       0.71 f
  U3738/Y (OA221X1_RVT)                    0.07       0.78 f
  U3743/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2740/Y (NOR4X1_RVT)                     0.12       0.95 f
  U2723/Y (INVX1_RVT)                      0.08       1.03 r
  U3969/Y (NAND4X0_RVT)                    0.11       1.14 f
  U2565/Y (INVX0_RVT)                      0.07       1.20 r
  U3970/Y (NAND4X0_RVT)                    0.10       1.30 f
  U2563/Y (INVX0_RVT)                      0.08       1.38 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.61 f
  search_valid (out)                       0.23       1.84 f
  data arrival time                                   1.84

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3883/Y (AO22X1_RVT)                     0.13       0.71 f
  U3884/Y (OA221X1_RVT)                    0.07       0.78 f
  U3889/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2738/Y (NOR4X1_RVT)                     0.11       0.95 f
  U2729/Y (INVX1_RVT)                      0.06       1.01 r
  U2689/Y (AND2X1_RVT)                     0.09       1.10 r
  U3963/Y (NAND3X0_RVT)                    0.08       1.18 f
  U3964/Y (NAND3X0_RVT)                    0.06       1.24 r
  U3965/Y (NAND3X0_RVT)                    0.07       1.31 f
  U2487/Y (OAI22X1_RVT)                    0.09       1.40 r
  U2481/Y (AO221X1_RVT)                    0.08       1.48 r
  U2482/Y (OA221X1_RVT)                    0.12       1.60 r
  search_index[1] (out)                    0.23       1.83 r
  data arrival time                                   1.83

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3773/Y (AO22X1_RVT)                     0.13       0.71 f
  U3774/Y (OA221X1_RVT)                    0.07       0.78 f
  U3779/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2739/Y (NOR4X1_RVT)                     0.11       0.95 f
  U2722/Y (INVX1_RVT)                      0.07       1.02 r
  U3969/Y (NAND4X0_RVT)                    0.11       1.13 f
  U2565/Y (INVX0_RVT)                      0.07       1.20 r
  U3970/Y (NAND4X0_RVT)                    0.10       1.29 f
  U2563/Y (INVX0_RVT)                      0.08       1.37 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.60 f
  search_valid (out)                       0.23       1.83 f
  data arrival time                                   1.83

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[30] (in)                     0.03       0.28 f
  U2588/Y (INVX1_RVT)                      0.29       0.57 r
  U3883/Y (AO22X1_RVT)                     0.13       0.70 r
  U3884/Y (OA221X1_RVT)                    0.07       0.77 r
  U3889/Y (NAND4X0_RVT)                    0.08       0.84 f
  U2738/Y (NOR4X1_RVT)                     0.12       0.96 r
  U2729/Y (INVX1_RVT)                      0.06       1.02 f
  U2689/Y (AND2X1_RVT)                     0.09       1.11 f
  U3963/Y (NAND3X0_RVT)                    0.07       1.18 r
  U3964/Y (NAND3X0_RVT)                    0.07       1.25 f
  U3965/Y (NAND3X0_RVT)                    0.06       1.31 r
  U2487/Y (OAI22X1_RVT)                    0.08       1.40 f
  U2481/Y (AO221X1_RVT)                    0.08       1.47 f
  U2482/Y (OA221X1_RVT)                    0.12       1.60 f
  search_index[1] (out)                    0.23       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3554/Y (AO22X1_RVT)                     0.13       0.71 f
  U3555/Y (OA221X1_RVT)                    0.07       0.78 f
  U3560/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2744/Y (NOR4X1_RVT)                     0.11       0.95 f
  U2733/Y (INVX1_RVT)                      0.06       1.01 r
  U3961/Y (AND2X1_RVT)                     0.07       1.08 r
  U3966/Y (AND2X1_RVT)                     0.07       1.15 r
  U3967/Y (NAND4X0_RVT)                    0.12       1.28 f
  U2562/Y (INVX0_RVT)                      0.09       1.37 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.60 f
  search_valid (out)                       0.23       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3554/Y (AO22X1_RVT)                     0.13       0.71 f
  U3555/Y (OA221X1_RVT)                    0.07       0.78 f
  U3560/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2744/Y (NOR4X1_RVT)                     0.11       0.95 f
  U2733/Y (INVX1_RVT)                      0.06       1.01 r
  U3961/Y (AND2X1_RVT)                     0.07       1.08 r
  U3966/Y (AND2X1_RVT)                     0.07       1.15 r
  U3967/Y (NAND4X0_RVT)                    0.12       1.28 f
  U2562/Y (INVX0_RVT)                      0.09       1.37 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.60 f
  search_valid (out)                       0.23       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3554/Y (AO22X1_RVT)                     0.13       0.71 f
  U3555/Y (OA221X1_RVT)                    0.07       0.78 f
  U3560/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2744/Y (NOR4X1_RVT)                     0.11       0.95 f
  U2733/Y (INVX1_RVT)                      0.06       1.01 r
  U3961/Y (AND2X1_RVT)                     0.07       1.08 r
  U3966/Y (AND2X1_RVT)                     0.07       1.15 r
  U3967/Y (NAND4X0_RVT)                    0.12       1.28 f
  U2562/Y (INVX0_RVT)                      0.09       1.37 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.60 f
  search_valid (out)                       0.23       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3554/Y (AO22X1_RVT)                     0.13       0.71 f
  U3555/Y (OA221X1_RVT)                    0.07       0.78 f
  U3560/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2744/Y (NOR4X1_RVT)                     0.11       0.95 f
  U2733/Y (INVX1_RVT)                      0.06       1.01 r
  U3961/Y (AND2X1_RVT)                     0.07       1.08 r
  U3966/Y (AND2X1_RVT)                     0.07       1.15 r
  U3967/Y (NAND4X0_RVT)                    0.12       1.28 f
  U2562/Y (INVX0_RVT)                      0.09       1.37 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.60 f
  search_valid (out)                       0.23       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[0] (in)                      0.02       0.27 r
  U2677/Y (INVX1_RVT)                      0.23       0.51 f
  U3220/Y (OA221X1_RVT)                    0.13       0.64 f
  U3221/Y (OA221X1_RVT)                    0.07       0.70 f
  U3222/Y (NAND4X0_RVT)                    0.06       0.77 r
  U2701/Y (OR4X1_RVT)                      0.11       0.88 r
  U3260/Y (NAND2X0_RVT)                    0.09       0.97 f
  U2752/Y (INVX1_RVT)                      0.09       1.06 r
  U3478/Y (AO221X1_RVT)                    0.10       1.16 r
  U3551/Y (OA221X1_RVT)                    0.09       1.25 r
  U3588/Y (AO221X1_RVT)                    0.08       1.34 r
  U3625/Y (AO21X1_RVT)                     0.07       1.41 r
  U2494/Y (AO21X1_RVT)                     0.06       1.47 r
  U2496/Y (AO22X1_RVT)                     0.12       1.59 r
  search_index[0] (out)                    0.23       1.82 r
  data arrival time                                   1.82

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[0] (in)                      0.02       0.27 r
  U2677/Y (INVX1_RVT)                      0.23       0.51 f
  U3220/Y (OA221X1_RVT)                    0.13       0.64 f
  U3221/Y (OA221X1_RVT)                    0.07       0.70 f
  U3222/Y (NAND4X0_RVT)                    0.06       0.77 r
  U2701/Y (OR4X1_RVT)                      0.11       0.88 r
  U3260/Y (NAND2X0_RVT)                    0.09       0.97 f
  U2752/Y (INVX1_RVT)                      0.09       1.06 r
  U3478/Y (AO221X1_RVT)                    0.10       1.16 r
  U3551/Y (OA221X1_RVT)                    0.09       1.25 r
  U3588/Y (AO221X1_RVT)                    0.08       1.33 r
  U3625/Y (AO21X1_RVT)                     0.07       1.41 r
  U2494/Y (AO21X1_RVT)                     0.06       1.47 r
  U2496/Y (AO22X1_RVT)                     0.12       1.59 r
  search_index[0] (out)                    0.23       1.82 r
  data arrival time                                   1.82

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[30] (in)                     0.03       0.28 f
  U2588/Y (INVX1_RVT)                      0.29       0.57 r
  U3701/Y (AO22X1_RVT)                     0.13       0.70 r
  U3702/Y (OA221X1_RVT)                    0.07       0.77 r
  U3707/Y (NAND4X0_RVT)                    0.08       0.84 f
  U2741/Y (NOR4X1_RVT)                     0.12       0.96 r
  U2728/Y (INVX1_RVT)                      0.08       1.03 f
  U3962/Y (NAND2X0_RVT)                    0.06       1.10 r
  U3963/Y (NAND3X0_RVT)                    0.07       1.17 f
  U3964/Y (NAND3X0_RVT)                    0.06       1.23 r
  U3965/Y (NAND3X0_RVT)                    0.07       1.29 f
  U2487/Y (OAI22X1_RVT)                    0.09       1.39 r
  U2481/Y (AO221X1_RVT)                    0.08       1.47 r
  U2482/Y (OA221X1_RVT)                    0.12       1.59 r
  search_index[1] (out)                    0.23       1.82 r
  data arrival time                                   1.82

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[28] (in)                     0.03       0.28 f
  U2607/Y (INVX1_RVT)                      0.23       0.51 r
  U3187/Y (AO22X1_RVT)                     0.10       0.62 r
  U3188/Y (OA221X1_RVT)                    0.07       0.69 r
  U3195/Y (NAND4X0_RVT)                    0.07       0.76 f
  U2701/Y (OR4X1_RVT)                      0.13       0.90 f
  U3260/Y (NAND2X0_RVT)                    0.09       0.99 r
  U2752/Y (INVX1_RVT)                      0.08       1.07 f
  U3478/Y (AO221X1_RVT)                    0.10       1.18 f
  U3551/Y (OA221X1_RVT)                    0.09       1.27 f
  U3588/Y (AO221X1_RVT)                    0.08       1.35 f
  U3625/Y (AO21X1_RVT)                     0.07       1.42 f
  U2494/Y (AO21X1_RVT)                     0.06       1.47 f
  U2496/Y (AO22X1_RVT)                     0.11       1.59 f
  search_index[0] (out)                    0.23       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[28] (in)                     0.03       0.28 f
  U2607/Y (INVX1_RVT)                      0.23       0.51 r
  U3187/Y (AO22X1_RVT)                     0.10       0.62 r
  U3188/Y (OA221X1_RVT)                    0.07       0.69 r
  U3195/Y (NAND4X0_RVT)                    0.07       0.76 f
  U2701/Y (OR4X1_RVT)                      0.13       0.90 f
  U3260/Y (NAND2X0_RVT)                    0.09       0.99 r
  U2752/Y (INVX1_RVT)                      0.08       1.07 f
  U3478/Y (AO221X1_RVT)                    0.10       1.18 f
  U3551/Y (OA221X1_RVT)                    0.09       1.26 f
  U3588/Y (AO221X1_RVT)                    0.08       1.35 f
  U3625/Y (AO21X1_RVT)                     0.07       1.41 f
  U2494/Y (AO21X1_RVT)                     0.06       1.47 f
  U2496/Y (AO22X1_RVT)                     0.11       1.59 f
  search_index[0] (out)                    0.23       1.81 f
  data arrival time                                   1.81

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[30] (in)                     0.03       0.28 f
  U2610/Y (INVX1_RVT)                      0.23       0.51 r
  U3189/Y (AO22X1_RVT)                     0.10       0.61 r
  U3190/Y (OA221X1_RVT)                    0.07       0.68 r
  U3195/Y (NAND4X0_RVT)                    0.08       0.76 f
  U2701/Y (OR4X1_RVT)                      0.13       0.89 f
  U3260/Y (NAND2X0_RVT)                    0.09       0.99 r
  U2752/Y (INVX1_RVT)                      0.08       1.07 f
  U3478/Y (AO221X1_RVT)                    0.10       1.17 f
  U3551/Y (OA221X1_RVT)                    0.09       1.26 f
  U3588/Y (AO221X1_RVT)                    0.08       1.34 f
  U3625/Y (AO21X1_RVT)                     0.07       1.41 f
  U2494/Y (AO21X1_RVT)                     0.06       1.47 f
  U2496/Y (AO22X1_RVT)                     0.11       1.58 f
  search_index[0] (out)                    0.23       1.81 f
  data arrival time                                   1.81

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[0] (in)                      0.03       0.28 f
  U2677/Y (INVX1_RVT)                      0.23       0.51 r
  U3220/Y (OA221X1_RVT)                    0.11       0.62 r
  U3221/Y (OA221X1_RVT)                    0.07       0.69 r
  U3222/Y (NAND4X0_RVT)                    0.08       0.77 f
  U2701/Y (OR4X1_RVT)                      0.12       0.89 f
  U3260/Y (NAND2X0_RVT)                    0.09       0.99 r
  U2752/Y (INVX1_RVT)                      0.08       1.07 f
  U3478/Y (AO221X1_RVT)                    0.10       1.17 f
  U3551/Y (OA221X1_RVT)                    0.09       1.26 f
  U3588/Y (AO221X1_RVT)                    0.08       1.34 f
  U3625/Y (AO21X1_RVT)                     0.07       1.41 f
  U2494/Y (AO21X1_RVT)                     0.06       1.47 f
  U2496/Y (AO22X1_RVT)                     0.11       1.58 f
  search_index[0] (out)                    0.23       1.81 f
  data arrival time                                   1.81

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[30] (in)                     0.03       0.28 f
  U2610/Y (INVX1_RVT)                      0.23       0.51 r
  U3189/Y (AO22X1_RVT)                     0.10       0.61 r
  U3190/Y (OA221X1_RVT)                    0.07       0.68 r
  U3195/Y (NAND4X0_RVT)                    0.08       0.76 f
  U2701/Y (OR4X1_RVT)                      0.13       0.89 f
  U3260/Y (NAND2X0_RVT)                    0.09       0.99 r
  U2752/Y (INVX1_RVT)                      0.08       1.07 f
  U3478/Y (AO221X1_RVT)                    0.10       1.17 f
  U3551/Y (OA221X1_RVT)                    0.09       1.26 f
  U3588/Y (AO221X1_RVT)                    0.08       1.34 f
  U3625/Y (AO21X1_RVT)                     0.07       1.41 f
  U2494/Y (AO21X1_RVT)                     0.06       1.47 f
  U2496/Y (AO22X1_RVT)                     0.11       1.58 f
  search_index[0] (out)                    0.23       1.81 f
  data arrival time                                   1.81

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[28] (in)                     0.03       0.28 r
  U2607/Y (INVX1_RVT)                      0.24       0.51 f
  U3187/Y (AO22X1_RVT)                     0.10       0.61 f
  U3188/Y (OA221X1_RVT)                    0.07       0.68 f
  U3195/Y (NAND4X0_RVT)                    0.06       0.75 r
  U2701/Y (OR4X1_RVT)                      0.12       0.87 r
  U3260/Y (NAND2X0_RVT)                    0.09       0.96 f
  U2752/Y (INVX1_RVT)                      0.09       1.05 r
  U3478/Y (AO221X1_RVT)                    0.10       1.15 r
  U3551/Y (OA221X1_RVT)                    0.09       1.24 r
  U3588/Y (AO221X1_RVT)                    0.08       1.33 r
  U3625/Y (AO21X1_RVT)                     0.07       1.40 r
  U2494/Y (AO21X1_RVT)                     0.06       1.46 r
  U2496/Y (AO22X1_RVT)                     0.12       1.58 r
  search_index[0] (out)                    0.23       1.81 r
  data arrival time                                   1.81

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[0] (in)                      0.02       0.27 r
  U2677/Y (INVX1_RVT)                      0.23       0.51 f
  U3220/Y (OA221X1_RVT)                    0.13       0.64 f
  U3221/Y (OA221X1_RVT)                    0.07       0.70 f
  U3222/Y (NAND4X0_RVT)                    0.06       0.77 r
  U2701/Y (OR4X1_RVT)                      0.11       0.88 r
  U3260/Y (NAND2X0_RVT)                    0.09       0.97 f
  U2752/Y (INVX1_RVT)                      0.09       1.06 r
  U3478/Y (AO221X1_RVT)                    0.09       1.15 r
  U3551/Y (OA221X1_RVT)                    0.09       1.24 r
  U3588/Y (AO221X1_RVT)                    0.08       1.33 r
  U3625/Y (AO21X1_RVT)                     0.07       1.40 r
  U2494/Y (AO21X1_RVT)                     0.06       1.46 r
  U2496/Y (AO22X1_RVT)                     0.12       1.58 r
  search_index[0] (out)                    0.23       1.81 r
  data arrival time                                   1.81

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[28] (in)                     0.03       0.28 r
  U2607/Y (INVX1_RVT)                      0.24       0.51 f
  U3187/Y (AO22X1_RVT)                     0.10       0.61 f
  U3188/Y (OA221X1_RVT)                    0.07       0.68 f
  U3195/Y (NAND4X0_RVT)                    0.06       0.75 r
  U2701/Y (OR4X1_RVT)                      0.12       0.87 r
  U3260/Y (NAND2X0_RVT)                    0.09       0.96 f
  U2752/Y (INVX1_RVT)                      0.09       1.05 r
  U3478/Y (AO221X1_RVT)                    0.10       1.15 r
  U3551/Y (OA221X1_RVT)                    0.09       1.24 r
  U3588/Y (AO221X1_RVT)                    0.08       1.32 r
  U3625/Y (AO21X1_RVT)                     0.07       1.40 r
  U2494/Y (AO21X1_RVT)                     0.06       1.46 r
  U2496/Y (AO22X1_RVT)                     0.12       1.58 r
  search_index[0] (out)                    0.23       1.81 r
  data arrival time                                   1.81

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[0] (in)                      0.03       0.28 f
  U2677/Y (INVX1_RVT)                      0.23       0.51 r
  U3220/Y (OA221X1_RVT)                    0.11       0.62 r
  U3221/Y (OA221X1_RVT)                    0.07       0.69 r
  U3222/Y (NAND4X0_RVT)                    0.08       0.77 f
  U2701/Y (OR4X1_RVT)                      0.12       0.89 f
  U3260/Y (NAND2X0_RVT)                    0.09       0.99 r
  U2752/Y (INVX1_RVT)                      0.08       1.07 f
  U3478/Y (AO221X1_RVT)                    0.10       1.17 f
  U3551/Y (OA221X1_RVT)                    0.09       1.26 f
  U3588/Y (AO221X1_RVT)                    0.08       1.34 f
  U3625/Y (AO21X1_RVT)                     0.07       1.41 f
  U2494/Y (AO21X1_RVT)                     0.06       1.47 f
  U2496/Y (AO22X1_RVT)                     0.11       1.58 f
  search_index[0] (out)                    0.23       1.81 f
  data arrival time                                   1.81

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[0] (in)                      0.02       0.27 r
  U2677/Y (INVX1_RVT)                      0.23       0.51 f
  U3220/Y (OA221X1_RVT)                    0.13       0.64 f
  U3221/Y (OA221X1_RVT)                    0.07       0.70 f
  U3222/Y (NAND4X0_RVT)                    0.06       0.77 r
  U2701/Y (OR4X1_RVT)                      0.11       0.88 r
  U3260/Y (NAND2X0_RVT)                    0.09       0.97 f
  U2752/Y (INVX1_RVT)                      0.09       1.06 r
  U3478/Y (AO221X1_RVT)                    0.09       1.15 r
  U3551/Y (OA221X1_RVT)                    0.09       1.24 r
  U3588/Y (AO221X1_RVT)                    0.08       1.32 r
  U3625/Y (AO21X1_RVT)                     0.07       1.40 r
  U2494/Y (AO21X1_RVT)                     0.06       1.46 r
  U2496/Y (AO22X1_RVT)                     0.12       1.58 r
  search_index[0] (out)                    0.23       1.81 r
  data arrival time                                   1.81

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[28] (in)                     0.03       0.28 f
  U2607/Y (INVX1_RVT)                      0.23       0.51 r
  U3187/Y (AO22X1_RVT)                     0.10       0.62 r
  U3188/Y (OA221X1_RVT)                    0.07       0.69 r
  U3195/Y (NAND4X0_RVT)                    0.07       0.76 f
  U2701/Y (OR4X1_RVT)                      0.13       0.90 f
  U3260/Y (NAND2X0_RVT)                    0.09       0.99 r
  U2752/Y (INVX1_RVT)                      0.08       1.07 f
  U3478/Y (AO221X1_RVT)                    0.09       1.17 f
  U3551/Y (OA221X1_RVT)                    0.09       1.26 f
  U3588/Y (AO221X1_RVT)                    0.08       1.34 f
  U3625/Y (AO21X1_RVT)                     0.07       1.41 f
  U2494/Y (AO21X1_RVT)                     0.06       1.47 f
  U2496/Y (AO22X1_RVT)                     0.11       1.58 f
  search_index[0] (out)                    0.23       1.81 f
  data arrival time                                   1.81

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3623/Y (OA221X1_RVT)                    0.17       0.75 f
  U3624/Y (NAND4X0_RVT)                    0.06       0.81 r
  U2743/Y (NOR4X1_RVT)                     0.11       0.91 f
  U2690/Y (OR2X1_RVT)                      0.09       1.00 f
  U2719/Y (INVX1_RVT)                      0.07       1.07 r
  U3966/Y (AND2X1_RVT)                     0.07       1.14 r
  U3967/Y (NAND4X0_RVT)                    0.12       1.26 f
  U2562/Y (INVX0_RVT)                      0.09       1.35 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.58 f
  search_valid (out)                       0.23       1.80 f
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3623/Y (OA221X1_RVT)                    0.17       0.75 f
  U3624/Y (NAND4X0_RVT)                    0.06       0.81 r
  U2743/Y (NOR4X1_RVT)                     0.11       0.91 f
  U2690/Y (OR2X1_RVT)                      0.09       1.00 f
  U2719/Y (INVX1_RVT)                      0.07       1.07 r
  U3966/Y (AND2X1_RVT)                     0.07       1.14 r
  U3967/Y (NAND4X0_RVT)                    0.12       1.26 f
  U2562/Y (INVX0_RVT)                      0.09       1.35 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.58 f
  search_valid (out)                       0.23       1.80 f
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3623/Y (OA221X1_RVT)                    0.17       0.75 f
  U3624/Y (NAND4X0_RVT)                    0.06       0.81 r
  U2743/Y (NOR4X1_RVT)                     0.11       0.91 f
  U2690/Y (OR2X1_RVT)                      0.09       1.00 f
  U2719/Y (INVX1_RVT)                      0.07       1.07 r
  U3966/Y (AND2X1_RVT)                     0.07       1.14 r
  U3967/Y (NAND4X0_RVT)                    0.12       1.26 f
  U2562/Y (INVX0_RVT)                      0.09       1.35 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.58 f
  search_valid (out)                       0.23       1.80 f
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3623/Y (OA221X1_RVT)                    0.17       0.75 f
  U3624/Y (NAND4X0_RVT)                    0.06       0.81 r
  U2743/Y (NOR4X1_RVT)                     0.11       0.91 f
  U2690/Y (OR2X1_RVT)                      0.09       1.00 f
  U2719/Y (INVX1_RVT)                      0.07       1.07 r
  U3966/Y (AND2X1_RVT)                     0.07       1.14 r
  U3967/Y (NAND4X0_RVT)                    0.12       1.26 f
  U2562/Y (INVX0_RVT)                      0.09       1.35 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.58 f
  search_valid (out)                       0.23       1.80 f
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[28] (in)                     0.03       0.28 f
  U2607/Y (INVX1_RVT)                      0.23       0.51 r
  U3187/Y (AO22X1_RVT)                     0.10       0.62 r
  U3188/Y (OA221X1_RVT)                    0.07       0.69 r
  U3195/Y (NAND4X0_RVT)                    0.07       0.76 f
  U2701/Y (OR4X1_RVT)                      0.13       0.90 f
  U3260/Y (NAND2X0_RVT)                    0.09       0.99 r
  U2752/Y (INVX1_RVT)                      0.08       1.07 f
  U3478/Y (AO221X1_RVT)                    0.09       1.17 f
  U3551/Y (OA221X1_RVT)                    0.09       1.26 f
  U3588/Y (AO221X1_RVT)                    0.08       1.34 f
  U3625/Y (AO21X1_RVT)                     0.07       1.40 f
  U2494/Y (AO21X1_RVT)                     0.06       1.46 f
  U2496/Y (AO22X1_RVT)                     0.11       1.58 f
  search_index[0] (out)                    0.23       1.80 f
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[30] (in)                     0.03       0.28 f
  U2610/Y (INVX1_RVT)                      0.23       0.51 r
  U3189/Y (AO22X1_RVT)                     0.10       0.61 r
  U3190/Y (OA221X1_RVT)                    0.07       0.68 r
  U3195/Y (NAND4X0_RVT)                    0.08       0.76 f
  U2701/Y (OR4X1_RVT)                      0.13       0.89 f
  U3260/Y (NAND2X0_RVT)                    0.09       0.99 r
  U2752/Y (INVX1_RVT)                      0.08       1.07 f
  U3478/Y (AO221X1_RVT)                    0.09       1.16 f
  U3551/Y (OA221X1_RVT)                    0.09       1.25 f
  U3588/Y (AO221X1_RVT)                    0.08       1.33 f
  U3625/Y (AO21X1_RVT)                     0.07       1.40 f
  U2494/Y (AO21X1_RVT)                     0.06       1.46 f
  U2496/Y (AO22X1_RVT)                     0.11       1.57 f
  search_index[0] (out)                    0.23       1.80 f
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[0] (in)                      0.03       0.28 f
  U2677/Y (INVX1_RVT)                      0.23       0.51 r
  U3220/Y (OA221X1_RVT)                    0.11       0.62 r
  U3221/Y (OA221X1_RVT)                    0.07       0.69 r
  U3222/Y (NAND4X0_RVT)                    0.08       0.77 f
  U2701/Y (OR4X1_RVT)                      0.12       0.89 f
  U3260/Y (NAND2X0_RVT)                    0.09       0.99 r
  U2752/Y (INVX1_RVT)                      0.08       1.07 f
  U3478/Y (AO221X1_RVT)                    0.09       1.16 f
  U3551/Y (OA221X1_RVT)                    0.09       1.25 f
  U3588/Y (AO221X1_RVT)                    0.08       1.33 f
  U3625/Y (AO21X1_RVT)                     0.07       1.40 f
  U2494/Y (AO21X1_RVT)                     0.06       1.46 f
  U2496/Y (AO22X1_RVT)                     0.11       1.57 f
  search_index[0] (out)                    0.23       1.80 f
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2610/Y (INVX1_RVT)                      0.23       0.51 f
  U3189/Y (AO22X1_RVT)                     0.10       0.61 f
  U3190/Y (OA221X1_RVT)                    0.07       0.68 f
  U3195/Y (NAND4X0_RVT)                    0.06       0.74 r
  U2701/Y (OR4X1_RVT)                      0.12       0.86 r
  U3260/Y (NAND2X0_RVT)                    0.09       0.96 f
  U2752/Y (INVX1_RVT)                      0.09       1.04 r
  U3478/Y (AO221X1_RVT)                    0.10       1.15 r
  U3551/Y (OA221X1_RVT)                    0.09       1.24 r
  U3588/Y (AO221X1_RVT)                    0.08       1.32 r
  U3625/Y (AO21X1_RVT)                     0.07       1.39 r
  U2494/Y (AO21X1_RVT)                     0.06       1.45 r
  U2496/Y (AO22X1_RVT)                     0.12       1.57 r
  search_index[0] (out)                    0.23       1.80 r
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2610/Y (INVX1_RVT)                      0.23       0.51 f
  U3189/Y (AO22X1_RVT)                     0.10       0.61 f
  U3190/Y (OA221X1_RVT)                    0.07       0.68 f
  U3195/Y (NAND4X0_RVT)                    0.06       0.74 r
  U2701/Y (OR4X1_RVT)                      0.12       0.86 r
  U3260/Y (NAND2X0_RVT)                    0.09       0.96 f
  U2752/Y (INVX1_RVT)                      0.09       1.04 r
  U3478/Y (AO221X1_RVT)                    0.10       1.15 r
  U3551/Y (OA221X1_RVT)                    0.09       1.23 r
  U3588/Y (AO221X1_RVT)                    0.08       1.32 r
  U3625/Y (AO21X1_RVT)                     0.07       1.39 r
  U2494/Y (AO21X1_RVT)                     0.06       1.45 r
  U2496/Y (AO22X1_RVT)                     0.12       1.57 r
  search_index[0] (out)                    0.23       1.80 r
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[30] (in)                     0.03       0.28 f
  U2610/Y (INVX1_RVT)                      0.23       0.51 r
  U3189/Y (AO22X1_RVT)                     0.10       0.61 r
  U3190/Y (OA221X1_RVT)                    0.07       0.68 r
  U3195/Y (NAND4X0_RVT)                    0.08       0.76 f
  U2701/Y (OR4X1_RVT)                      0.13       0.89 f
  U3260/Y (NAND2X0_RVT)                    0.09       0.99 r
  U2752/Y (INVX1_RVT)                      0.08       1.07 f
  U3478/Y (AO221X1_RVT)                    0.09       1.16 f
  U3551/Y (OA221X1_RVT)                    0.09       1.25 f
  U3588/Y (AO221X1_RVT)                    0.08       1.33 f
  U3625/Y (AO21X1_RVT)                     0.07       1.40 f
  U2494/Y (AO21X1_RVT)                     0.06       1.46 f
  U2496/Y (AO22X1_RVT)                     0.11       1.57 f
  search_index[0] (out)                    0.23       1.80 f
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[0] (in)                      0.02       0.27 r
  U2677/Y (INVX1_RVT)                      0.23       0.51 f
  U3256/Y (OA221X1_RVT)                    0.13       0.64 f
  U3257/Y (OA221X1_RVT)                    0.07       0.70 f
  U3258/Y (NAND4X0_RVT)                    0.06       0.77 r
  U3259/Y (OR4X1_RVT)                      0.10       0.87 r
  U3260/Y (NAND2X0_RVT)                    0.08       0.95 f
  U2752/Y (INVX1_RVT)                      0.09       1.04 r
  U3478/Y (AO221X1_RVT)                    0.10       1.14 r
  U3551/Y (OA221X1_RVT)                    0.09       1.23 r
  U3588/Y (AO221X1_RVT)                    0.08       1.32 r
  U3625/Y (AO21X1_RVT)                     0.07       1.39 r
  U2494/Y (AO21X1_RVT)                     0.06       1.45 r
  U2496/Y (AO22X1_RVT)                     0.12       1.57 r
  search_index[0] (out)                    0.23       1.80 r
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[0] (in)                      0.03       0.28 f
  U2677/Y (INVX1_RVT)                      0.23       0.51 r
  U3220/Y (OA221X1_RVT)                    0.11       0.62 r
  U3221/Y (OA221X1_RVT)                    0.07       0.69 r
  U3222/Y (NAND4X0_RVT)                    0.08       0.77 f
  U2701/Y (OR4X1_RVT)                      0.12       0.89 f
  U3260/Y (NAND2X0_RVT)                    0.09       0.99 r
  U2752/Y (INVX1_RVT)                      0.08       1.07 f
  U3478/Y (AO221X1_RVT)                    0.09       1.16 f
  U3551/Y (OA221X1_RVT)                    0.09       1.25 f
  U3588/Y (AO221X1_RVT)                    0.08       1.33 f
  U3625/Y (AO21X1_RVT)                     0.07       1.40 f
  U2494/Y (AO21X1_RVT)                     0.06       1.46 f
  U2496/Y (AO22X1_RVT)                     0.11       1.57 f
  search_index[0] (out)                    0.23       1.80 f
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[28] (in)                     0.03       0.28 r
  U2607/Y (INVX1_RVT)                      0.24       0.51 f
  U3187/Y (AO22X1_RVT)                     0.10       0.61 f
  U3188/Y (OA221X1_RVT)                    0.07       0.68 f
  U3195/Y (NAND4X0_RVT)                    0.06       0.75 r
  U2701/Y (OR4X1_RVT)                      0.12       0.87 r
  U3260/Y (NAND2X0_RVT)                    0.09       0.96 f
  U2752/Y (INVX1_RVT)                      0.09       1.05 r
  U3478/Y (AO221X1_RVT)                    0.09       1.14 r
  U3551/Y (OA221X1_RVT)                    0.09       1.23 r
  U3588/Y (AO221X1_RVT)                    0.08       1.31 r
  U3625/Y (AO21X1_RVT)                     0.07       1.39 r
  U2494/Y (AO21X1_RVT)                     0.06       1.45 r
  U2496/Y (AO22X1_RVT)                     0.12       1.57 r
  search_index[0] (out)                    0.23       1.80 r
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[0] (in)                      0.02       0.27 r
  U2677/Y (INVX1_RVT)                      0.23       0.51 f
  U3256/Y (OA221X1_RVT)                    0.13       0.64 f
  U3257/Y (OA221X1_RVT)                    0.07       0.70 f
  U3258/Y (NAND4X0_RVT)                    0.06       0.77 r
  U3259/Y (OR4X1_RVT)                      0.10       0.87 r
  U3260/Y (NAND2X0_RVT)                    0.08       0.95 f
  U2752/Y (INVX1_RVT)                      0.09       1.04 r
  U3478/Y (AO221X1_RVT)                    0.10       1.14 r
  U3551/Y (OA221X1_RVT)                    0.09       1.23 r
  U3588/Y (AO221X1_RVT)                    0.08       1.31 r
  U3625/Y (AO21X1_RVT)                     0.07       1.39 r
  U2494/Y (AO21X1_RVT)                     0.06       1.45 r
  U2496/Y (AO22X1_RVT)                     0.12       1.57 r
  search_index[0] (out)                    0.23       1.80 r
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[28] (in)                     0.03       0.28 r
  U2607/Y (INVX1_RVT)                      0.24       0.51 f
  U3187/Y (AO22X1_RVT)                     0.10       0.61 f
  U3188/Y (OA221X1_RVT)                    0.07       0.68 f
  U3195/Y (NAND4X0_RVT)                    0.06       0.75 r
  U2701/Y (OR4X1_RVT)                      0.12       0.87 r
  U3260/Y (NAND2X0_RVT)                    0.09       0.96 f
  U2752/Y (INVX1_RVT)                      0.09       1.05 r
  U3478/Y (AO221X1_RVT)                    0.09       1.14 r
  U3551/Y (OA221X1_RVT)                    0.09       1.23 r
  U3588/Y (AO221X1_RVT)                    0.08       1.31 r
  U3625/Y (AO21X1_RVT)                     0.07       1.39 r
  U2494/Y (AO21X1_RVT)                     0.06       1.45 r
  U2496/Y (AO22X1_RVT)                     0.12       1.57 r
  search_index[0] (out)                    0.23       1.80 r
  data arrival time                                   1.80

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3517/Y (AO22X1_RVT)                     0.13       0.71 f
  U3518/Y (OA221X1_RVT)                    0.07       0.78 f
  U3523/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2691/Y (OR4X1_RVT)                      0.12       0.96 r
  U3960/Y (NAND2X0_RVT)                    0.10       1.06 f
  U2566/Y (INVX0_RVT)                      0.07       1.13 r
  U3967/Y (NAND4X0_RVT)                    0.12       1.25 f
  U2562/Y (INVX0_RVT)                      0.09       1.34 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.56 f
  search_valid (out)                       0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3517/Y (AO22X1_RVT)                     0.13       0.71 f
  U3518/Y (OA221X1_RVT)                    0.07       0.78 f
  U3523/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2691/Y (OR4X1_RVT)                      0.12       0.96 r
  U3960/Y (NAND2X0_RVT)                    0.10       1.06 f
  U2566/Y (INVX0_RVT)                      0.07       1.13 r
  U3967/Y (NAND4X0_RVT)                    0.12       1.25 f
  U2562/Y (INVX0_RVT)                      0.09       1.34 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.56 f
  search_valid (out)                       0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[28] (in)                     0.03       0.28 f
  U2607/Y (INVX1_RVT)                      0.23       0.51 r
  U3223/Y (AO22X1_RVT)                     0.10       0.62 r
  U3224/Y (OA221X1_RVT)                    0.07       0.69 r
  U3231/Y (NAND4X0_RVT)                    0.07       0.76 f
  U3259/Y (OR4X1_RVT)                      0.12       0.88 f
  U3260/Y (NAND2X0_RVT)                    0.08       0.97 r
  U2752/Y (INVX1_RVT)                      0.08       1.05 f
  U3478/Y (AO221X1_RVT)                    0.10       1.15 f
  U3551/Y (OA221X1_RVT)                    0.09       1.24 f
  U3588/Y (AO221X1_RVT)                    0.08       1.32 f
  U3625/Y (AO21X1_RVT)                     0.07       1.39 f
  U2494/Y (AO21X1_RVT)                     0.06       1.45 f
  U2496/Y (AO22X1_RVT)                     0.11       1.56 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2610/Y (INVX1_RVT)                      0.23       0.51 f
  U3189/Y (AO22X1_RVT)                     0.10       0.61 f
  U3190/Y (OA221X1_RVT)                    0.07       0.68 f
  U3195/Y (NAND4X0_RVT)                    0.06       0.74 r
  U2701/Y (OR4X1_RVT)                      0.12       0.86 r
  U3260/Y (NAND2X0_RVT)                    0.09       0.96 f
  U2752/Y (INVX1_RVT)                      0.09       1.04 r
  U3478/Y (AO221X1_RVT)                    0.09       1.14 r
  U3551/Y (OA221X1_RVT)                    0.09       1.23 r
  U3588/Y (AO221X1_RVT)                    0.08       1.31 r
  U3625/Y (AO21X1_RVT)                     0.07       1.38 r
  U2494/Y (AO21X1_RVT)                     0.06       1.44 r
  U2496/Y (AO22X1_RVT)                     0.12       1.56 r
  search_index[0] (out)                    0.23       1.79 r
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2610/Y (INVX1_RVT)                      0.23       0.51 f
  U3189/Y (AO22X1_RVT)                     0.10       0.61 f
  U3190/Y (OA221X1_RVT)                    0.07       0.68 f
  U3195/Y (NAND4X0_RVT)                    0.06       0.74 r
  U2701/Y (OR4X1_RVT)                      0.12       0.86 r
  U3260/Y (NAND2X0_RVT)                    0.09       0.96 f
  U2752/Y (INVX1_RVT)                      0.09       1.04 r
  U3478/Y (AO221X1_RVT)                    0.09       1.14 r
  U3551/Y (OA221X1_RVT)                    0.09       1.22 r
  U3588/Y (AO221X1_RVT)                    0.08       1.31 r
  U3625/Y (AO21X1_RVT)                     0.07       1.38 r
  U2494/Y (AO21X1_RVT)                     0.06       1.44 r
  U2496/Y (AO22X1_RVT)                     0.12       1.56 r
  search_index[0] (out)                    0.23       1.79 r
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[28] (in)                     0.03       0.28 f
  U2607/Y (INVX1_RVT)                      0.23       0.51 r
  U3223/Y (AO22X1_RVT)                     0.10       0.62 r
  U3224/Y (OA221X1_RVT)                    0.07       0.69 r
  U3231/Y (NAND4X0_RVT)                    0.07       0.76 f
  U3259/Y (OR4X1_RVT)                      0.12       0.88 f
  U3260/Y (NAND2X0_RVT)                    0.08       0.97 r
  U2752/Y (INVX1_RVT)                      0.08       1.05 f
  U3478/Y (AO221X1_RVT)                    0.10       1.15 f
  U3551/Y (OA221X1_RVT)                    0.09       1.24 f
  U3588/Y (AO221X1_RVT)                    0.08       1.32 f
  U3625/Y (AO21X1_RVT)                     0.07       1.39 f
  U2494/Y (AO21X1_RVT)                     0.06       1.45 f
  U2496/Y (AO22X1_RVT)                     0.11       1.56 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[28] (in)                     0.03       0.28 r
  U2607/Y (INVX1_RVT)                      0.24       0.51 f
  U3223/Y (AO22X1_RVT)                     0.10       0.61 f
  U3224/Y (OA221X1_RVT)                    0.07       0.68 f
  U3231/Y (NAND4X0_RVT)                    0.06       0.75 r
  U3259/Y (OR4X1_RVT)                      0.11       0.86 r
  U3260/Y (NAND2X0_RVT)                    0.08       0.94 f
  U2752/Y (INVX1_RVT)                      0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.10       1.13 r
  U3551/Y (OA221X1_RVT)                    0.09       1.22 r
  U3588/Y (AO221X1_RVT)                    0.08       1.31 r
  U3625/Y (AO21X1_RVT)                     0.07       1.38 r
  U2494/Y (AO21X1_RVT)                     0.06       1.44 r
  U2496/Y (AO22X1_RVT)                     0.12       1.56 r
  search_index[0] (out)                    0.23       1.79 r
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[0] (in)                      0.02       0.27 r
  U2677/Y (INVX1_RVT)                      0.23       0.51 f
  U3256/Y (OA221X1_RVT)                    0.13       0.64 f
  U3257/Y (OA221X1_RVT)                    0.07       0.70 f
  U3258/Y (NAND4X0_RVT)                    0.06       0.77 r
  U3259/Y (OR4X1_RVT)                      0.10       0.87 r
  U3260/Y (NAND2X0_RVT)                    0.08       0.95 f
  U2752/Y (INVX1_RVT)                      0.09       1.04 r
  U3478/Y (AO221X1_RVT)                    0.09       1.13 r
  U3551/Y (OA221X1_RVT)                    0.09       1.22 r
  U3588/Y (AO221X1_RVT)                    0.08       1.31 r
  U3625/Y (AO21X1_RVT)                     0.07       1.38 r
  U2494/Y (AO21X1_RVT)                     0.06       1.44 r
  U2496/Y (AO22X1_RVT)                     0.12       1.56 r
  search_index[0] (out)                    0.23       1.79 r
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[28] (in)                     0.03       0.28 r
  U2607/Y (INVX1_RVT)                      0.24       0.51 f
  U3223/Y (AO22X1_RVT)                     0.10       0.61 f
  U3224/Y (OA221X1_RVT)                    0.07       0.68 f
  U3231/Y (NAND4X0_RVT)                    0.06       0.75 r
  U3259/Y (OR4X1_RVT)                      0.11       0.86 r
  U3260/Y (NAND2X0_RVT)                    0.08       0.94 f
  U2752/Y (INVX1_RVT)                      0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.10       1.13 r
  U3551/Y (OA221X1_RVT)                    0.09       1.22 r
  U3588/Y (AO221X1_RVT)                    0.08       1.30 r
  U3625/Y (AO21X1_RVT)                     0.07       1.38 r
  U2494/Y (AO21X1_RVT)                     0.06       1.44 r
  U2496/Y (AO22X1_RVT)                     0.12       1.56 r
  search_index[0] (out)                    0.23       1.79 r
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[0] (in)                      0.02       0.27 r
  U2677/Y (INVX1_RVT)                      0.23       0.51 f
  U3256/Y (OA221X1_RVT)                    0.13       0.64 f
  U3257/Y (OA221X1_RVT)                    0.07       0.70 f
  U3258/Y (NAND4X0_RVT)                    0.06       0.77 r
  U3259/Y (OR4X1_RVT)                      0.10       0.87 r
  U3260/Y (NAND2X0_RVT)                    0.08       0.95 f
  U2752/Y (INVX1_RVT)                      0.09       1.04 r
  U3478/Y (AO221X1_RVT)                    0.09       1.13 r
  U3551/Y (OA221X1_RVT)                    0.09       1.22 r
  U3588/Y (AO221X1_RVT)                    0.08       1.30 r
  U3625/Y (AO21X1_RVT)                     0.07       1.38 r
  U2494/Y (AO21X1_RVT)                     0.06       1.44 r
  U2496/Y (AO22X1_RVT)                     0.12       1.56 r
  search_index[0] (out)                    0.23       1.79 r
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[30] (in)                     0.03       0.28 f
  U2610/Y (INVX1_RVT)                      0.23       0.51 r
  U3225/Y (AO22X1_RVT)                     0.10       0.61 r
  U3226/Y (OA221X1_RVT)                    0.07       0.68 r
  U3231/Y (NAND4X0_RVT)                    0.08       0.76 f
  U3259/Y (OR4X1_RVT)                      0.12       0.88 f
  U3260/Y (NAND2X0_RVT)                    0.08       0.96 r
  U2752/Y (INVX1_RVT)                      0.08       1.04 f
  U3478/Y (AO221X1_RVT)                    0.10       1.15 f
  U3551/Y (OA221X1_RVT)                    0.09       1.24 f
  U3588/Y (AO221X1_RVT)                    0.08       1.32 f
  U3625/Y (AO21X1_RVT)                     0.07       1.39 f
  U2494/Y (AO21X1_RVT)                     0.06       1.45 f
  U2496/Y (AO22X1_RVT)                     0.11       1.56 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[0] (in)                      0.03       0.28 f
  U2677/Y (INVX1_RVT)                      0.23       0.51 r
  U3256/Y (OA221X1_RVT)                    0.11       0.62 r
  U3257/Y (OA221X1_RVT)                    0.07       0.69 r
  U3258/Y (NAND4X0_RVT)                    0.08       0.77 f
  U3259/Y (OR4X1_RVT)                      0.11       0.88 f
  U3260/Y (NAND2X0_RVT)                    0.08       0.96 r
  U2752/Y (INVX1_RVT)                      0.08       1.04 f
  U3478/Y (AO221X1_RVT)                    0.10       1.15 f
  U3551/Y (OA221X1_RVT)                    0.09       1.24 f
  U3588/Y (AO221X1_RVT)                    0.08       1.32 f
  U3625/Y (AO21X1_RVT)                     0.07       1.39 f
  U2494/Y (AO21X1_RVT)                     0.06       1.44 f
  U2496/Y (AO22X1_RVT)                     0.11       1.56 f
  search_index[0] (out)                    0.23       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[30] (in)                     0.03       0.28 f
  U2610/Y (INVX1_RVT)                      0.23       0.51 r
  U3225/Y (AO22X1_RVT)                     0.10       0.61 r
  U3226/Y (OA221X1_RVT)                    0.07       0.68 r
  U3231/Y (NAND4X0_RVT)                    0.08       0.76 f
  U3259/Y (OR4X1_RVT)                      0.12       0.88 f
  U3260/Y (NAND2X0_RVT)                    0.08       0.96 r
  U2752/Y (INVX1_RVT)                      0.08       1.04 f
  U3478/Y (AO221X1_RVT)                    0.10       1.15 f
  U3551/Y (OA221X1_RVT)                    0.09       1.24 f
  U3588/Y (AO221X1_RVT)                    0.08       1.32 f
  U3625/Y (AO21X1_RVT)                     0.07       1.38 f
  U2494/Y (AO21X1_RVT)                     0.06       1.44 f
  U2496/Y (AO22X1_RVT)                     0.11       1.56 f
  search_index[0] (out)                    0.23       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[0] (in)                      0.03       0.28 f
  U2677/Y (INVX1_RVT)                      0.23       0.51 r
  U3256/Y (OA221X1_RVT)                    0.11       0.62 r
  U3257/Y (OA221X1_RVT)                    0.07       0.69 r
  U3258/Y (NAND4X0_RVT)                    0.08       0.77 f
  U3259/Y (OR4X1_RVT)                      0.11       0.88 f
  U3260/Y (NAND2X0_RVT)                    0.08       0.96 r
  U2752/Y (INVX1_RVT)                      0.08       1.04 f
  U3478/Y (AO221X1_RVT)                    0.10       1.15 f
  U3551/Y (OA221X1_RVT)                    0.09       1.23 f
  U3588/Y (AO221X1_RVT)                    0.08       1.32 f
  U3625/Y (AO21X1_RVT)                     0.07       1.38 f
  U2494/Y (AO21X1_RVT)                     0.06       1.44 f
  U2496/Y (AO22X1_RVT)                     0.11       1.56 f
  search_index[0] (out)                    0.23       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3737/Y (AO22X1_RVT)                     0.13       0.71 f
  U3738/Y (OA221X1_RVT)                    0.07       0.78 f
  U3743/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2740/Y (NOR4X1_RVT)                     0.12       0.95 f
  U2723/Y (INVX1_RVT)                      0.08       1.03 r
  U3969/Y (NAND4X0_RVT)                    0.11       1.14 f
  U2565/Y (INVX0_RVT)                      0.07       1.20 r
  U3970/Y (NAND4X0_RVT)                    0.10       1.30 f
  U2563/Y (INVX0_RVT)                      0.08       1.38 r
  U5028/Y (NAND2X0_RVT)                    0.06       1.44 f
  U2652/Y (AND3X1_RVT)                     0.12       1.56 f
  search_index[4] (out)                    0.23       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[28] (in)                     0.03       0.28 f
  U2607/Y (INVX1_RVT)                      0.23       0.51 r
  U3223/Y (AO22X1_RVT)                     0.10       0.62 r
  U3224/Y (OA221X1_RVT)                    0.07       0.69 r
  U3231/Y (NAND4X0_RVT)                    0.07       0.76 f
  U3259/Y (OR4X1_RVT)                      0.12       0.88 f
  U3260/Y (NAND2X0_RVT)                    0.08       0.97 r
  U2752/Y (INVX1_RVT)                      0.08       1.05 f
  U3478/Y (AO221X1_RVT)                    0.09       1.14 f
  U3551/Y (OA221X1_RVT)                    0.09       1.23 f
  U3588/Y (AO221X1_RVT)                    0.08       1.31 f
  U3625/Y (AO21X1_RVT)                     0.07       1.38 f
  U2494/Y (AO21X1_RVT)                     0.06       1.44 f
  U2496/Y (AO22X1_RVT)                     0.11       1.56 f
  search_index[0] (out)                    0.23       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[26]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[26] (in)                     0.00       0.25 f
  U2537/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2538/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3373/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3374/Y (OA221X1_RVT)                    0.07       0.70 f
  U3377/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.11       0.87 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.04 r
  U3478/Y (AO221X1_RVT)                    0.09       1.13 r
  U3551/Y (OA221X1_RVT)                    0.09       1.22 r
  U3588/Y (AO221X1_RVT)                    0.08       1.30 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3701/Y (AO22X1_RVT)                     0.13       0.71 f
  U3702/Y (OA221X1_RVT)                    0.07       0.78 f
  U3707/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2741/Y (NOR4X1_RVT)                     0.11       0.95 f
  U2728/Y (INVX1_RVT)                      0.08       1.02 r
  U3962/Y (NAND2X0_RVT)                    0.06       1.08 f
  U3963/Y (NAND3X0_RVT)                    0.06       1.14 r
  U3964/Y (NAND3X0_RVT)                    0.07       1.21 f
  U3965/Y (NAND3X0_RVT)                    0.06       1.27 r
  U2487/Y (OAI22X1_RVT)                    0.08       1.35 f
  U2481/Y (AO221X1_RVT)                    0.08       1.43 f
  U2482/Y (OA221X1_RVT)                    0.12       1.55 f
  search_index[1] (out)                    0.23       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[30] (in)                     0.03       0.28 f
  U2588/Y (INVX1_RVT)                      0.29       0.57 r
  U3883/Y (AO22X1_RVT)                     0.13       0.70 r
  U3884/Y (OA221X1_RVT)                    0.07       0.77 r
  U3889/Y (NAND4X0_RVT)                    0.08       0.84 f
  U2738/Y (NOR4X1_RVT)                     0.12       0.96 r
  U2729/Y (INVX1_RVT)                      0.06       1.02 f
  U2689/Y (AND2X1_RVT)                     0.09       1.11 f
  U3957/Y (NAND4X0_RVT)                    0.08       1.19 r
  U3958/Y (NAND3X0_RVT)                    0.06       1.25 f
  U3959/Y (AND4X1_RVT)                     0.09       1.34 f
  U2483/Y (OA221X1_RVT)                    0.08       1.42 f
  U2482/Y (OA221X1_RVT)                    0.13       1.55 f
  search_index[1] (out)                    0.23       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[26]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[26] (in)                     0.00       0.25 f
  U2537/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2538/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3373/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3374/Y (OA221X1_RVT)                    0.07       0.70 f
  U3377/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.11       0.87 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.04 r
  U3478/Y (AO221X1_RVT)                    0.09       1.13 r
  U3551/Y (OA221X1_RVT)                    0.09       1.22 r
  U3588/Y (AO221X1_RVT)                    0.08       1.30 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2610/Y (INVX1_RVT)                      0.23       0.51 f
  U3225/Y (AO22X1_RVT)                     0.10       0.61 f
  U3226/Y (OA221X1_RVT)                    0.07       0.68 f
  U3231/Y (NAND4X0_RVT)                    0.06       0.74 r
  U3259/Y (OR4X1_RVT)                      0.11       0.85 r
  U3260/Y (NAND2X0_RVT)                    0.08       0.94 f
  U2752/Y (INVX1_RVT)                      0.09       1.02 r
  U3478/Y (AO221X1_RVT)                    0.10       1.13 r
  U3551/Y (OA221X1_RVT)                    0.09       1.22 r
  U3588/Y (AO221X1_RVT)                    0.08       1.30 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[24]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[24] (in)                     0.00       0.25 f
  U2539/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2540/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3375/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3376/Y (OA221X1_RVT)                    0.07       0.70 f
  U3377/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.11       0.87 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.04 r
  U3478/Y (AO221X1_RVT)                    0.09       1.13 r
  U3551/Y (OA221X1_RVT)                    0.09       1.22 r
  U3588/Y (AO221X1_RVT)                    0.08       1.30 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3081/Y (AO22X1_RVT)                     0.13       0.71 f
  U3082/Y (OA221X1_RVT)                    0.07       0.78 f
  U3087/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2676/Y (OR4X1_RVT)                      0.12       0.96 r
  U3961/Y (AND2X1_RVT)                     0.08       1.04 r
  U3966/Y (AND2X1_RVT)                     0.07       1.11 r
  U3967/Y (NAND4X0_RVT)                    0.12       1.24 f
  U2562/Y (INVX0_RVT)                      0.09       1.32 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.55 f
  search_valid (out)                       0.23       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3081/Y (AO22X1_RVT)                     0.13       0.71 f
  U3082/Y (OA221X1_RVT)                    0.07       0.78 f
  U3087/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2676/Y (OR4X1_RVT)                      0.12       0.96 r
  U3961/Y (AND2X1_RVT)                     0.08       1.04 r
  U3966/Y (AND2X1_RVT)                     0.07       1.11 r
  U3967/Y (NAND4X0_RVT)                    0.12       1.24 f
  U2562/Y (INVX0_RVT)                      0.09       1.32 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.55 f
  search_valid (out)                       0.23       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3081/Y (AO22X1_RVT)                     0.13       0.71 f
  U3082/Y (OA221X1_RVT)                    0.07       0.78 f
  U3087/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2676/Y (OR4X1_RVT)                      0.12       0.96 r
  U3961/Y (AND2X1_RVT)                     0.08       1.04 r
  U3966/Y (AND2X1_RVT)                     0.07       1.11 r
  U3967/Y (NAND4X0_RVT)                    0.12       1.24 f
  U2562/Y (INVX0_RVT)                      0.09       1.32 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.55 f
  search_valid (out)                       0.23       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3081/Y (AO22X1_RVT)                     0.13       0.71 f
  U3082/Y (OA221X1_RVT)                    0.07       0.78 f
  U3087/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2676/Y (OR4X1_RVT)                      0.12       0.96 r
  U3961/Y (AND2X1_RVT)                     0.08       1.04 r
  U3966/Y (AND2X1_RVT)                     0.07       1.11 r
  U3967/Y (NAND4X0_RVT)                    0.12       1.24 f
  U2562/Y (INVX0_RVT)                      0.09       1.32 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.55 f
  search_valid (out)                       0.23       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2610/Y (INVX1_RVT)                      0.23       0.51 f
  U3225/Y (AO22X1_RVT)                     0.10       0.61 f
  U3226/Y (OA221X1_RVT)                    0.07       0.68 f
  U3231/Y (NAND4X0_RVT)                    0.06       0.74 r
  U3259/Y (OR4X1_RVT)                      0.11       0.85 r
  U3260/Y (NAND2X0_RVT)                    0.08       0.94 f
  U2752/Y (INVX1_RVT)                      0.09       1.02 r
  U3478/Y (AO221X1_RVT)                    0.10       1.13 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.30 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[24]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[24] (in)                     0.00       0.25 f
  U2539/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2540/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3375/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3376/Y (OA221X1_RVT)                    0.07       0.70 f
  U3377/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.11       0.87 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.04 r
  U3478/Y (AO221X1_RVT)                    0.09       1.13 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.30 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[30] (in)                     0.03       0.28 f
  U2588/Y (INVX1_RVT)                      0.29       0.57 r
  U3665/Y (AO22X1_RVT)                     0.13       0.70 r
  U3666/Y (OA221X1_RVT)                    0.07       0.77 r
  U3671/Y (NAND4X0_RVT)                    0.08       0.84 f
  U2675/Y (OR4X1_RVT)                      0.14       0.98 f
  U3962/Y (NAND2X0_RVT)                    0.08       1.06 r
  U3963/Y (NAND3X0_RVT)                    0.07       1.13 f
  U3964/Y (NAND3X0_RVT)                    0.06       1.19 r
  U3965/Y (NAND3X0_RVT)                    0.07       1.26 f
  U2487/Y (OAI22X1_RVT)                    0.09       1.35 r
  U2481/Y (AO221X1_RVT)                    0.08       1.43 r
  U2482/Y (OA221X1_RVT)                    0.12       1.55 r
  search_index[1] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[22]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[22] (in)                     0.00       0.25 f
  U2541/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2542/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3378/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3379/Y (OA221X1_RVT)                    0.07       0.70 f
  U3386/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.11       0.87 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.13 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.30 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[28] (in)                     0.03       0.28 f
  U2607/Y (INVX1_RVT)                      0.23       0.51 r
  U3223/Y (AO22X1_RVT)                     0.10       0.62 r
  U3224/Y (OA221X1_RVT)                    0.07       0.69 r
  U3231/Y (NAND4X0_RVT)                    0.07       0.76 f
  U3259/Y (OR4X1_RVT)                      0.12       0.88 f
  U3260/Y (NAND2X0_RVT)                    0.08       0.97 r
  U2752/Y (INVX1_RVT)                      0.08       1.05 f
  U3478/Y (AO221X1_RVT)                    0.09       1.14 f
  U3551/Y (OA221X1_RVT)                    0.09       1.23 f
  U3588/Y (AO221X1_RVT)                    0.08       1.31 f
  U3625/Y (AO21X1_RVT)                     0.07       1.38 f
  U2494/Y (AO21X1_RVT)                     0.06       1.44 f
  U2496/Y (AO22X1_RVT)                     0.11       1.55 f
  search_index[0] (out)                    0.23       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[22]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[22] (in)                     0.00       0.25 f
  U2541/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2542/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3378/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3379/Y (OA221X1_RVT)                    0.07       0.70 f
  U3386/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.11       0.87 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.13 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.30 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[0] (in)                      0.02       0.27 r
  U2677/Y (INVX1_RVT)                      0.23       0.51 f
  U3402/Y (OA221X1_RVT)                    0.13       0.64 f
  U3403/Y (OA221X1_RVT)                    0.07       0.70 f
  U3404/Y (NAND4X0_RVT)                    0.06       0.77 r
  U2748/Y (NOR4X1_RVT)                     0.10       0.87 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.30 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[30] (in)                     0.03       0.28 f
  U2610/Y (INVX1_RVT)                      0.23       0.51 r
  U3225/Y (AO22X1_RVT)                     0.10       0.61 r
  U3226/Y (OA221X1_RVT)                    0.07       0.68 r
  U3231/Y (NAND4X0_RVT)                    0.08       0.76 f
  U3259/Y (OR4X1_RVT)                      0.12       0.88 f
  U3260/Y (NAND2X0_RVT)                    0.08       0.96 r
  U2752/Y (INVX1_RVT)                      0.08       1.04 f
  U3478/Y (AO221X1_RVT)                    0.09       1.14 f
  U3551/Y (OA221X1_RVT)                    0.09       1.23 f
  U3588/Y (AO221X1_RVT)                    0.08       1.31 f
  U3625/Y (AO21X1_RVT)                     0.07       1.38 f
  U2494/Y (AO21X1_RVT)                     0.06       1.44 f
  U2496/Y (AO22X1_RVT)                     0.11       1.55 f
  search_index[0] (out)                    0.23       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[28] (in)                     0.03       0.28 r
  U2607/Y (INVX1_RVT)                      0.24       0.51 f
  U3223/Y (AO22X1_RVT)                     0.10       0.61 f
  U3224/Y (OA221X1_RVT)                    0.07       0.68 f
  U3231/Y (NAND4X0_RVT)                    0.06       0.75 r
  U3259/Y (OR4X1_RVT)                      0.11       0.86 r
  U3260/Y (NAND2X0_RVT)                    0.08       0.94 f
  U2752/Y (INVX1_RVT)                      0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[0] (in)                      0.02       0.27 r
  U2677/Y (INVX1_RVT)                      0.23       0.51 f
  U3402/Y (OA221X1_RVT)                    0.13       0.64 f
  U3403/Y (OA221X1_RVT)                    0.07       0.70 f
  U3404/Y (NAND4X0_RVT)                    0.06       0.77 r
  U2748/Y (NOR4X1_RVT)                     0.10       0.87 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[18]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[18] (in)                     0.00       0.25 f
  U2545/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2546/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3382/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3383/Y (OA221X1_RVT)                    0.07       0.70 f
  U3386/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.11       0.87 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[28] (in)                     0.03       0.28 r
  U2607/Y (INVX1_RVT)                      0.24       0.51 f
  U3223/Y (AO22X1_RVT)                     0.10       0.61 f
  U3224/Y (OA221X1_RVT)                    0.07       0.68 f
  U3231/Y (NAND4X0_RVT)                    0.06       0.75 r
  U3259/Y (OR4X1_RVT)                      0.11       0.86 r
  U3260/Y (NAND2X0_RVT)                    0.08       0.94 f
  U2752/Y (INVX1_RVT)                      0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[0] (in)                      0.03       0.28 f
  U2677/Y (INVX1_RVT)                      0.23       0.51 r
  U3256/Y (OA221X1_RVT)                    0.11       0.62 r
  U3257/Y (OA221X1_RVT)                    0.07       0.69 r
  U3258/Y (NAND4X0_RVT)                    0.08       0.77 f
  U3259/Y (OR4X1_RVT)                      0.11       0.88 f
  U3260/Y (NAND2X0_RVT)                    0.08       0.96 r
  U2752/Y (INVX1_RVT)                      0.08       1.04 f
  U3478/Y (AO221X1_RVT)                    0.09       1.14 f
  U3551/Y (OA221X1_RVT)                    0.09       1.23 f
  U3588/Y (AO221X1_RVT)                    0.08       1.31 f
  U3625/Y (AO21X1_RVT)                     0.07       1.38 f
  U2494/Y (AO21X1_RVT)                     0.06       1.44 f
  U2496/Y (AO22X1_RVT)                     0.11       1.55 f
  search_index[0] (out)                    0.23       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[18]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[18] (in)                     0.00       0.25 f
  U2545/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2546/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3382/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3383/Y (OA221X1_RVT)                    0.07       0.70 f
  U3386/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.11       0.87 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[28] (in)                     0.03       0.28 f
  U2607/Y (INVX1_RVT)                      0.23       0.51 r
  U3369/Y (AO22X1_RVT)                     0.10       0.62 r
  U3370/Y (OA221X1_RVT)                    0.07       0.69 r
  U3377/Y (NAND4X0_RVT)                    0.08       0.76 f
  U2748/Y (NOR4X1_RVT)                     0.12       0.88 r
  U2705/Y (INVX1_RVT)                      0.08       0.96 f
  U3441/Y (OA221X1_RVT)                    0.09       1.05 f
  U3478/Y (AO221X1_RVT)                    0.09       1.14 f
  U3551/Y (OA221X1_RVT)                    0.09       1.23 f
  U3588/Y (AO221X1_RVT)                    0.08       1.31 f
  U3625/Y (AO21X1_RVT)                     0.07       1.38 f
  U2494/Y (AO21X1_RVT)                     0.06       1.43 f
  U2496/Y (AO22X1_RVT)                     0.11       1.55 f
  search_index[0] (out)                    0.23       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[14]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[14] (in)                     0.00       0.25 f
  U2549/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2550/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3387/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3388/Y (OA221X1_RVT)                    0.07       0.70 f
  U3395/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.10       0.87 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[16]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[16] (in)                     0.00       0.25 f
  U2547/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2548/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3384/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3385/Y (OA221X1_RVT)                    0.07       0.70 f
  U3386/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.11       0.87 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: search_data[14]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[14] (in)                     0.00       0.25 f
  U2549/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2550/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3387/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3388/Y (OA221X1_RVT)                    0.07       0.70 f
  U3395/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.10       0.87 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.77 r
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_valid
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U2900/Y (AO22X1_RVT)                     0.13       0.71 f
  U2901/Y (OA221X1_RVT)                    0.07       0.78 f
  U2906/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2758/Y (NOR4X1_RVT)                     0.13       0.97 f
  U2720/Y (INVX1_RVT)                      0.08       1.05 r
  U3971/Y (NAND4X0_RVT)                    0.12       1.17 f
  U2567/Y (INVX0_RVT)                      0.07       1.24 r
  U2702/Y (AND2X1_RVT)                     0.08       1.32 r
  U2700/Y (NAND4X0_RVT)                    0.23       1.55 f
  search_valid (out)                       0.23       1.77 f
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[27]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[27] (in)                     0.00       0.25 f
  U2509/Y (IBUFFX8_RVT)                    0.07       0.32 r
  U2507/Y (NBUFFX4_RVT)                    0.18       0.50 r
  U3192/Y (OA221X1_RVT)                    0.14       0.64 r
  U3195/Y (NAND4X0_RVT)                    0.08       0.72 f
  U2701/Y (OR4X1_RVT)                      0.13       0.86 f
  U3260/Y (NAND2X0_RVT)                    0.09       0.95 r
  U2752/Y (INVX1_RVT)                      0.08       1.03 f
  U3478/Y (AO221X1_RVT)                    0.10       1.14 f
  U3551/Y (OA221X1_RVT)                    0.09       1.23 f
  U3588/Y (AO221X1_RVT)                    0.08       1.31 f
  U3625/Y (AO21X1_RVT)                     0.07       1.38 f
  U2494/Y (AO21X1_RVT)                     0.06       1.43 f
  U2496/Y (AO22X1_RVT)                     0.11       1.55 f
  search_index[0] (out)                    0.23       1.77 f
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[16]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[16] (in)                     0.00       0.25 f
  U2547/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2548/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3384/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3385/Y (OA221X1_RVT)                    0.07       0.70 f
  U3386/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.11       0.87 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.43 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.77 r
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[20]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[20] (in)                     0.00       0.25 f
  U2543/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2544/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3380/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3381/Y (OA221X1_RVT)                    0.07       0.70 f
  U3386/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.11       0.86 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.42 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.77 r
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[10]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[10] (in)                     0.00       0.25 f
  U2553/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2554/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3391/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3392/Y (OA221X1_RVT)                    0.07       0.70 f
  U3395/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.10       0.86 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.42 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.77 r
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[25]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[25] (in)                     0.00       0.25 f
  U2512/Y (IBUFFX8_RVT)                    0.07       0.32 r
  U2510/Y (NBUFFX4_RVT)                    0.18       0.50 r
  U3194/Y (OA221X1_RVT)                    0.14       0.64 r
  U3195/Y (NAND4X0_RVT)                    0.08       0.72 f
  U2701/Y (OR4X1_RVT)                      0.13       0.85 f
  U3260/Y (NAND2X0_RVT)                    0.09       0.95 r
  U2752/Y (INVX1_RVT)                      0.08       1.03 f
  U3478/Y (AO221X1_RVT)                    0.10       1.13 f
  U3551/Y (OA221X1_RVT)                    0.09       1.23 f
  U3588/Y (AO221X1_RVT)                    0.08       1.31 f
  U3625/Y (AO21X1_RVT)                     0.07       1.38 f
  U2494/Y (AO21X1_RVT)                     0.06       1.43 f
  U2496/Y (AO22X1_RVT)                     0.11       1.55 f
  search_index[0] (out)                    0.23       1.77 f
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[20]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[20] (in)                     0.00       0.25 f
  U2543/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2544/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3380/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3381/Y (OA221X1_RVT)                    0.07       0.70 f
  U3386/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.11       0.86 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.42 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.77 r
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[10]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[10] (in)                     0.00       0.25 f
  U2553/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2554/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3391/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3392/Y (OA221X1_RVT)                    0.07       0.70 f
  U3395/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.10       0.86 f
  U2705/Y (INVX1_RVT)                      0.08       0.95 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.37 r
  U2494/Y (AO21X1_RVT)                     0.06       1.42 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.77 r
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[8]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[8] (in)                      0.00       0.25 f
  U2555/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2556/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3393/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3394/Y (OA221X1_RVT)                    0.07       0.70 f
  U3395/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.10       0.86 f
  U2705/Y (INVX1_RVT)                      0.08       0.94 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.36 r
  U2494/Y (AO21X1_RVT)                     0.06       1.42 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.77 r
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[30] (in)                     0.03       0.28 f
  U2610/Y (INVX1_RVT)                      0.23       0.51 r
  U3225/Y (AO22X1_RVT)                     0.10       0.61 r
  U3226/Y (OA221X1_RVT)                    0.07       0.68 r
  U3231/Y (NAND4X0_RVT)                    0.08       0.76 f
  U3259/Y (OR4X1_RVT)                      0.12       0.88 f
  U3260/Y (NAND2X0_RVT)                    0.08       0.96 r
  U2752/Y (INVX1_RVT)                      0.08       1.04 f
  U3478/Y (AO221X1_RVT)                    0.09       1.14 f
  U3551/Y (OA221X1_RVT)                    0.09       1.23 f
  U3588/Y (AO221X1_RVT)                    0.08       1.31 f
  U3625/Y (AO21X1_RVT)                     0.07       1.37 f
  U2494/Y (AO21X1_RVT)                     0.06       1.43 f
  U2496/Y (AO22X1_RVT)                     0.11       1.55 f
  search_index[0] (out)                    0.23       1.77 f
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  search_data[30] (in)                     0.03       0.28 r
  U2588/Y (INVX1_RVT)                      0.30       0.58 f
  U3773/Y (AO22X1_RVT)                     0.13       0.71 f
  U3774/Y (OA221X1_RVT)                    0.07       0.78 f
  U3779/Y (NAND4X0_RVT)                    0.06       0.84 r
  U2739/Y (NOR4X1_RVT)                     0.11       0.95 f
  U2722/Y (INVX1_RVT)                      0.07       1.02 r
  U3969/Y (NAND4X0_RVT)                    0.11       1.13 f
  U2565/Y (INVX0_RVT)                      0.07       1.20 r
  U3970/Y (NAND4X0_RVT)                    0.10       1.29 f
  U2563/Y (INVX0_RVT)                      0.08       1.37 r
  U5028/Y (NAND2X0_RVT)                    0.06       1.43 f
  U2652/Y (AND3X1_RVT)                     0.12       1.55 f
  search_index[4] (out)                    0.23       1.77 f
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[8]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[8] (in)                      0.00       0.25 f
  U2555/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2556/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3393/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3394/Y (OA221X1_RVT)                    0.07       0.70 f
  U3395/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.10       0.86 f
  U2705/Y (INVX1_RVT)                      0.08       0.94 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.36 r
  U2494/Y (AO21X1_RVT)                     0.06       1.42 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.77 r
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[0]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[0] (in)                      0.03       0.28 f
  U2677/Y (INVX1_RVT)                      0.23       0.51 r
  U3256/Y (OA221X1_RVT)                    0.11       0.62 r
  U3257/Y (OA221X1_RVT)                    0.07       0.69 r
  U3258/Y (NAND4X0_RVT)                    0.08       0.77 f
  U3259/Y (OR4X1_RVT)                      0.11       0.88 f
  U3260/Y (NAND2X0_RVT)                    0.08       0.96 r
  U2752/Y (INVX1_RVT)                      0.08       1.04 f
  U3478/Y (AO221X1_RVT)                    0.09       1.14 f
  U3551/Y (OA221X1_RVT)                    0.09       1.23 f
  U3588/Y (AO221X1_RVT)                    0.08       1.31 f
  U3625/Y (AO21X1_RVT)                     0.07       1.37 f
  U2494/Y (AO21X1_RVT)                     0.06       1.43 f
  U2496/Y (AO22X1_RVT)                     0.11       1.55 f
  search_index[0] (out)                    0.23       1.77 f
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[2]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[2] (in)                      0.00       0.25 f
  U2560/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2561/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3400/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3401/Y (OA221X1_RVT)                    0.07       0.70 f
  U3404/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.10       0.86 f
  U2705/Y (INVX1_RVT)                      0.08       0.94 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.36 r
  U2494/Y (AO21X1_RVT)                     0.06       1.42 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.77 r
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[28]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[28] (in)                     0.03       0.28 f
  U2607/Y (INVX1_RVT)                      0.23       0.51 r
  U3369/Y (AO22X1_RVT)                     0.10       0.62 r
  U3370/Y (OA221X1_RVT)                    0.07       0.69 r
  U3377/Y (NAND4X0_RVT)                    0.08       0.76 f
  U2748/Y (NOR4X1_RVT)                     0.12       0.88 r
  U2705/Y (INVX1_RVT)                      0.08       0.96 f
  U3441/Y (OA221X1_RVT)                    0.09       1.05 f
  U3478/Y (AO221X1_RVT)                    0.09       1.14 f
  U3551/Y (OA221X1_RVT)                    0.09       1.22 f
  U3588/Y (AO221X1_RVT)                    0.08       1.31 f
  U3625/Y (AO21X1_RVT)                     0.07       1.37 f
  U2494/Y (AO21X1_RVT)                     0.06       1.43 f
  U2496/Y (AO22X1_RVT)                     0.11       1.55 f
  search_index[0] (out)                    0.23       1.77 f
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[2]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[2] (in)                      0.00       0.25 f
  U2560/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2561/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3400/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3401/Y (OA221X1_RVT)                    0.07       0.70 f
  U3404/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.10       0.86 f
  U2705/Y (INVX1_RVT)                      0.08       0.94 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.36 r
  U2494/Y (AO21X1_RVT)                     0.06       1.42 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.77 r
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[12]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[12] (in)                     0.00       0.25 f
  U2551/Y (IBUFFX8_RVT)                    0.06       0.31 r
  U2552/Y (NBUFFX16_RVT)                   0.14       0.46 r
  U3389/Y (AOI22X1_RVT)                    0.17       0.63 f
  U3390/Y (OA221X1_RVT)                    0.07       0.70 f
  U3395/Y (NAND4X0_RVT)                    0.06       0.76 r
  U2748/Y (NOR4X1_RVT)                     0.10       0.86 f
  U2705/Y (INVX1_RVT)                      0.08       0.94 r
  U3441/Y (OA221X1_RVT)                    0.09       1.03 r
  U3478/Y (AO221X1_RVT)                    0.09       1.12 r
  U3551/Y (OA221X1_RVT)                    0.09       1.21 r
  U3588/Y (AO221X1_RVT)                    0.08       1.29 r
  U3625/Y (AO21X1_RVT)                     0.07       1.36 r
  U2494/Y (AO21X1_RVT)                     0.06       1.42 r
  U2496/Y (AO22X1_RVT)                     0.12       1.55 r
  search_index[0] (out)                    0.23       1.77 r
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[27]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[27] (in)                     0.00       0.25 f
  U2509/Y (IBUFFX8_RVT)                    0.07       0.32 r
  U2507/Y (NBUFFX4_RVT)                    0.18       0.50 r
  U3192/Y (OA221X1_RVT)                    0.14       0.64 r
  U3195/Y (NAND4X0_RVT)                    0.08       0.72 f
  U2701/Y (OR4X1_RVT)                      0.13       0.86 f
  U3260/Y (NAND2X0_RVT)                    0.09       0.95 r
  U2752/Y (INVX1_RVT)                      0.08       1.03 f
  U3478/Y (AO221X1_RVT)                    0.10       1.14 f
  U3551/Y (OA221X1_RVT)                    0.09       1.22 f
  U3588/Y (AO221X1_RVT)                    0.08       1.30 f
  U3625/Y (AO21X1_RVT)                     0.07       1.37 f
  U2494/Y (AO21X1_RVT)                     0.06       1.43 f
  U2496/Y (AO22X1_RVT)                     0.11       1.54 f
  search_index[0] (out)                    0.23       1.77 f
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: search_data[30]
              (input port clocked by clk)
  Endpoint: search_index[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cam                ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 f
  search_data[30] (in)                     0.03       0.28 f
  U2610/Y (INVX1_RVT)                      0.23       0.51 r
  U3371/Y (AO22X1_RVT)                     0.10       0.61 r
  U3372/Y (OA221X1_RVT)                    0.07       0.68 r
  U3377/Y (NAND4X0_RVT)                    0.08       0.76 f
  U2748/Y (NOR4X1_RVT)                     0.12       0.88 r
  U2705/Y (INVX1_RVT)                      0.08       0.96 f
  U3441/Y (OA221X1_RVT)                    0.09       1.04 f
  U3478/Y (AO221X1_RVT)                    0.09       1.13 f
  U3551/Y (OA221X1_RVT)                    0.09       1.22 f
  U3588/Y (AO221X1_RVT)                    0.08       1.30 f
  U3625/Y (AO21X1_RVT)                     0.07       1.37 f
  U2494/Y (AO21X1_RVT)                     0.06       1.43 f
  U2496/Y (AO22X1_RVT)                     0.11       1.54 f
  search_index[0] (out)                    0.23       1.77 f
  data arrival time                                   1.77

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  output external delay                   -0.25       2.25
  data required time                                  2.25
  -----------------------------------------------------------
  data required time                                  2.25
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.48


1
