
hwtest:     file format elf32-littlearm


Disassembly of section .text:

08000000 <g_pfnVectors>:
 8000000:	00 00 01 20 55 01 00 08 bd 01 00 08 b9 01 00 08     ... U...........
 8000010:	bd 01 00 08 bd 01 00 08 bd 01 00 08 00 00 00 00     ................
	...
 800002c:	bd 01 00 08 bd 01 00 08 00 00 00 00 bd 01 00 08     ................
 800003c:	bd 01 00 08 bd 01 00 08 bd 01 00 08 bd 01 00 08     ................
 800004c:	bd 01 00 08 bd 01 00 08 bd 01 00 08 bd 01 00 08     ................
 800005c:	bd 01 00 08 bd 01 00 08 bd 01 00 08 bd 01 00 08     ................
 800006c:	bd 01 00 08 bd 01 00 08 bd 01 00 08 bd 01 00 08     ................
 800007c:	bd 01 00 08 bd 01 00 08 bd 01 00 08 bd 01 00 08     ................
 800008c:	bd 01 00 08 bd 01 00 08 bd 01 00 08 bd 01 00 08     ................
 800009c:	bd 01 00 08 bd 01 00 08 bd 01 00 08 bd 01 00 08     ................
 80000ac:	bd 01 00 08 bd 01 00 08 bd 01 00 08 bd 01 00 08     ................
 80000bc:	bd 01 00 08 bd 01 00 08 bd 01 00 08 bd 01 00 08     ................
 80000cc:	bd 01 00 08 bd 01 00 08 bd 01 00 08 bd 01 00 08     ................
 80000dc:	bd 01 00 08 bd 01 00 08 bd 01 00 08 bd 01 00 08     ................
	...
 8000108:	bd 01 00 08 bd 01 00 08 bd 01 00 08 bd 01 00 08     ................
 8000118:	bd 01 00 08 bd 01 00 08 bd 01 00 08 bd 01 00 08     ................
 8000128:	bd 01 00 08 bd 01 00 08 bd 01 00 08 bd 01 00 08     ................
 8000138:	bd 01 00 08 bd 01 00 08 bd 01 00 08 bd 01 00 08     ................
 8000148:	bd 01 00 08 59 6f 00 08 00 00 00 00                 ....Yo......

08000154 <Reset_Handler>:
  * resetting the bits in that register) are left solely in the hands of the
  * application.
  */
void
Reset_Handler(void)
{
 8000154:	b508      	push	{r3, lr}
    unsigned long *pulSrc, *pulDest;
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_etext;
    for(pulDest = &_data; pulDest < &_edata; )
 8000156:	4813      	ldr	r0, [pc, #76]	; (80001a4 <zero_loop+0x2e>)
 8000158:	4b13      	ldr	r3, [pc, #76]	; (80001a8 <zero_loop+0x32>)
 800015a:	4298      	cmp	r0, r3
 800015c:	d207      	bcs.n	800016e <Reset_Handler+0x1a>
    {
        *pulDest++ = *pulSrc++;
 800015e:	43c2      	mvns	r2, r0
 8000160:	4413      	add	r3, r2
 8000162:	f023 0203 	bic.w	r2, r3, #3
 8000166:	3204      	adds	r2, #4
 8000168:	4910      	ldr	r1, [pc, #64]	; (80001ac <zero_loop+0x36>)
 800016a:	f003 f869 	bl	8003240 <memcpy>
    //
    // Zero fill the bss segment.  This is done with inline assembly since this
    // will clear the value of pulDest if it is not kept in a register.
    //

    __asm("    ldr     r0, =_bss\n"
 800016e:	4814      	ldr	r0, [pc, #80]	; (80001c0 <Default_Handler+0x4>)
 8000170:	4914      	ldr	r1, [pc, #80]	; (80001c4 <Default_Handler+0x8>)
 8000172:	f04f 0200 	mov.w	r2, #0

08000176 <zero_loop>:
 8000176:	4288      	cmp	r0, r1
 8000178:	bfb8      	it	lt
 800017a:	f840 2b04 	strlt.w	r2, [r0], #4
 800017e:	f6ff affa 	blt.w	8000176 <zero_loop>
          "        blt     zero_loop");

#ifndef _LINK_RAM_
    pulSrc=g_pfnVectors;
    for(pulDest=g_ramVectors;pulDest < g_ramVectors+sizeof(g_pfnVectors)/sizeof(g_pfnVectors[0]);){
	    *pulDest++ = *pulSrc++;
 8000182:	480b      	ldr	r0, [pc, #44]	; (80001b0 <zero_loop+0x3a>)
 8000184:	f46f 73a9 	mvn.w	r3, #338	; 0x152
 8000188:	18c2      	adds	r2, r0, r3
 800018a:	4290      	cmp	r0, r2
 800018c:	bf2c      	ite	cs
 800018e:	f44f 72aa 	movcs.w	r2, #340	; 0x154
 8000192:	2204      	movcc	r2, #4
 8000194:	4907      	ldr	r1, [pc, #28]	; (80001b4 <zero_loop+0x3e>)
 8000196:	f5a0 70aa 	sub.w	r0, r0, #340	; 0x154
 800019a:	f003 f851 	bl	8003240 <memcpy>
#endif

        /*
         * Jump to main.
         */
    __asm("		ldr     r0, =main\n"
 800019e:	480a      	ldr	r0, [pc, #40]	; (80001c8 <Default_Handler+0xc>)
 80001a0:	4700      	bx	r0
 80001a2:	bd08      	pop	{r3, pc}
 80001a4:	20000000 	.word	0x20000000
 80001a8:	20000a9c 	.word	0x20000a9c
 80001ac:	080075b8 	.word	0x080075b8
 80001b0:	20000154 	.word	0x20000154
 80001b4:	08000000 	.word	0x08000000

080001b8 <HardFault_Handler>:
  * for examination by a debugger.
  * \todo write code for cause detection
  */
static void
HardFault_Handler(void)
{
 80001b8:	e7fe      	b.n	80001b8 <HardFault_Handler>
 80001ba:	bf00      	nop

080001bc <Default_Handler>:
 * interrupt.  This simply enters an infinite loop, preserving the system state
 * for examination by a debugger.
 */
void
Default_Handler(void)
{
 80001bc:	e7fe      	b.n	80001bc <Default_Handler>
 80001be:	0000      	.short	0x0000
 80001c0:	20000a9c 	.word	0x20000a9c
 80001c4:	20000d90 	.word	0x20000d90
 80001c8:	0800022d 	.word	0x0800022d

080001cc <__aeabi_idiv>:

#ifdef _LINK_RAM_
  #include <nvic.h>
#endif

void __aeabi_idiv(void){
 80001cc:	b480      	push	{r7}
 80001ce:	af00      	add	r7, sp, #0
}
 80001d0:	46bd      	mov	sp, r7
 80001d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001d6:	4770      	bx	lr

080001d8 <hardware_setup>:

/** NOTE: this function is called before FPGA is loaded.
 */
void hardware_setup( void )
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
  //For running at proper speed
  rcc_clock_setup_in_hse_25mhz_out_72mhz(  );
 80001dc:	f004 fcec 	bl	8004bb8 <rcc_clock_setup_in_hse_25mhz_out_72mhz>
  gpio_setup(  );
 80001e0:	f001 fdc0 	bl	8001d64 <gpio_setup>
#ifdef _LINK_RAM_
  nvic_init( );
#endif

  //init USB  
  Set_USBClock(  );
 80001e4:	f004 fce0 	bl	8004ba8 <Set_USBClock>
  nvic_enable_irq( NVIC_OTG_FS_IRQ );
 80001e8:	2043      	movs	r0, #67	; 0x43
 80001ea:	f004 fe4b 	bl	8004e84 <nvic_enable_irq>
  USB_Init(  );
 80001ee:	f005 f9df 	bl	80055b0 <USB_Init>
  USB_DevDisconnect();
 80001f2:	f005 f856 	bl	80052a2 <USB_DevDisconnect>
  udelay( 3000 );
 80001f6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80001fa:	f005 fa23 	bl	8005644 <udelay>
  USB_DevConnect();
 80001fe:	f005 f852 	bl	80052a6 <USB_DevConnect>
  while( bDeviceState != CONFIGURED )
 8000202:	e000      	b.n	8000206 <hardware_setup+0x2e>
    continue;
 8000204:	bf00      	nop
  nvic_enable_irq( NVIC_OTG_FS_IRQ );
  USB_Init(  );
  USB_DevDisconnect();
  udelay( 3000 );
  USB_DevConnect();
  while( bDeviceState != CONFIGURED )
 8000206:	4b06      	ldr	r3, [pc, #24]	; (8000220 <hardware_setup+0x48>)
 8000208:	781b      	ldrb	r3, [r3, #0]
 800020a:	b2db      	uxtb	r3, r3
 800020c:	2b05      	cmp	r3, #5
 800020e:	d1f9      	bne.n	8000204 <hardware_setup+0x2c>
    continue;

  conio_init(console_transmit,console_receive);
 8000210:	4804      	ldr	r0, [pc, #16]	; (8000224 <hardware_setup+0x4c>)
 8000212:	4905      	ldr	r1, [pc, #20]	; (8000228 <hardware_setup+0x50>)
 8000214:	f005 fff8 	bl	8006208 <conio_init>

  //I2C init
  TwInit( 0 );
 8000218:	2000      	movs	r0, #0
 800021a:	f001 f8cb 	bl	80013b4 <TwInit>

};
 800021e:	bd80      	pop	{r7, pc}
 8000220:	20000bb6 	.word	0x20000bb6
 8000224:	0800611d 	.word	0x0800611d
 8000228:	080061ed 	.word	0x080061ed

0800022c <main>:

unsigned char byte = 0x0;

int main( void )
{
 800022c:	b580      	push	{r7, lr}
 800022e:	af00      	add	r7, sp, #0
  int i;
  hardware_setup(  );
 8000230:	f7ff ffd2 	bl	80001d8 <hardware_setup>
  //Set power off
  power_off( );
 8000234:	f001 f976 	bl	8001524 <power_off>

  puts( "B5-E1\r\n" );
 8000238:	4897      	ldr	r0, [pc, #604]	; (8000498 <main+0x26c>)
 800023a:	f003 f8cb 	bl	80033d4 <puts>

  while( 1 ) {
    byte = getchar( );
 800023e:	4b97      	ldr	r3, [pc, #604]	; (800049c <main+0x270>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	685b      	ldr	r3, [r3, #4]
 8000244:	685a      	ldr	r2, [r3, #4]
 8000246:	3a01      	subs	r2, #1
 8000248:	605a      	str	r2, [r3, #4]
 800024a:	685b      	ldr	r3, [r3, #4]
 800024c:	2b00      	cmp	r3, #0
 800024e:	da0b      	bge.n	8000268 <main+0x3c>
 8000250:	4b92      	ldr	r3, [pc, #584]	; (800049c <main+0x270>)
 8000252:	681a      	ldr	r2, [r3, #0]
 8000254:	4b91      	ldr	r3, [pc, #580]	; (800049c <main+0x270>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	685b      	ldr	r3, [r3, #4]
 800025a:	4610      	mov	r0, r2
 800025c:	4619      	mov	r1, r3
 800025e:	f003 f8c5 	bl	80033ec <__srget_r>
 8000262:	4603      	mov	r3, r0
 8000264:	b2db      	uxtb	r3, r3
 8000266:	e006      	b.n	8000276 <main+0x4a>
 8000268:	4b8c      	ldr	r3, [pc, #560]	; (800049c <main+0x270>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	685a      	ldr	r2, [r3, #4]
 800026e:	6813      	ldr	r3, [r2, #0]
 8000270:	1c59      	adds	r1, r3, #1
 8000272:	6011      	str	r1, [r2, #0]
 8000274:	781b      	ldrb	r3, [r3, #0]
 8000276:	4a8a      	ldr	r2, [pc, #552]	; (80004a0 <main+0x274>)
 8000278:	7013      	strb	r3, [r2, #0]
//    putchar( byte );

    switch ( byte ) {
 800027a:	4b89      	ldr	r3, [pc, #548]	; (80004a0 <main+0x274>)
 800027c:	781b      	ldrb	r3, [r3, #0]
 800027e:	3b44      	subs	r3, #68	; 0x44
 8000280:	2b32      	cmp	r3, #50	; 0x32
 8000282:	f200 80fe 	bhi.w	8000482 <main+0x256>
 8000286:	a201      	add	r2, pc, #4	; (adr r2, 800028c <main+0x60>)
 8000288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800028c:	08000369 	.word	0x08000369
 8000290:	08000483 	.word	0x08000483
 8000294:	08000483 	.word	0x08000483
 8000298:	08000483 	.word	0x08000483
 800029c:	08000483 	.word	0x08000483
 80002a0:	08000483 	.word	0x08000483
 80002a4:	08000483 	.word	0x08000483
 80002a8:	08000483 	.word	0x08000483
 80002ac:	08000483 	.word	0x08000483
 80002b0:	08000483 	.word	0x08000483
 80002b4:	08000483 	.word	0x08000483
 80002b8:	08000483 	.word	0x08000483
 80002bc:	08000483 	.word	0x08000483
 80002c0:	08000483 	.word	0x08000483
 80002c4:	08000483 	.word	0x08000483
 80002c8:	08000483 	.word	0x08000483
 80002cc:	08000483 	.word	0x08000483
 80002d0:	08000483 	.word	0x08000483
 80002d4:	08000483 	.word	0x08000483
 80002d8:	08000483 	.word	0x08000483
 80002dc:	08000483 	.word	0x08000483
 80002e0:	08000483 	.word	0x08000483
 80002e4:	08000483 	.word	0x08000483
 80002e8:	08000483 	.word	0x08000483
 80002ec:	08000483 	.word	0x08000483
 80002f0:	08000483 	.word	0x08000483
 80002f4:	08000483 	.word	0x08000483
 80002f8:	08000483 	.word	0x08000483
 80002fc:	08000483 	.word	0x08000483
 8000300:	08000483 	.word	0x08000483
 8000304:	08000483 	.word	0x08000483
 8000308:	08000483 	.word	0x08000483
 800030c:	08000483 	.word	0x08000483
 8000310:	08000483 	.word	0x08000483
 8000314:	08000361 	.word	0x08000361
 8000318:	08000483 	.word	0x08000483
 800031c:	08000477 	.word	0x08000477
 8000320:	08000483 	.word	0x08000483
 8000324:	08000483 	.word	0x08000483
 8000328:	08000483 	.word	0x08000483
 800032c:	0800036f 	.word	0x0800036f
 8000330:	08000483 	.word	0x08000483
 8000334:	08000483 	.word	0x08000483
 8000338:	08000483 	.word	0x08000483
 800033c:	08000359 	.word	0x08000359
 8000340:	08000483 	.word	0x08000483
 8000344:	08000377 	.word	0x08000377
 8000348:	08000483 	.word	0x08000483
 800034c:	08000483 	.word	0x08000483
 8000350:	08000483 	.word	0x08000483
 8000354:	08000495 	.word	0x08000495
      case 'p':                // Program FPGA from Dataflash
        command( df2fpga );
 8000358:	4852      	ldr	r0, [pc, #328]	; (80004a4 <main+0x278>)
 800035a:	f001 fabd 	bl	80018d8 <command>
        break;
 800035e:	e09a      	b.n	8000496 <main+0x26a>
      case 'f':                // Access FPGA registers (write, read) format: f<address><separator>[<data>]
        command( fpgaregs_rw );
 8000360:	4851      	ldr	r0, [pc, #324]	; (80004a8 <main+0x27c>)
 8000362:	f001 fab9 	bl	80018d8 <command>
        break;
 8000366:	e096      	b.n	8000496 <main+0x26a>
      case 'D':		       // Dump all registers (FPGA, Liu, Codec)
        dump_registers( );
 8000368:	f002 f834 	bl	80023d4 <dump_registers>
      case 'v':                // Turn on/off power to the board. Format v[0|1].
        //                        command( power );
        break;
 800036c:	e092      	b.n	8000494 <main+0x268>
      case 'l':                // Access leds. Format l<number> <0|1>
        command( leds_set );
 800036e:	484f      	ldr	r0, [pc, #316]	; (80004ac <main+0x280>)
 8000370:	f001 fab2 	bl	80018d8 <command>
        break;
 8000374:	e08f      	b.n	8000496 <main+0x26a>
      case 'r':                // Access to load/short resistors. Format: r<l|s><port> [0|1]
        byte = getchar( );
 8000376:	4b49      	ldr	r3, [pc, #292]	; (800049c <main+0x270>)
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	685b      	ldr	r3, [r3, #4]
 800037c:	685a      	ldr	r2, [r3, #4]
 800037e:	3a01      	subs	r2, #1
 8000380:	605a      	str	r2, [r3, #4]
 8000382:	685b      	ldr	r3, [r3, #4]
 8000384:	2b00      	cmp	r3, #0
 8000386:	da0b      	bge.n	80003a0 <main+0x174>
 8000388:	4b44      	ldr	r3, [pc, #272]	; (800049c <main+0x270>)
 800038a:	681a      	ldr	r2, [r3, #0]
 800038c:	4b43      	ldr	r3, [pc, #268]	; (800049c <main+0x270>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	685b      	ldr	r3, [r3, #4]
 8000392:	4610      	mov	r0, r2
 8000394:	4619      	mov	r1, r3
 8000396:	f003 f829 	bl	80033ec <__srget_r>
 800039a:	4603      	mov	r3, r0
 800039c:	b2db      	uxtb	r3, r3
 800039e:	e006      	b.n	80003ae <main+0x182>
 80003a0:	4b3e      	ldr	r3, [pc, #248]	; (800049c <main+0x270>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	685a      	ldr	r2, [r3, #4]
 80003a6:	6813      	ldr	r3, [r2, #0]
 80003a8:	1c59      	adds	r1, r3, #1
 80003aa:	6011      	str	r1, [r2, #0]
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	4a3c      	ldr	r2, [pc, #240]	; (80004a0 <main+0x274>)
 80003b0:	7013      	strb	r3, [r2, #0]
        putchar( byte );
 80003b2:	4b3a      	ldr	r3, [pc, #232]	; (800049c <main+0x270>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	689b      	ldr	r3, [r3, #8]
 80003b8:	689a      	ldr	r2, [r3, #8]
 80003ba:	3a01      	subs	r2, #1
 80003bc:	609a      	str	r2, [r3, #8]
 80003be:	689b      	ldr	r3, [r3, #8]
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	da37      	bge.n	8000434 <main+0x208>
 80003c4:	4b35      	ldr	r3, [pc, #212]	; (800049c <main+0x270>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	689b      	ldr	r3, [r3, #8]
 80003ca:	689a      	ldr	r2, [r3, #8]
 80003cc:	4b33      	ldr	r3, [pc, #204]	; (800049c <main+0x270>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	689b      	ldr	r3, [r3, #8]
 80003d2:	699b      	ldr	r3, [r3, #24]
 80003d4:	429a      	cmp	r2, r3
 80003d6:	db1f      	blt.n	8000418 <main+0x1ec>
 80003d8:	4b30      	ldr	r3, [pc, #192]	; (800049c <main+0x270>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	689b      	ldr	r3, [r3, #8]
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4a2f      	ldr	r2, [pc, #188]	; (80004a0 <main+0x274>)
 80003e2:	7812      	ldrb	r2, [r2, #0]
 80003e4:	701a      	strb	r2, [r3, #0]
 80003e6:	4b2d      	ldr	r3, [pc, #180]	; (800049c <main+0x270>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	689b      	ldr	r3, [r3, #8]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	781b      	ldrb	r3, [r3, #0]
 80003f0:	2b0a      	cmp	r3, #10
 80003f2:	d006      	beq.n	8000402 <main+0x1d6>
 80003f4:	4b29      	ldr	r3, [pc, #164]	; (800049c <main+0x270>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	689b      	ldr	r3, [r3, #8]
 80003fa:	681a      	ldr	r2, [r3, #0]
 80003fc:	3201      	adds	r2, #1
 80003fe:	601a      	str	r2, [r3, #0]
 8000400:	e025      	b.n	800044e <main+0x222>
 8000402:	4b26      	ldr	r3, [pc, #152]	; (800049c <main+0x270>)
 8000404:	681a      	ldr	r2, [r3, #0]
 8000406:	4b25      	ldr	r3, [pc, #148]	; (800049c <main+0x270>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	689b      	ldr	r3, [r3, #8]
 800040c:	4610      	mov	r0, r2
 800040e:	210a      	movs	r1, #10
 8000410:	461a      	mov	r2, r3
 8000412:	f003 f8cf 	bl	80035b4 <__swbuf_r>
 8000416:	e01a      	b.n	800044e <main+0x222>
 8000418:	4b20      	ldr	r3, [pc, #128]	; (800049c <main+0x270>)
 800041a:	6819      	ldr	r1, [r3, #0]
 800041c:	4b20      	ldr	r3, [pc, #128]	; (80004a0 <main+0x274>)
 800041e:	781b      	ldrb	r3, [r3, #0]
 8000420:	461a      	mov	r2, r3
 8000422:	4b1e      	ldr	r3, [pc, #120]	; (800049c <main+0x270>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	689b      	ldr	r3, [r3, #8]
 8000428:	4608      	mov	r0, r1
 800042a:	4611      	mov	r1, r2
 800042c:	461a      	mov	r2, r3
 800042e:	f003 f8c1 	bl	80035b4 <__swbuf_r>
 8000432:	e00c      	b.n	800044e <main+0x222>
 8000434:	4b19      	ldr	r3, [pc, #100]	; (800049c <main+0x270>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	689b      	ldr	r3, [r3, #8]
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4a18      	ldr	r2, [pc, #96]	; (80004a0 <main+0x274>)
 800043e:	7812      	ldrb	r2, [r2, #0]
 8000440:	701a      	strb	r2, [r3, #0]
 8000442:	4b16      	ldr	r3, [pc, #88]	; (800049c <main+0x270>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	689b      	ldr	r3, [r3, #8]
 8000448:	681a      	ldr	r2, [r3, #0]
 800044a:	3201      	adds	r2, #1
 800044c:	601a      	str	r2, [r3, #0]

        switch ( byte ) {
 800044e:	4b14      	ldr	r3, [pc, #80]	; (80004a0 <main+0x274>)
 8000450:	781b      	ldrb	r3, [r3, #0]
 8000452:	2b6c      	cmp	r3, #108	; 0x6c
 8000454:	d002      	beq.n	800045c <main+0x230>
 8000456:	2b73      	cmp	r3, #115	; 0x73
 8000458:	d004      	beq.n	8000464 <main+0x238>
 800045a:	e007      	b.n	800046c <main+0x240>
          case 'l':
            command( resistors_load_set );
 800045c:	4814      	ldr	r0, [pc, #80]	; (80004b0 <main+0x284>)
 800045e:	f001 fa3b 	bl	80018d8 <command>
            break;
 8000462:	e007      	b.n	8000474 <main+0x248>
          case 's':
            command( resistors_short_set );
 8000464:	4813      	ldr	r0, [pc, #76]	; (80004b4 <main+0x288>)
 8000466:	f001 fa37 	bl	80018d8 <command>
            break;
 800046a:	e003      	b.n	8000474 <main+0x248>
          default:
            puts( "ERROR invalid command\r\n" );
 800046c:	4812      	ldr	r0, [pc, #72]	; (80004b8 <main+0x28c>)
 800046e:	f002 ffb1 	bl	80033d4 <puts>
            break;
 8000472:	bf00      	nop
        };
        break;
 8000474:	e00f      	b.n	8000496 <main+0x26a>
      case 'h':
        puts( cmdlist );
 8000476:	4b11      	ldr	r3, [pc, #68]	; (80004bc <main+0x290>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	4618      	mov	r0, r3
 800047c:	f002 ffaa 	bl	80033d4 <puts>
        break;
 8000480:	e009      	b.n	8000496 <main+0x26a>
      default:
        puts( "ERROR invalid command\r\n" );
 8000482:	480d      	ldr	r0, [pc, #52]	; (80004b8 <main+0x28c>)
 8000484:	f002 ffa6 	bl	80033d4 <puts>
        puts( cmdlist );
 8000488:	4b0c      	ldr	r3, [pc, #48]	; (80004bc <main+0x290>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	4618      	mov	r0, r3
 800048e:	f002 ffa1 	bl	80033d4 <puts>
        break;
 8000492:	e000      	b.n	8000496 <main+0x26a>
        break;
      case 'D':		       // Dump all registers (FPGA, Liu, Codec)
        dump_registers( );
      case 'v':                // Turn on/off power to the board. Format v[0|1].
        //                        command( power );
        break;
 8000494:	bf00      	nop
      default:
        puts( "ERROR invalid command\r\n" );
        puts( cmdlist );
        break;
    }
  };
 8000496:	e6d2      	b.n	800023e <main+0x12>
 8000498:	0800733c 	.word	0x0800733c
 800049c:	20000580 	.word	0x20000580
 80004a0:	20000a9c 	.word	0x20000a9c
 80004a4:	08001565 	.word	0x08001565
 80004a8:	08001e71 	.word	0x08001e71
 80004ac:	0800235d 	.word	0x0800235d
 80004b0:	08002385 	.word	0x08002385
 80004b4:	080023ad 	.word	0x080023ad
 80004b8:	08007344 	.word	0x08007344
 80004bc:	20000154 	.word	0x20000154

080004c0 <fpga_reg_autotest>:
/** \brief FPGA registers access autotest
  * \param address - fpga address to check for accesibility
  * \return 0 if test is ok, 1 otherwise
  */
int fpga_reg_autotest(int address ) 
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
  int flag = 0;
 80004c8:	2300      	movs	r3, #0
 80004ca:	60fb      	str	r3, [r7, #12]
  fpgaregs_write( address, 0x0000 );
 80004cc:	6878      	ldr	r0, [r7, #4]
 80004ce:	2100      	movs	r1, #0
 80004d0:	f000 fa48 	bl	8000964 <fpgaregs_write>
  if( fpgaregs_read( address ) != 0x0000 )
 80004d4:	6878      	ldr	r0, [r7, #4]
 80004d6:	f000 fa1d 	bl	8000914 <fpgaregs_read>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d001      	beq.n	80004e4 <fpga_reg_autotest+0x24>
    flag = 1;
 80004e0:	2301      	movs	r3, #1
 80004e2:	60fb      	str	r3, [r7, #12]
  fpgaregs_write( address, 0xa55a );
 80004e4:	6878      	ldr	r0, [r7, #4]
 80004e6:	f24a 515a 	movw	r1, #42330	; 0xa55a
 80004ea:	f000 fa3b 	bl	8000964 <fpgaregs_write>
  if( fpgaregs_read( address ) != 0xa55a )
 80004ee:	6878      	ldr	r0, [r7, #4]
 80004f0:	f000 fa10 	bl	8000914 <fpgaregs_read>
 80004f4:	4602      	mov	r2, r0
 80004f6:	f24a 535a 	movw	r3, #42330	; 0xa55a
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d001      	beq.n	8000502 <fpga_reg_autotest+0x42>
    flag = 1;
 80004fe:	2301      	movs	r3, #1
 8000500:	60fb      	str	r3, [r7, #12]
  fpgaregs_write( address, 0x5aa5 );
 8000502:	6878      	ldr	r0, [r7, #4]
 8000504:	f645 21a5 	movw	r1, #23205	; 0x5aa5
 8000508:	f000 fa2c 	bl	8000964 <fpgaregs_write>
  if( fpgaregs_read( address ) != 0x5aa5 )
 800050c:	6878      	ldr	r0, [r7, #4]
 800050e:	f000 fa01 	bl	8000914 <fpgaregs_read>
 8000512:	4602      	mov	r2, r0
 8000514:	f645 23a5 	movw	r3, #23205	; 0x5aa5
 8000518:	429a      	cmp	r2, r3
 800051a:	d001      	beq.n	8000520 <fpga_reg_autotest+0x60>
    flag = 1;
 800051c:	2301      	movs	r3, #1
 800051e:	60fb      	str	r3, [r7, #12]
  fpgaregs_write( address, 0xffff );
 8000520:	6878      	ldr	r0, [r7, #4]
 8000522:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000526:	f000 fa1d 	bl	8000964 <fpgaregs_write>
  if( fpgaregs_read( address ) != 0xffff )
 800052a:	6878      	ldr	r0, [r7, #4]
 800052c:	f000 f9f2 	bl	8000914 <fpgaregs_read>
 8000530:	4602      	mov	r2, r0
 8000532:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000536:	429a      	cmp	r2, r3
 8000538:	d001      	beq.n	800053e <fpga_reg_autotest+0x7e>
    flag = 1;
 800053a:	2301      	movs	r3, #1
 800053c:	60fb      	str	r3, [r7, #12]
  return flag;
 800053e:	68fb      	ldr	r3, [r7, #12]
};
 8000540:	4618      	mov	r0, r3
 8000542:	3710      	adds	r7, #16
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}

08000548 <dataflash_init>:
  * 
  * As the dataflash does not require initialisation, so just initialise SPI bus
  * on which the dataflash is located
  */
void dataflash_init( )
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
  spi3_setup();
 800054c:	f001 fa8c 	bl	8001a68 <spi3_setup>
}
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop

08000554 <send_byte>:
  * \param b -- byte to send
  * \sa DFSPI
  * \sa spi_transfer()
  */
static void send_byte( unsigned char b )
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b084      	sub	sp, #16
 8000558:	af00      	add	r7, sp, #0
 800055a:	4603      	mov	r3, r0
 800055c:	71fb      	strb	r3, [r7, #7]
  unsigned char d = b;
 800055e:	79fb      	ldrb	r3, [r7, #7]
 8000560:	73fb      	strb	r3, [r7, #15]
  spi_transfer( DFSPI, 1, &d, NULL );
 8000562:	f107 030f 	add.w	r3, r7, #15
 8000566:	4804      	ldr	r0, [pc, #16]	; (8000578 <send_byte+0x24>)
 8000568:	2101      	movs	r1, #1
 800056a:	461a      	mov	r2, r3
 800056c:	2300      	movs	r3, #0
 800056e:	f001 fae7 	bl	8001b40 <spi_transfer>
}
 8000572:	3710      	adds	r7, #16
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}
 8000578:	40003c00 	.word	0x40003c00

0800057c <send_address>:
  *
  * Sends 3 bytes of address to the dataflash in MSB-fist manner
  * \param address -- address to send to the dataflash chip
  */
static void send_address( unsigned long address )
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b084      	sub	sp, #16
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  unsigned char addr[3];
  addr[2] = address & 0xfful;
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	b2db      	uxtb	r3, r3
 8000588:	73bb      	strb	r3, [r7, #14]
  address >>=8;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	0a1b      	lsrs	r3, r3, #8
 800058e:	607b      	str	r3, [r7, #4]

  addr[1] = address & 0xfful;
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	b2db      	uxtb	r3, r3
 8000594:	737b      	strb	r3, [r7, #13]
  address>>=8;
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	0a1b      	lsrs	r3, r3, #8
 800059a:	607b      	str	r3, [r7, #4]

  addr[0] = address & 0xfful;
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	b2db      	uxtb	r3, r3
 80005a0:	733b      	strb	r3, [r7, #12]
  spi_transfer( DFSPI, 3, addr, NULL );
 80005a2:	f107 030c 	add.w	r3, r7, #12
 80005a6:	4804      	ldr	r0, [pc, #16]	; (80005b8 <send_address+0x3c>)
 80005a8:	2103      	movs	r1, #3
 80005aa:	461a      	mov	r2, r3
 80005ac:	2300      	movs	r3, #0
 80005ae:	f001 fac7 	bl	8001b40 <spi_transfer>
};
 80005b2:	3710      	adds	r7, #16
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	40003c00 	.word	0x40003c00

080005bc <dataflash_we>:

/** \brief Enable writing to dataflash
  * \note that WEL bit in dataflash is dropped after executing an operation requiring it being set.
 */
void dataflash_we( unsigned char state )
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	4603      	mov	r3, r0
 80005c4:	71fb      	strb	r3, [r7, #7]
  unsigned char data;
  if( state ) {
 80005c6:	79fb      	ldrb	r3, [r7, #7]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d002      	beq.n	80005d2 <dataflash_we+0x16>
    data = 0x06;
 80005cc:	2306      	movs	r3, #6
 80005ce:	73fb      	strb	r3, [r7, #15]
 80005d0:	e001      	b.n	80005d6 <dataflash_we+0x1a>
  }
  else {
    data = 0x04;
 80005d2:	2304      	movs	r3, #4
 80005d4:	73fb      	strb	r3, [r7, #15]
  };

  spi3_transfer( 1, &data, NULL );
 80005d6:	f107 030f 	add.w	r3, r7, #15
 80005da:	2001      	movs	r0, #1
 80005dc:	4619      	mov	r1, r3
 80005de:	2200      	movs	r2, #0
 80005e0:	f001 fae4 	bl	8001bac <spi3_transfer>
};
 80005e4:	3710      	adds	r7, #16
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop

080005ec <dataflash_busy>:
/** \brief Returns the business flag of dataflash.
 *
 *  \return 1 means that erase or write operation is in progress.          
 */
unsigned char dataflash_busy( void )
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
  unsigned char d[3];
  d[0] = 0x05;
 80005f2:	2305      	movs	r3, #5
 80005f4:	713b      	strb	r3, [r7, #4]

  spi3_transfer( 3, d, d);
 80005f6:	1d3a      	adds	r2, r7, #4
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	2003      	movs	r0, #3
 80005fc:	4611      	mov	r1, r2
 80005fe:	461a      	mov	r2, r3
 8000600:	f001 fad4 	bl	8001bac <spi3_transfer>
  
  return d[1] & ( 1 << 0 );
 8000604:	797b      	ldrb	r3, [r7, #5]
 8000606:	f003 0301 	and.w	r3, r3, #1
 800060a:	b2db      	uxtb	r3, r3
};
 800060c:	4618      	mov	r0, r3
 800060e:	3708      	adds	r7, #8
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}

08000614 <dataflash_write_enabled>:
/** \brief Check wherever dataflash is write enabled
  * \return 0 if DF is write protected, non zero otherwise.
  * \sa dataflash_we()
  */
unsigned char dataflash_write_enabled( void )
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
  unsigned char d[2];
  d[0] = 0x05;
 800061a:	2305      	movs	r3, #5
 800061c:	713b      	strb	r3, [r7, #4]

  spi3_transfer( 2, d, d );
 800061e:	1d3a      	adds	r2, r7, #4
 8000620:	1d3b      	adds	r3, r7, #4
 8000622:	2002      	movs	r0, #2
 8000624:	4611      	mov	r1, r2
 8000626:	461a      	mov	r2, r3
 8000628:	f001 fac0 	bl	8001bac <spi3_transfer>

  return d[1] & ( 1 << 1 );
 800062c:	797b      	ldrb	r3, [r7, #5]
 800062e:	f003 0302 	and.w	r3, r3, #2
 8000632:	b2db      	uxtb	r3, r3
};
 8000634:	4618      	mov	r0, r3
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}

0800063c <dataflash_read_sector_lockdown>:
  * 
  * \param address -- Address of required sector. Lower 16 bits are ignored.
  * \return Returns 0 if sector is unprotected, or 0xff otherwise.
  */
unsigned char dataflash_read_sector_lockdown( unsigned long address )
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b084      	sub	sp, #16
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  spi3_slave_select( 1 );
 8000644:	2001      	movs	r0, #1
 8000646:	f001 fa65 	bl	8001b14 <spi3_slave_select>
  send_byte( 0x3c );
 800064a:	203c      	movs	r0, #60	; 0x3c
 800064c:	f7ff ff82 	bl	8000554 <send_byte>
  send_address( address );
 8000650:	6878      	ldr	r0, [r7, #4]
 8000652:	f7ff ff93 	bl	800057c <send_address>
  send_byte( 0xff ); // Don't care byte
 8000656:	20ff      	movs	r0, #255	; 0xff
 8000658:	f7ff ff7c 	bl	8000554 <send_byte>

  unsigned char lock;
  spi_transfer( DFSPI, 1, NULL, &lock );
 800065c:	f107 030f 	add.w	r3, r7, #15
 8000660:	4806      	ldr	r0, [pc, #24]	; (800067c <dataflash_read_sector_lockdown+0x40>)
 8000662:	2101      	movs	r1, #1
 8000664:	2200      	movs	r2, #0
 8000666:	f001 fa6b 	bl	8001b40 <spi_transfer>
  spi3_slave_select( 0 );
 800066a:	2000      	movs	r0, #0
 800066c:	f001 fa52 	bl	8001b14 <spi3_slave_select>

  return lock;
 8000670:	7bfb      	ldrb	r3, [r7, #15]
};
 8000672:	4618      	mov	r0, r3
 8000674:	3710      	adds	r7, #16
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	40003c00 	.word	0x40003c00

08000680 <dataflash_sector_unlock>:
  * Unlocks dataflash sector 64Kb.
  * \param address -- Address of sector to unlock. Lower 16 bits are ignored.
  * \note dataflash_we(1) must be called before this function.
  */
void dataflash_sector_unlock( unsigned long address )
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  spi3_slave_select( 1 );
 8000688:	2001      	movs	r0, #1
 800068a:	f001 fa43 	bl	8001b14 <spi3_slave_select>
  send_byte( 0x39 );
 800068e:	2039      	movs	r0, #57	; 0x39
 8000690:	f7ff ff60 	bl	8000554 <send_byte>
  send_address( address );
 8000694:	6878      	ldr	r0, [r7, #4]
 8000696:	f7ff ff71 	bl	800057c <send_address>
  spi3_slave_select( 0 );
 800069a:	2000      	movs	r0, #0
 800069c:	f001 fa3a 	bl	8001b14 <spi3_slave_select>
};
 80006a0:	3708      	adds	r7, #8
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop

080006a8 <dataflash_global_unlock>:
 *  0x00 data, that means unprotection of entire chip.
 *
 *  \note dataflash_we(1) must be called before this function.
 */
void dataflash_global_unlock( )
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
  spi3_slave_select( 1 );
 80006ac:	2001      	movs	r0, #1
 80006ae:	f001 fa31 	bl	8001b14 <spi3_slave_select>
  send_byte( 0x01 ); 
 80006b2:	2001      	movs	r0, #1
 80006b4:	f7ff ff4e 	bl	8000554 <send_byte>
  send_byte( 0x00 );
 80006b8:	2000      	movs	r0, #0
 80006ba:	f7ff ff4b 	bl	8000554 <send_byte>
  spi3_slave_select( 0 );
 80006be:	2000      	movs	r0, #0
 80006c0:	f001 fa28 	bl	8001b14 <spi3_slave_select>
}
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop

080006c8 <dataflash_global_lock>:
 * Function performes reverse operation to 'global unlock'
 *
 * \sa dataflash_global_unlock()
 */
void dataflash_global_lock( )
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  spi3_slave_select( 1 );
 80006cc:	2001      	movs	r0, #1
 80006ce:	f001 fa21 	bl	8001b14 <spi3_slave_select>
  send_byte( 0x01 ); 
 80006d2:	2001      	movs	r0, #1
 80006d4:	f7ff ff3e 	bl	8000554 <send_byte>
  send_byte( 0x3C ); // this means protect: 0X1111XX
 80006d8:	203c      	movs	r0, #60	; 0x3c
 80006da:	f7ff ff3b 	bl	8000554 <send_byte>
  spi3_slave_select( 0 );
 80006de:	2000      	movs	r0, #0
 80006e0:	f001 fa18 	bl	8001b14 <spi3_slave_select>
}
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop

080006e8 <dataflash_chip_erase>:

/** \brief erases whole dataflash chip
  * \warning takes up to 2 minutes, use with caution
  */
void dataflash_chip_erase( void )
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
  unsigned char data = 0x60;
 80006ee:	2360      	movs	r3, #96	; 0x60
 80006f0:	71fb      	strb	r3, [r7, #7]

  dataflash_we( 1 );
 80006f2:	2001      	movs	r0, #1
 80006f4:	f7ff ff62 	bl	80005bc <dataflash_we>
  dataflash_global_unlock();
 80006f8:	f7ff ffd6 	bl	80006a8 <dataflash_global_unlock>

  dataflash_we( 1 );
 80006fc:	2001      	movs	r0, #1
 80006fe:	f7ff ff5d 	bl	80005bc <dataflash_we>
  spi3_transfer( 1, &data, NULL );
 8000702:	1dfb      	adds	r3, r7, #7
 8000704:	2001      	movs	r0, #1
 8000706:	4619      	mov	r1, r3
 8000708:	2200      	movs	r2, #0
 800070a:	f001 fa4f 	bl	8001bac <spi3_transfer>

  while( dataflash_busy(  ) );
 800070e:	bf00      	nop
 8000710:	f7ff ff6c 	bl	80005ec <dataflash_busy>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d1fa      	bne.n	8000710 <dataflash_chip_erase+0x28>

  dataflash_we( 1 );
 800071a:	2001      	movs	r0, #1
 800071c:	f7ff ff4e 	bl	80005bc <dataflash_we>
  dataflash_global_lock();
 8000720:	f7ff ffd2 	bl	80006c8 <dataflash_global_lock>
};
 8000724:	3708      	adds	r7, #8
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop

0800072c <dataflash_block_4k_erase>:
/** \brief Erases 4k block in dataflash
  *
  * \param address -- block to erase. Lower 12 bits are ignored.
  */
void dataflash_block_4k_erase( unsigned long address )
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  dataflash_we( 1 );
 8000734:	2001      	movs	r0, #1
 8000736:	f7ff ff41 	bl	80005bc <dataflash_we>
  
  spi3_slave_select( 1 );
 800073a:	2001      	movs	r0, #1
 800073c:	f001 f9ea 	bl	8001b14 <spi3_slave_select>
  send_byte( 0x20 );
 8000740:	2020      	movs	r0, #32
 8000742:	f7ff ff07 	bl	8000554 <send_byte>
  send_address( address );
 8000746:	6878      	ldr	r0, [r7, #4]
 8000748:	f7ff ff18 	bl	800057c <send_address>
  spi3_slave_select( 0 );
 800074c:	2000      	movs	r0, #0
 800074e:	f001 f9e1 	bl	8001b14 <spi3_slave_select>

  while( dataflash_busy() );
 8000752:	bf00      	nop
 8000754:	f7ff ff4a 	bl	80005ec <dataflash_busy>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d1fa      	bne.n	8000754 <dataflash_block_4k_erase+0x28>
};
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <dataflash_block_64k_erase>:
/** \brief Erases 64k block in dataflash
  *
  * \param address -- block to erase. Lower 12 bits are ignored.
  */
void dataflash_block_64k_erase( unsigned long address )
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  dataflash_we( 1 );
 800076c:	2001      	movs	r0, #1
 800076e:	f7ff ff25 	bl	80005bc <dataflash_we>

  spi3_slave_select( 1 );
 8000772:	2001      	movs	r0, #1
 8000774:	f001 f9ce 	bl	8001b14 <spi3_slave_select>
  send_byte( 0xD8 );
 8000778:	20d8      	movs	r0, #216	; 0xd8
 800077a:	f7ff feeb 	bl	8000554 <send_byte>
  send_address( address );
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f7ff fefc 	bl	800057c <send_address>
  spi3_slave_select( 0 );
 8000784:	2000      	movs	r0, #0
 8000786:	f001 f9c5 	bl	8001b14 <spi3_slave_select>

  while( dataflash_busy() );
 800078a:	bf00      	nop
 800078c:	f7ff ff2e 	bl	80005ec <dataflash_busy>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d1fa      	bne.n	800078c <dataflash_block_64k_erase+0x28>
};
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}

0800079c <dataflash_block_write>:
  * \param size -- write data length
  * 
  */
void dataflash_block_write( unsigned long address, unsigned char * buffer,
                            unsigned short size )
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	60f8      	str	r0, [r7, #12]
 80007a4:	60b9      	str	r1, [r7, #8]
 80007a6:	4613      	mov	r3, r2
 80007a8:	80fb      	strh	r3, [r7, #6]
  if( dataflash_read_sector_lockdown( address ) ) {
 80007aa:	68f8      	ldr	r0, [r7, #12]
 80007ac:	f7ff ff46 	bl	800063c <dataflash_read_sector_lockdown>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d005      	beq.n	80007c2 <dataflash_block_write+0x26>
    dataflash_we( 1 );
 80007b6:	2001      	movs	r0, #1
 80007b8:	f7ff ff00 	bl	80005bc <dataflash_we>
    dataflash_sector_unlock( address );
 80007bc:	68f8      	ldr	r0, [r7, #12]
 80007be:	f7ff ff5f 	bl	8000680 <dataflash_sector_unlock>
  };

  dataflash_we( 1 );
 80007c2:	2001      	movs	r0, #1
 80007c4:	f7ff fefa 	bl	80005bc <dataflash_we>
  spi3_slave_select( 1 );
 80007c8:	2001      	movs	r0, #1
 80007ca:	f001 f9a3 	bl	8001b14 <spi3_slave_select>
  send_byte( 0x02 );
 80007ce:	2002      	movs	r0, #2
 80007d0:	f7ff fec0 	bl	8000554 <send_byte>
  send_address( address );
 80007d4:	68f8      	ldr	r0, [r7, #12]
 80007d6:	f7ff fed1 	bl	800057c <send_address>
  spi_transfer( DFSPI, size, buffer, NULL );
 80007da:	88fb      	ldrh	r3, [r7, #6]
 80007dc:	4808      	ldr	r0, [pc, #32]	; (8000800 <dataflash_block_write+0x64>)
 80007de:	4619      	mov	r1, r3
 80007e0:	68ba      	ldr	r2, [r7, #8]
 80007e2:	2300      	movs	r3, #0
 80007e4:	f001 f9ac 	bl	8001b40 <spi_transfer>
  spi3_slave_select( 0 );
 80007e8:	2000      	movs	r0, #0
 80007ea:	f001 f993 	bl	8001b14 <spi3_slave_select>

  while( dataflash_busy(  ) ) {
 80007ee:	bf00      	nop
 80007f0:	f7ff fefc 	bl	80005ec <dataflash_busy>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d1fa      	bne.n	80007f0 <dataflash_block_write+0x54>
  }
};
 80007fa:	3710      	adds	r7, #16
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	40003c00 	.word	0x40003c00

08000804 <dataflash_block_read>:
  * \param size -- how much to read
  * 
  */
void dataflash_block_read( unsigned long address, unsigned char * buffer,
                           unsigned short size )
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0
 800080a:	60f8      	str	r0, [r7, #12]
 800080c:	60b9      	str	r1, [r7, #8]
 800080e:	4613      	mov	r3, r2
 8000810:	80fb      	strh	r3, [r7, #6]
  spi3_slave_select( 1 );
 8000812:	2001      	movs	r0, #1
 8000814:	f001 f97e 	bl	8001b14 <spi3_slave_select>
  send_byte( 0x0b );
 8000818:	200b      	movs	r0, #11
 800081a:	f7ff fe9b 	bl	8000554 <send_byte>
  send_address( address );
 800081e:	68f8      	ldr	r0, [r7, #12]
 8000820:	f7ff feac 	bl	800057c <send_address>
  send_byte( 0xff ); // don't care byte
 8000824:	20ff      	movs	r0, #255	; 0xff
 8000826:	f7ff fe95 	bl	8000554 <send_byte>
  spi_transfer( DFSPI, size, NULL, buffer);
 800082a:	88fb      	ldrh	r3, [r7, #6]
 800082c:	4805      	ldr	r0, [pc, #20]	; (8000844 <dataflash_block_read+0x40>)
 800082e:	4619      	mov	r1, r3
 8000830:	2200      	movs	r2, #0
 8000832:	68bb      	ldr	r3, [r7, #8]
 8000834:	f001 f984 	bl	8001b40 <spi_transfer>
  spi3_slave_select( 0 );
 8000838:	2000      	movs	r0, #0
 800083a:	f001 f96b 	bl	8001b14 <spi3_slave_select>
};
 800083e:	3710      	adds	r7, #16
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	40003c00 	.word	0x40003c00

08000848 <fpga_reset>:
  * \{
  */

/*@{*/
void fpga_reset(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  b5_set( CARD_NCONFIG ); // FPGA nCONFIG = 1
 800084c:	4805      	ldr	r0, [pc, #20]	; (8000864 <fpga_reset+0x1c>)
 800084e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000852:	f004 fa27 	bl	8004ca4 <gpio_set>
  b5_clear( CARD_NCONFIG ); // FPGA nCONFIG = 0
 8000856:	4803      	ldr	r0, [pc, #12]	; (8000864 <fpga_reset+0x1c>)
 8000858:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800085c:	f004 fa24 	bl	8004ca8 <gpio_clear>
}
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	40011800 	.word	0x40011800

08000868 <fpga_begin_conf>:

int fpga_begin_conf(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  b5_clear( CARD_NCONFIG ); // FPGA nCONFIG = 0
 800086c:	480b      	ldr	r0, [pc, #44]	; (800089c <fpga_begin_conf+0x34>)
 800086e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000872:	f004 fa19 	bl	8004ca8 <gpio_clear>
  b5_set( CARD_NCONFIG ); // FPGA nCONFIG = 1
 8000876:	4809      	ldr	r0, [pc, #36]	; (800089c <fpga_begin_conf+0x34>)
 8000878:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800087c:	f004 fa12 	bl	8004ca4 <gpio_set>
  //Wait for nSTATUS indicating that FPGA is ready to receive configuration
  while( !b5_get( CARD_NSTATUS )) continue;
 8000880:	e000      	b.n	8000884 <fpga_begin_conf+0x1c>
 8000882:	bf00      	nop
 8000884:	4806      	ldr	r0, [pc, #24]	; (80008a0 <fpga_begin_conf+0x38>)
 8000886:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800088a:	f004 fa15 	bl	8004cb8 <gpio_get>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d0f6      	beq.n	8000882 <fpga_begin_conf+0x1a>
  return 0;//All is ok, really. I mean really. ;-)
 8000894:	2300      	movs	r3, #0
}
 8000896:	4618      	mov	r0, r3
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40011800 	.word	0x40011800
 80008a0:	40010c00 	.word	0x40010c00

080008a4 <fpga_send_ps>:
 * 
 * \return -EBADBLOCK if block write error occured,
 *         otherwise returns 0.
 */
int fpga_send_ps(uint8_t* block,int count)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
  spi_transfer( SPI2, count, block, 0 );
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	b29b      	uxth	r3, r3
 80008b2:	4810      	ldr	r0, [pc, #64]	; (80008f4 <fpga_send_ps+0x50>)
 80008b4:	4619      	mov	r1, r3
 80008b6:	687a      	ldr	r2, [r7, #4]
 80008b8:	2300      	movs	r3, #0
 80008ba:	f001 f941 	bl	8001b40 <spi_transfer>
  if ( !b5_get( CARD_NSTATUS ) ) { //nSTATUS indicates error
 80008be:	480e      	ldr	r0, [pc, #56]	; (80008f8 <fpga_send_ps+0x54>)
 80008c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008c4:	f004 f9f8 	bl	8004cb8 <gpio_get>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d102      	bne.n	80008d4 <fpga_send_ps+0x30>
      return -EBADBLOCK; 
 80008ce:	f04f 33ff 	mov.w	r3, #4294967295
 80008d2:	e00b      	b.n	80008ec <fpga_send_ps+0x48>
  }
  if ( b5_get( CARD_CRC_ERR ) ){//CRC_ERR
 80008d4:	4808      	ldr	r0, [pc, #32]	; (80008f8 <fpga_send_ps+0x54>)
 80008d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008da:	f004 f9ed 	bl	8004cb8 <gpio_get>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d002      	beq.n	80008ea <fpga_send_ps+0x46>
      return -EBADBLOCK;
 80008e4:	f04f 33ff 	mov.w	r3, #4294967295
 80008e8:	e000      	b.n	80008ec <fpga_send_ps+0x48>
  };
  return 0;
 80008ea:	2300      	movs	r3, #0
};
 80008ec:	4618      	mov	r0, r3
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40003800 	.word	0x40003800
 80008f8:	40010c00 	.word	0x40010c00

080008fc <fpga_confdone>:

int fpga_confdone( void )
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  return b5_get( CARD_CONF_DONE ); //CONF_DONE
 8000900:	4803      	ldr	r0, [pc, #12]	; (8000910 <fpga_confdone+0x14>)
 8000902:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000906:	f004 f9d7 	bl	8004cb8 <gpio_get>
 800090a:	4603      	mov	r3, r0
};
 800090c:	4618      	mov	r0, r3
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40011800 	.word	0x40011800

08000914 <fpgaregs_read>:
  * \param address -- register address
  *
  * \return register value.
 */
int fpgaregs_read( int address )
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b084      	sub	sp, #16
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  uint8_t buf[5];
  buf[0] = FPGA_COP_RD | ( ( address & 0xfUL ) << 4 );
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	b2db      	uxtb	r3, r3
 8000920:	011b      	lsls	r3, r3, #4
 8000922:	b2db      	uxtb	r3, r3
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	b2db      	uxtb	r3, r3
 800092a:	723b      	strb	r3, [r7, #8]
  buf[1] = ( address >> 4 ) & 0xff;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	111b      	asrs	r3, r3, #4
 8000930:	b2db      	uxtb	r3, r3
 8000932:	727b      	strb	r3, [r7, #9]
  buf[2] = buf[3] = buf[4] = 0xff;      // dummy bytes
 8000934:	23ff      	movs	r3, #255	; 0xff
 8000936:	733b      	strb	r3, [r7, #12]
 8000938:	7b3b      	ldrb	r3, [r7, #12]
 800093a:	72fb      	strb	r3, [r7, #11]
 800093c:	7afb      	ldrb	r3, [r7, #11]
 800093e:	72bb      	strb	r3, [r7, #10]

  spi1_transfer( 5, buf, buf );
 8000940:	f107 0208 	add.w	r2, r7, #8
 8000944:	f107 0308 	add.w	r3, r7, #8
 8000948:	2005      	movs	r0, #5
 800094a:	4611      	mov	r1, r2
 800094c:	461a      	mov	r2, r3
 800094e:	f001 f95d 	bl	8001c0c <spi1_transfer>

  return buf[3] | ( ( ( unsigned short ) buf[4] ) << 8 );
 8000952:	7afb      	ldrb	r3, [r7, #11]
 8000954:	461a      	mov	r2, r3
 8000956:	7b3b      	ldrb	r3, [r7, #12]
 8000958:	021b      	lsls	r3, r3, #8
 800095a:	4313      	orrs	r3, r2
};
 800095c:	4618      	mov	r0, r3
 800095e:	3710      	adds	r7, #16
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}

08000964 <fpgaregs_write>:
  * \param data -- data to write to the register
  *
  * \return written value
 */
int fpgaregs_write( int address, int data )
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	6039      	str	r1, [r7, #0]
  uint8_t buf[5];
  buf[0] = FPGA_COP_WR | ( ( address & 0xfUL ) << 4 );
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	b2db      	uxtb	r3, r3
 8000972:	011b      	lsls	r3, r3, #4
 8000974:	b2db      	uxtb	r3, r3
 8000976:	723b      	strb	r3, [r7, #8]
  buf[1] = ( address >> 4 ) & 0xff;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	111b      	asrs	r3, r3, #4
 800097c:	b2db      	uxtb	r3, r3
 800097e:	727b      	strb	r3, [r7, #9]
  buf[2] = 0xff;                // dummy bytes
 8000980:	23ff      	movs	r3, #255	; 0xff
 8000982:	72bb      	strb	r3, [r7, #10]
  buf[3] = data & 0xff;         // low byte
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	b2db      	uxtb	r3, r3
 8000988:	72fb      	strb	r3, [r7, #11]
  buf[4] = ( data >> 8 ) & 0xff;        // high byte
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	121b      	asrs	r3, r3, #8
 800098e:	b2db      	uxtb	r3, r3
 8000990:	733b      	strb	r3, [r7, #12]

  spi1_transfer( 5, buf, 0 );
 8000992:	f107 0308 	add.w	r3, r7, #8
 8000996:	2005      	movs	r0, #5
 8000998:	4619      	mov	r1, r3
 800099a:	2200      	movs	r2, #0
 800099c:	f001 f936 	bl	8001c0c <spi1_transfer>

  return data;
 80009a0:	683b      	ldr	r3, [r7, #0]
};
 80009a2:	4618      	mov	r0, r3
 80009a4:	3710      	adds	r7, #16
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop

080009ac <fpga_rise_bit>:
 * 
 * \param addr FPGA register
 * \param bit Target bit
 */
void fpga_rise_bit( uint16_t addr, uint16_t bit ) 
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	4602      	mov	r2, r0
 80009b4:	460b      	mov	r3, r1
 80009b6:	80fa      	strh	r2, [r7, #6]
 80009b8:	80bb      	strh	r3, [r7, #4]
  uint16_t reg = fpgaregs_read( addr );
 80009ba:	88fb      	ldrh	r3, [r7, #6]
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff ffa9 	bl	8000914 <fpgaregs_read>
 80009c2:	4603      	mov	r3, r0
 80009c4:	81fb      	strh	r3, [r7, #14]
  fpgaregs_write( addr, reg & ~bit );
 80009c6:	88fa      	ldrh	r2, [r7, #6]
 80009c8:	89f9      	ldrh	r1, [r7, #14]
 80009ca:	88bb      	ldrh	r3, [r7, #4]
 80009cc:	43db      	mvns	r3, r3
 80009ce:	400b      	ands	r3, r1
 80009d0:	4610      	mov	r0, r2
 80009d2:	4619      	mov	r1, r3
 80009d4:	f7ff ffc6 	bl	8000964 <fpgaregs_write>
  fpgaregs_write( addr, reg | bit );
 80009d8:	88fa      	ldrh	r2, [r7, #6]
 80009da:	89f9      	ldrh	r1, [r7, #14]
 80009dc:	88bb      	ldrh	r3, [r7, #4]
 80009de:	430b      	orrs	r3, r1
 80009e0:	b29b      	uxth	r3, r3
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	f7ff ffbd 	bl	8000964 <fpgaregs_write>
}; 
 80009ea:	3710      	adds	r7, #16
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}

080009f0 <fpga_fall_bit>:
 * 
 * \param addr FPGA register
 * \param bit Target bit
 */
void fpga_fall_bit( uint16_t addr, uint16_t bit ) 
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	4602      	mov	r2, r0
 80009f8:	460b      	mov	r3, r1
 80009fa:	80fa      	strh	r2, [r7, #6]
 80009fc:	80bb      	strh	r3, [r7, #4]
  uint16_t reg = fpgaregs_read( addr );
 80009fe:	88fb      	ldrh	r3, [r7, #6]
 8000a00:	4618      	mov	r0, r3
 8000a02:	f7ff ff87 	bl	8000914 <fpgaregs_read>
 8000a06:	4603      	mov	r3, r0
 8000a08:	81fb      	strh	r3, [r7, #14]
  fpgaregs_write( addr, reg | bit );
 8000a0a:	88fa      	ldrh	r2, [r7, #6]
 8000a0c:	89f9      	ldrh	r1, [r7, #14]
 8000a0e:	88bb      	ldrh	r3, [r7, #4]
 8000a10:	430b      	orrs	r3, r1
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	4610      	mov	r0, r2
 8000a16:	4619      	mov	r1, r3
 8000a18:	f7ff ffa4 	bl	8000964 <fpgaregs_write>
  fpgaregs_write( addr, reg & ~bit );
 8000a1c:	88fa      	ldrh	r2, [r7, #6]
 8000a1e:	89f9      	ldrh	r1, [r7, #14]
 8000a20:	88bb      	ldrh	r3, [r7, #4]
 8000a22:	43db      	mvns	r3, r3
 8000a24:	400b      	ands	r3, r1
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	f7ff ff9b 	bl	8000964 <fpgaregs_write>
} 
 8000a2e:	3710      	adds	r7, #16
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <fpga_set_bit>:
 * 
 * \param addr FPGA register
 * \param bit Bit
 */
void fpga_set_bit( uint16_t addr, uint16_t bit ) 
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	4602      	mov	r2, r0
 8000a3c:	460b      	mov	r3, r1
 8000a3e:	80fa      	strh	r2, [r7, #6]
 8000a40:	80bb      	strh	r3, [r7, #4]
  uint16_t reg = fpgaregs_read( addr );
 8000a42:	88fb      	ldrh	r3, [r7, #6]
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff ff65 	bl	8000914 <fpgaregs_read>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	81fb      	strh	r3, [r7, #14]
  reg |= bit;
 8000a4e:	89fa      	ldrh	r2, [r7, #14]
 8000a50:	88bb      	ldrh	r3, [r7, #4]
 8000a52:	4313      	orrs	r3, r2
 8000a54:	81fb      	strh	r3, [r7, #14]
  fpgaregs_write( addr, reg );
 8000a56:	88fa      	ldrh	r2, [r7, #6]
 8000a58:	89fb      	ldrh	r3, [r7, #14]
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	f7ff ff81 	bl	8000964 <fpgaregs_write>
} 
 8000a62:	3710      	adds	r7, #16
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <fpga_unset_bit>:
 * 
 * \param addr FPGA register
 * \param bit Bit
 */
void fpga_unset_bit( uint16_t addr, uint16_t bit ) 
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b084      	sub	sp, #16
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	4602      	mov	r2, r0
 8000a70:	460b      	mov	r3, r1
 8000a72:	80fa      	strh	r2, [r7, #6]
 8000a74:	80bb      	strh	r3, [r7, #4]
  uint16_t reg = fpgaregs_read( addr );
 8000a76:	88fb      	ldrh	r3, [r7, #6]
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f7ff ff4b 	bl	8000914 <fpgaregs_read>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	81fb      	strh	r3, [r7, #14]
  reg &= ~bit;
 8000a82:	88bb      	ldrh	r3, [r7, #4]
 8000a84:	43db      	mvns	r3, r3
 8000a86:	b29a      	uxth	r2, r3
 8000a88:	89fb      	ldrh	r3, [r7, #14]
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	81fb      	strh	r3, [r7, #14]
  fpgaregs_write( addr, reg );
 8000a90:	88fa      	ldrh	r2, [r7, #6]
 8000a92:	89fb      	ldrh	r3, [r7, #14]
 8000a94:	4610      	mov	r0, r2
 8000a96:	4619      	mov	r1, r3
 8000a98:	f7ff ff64 	bl	8000964 <fpgaregs_write>
} 
 8000a9c:	3710      	adds	r7, #16
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop

08000aa4 <fpga_check_bit>:
 * \param bit - number of a bit to check
 * 
 * \return 1 if a value of a bit is 1, 0 otherwise 
 */
unsigned char fpga_check_bit( uint16_t addr, uint16_t bit )
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b084      	sub	sp, #16
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	4602      	mov	r2, r0
 8000aac:	460b      	mov	r3, r1
 8000aae:	80fa      	strh	r2, [r7, #6]
 8000ab0:	80bb      	strh	r3, [r7, #4]
  uint16_t reg = fpgaregs_read( addr );
 8000ab2:	88fb      	ldrh	r3, [r7, #6]
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f7ff ff2d 	bl	8000914 <fpgaregs_read>
 8000aba:	4603      	mov	r3, r0
 8000abc:	81fb      	strh	r3, [r7, #14]
  return ( reg & bit ) != 0;
 8000abe:	89fa      	ldrh	r2, [r7, #14]
 8000ac0:	88bb      	ldrh	r3, [r7, #4]
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	b29b      	uxth	r3, r3
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	bf0c      	ite	eq
 8000aca:	2300      	moveq	r3, #0
 8000acc:	2301      	movne	r3, #1
 8000ace:	b2db      	uxtb	r3, r3
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	3710      	adds	r7, #16
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <fpga_check_cond_and_set_bit>:
 *  \param cond - condition to check for further manipulation with
 *                specified bit
 */ 
void fpga_check_cond_and_set_bit( uint16_t addr, uint16_t bit, 
    unsigned char cond ) 
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4613      	mov	r3, r2
 8000ae0:	4602      	mov	r2, r0
 8000ae2:	80fa      	strh	r2, [r7, #6]
 8000ae4:	460a      	mov	r2, r1
 8000ae6:	80ba      	strh	r2, [r7, #4]
 8000ae8:	70fb      	strb	r3, [r7, #3]
  uint16_t reg = fpgaregs_read( addr );
 8000aea:	88fb      	ldrh	r3, [r7, #6]
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff ff11 	bl	8000914 <fpgaregs_read>
 8000af2:	4603      	mov	r3, r0
 8000af4:	81fb      	strh	r3, [r7, #14]
  if (cond) {
 8000af6:	78fb      	ldrb	r3, [r7, #3]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d004      	beq.n	8000b06 <fpga_check_cond_and_set_bit+0x2e>
    reg |= bit;
 8000afc:	89fa      	ldrh	r2, [r7, #14]
 8000afe:	88bb      	ldrh	r3, [r7, #4]
 8000b00:	4313      	orrs	r3, r2
 8000b02:	81fb      	strh	r3, [r7, #14]
 8000b04:	e006      	b.n	8000b14 <fpga_check_cond_and_set_bit+0x3c>
  } else {
    reg &= ~bit;
 8000b06:	88bb      	ldrh	r3, [r7, #4]
 8000b08:	43db      	mvns	r3, r3
 8000b0a:	b29a      	uxth	r2, r3
 8000b0c:	89fb      	ldrh	r3, [r7, #14]
 8000b0e:	4013      	ands	r3, r2
 8000b10:	b29b      	uxth	r3, r3
 8000b12:	81fb      	strh	r3, [r7, #14]
  }
  fpgaregs_write( addr, reg );
 8000b14:	88fa      	ldrh	r2, [r7, #6]
 8000b16:	89fb      	ldrh	r3, [r7, #14]
 8000b18:	4610      	mov	r0, r2
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	f7ff ff22 	bl	8000964 <fpgaregs_write>
}
 8000b20:	3710      	adds	r7, #16
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop

08000b28 <fpga_set_mask_val8>:
 *  \param mask value mask
 *  \param value wroted value
 */
void fpga_set_mask_val8( uint16_t addr, uint8_t offs, uint8_t mask, 
                          uint8_t val )
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	80f8      	strh	r0, [r7, #6]
 8000b30:	7179      	strb	r1, [r7, #5]
 8000b32:	713a      	strb	r2, [r7, #4]
 8000b34:	70fb      	strb	r3, [r7, #3]
  uint8_t reg = fpgaregs_read( addr );
 8000b36:	88fb      	ldrh	r3, [r7, #6]
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f7ff feeb 	bl	8000914 <fpgaregs_read>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	73fb      	strb	r3, [r7, #15]
  reg &= ~mask;
 8000b42:	793b      	ldrb	r3, [r7, #4]
 8000b44:	43db      	mvns	r3, r3
 8000b46:	b2da      	uxtb	r2, r3
 8000b48:	7bfb      	ldrb	r3, [r7, #15]
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	73fb      	strb	r3, [r7, #15]
  reg |= ( val << offs ) & mask; 
 8000b50:	78fa      	ldrb	r2, [r7, #3]
 8000b52:	797b      	ldrb	r3, [r7, #5]
 8000b54:	fa02 f303 	lsl.w	r3, r2, r3
 8000b58:	b2da      	uxtb	r2, r3
 8000b5a:	793b      	ldrb	r3, [r7, #4]
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	b2da      	uxtb	r2, r3
 8000b60:	7bfb      	ldrb	r3, [r7, #15]
 8000b62:	4313      	orrs	r3, r2
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	73fb      	strb	r3, [r7, #15]
  fpgaregs_write( addr, reg );
 8000b68:	88fa      	ldrh	r2, [r7, #6]
 8000b6a:	7bfb      	ldrb	r3, [r7, #15]
 8000b6c:	4610      	mov	r0, r2
 8000b6e:	4619      	mov	r1, r3
 8000b70:	f7ff fef8 	bl	8000964 <fpgaregs_write>
}
 8000b74:	3710      	adds	r7, #16
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop

08000b7c <fpga_get_mask_val8>:
 *  \param offs value offset 
 *  \param mask value mask
 *  \param value wroted value
 */
uint8_t fpga_get_mask_val8( uint16_t addr, uint8_t offs, uint8_t mask )
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4613      	mov	r3, r2
 8000b84:	4602      	mov	r2, r0
 8000b86:	80fa      	strh	r2, [r7, #6]
 8000b88:	460a      	mov	r2, r1
 8000b8a:	717a      	strb	r2, [r7, #5]
 8000b8c:	713b      	strb	r3, [r7, #4]
  uint8_t reg = fpgaregs_read( addr );
 8000b8e:	88fb      	ldrh	r3, [r7, #6]
 8000b90:	4618      	mov	r0, r3
 8000b92:	f7ff febf 	bl	8000914 <fpgaregs_read>
 8000b96:	4603      	mov	r3, r0
 8000b98:	73fb      	strb	r3, [r7, #15]

  return ( reg & mask ) >> offs;
 8000b9a:	7bfa      	ldrb	r2, [r7, #15]
 8000b9c:	793b      	ldrb	r3, [r7, #4]
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	797b      	ldrb	r3, [r7, #5]
 8000ba6:	fa42 f303 	asr.w	r3, r2, r3
 8000baa:	b2db      	uxtb	r3, r3
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	3710      	adds	r7, #16
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}

08000bb4 <fpga_set_mask_val16>:
 *  \param mask value mask
 *  \param value wroted value
 */
void fpga_set_mask_val16( uint16_t addr, uint16_t offs, uint16_t mask, 
                          uint16_t val )
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b084      	sub	sp, #16
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	80f8      	strh	r0, [r7, #6]
 8000bbc:	80b9      	strh	r1, [r7, #4]
 8000bbe:	807a      	strh	r2, [r7, #2]
 8000bc0:	803b      	strh	r3, [r7, #0]
  uint16_t reg = fpgaregs_read( addr );
 8000bc2:	88fb      	ldrh	r3, [r7, #6]
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f7ff fea5 	bl	8000914 <fpgaregs_read>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	81fb      	strh	r3, [r7, #14]
  reg &= ~mask;
 8000bce:	887b      	ldrh	r3, [r7, #2]
 8000bd0:	43db      	mvns	r3, r3
 8000bd2:	b29a      	uxth	r2, r3
 8000bd4:	89fb      	ldrh	r3, [r7, #14]
 8000bd6:	4013      	ands	r3, r2
 8000bd8:	b29b      	uxth	r3, r3
 8000bda:	81fb      	strh	r3, [r7, #14]
  reg |= ( val << offs ) & mask; 
 8000bdc:	883a      	ldrh	r2, [r7, #0]
 8000bde:	88bb      	ldrh	r3, [r7, #4]
 8000be0:	fa02 f303 	lsl.w	r3, r2, r3
 8000be4:	b29a      	uxth	r2, r3
 8000be6:	887b      	ldrh	r3, [r7, #2]
 8000be8:	4013      	ands	r3, r2
 8000bea:	b29a      	uxth	r2, r3
 8000bec:	89fb      	ldrh	r3, [r7, #14]
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	b29b      	uxth	r3, r3
 8000bf2:	81fb      	strh	r3, [r7, #14]
  fpgaregs_write( addr, reg );
 8000bf4:	88fa      	ldrh	r2, [r7, #6]
 8000bf6:	89fb      	ldrh	r3, [r7, #14]
 8000bf8:	4610      	mov	r0, r2
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	f7ff feb2 	bl	8000964 <fpgaregs_write>
}
 8000c00:	3710      	adds	r7, #16
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop

08000c08 <fpga_set_mask_val32>:
 *  \param mask value mask
 *  \param value wroted value
 */
void fpga_set_mask_val32( uint16_t addr, uint16_t offs, uint32_t mask, 
                          uint32_t val )
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b086      	sub	sp, #24
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	60ba      	str	r2, [r7, #8]
 8000c10:	607b      	str	r3, [r7, #4]
 8000c12:	4603      	mov	r3, r0
 8000c14:	81fb      	strh	r3, [r7, #14]
 8000c16:	460b      	mov	r3, r1
 8000c18:	81bb      	strh	r3, [r7, #12]
  uint16_t l = fpgaregs_read( addr );
 8000c1a:	89fb      	ldrh	r3, [r7, #14]
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff fe79 	bl	8000914 <fpgaregs_read>
 8000c22:	4603      	mov	r3, r0
 8000c24:	82fb      	strh	r3, [r7, #22]
  uint16_t h = fpgaregs_read( addr + 1 );
 8000c26:	89fb      	ldrh	r3, [r7, #14]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff fe72 	bl	8000914 <fpgaregs_read>
 8000c30:	4603      	mov	r3, r0
 8000c32:	82bb      	strh	r3, [r7, #20]
  uint32_t r = l  | ( h << 16 );
 8000c34:	8afa      	ldrh	r2, [r7, #22]
 8000c36:	8abb      	ldrh	r3, [r7, #20]
 8000c38:	041b      	lsls	r3, r3, #16
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	613b      	str	r3, [r7, #16]
  r &= ~( mask );
 8000c3e:	68bb      	ldr	r3, [r7, #8]
 8000c40:	43db      	mvns	r3, r3
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	4013      	ands	r3, r2
 8000c46:	613b      	str	r3, [r7, #16]
  r |= ( val << offs ) & mask;
 8000c48:	89bb      	ldrh	r3, [r7, #12]
 8000c4a:	687a      	ldr	r2, [r7, #4]
 8000c4c:	409a      	lsls	r2, r3
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	4013      	ands	r3, r2
 8000c52:	693a      	ldr	r2, [r7, #16]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	613b      	str	r3, [r7, #16]
  fpgaregs_write( addr,     ( uint16_t ) r );
 8000c58:	89fa      	ldrh	r2, [r7, #14]
 8000c5a:	693b      	ldr	r3, [r7, #16]
 8000c5c:	b29b      	uxth	r3, r3
 8000c5e:	4610      	mov	r0, r2
 8000c60:	4619      	mov	r1, r3
 8000c62:	f7ff fe7f 	bl	8000964 <fpgaregs_write>
  fpgaregs_write( addr + 1, ( uint16_t ) ( r >> 16 ) );
 8000c66:	89fb      	ldrh	r3, [r7, #14]
 8000c68:	1c5a      	adds	r2, r3, #1
 8000c6a:	693b      	ldr	r3, [r7, #16]
 8000c6c:	0c1b      	lsrs	r3, r3, #16
 8000c6e:	b29b      	uxth	r3, r3
 8000c70:	4610      	mov	r0, r2
 8000c72:	4619      	mov	r1, r3
 8000c74:	f7ff fe76 	bl	8000964 <fpgaregs_write>
}
 8000c78:	3718      	adds	r7, #24
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop

08000c80 <I2C_HardwareSetup_I2C1>:
  */

/*@{*/

static void I2C_HardwareSetup_I2C1( void )
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  //Remap I2C1
  rcc_peripheral_enable_clock( &RCC_APB2ENR, AFIOEN );
 8000c84:	480b      	ldr	r0, [pc, #44]	; (8000cb4 <I2C_HardwareSetup_I2C1+0x34>)
 8000c86:	2101      	movs	r1, #1
 8000c88:	f003 fd42 	bl	8004710 <rcc_peripheral_enable_clock>
  AFIO_MAPR |= AFIO_MAPR_I2C1_REMAP;
 8000c8c:	4b0a      	ldr	r3, [pc, #40]	; (8000cb8 <I2C_HardwareSetup_I2C1+0x38>)
 8000c8e:	4a0a      	ldr	r2, [pc, #40]	; (8000cb8 <I2C_HardwareSetup_I2C1+0x38>)
 8000c90:	6812      	ldr	r2, [r2, #0]
 8000c92:	f042 0202 	orr.w	r2, r2, #2
 8000c96:	601a      	str	r2, [r3, #0]
  // clock  I2C1
  rcc_peripheral_enable_clock( &RCC_APB1ENR, I2C1EN );
 8000c98:	4808      	ldr	r0, [pc, #32]	; (8000cbc <I2C_HardwareSetup_I2C1+0x3c>)
 8000c9a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8000c9e:	f003 fd37 	bl	8004710 <rcc_peripheral_enable_clock>
  gpio_set_mode( GPIOB, GPIO_MODE_OUTPUT_50_MHZ,
 8000ca2:	4807      	ldr	r0, [pc, #28]	; (8000cc0 <I2C_HardwareSetup_I2C1+0x40>)
 8000ca4:	2103      	movs	r1, #3
 8000ca6:	2203      	movs	r2, #3
 8000ca8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000cac:	f004 f80a 	bl	8004cc4 <gpio_set_mode>
                 GPIO_CNF_OUTPUT_ALTFN_OPENDRAIN, GPIO8 | GPIO9 );
};
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	40021018 	.word	0x40021018
 8000cb8:	40010004 	.word	0x40010004
 8000cbc:	4002101c 	.word	0x4002101c
 8000cc0:	40010c00 	.word	0x40010c00

08000cc4 <I2C_Recover>:

static void I2C_Recover( void )
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	af00      	add	r7, sp, #0
  gpio_set_mode( GPIOB, GPIO_MODE_OUTPUT_50_MHZ,
 8000cc8:	481d      	ldr	r0, [pc, #116]	; (8000d40 <I2C_Recover+0x7c>)
 8000cca:	2103      	movs	r1, #3
 8000ccc:	2201      	movs	r2, #1
 8000cce:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000cd2:	f003 fff7 	bl	8004cc4 <gpio_set_mode>
                 GPIO_CNF_OUTPUT_OPENDRAIN, GPIO8 | GPIO9 );

  //SDA -> high
  gpio_set( GPIOB, GPIO9 );
 8000cd6:	481a      	ldr	r0, [pc, #104]	; (8000d40 <I2C_Recover+0x7c>)
 8000cd8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cdc:	f003 ffe2 	bl	8004ca4 <gpio_set>
  if( !gpio_get( GPIOB, GPIO9 ) ) {
 8000ce0:	4817      	ldr	r0, [pc, #92]	; (8000d40 <I2C_Recover+0x7c>)
 8000ce2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ce6:	f003 ffe7 	bl	8004cb8 <gpio_get>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d126      	bne.n	8000d3e <I2C_Recover+0x7a>
    while( !gpio_get( GPIOB, GPIO9 ) ) {
 8000cf0:	e009      	b.n	8000d06 <I2C_Recover+0x42>
      gpio_clear( GPIOB, GPIO8 );
 8000cf2:	4813      	ldr	r0, [pc, #76]	; (8000d40 <I2C_Recover+0x7c>)
 8000cf4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cf8:	f003 ffd6 	bl	8004ca8 <gpio_clear>
      gpio_set( GPIOB, GPIO8 );
 8000cfc:	4810      	ldr	r0, [pc, #64]	; (8000d40 <I2C_Recover+0x7c>)
 8000cfe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d02:	f003 ffcf 	bl	8004ca4 <gpio_set>
                 GPIO_CNF_OUTPUT_OPENDRAIN, GPIO8 | GPIO9 );

  //SDA -> high
  gpio_set( GPIOB, GPIO9 );
  if( !gpio_get( GPIOB, GPIO9 ) ) {
    while( !gpio_get( GPIOB, GPIO9 ) ) {
 8000d06:	480e      	ldr	r0, [pc, #56]	; (8000d40 <I2C_Recover+0x7c>)
 8000d08:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d0c:	f003 ffd4 	bl	8004cb8 <gpio_get>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d0ed      	beq.n	8000cf2 <I2C_Recover+0x2e>
      gpio_clear( GPIOB, GPIO8 );
      gpio_set( GPIOB, GPIO8 );
    };
    gpio_set( GPIOB, GPIO9 );
 8000d16:	480a      	ldr	r0, [pc, #40]	; (8000d40 <I2C_Recover+0x7c>)
 8000d18:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d1c:	f003 ffc2 	bl	8004ca4 <gpio_set>
    gpio_set( GPIOB, GPIO8 );
 8000d20:	4807      	ldr	r0, [pc, #28]	; (8000d40 <I2C_Recover+0x7c>)
 8000d22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d26:	f003 ffbd 	bl	8004ca4 <gpio_set>
    gpio_clear( GPIOB, GPIO9 ); //SDA - start event
 8000d2a:	4805      	ldr	r0, [pc, #20]	; (8000d40 <I2C_Recover+0x7c>)
 8000d2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d30:	f003 ffba 	bl	8004ca8 <gpio_clear>
    gpio_set( GPIOB, GPIO9 );   //SDA - stop event
 8000d34:	4802      	ldr	r0, [pc, #8]	; (8000d40 <I2C_Recover+0x7c>)
 8000d36:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d3a:	f003 ffb3 	bl	8004ca4 <gpio_set>
  };
};
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	40010c00 	.word	0x40010c00

08000d44 <I2C_ReceiveData>:

static uint8_t I2C_ReceiveData( u32 I2Cx )
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  /* Return the data in the DR register */
  return ( uint8_t ) I2C_DR( I2Cx );
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	3310      	adds	r3, #16
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	b2db      	uxtb	r3, r3
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	370c      	adds	r7, #12
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <I2C_GetFlagStatus>:

uint32_t I2C_GetFlagStatus( u32 I2Cx, uint32_t I2C_FLAG )
{
 8000d60:	b480      	push	{r7}
 8000d62:	b085      	sub	sp, #20
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	6039      	str	r1, [r7, #0]
  volatile uint32_t i2creg = 0, flag = 0;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	60fb      	str	r3, [r7, #12]
 8000d6e:	2300      	movs	r3, #0
 8000d70:	60bb      	str	r3, [r7, #8]
  i2creg = I2C_FLAG >> 28;
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	0f1b      	lsrs	r3, r3, #28
 8000d76:	60fb      	str	r3, [r7, #12]
  I2C_FLAG &= FLAG_Mask;
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000d7e:	603b      	str	r3, [r7, #0]
  if( i2creg != 0 ) {
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d006      	beq.n	8000d94 <I2C_GetFlagStatus+0x34>
    //SR1
    flag = I2C_SR1( I2Cx ) & I2C_FLAG;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	3314      	adds	r3, #20
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	4013      	ands	r3, r2
 8000d90:	60bb      	str	r3, [r7, #8]
 8000d92:	e008      	b.n	8000da6 <I2C_GetFlagStatus+0x46>
  }
  else {
    //SR2
    I2C_FLAG = ( uint32_t ) ( I2C_FLAG >> 16 );
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	0c1b      	lsrs	r3, r3, #16
 8000d98:	603b      	str	r3, [r7, #0]
    flag = I2C_SR2( I2Cx ) & I2C_FLAG;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	3318      	adds	r3, #24
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	4013      	ands	r3, r2
 8000da4:	60bb      	str	r3, [r7, #8]
  };
  return ( flag ) ? 1 : 0;
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	bf0c      	ite	eq
 8000dac:	2300      	moveq	r3, #0
 8000dae:	2301      	movne	r3, #1
 8000db0:	b2db      	uxtb	r3, r3
};
 8000db2:	4618      	mov	r0, r3
 8000db4:	3714      	adds	r7, #20
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop

08000dc0 <I2C_CheckEvent>:

static uint8_t I2C_CheckEvent( u32 I2Cx, uint32_t I2C_EVENT )
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b087      	sub	sp, #28
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	6039      	str	r1, [r7, #0]
  uint32_t lastevent = 0;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	613b      	str	r3, [r7, #16]
  uint32_t flag1 = 0, flag2 = 0;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60bb      	str	r3, [r7, #8]
  uint8_t status = ERROR;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	75fb      	strb	r3, [r7, #23]
  /* Read the I2Cx status register */
  flag1 = I2C_SR1( I2Cx );
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	3314      	adds	r3, #20
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	60fb      	str	r3, [r7, #12]
  flag2 = I2C_SR2( I2Cx );
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	3318      	adds	r3, #24
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	60bb      	str	r3, [r7, #8]
  flag2 = flag2 << 16;
 8000dea:	68bb      	ldr	r3, [r7, #8]
 8000dec:	041b      	lsls	r3, r3, #16
 8000dee:	60bb      	str	r3, [r7, #8]
  /* Get the last event value from I2C status register */
  lastevent = ( flag1 | flag2 ) & FLAG_Mask;
 8000df0:	68fa      	ldr	r2, [r7, #12]
 8000df2:	68bb      	ldr	r3, [r7, #8]
 8000df4:	4313      	orrs	r3, r2
 8000df6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000dfa:	613b      	str	r3, [r7, #16]
  /* Check whether the last event is equal to I2C_EVENT */
  if( lastevent == I2C_EVENT ) {
 8000dfc:	693a      	ldr	r2, [r7, #16]
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	d102      	bne.n	8000e0a <I2C_CheckEvent+0x4a>
    /* SUCCESS: last event is equal to I2C_EVENT */
    status = SUCCESS;
 8000e04:	2301      	movs	r3, #1
 8000e06:	75fb      	strb	r3, [r7, #23]
 8000e08:	e001      	b.n	8000e0e <I2C_CheckEvent+0x4e>
  }
  else {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	75fb      	strb	r3, [r7, #23]
  }
  /* Return status */
  return status;
 8000e0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	371c      	adds	r7, #28
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr

08000e1c <I2C_GetLastEvent>:

static uint32_t I2C_GetLastEvent( u32 I2Cx )
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b087      	sub	sp, #28
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  uint32_t lastevent = 0;
 8000e24:	2300      	movs	r3, #0
 8000e26:	617b      	str	r3, [r7, #20]
  uint32_t flag1 = 0, flag2 = 0;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	613b      	str	r3, [r7, #16]
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	60fb      	str	r3, [r7, #12]
  /* Read the I2Cx status register */
  flag1 = I2C_SR1( I2Cx );
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	3314      	adds	r3, #20
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	613b      	str	r3, [r7, #16]
  flag2 = I2C_SR2( I2Cx );
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	3318      	adds	r3, #24
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	60fb      	str	r3, [r7, #12]
  flag2 = flag2 << 16;
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	041b      	lsls	r3, r3, #16
 8000e44:	60fb      	str	r3, [r7, #12]
  /* Get the last event value from I2C status register */
  lastevent = ( flag1 | flag2 ) & FLAG_Mask;
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000e50:	617b      	str	r3, [r7, #20]
  /* Return status */
  return lastevent;
 8000e52:	697b      	ldr	r3, [r7, #20]
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	371c      	adds	r7, #28
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr

08000e60 <I2C_AcknowledgeConfig>:

static void I2C_AcknowledgeConfig( u32 I2Cx, uint8_t NewState )
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	460b      	mov	r3, r1
 8000e6a:	70fb      	strb	r3, [r7, #3]
  if( NewState != DISABLE ) {
 8000e6c:	78fb      	ldrb	r3, [r7, #3]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d006      	beq.n	8000e80 <I2C_AcknowledgeConfig+0x20>
    /* Enable the acknowledgement */
    I2C_CR1( I2Cx ) |= I2C_CR1_ACK;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	6812      	ldr	r2, [r2, #0]
 8000e78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000e7c:	601a      	str	r2, [r3, #0]
 8000e7e:	e005      	b.n	8000e8c <I2C_AcknowledgeConfig+0x2c>
  }
  else {
    /* Disable the acknowledgement */
    I2C_CR1( I2Cx ) &= ~( I2C_CR1_ACK );
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	687a      	ldr	r2, [r7, #4]
 8000e84:	6812      	ldr	r2, [r2, #0]
 8000e86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000e8a:	601a      	str	r2, [r3, #0]
  }
}
 8000e8c:	370c      	adds	r7, #12
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <I2C_Send7bitAddress>:

static void I2C_Send7bitAddress( u32 I2Cx, uint8_t Address,
                          uint8_t I2C_Direction )
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	4613      	mov	r3, r2
 8000ea2:	460a      	mov	r2, r1
 8000ea4:	70fa      	strb	r2, [r7, #3]
 8000ea6:	70bb      	strb	r3, [r7, #2]
  /* Test on the direction to set/reset the read/write bit */
  if( I2C_Direction != I2C_WRITE ) {
 8000ea8:	78bb      	ldrb	r3, [r7, #2]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d004      	beq.n	8000eb8 <I2C_Send7bitAddress+0x20>
    /* Set the address bit0 for read */
    Address |= I2C_READ;
 8000eae:	78fb      	ldrb	r3, [r7, #3]
 8000eb0:	f043 0301 	orr.w	r3, r3, #1
 8000eb4:	70fb      	strb	r3, [r7, #3]
 8000eb6:	e003      	b.n	8000ec0 <I2C_Send7bitAddress+0x28>
  }
  else {
    /* Reset the address bit0 for write */
    Address &= ~( I2C_READ );
 8000eb8:	78fb      	ldrb	r3, [r7, #3]
 8000eba:	f023 0301 	bic.w	r3, r3, #1
 8000ebe:	70fb      	strb	r3, [r7, #3]
  }
  /* Send the address */
  I2C_DR( I2Cx ) = Address;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	3310      	adds	r3, #16
 8000ec4:	78fa      	ldrb	r2, [r7, #3]
 8000ec6:	601a      	str	r2, [r3, #0]
}
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <I2C_Master_BufferWrite>:

static void I2C_Master_BufferWrite( uint8_t * pBuffer,
                             uint16_t NumByteToWrite )
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	460b      	mov	r3, r1
 8000ede:	807b      	strh	r3, [r7, #2]
  i2c_send_data( I2C1, *pBuffer );
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	4817      	ldr	r0, [pc, #92]	; (8000f44 <I2C_Master_BufferWrite+0x70>)
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	f004 f960 	bl	80051ac <i2c_send_data>
  pBuffer++;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	3301      	adds	r3, #1
 8000ef0:	607b      	str	r3, [r7, #4]
  NumByteToWrite--;
 8000ef2:	887b      	ldrh	r3, [r7, #2]
 8000ef4:	3b01      	subs	r3, #1
 8000ef6:	807b      	strh	r3, [r7, #2]
  /* While there is data to be written */
  while( NumByteToWrite-- ) {
 8000ef8:	e012      	b.n	8000f20 <I2C_Master_BufferWrite+0x4c>
    while( ( I2C_GetLastEvent( I2C1 ) & 0x04 ) != 0x04 )
 8000efa:	e000      	b.n	8000efe <I2C_Master_BufferWrite+0x2a>
      continue;                 //Poll on BTF
 8000efc:	bf00      	nop
  i2c_send_data( I2C1, *pBuffer );
  pBuffer++;
  NumByteToWrite--;
  /* While there is data to be written */
  while( NumByteToWrite-- ) {
    while( ( I2C_GetLastEvent( I2C1 ) & 0x04 ) != 0x04 )
 8000efe:	4811      	ldr	r0, [pc, #68]	; (8000f44 <I2C_Master_BufferWrite+0x70>)
 8000f00:	f7ff ff8c 	bl	8000e1c <I2C_GetLastEvent>
 8000f04:	4603      	mov	r3, r0
 8000f06:	f003 0304 	and.w	r3, r3, #4
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d0f6      	beq.n	8000efc <I2C_Master_BufferWrite+0x28>
      continue;                 //Poll on BTF
    /* Send the current byte */
    i2c_send_data( I2C1, *pBuffer );
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	480c      	ldr	r0, [pc, #48]	; (8000f44 <I2C_Master_BufferWrite+0x70>)
 8000f14:	4619      	mov	r1, r3
 8000f16:	f004 f949 	bl	80051ac <i2c_send_data>
    /* Point to the next byte to be written */
    pBuffer++;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	607b      	str	r3, [r7, #4]
{
  i2c_send_data( I2C1, *pBuffer );
  pBuffer++;
  NumByteToWrite--;
  /* While there is data to be written */
  while( NumByteToWrite-- ) {
 8000f20:	887b      	ldrh	r3, [r7, #2]
 8000f22:	1e5a      	subs	r2, r3, #1
 8000f24:	807a      	strh	r2, [r7, #2]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d1e7      	bne.n	8000efa <I2C_Master_BufferWrite+0x26>
    pBuffer++;

  }
  /* Test on EV8_2 and clear it, BTF = TxE = 1, DR and shift registers are
     empty */
  while( !I2C_CheckEvent( I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED ) )
 8000f2a:	e000      	b.n	8000f2e <I2C_Master_BufferWrite+0x5a>
    continue;
 8000f2c:	bf00      	nop
    pBuffer++;

  }
  /* Test on EV8_2 and clear it, BTF = TxE = 1, DR and shift registers are
     empty */
  while( !I2C_CheckEvent( I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED ) )
 8000f2e:	4805      	ldr	r0, [pc, #20]	; (8000f44 <I2C_Master_BufferWrite+0x70>)
 8000f30:	4905      	ldr	r1, [pc, #20]	; (8000f48 <I2C_Master_BufferWrite+0x74>)
 8000f32:	f7ff ff45 	bl	8000dc0 <I2C_CheckEvent>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d0f7      	beq.n	8000f2c <I2C_Master_BufferWrite+0x58>
    continue;
}
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	40005400 	.word	0x40005400
 8000f48:	00070084 	.word	0x00070084

08000f4c <I2C_Master_BufferRead>:

static void I2C_Master_BufferRead( uint8_t * pBuffer,
                            uint16_t NumByteToRead )
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	460b      	mov	r3, r1
 8000f56:	807b      	strh	r3, [r7, #2]
  while( !I2C_CheckEvent
 8000f58:	e000      	b.n	8000f5c <I2C_Master_BufferRead+0x10>
         ( I2C1, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED ) )
    continue;
 8000f5a:	bf00      	nop

static void I2C_Master_BufferRead( uint8_t * pBuffer,
                            uint16_t NumByteToRead )
{
  while( !I2C_CheckEvent
         ( I2C1, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED ) )
 8000f5c:	4836      	ldr	r0, [pc, #216]	; (8001038 <I2C_Master_BufferRead+0xec>)
 8000f5e:	4937      	ldr	r1, [pc, #220]	; (800103c <I2C_Master_BufferRead+0xf0>)
 8000f60:	f7ff ff2e 	bl	8000dc0 <I2C_CheckEvent>
 8000f64:	4603      	mov	r3, r0
}

static void I2C_Master_BufferRead( uint8_t * pBuffer,
                            uint16_t NumByteToRead )
{
  while( !I2C_CheckEvent
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d0f7      	beq.n	8000f5a <I2C_Master_BufferRead+0xe>
         ( I2C1, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED ) )
    continue;
  /* While there is data to be read; here the safe procedure is implemented */
  while( NumByteToRead ) {
 8000f6a:	e052      	b.n	8001012 <I2C_Master_BufferRead+0xc6>
    if( NumByteToRead != 3 ) {  /* Receive bytes from first byte until byte N-3 */
 8000f6c:	887b      	ldrh	r3, [r7, #2]
 8000f6e:	2b03      	cmp	r3, #3
 8000f70:	d016      	beq.n	8000fa0 <I2C_Master_BufferRead+0x54>
      while( ( I2C_GetLastEvent( I2C1 ) & 0x00004 ) != 0x000004 )
 8000f72:	e000      	b.n	8000f76 <I2C_Master_BufferRead+0x2a>
        continue;               /* Poll on BTF */
 8000f74:	bf00      	nop
         ( I2C1, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED ) )
    continue;
  /* While there is data to be read; here the safe procedure is implemented */
  while( NumByteToRead ) {
    if( NumByteToRead != 3 ) {  /* Receive bytes from first byte until byte N-3 */
      while( ( I2C_GetLastEvent( I2C1 ) & 0x00004 ) != 0x000004 )
 8000f76:	4830      	ldr	r0, [pc, #192]	; (8001038 <I2C_Master_BufferRead+0xec>)
 8000f78:	f7ff ff50 	bl	8000e1c <I2C_GetLastEvent>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	f003 0304 	and.w	r3, r3, #4
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d0f6      	beq.n	8000f74 <I2C_Master_BufferRead+0x28>
        continue;               /* Poll on BTF */
      /* Read data */
      *pBuffer = I2C_ReceiveData( I2C1 );
 8000f86:	482c      	ldr	r0, [pc, #176]	; (8001038 <I2C_Master_BufferRead+0xec>)
 8000f88:	f7ff fedc 	bl	8000d44 <I2C_ReceiveData>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	461a      	mov	r2, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	701a      	strb	r2, [r3, #0]
      pBuffer++;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3301      	adds	r3, #1
 8000f98:	607b      	str	r3, [r7, #4]
      /* Decrement the read bytes counter */
      NumByteToRead--;
 8000f9a:	887b      	ldrh	r3, [r7, #2]
 8000f9c:	3b01      	subs	r3, #1
 8000f9e:	807b      	strh	r3, [r7, #2]
    }
    if( NumByteToRead == 3 ) {  /* it remains to read three data: data N-2, data N-1, Data N */
 8000fa0:	887b      	ldrh	r3, [r7, #2]
 8000fa2:	2b03      	cmp	r3, #3
 8000fa4:	d135      	bne.n	8001012 <I2C_Master_BufferRead+0xc6>
      /* Data N-2 in DR and data N -1 in shift register */
      while( ( I2C_GetLastEvent( I2C1 ) & 0x000004 ) != 0x0000004 )
 8000fa6:	e000      	b.n	8000faa <I2C_Master_BufferRead+0x5e>
        continue;               /* Poll on BTF */
 8000fa8:	bf00      	nop
      /* Decrement the read bytes counter */
      NumByteToRead--;
    }
    if( NumByteToRead == 3 ) {  /* it remains to read three data: data N-2, data N-1, Data N */
      /* Data N-2 in DR and data N -1 in shift register */
      while( ( I2C_GetLastEvent( I2C1 ) & 0x000004 ) != 0x0000004 )
 8000faa:	4823      	ldr	r0, [pc, #140]	; (8001038 <I2C_Master_BufferRead+0xec>)
 8000fac:	f7ff ff36 	bl	8000e1c <I2C_GetLastEvent>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	f003 0304 	and.w	r3, r3, #4
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d0f6      	beq.n	8000fa8 <I2C_Master_BufferRead+0x5c>
        continue;               /* Poll on BTF */
      /* Clear ACK */
      I2C_AcknowledgeConfig( I2C1, DISABLE );
 8000fba:	481f      	ldr	r0, [pc, #124]	; (8001038 <I2C_Master_BufferRead+0xec>)
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	f7ff ff4f 	bl	8000e60 <I2C_AcknowledgeConfig>
      /* Read Data N-2 */
      *pBuffer = I2C_ReceiveData( I2C1 );
 8000fc2:	481d      	ldr	r0, [pc, #116]	; (8001038 <I2C_Master_BufferRead+0xec>)
 8000fc4:	f7ff febe 	bl	8000d44 <I2C_ReceiveData>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	461a      	mov	r2, r3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	701a      	strb	r2, [r3, #0]
      pBuffer++;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	607b      	str	r3, [r7, #4]
      /* Program the STOP */
      i2c_send_stop( I2C1 );
 8000fd6:	4818      	ldr	r0, [pc, #96]	; (8001038 <I2C_Master_BufferRead+0xec>)
 8000fd8:	f004 f8b0 	bl	800513c <i2c_send_stop>
      /* Read DataN-1 */
      *pBuffer = I2C_ReceiveData( I2C1 );
 8000fdc:	4816      	ldr	r0, [pc, #88]	; (8001038 <I2C_Master_BufferRead+0xec>)
 8000fde:	f7ff feb1 	bl	8000d44 <I2C_ReceiveData>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	701a      	strb	r2, [r3, #0]
      pBuffer++;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	3301      	adds	r3, #1
 8000fee:	607b      	str	r3, [r7, #4]
      while( ( I2C_GetLastEvent( I2C1 ) & 0x00000040 ) != 0x0000040 )
 8000ff0:	e000      	b.n	8000ff4 <I2C_Master_BufferRead+0xa8>
        continue;               /* Poll on RxNE */
 8000ff2:	bf00      	nop
      /* Program the STOP */
      i2c_send_stop( I2C1 );
      /* Read DataN-1 */
      *pBuffer = I2C_ReceiveData( I2C1 );
      pBuffer++;
      while( ( I2C_GetLastEvent( I2C1 ) & 0x00000040 ) != 0x0000040 )
 8000ff4:	4810      	ldr	r0, [pc, #64]	; (8001038 <I2C_Master_BufferRead+0xec>)
 8000ff6:	f7ff ff11 	bl	8000e1c <I2C_GetLastEvent>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001000:	2b00      	cmp	r3, #0
 8001002:	d0f6      	beq.n	8000ff2 <I2C_Master_BufferRead+0xa6>
        continue;               /* Poll on RxNE */
      /* Read DataN */
      *pBuffer = I2C_DR( I2C1 );
 8001004:	4b0e      	ldr	r3, [pc, #56]	; (8001040 <I2C_Master_BufferRead+0xf4>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	b2da      	uxtb	r2, r3
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	701a      	strb	r2, [r3, #0]
      /* Reset the number of bytes to be read by master */
      NumByteToRead = 0;
 800100e:	2300      	movs	r3, #0
 8001010:	807b      	strh	r3, [r7, #2]
{
  while( !I2C_CheckEvent
         ( I2C1, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED ) )
    continue;
  /* While there is data to be read; here the safe procedure is implemented */
  while( NumByteToRead ) {
 8001012:	887b      	ldrh	r3, [r7, #2]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d1a9      	bne.n	8000f6c <I2C_Master_BufferRead+0x20>
      /* Reset the number of bytes to be read by master */
      NumByteToRead = 0;
    }
  }
  /* Make sure that the STOP bit is cleared by Hardware before CR1 write access */
  while( ( I2C_CR1( I2C1 ) & 0x200 ) == 0x200 )
 8001018:	e000      	b.n	800101c <I2C_Master_BufferRead+0xd0>
    continue;
 800101a:	bf00      	nop
      /* Reset the number of bytes to be read by master */
      NumByteToRead = 0;
    }
  }
  /* Make sure that the STOP bit is cleared by Hardware before CR1 write access */
  while( ( I2C_CR1( I2C1 ) & 0x200 ) == 0x200 )
 800101c:	4b06      	ldr	r3, [pc, #24]	; (8001038 <I2C_Master_BufferRead+0xec>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001024:	2b00      	cmp	r3, #0
 8001026:	d1f8      	bne.n	800101a <I2C_Master_BufferRead+0xce>
    continue;
  /* Enable Acknowledgement to be ready for another reception */
  I2C_AcknowledgeConfig( I2C1, ENABLE );
 8001028:	4803      	ldr	r0, [pc, #12]	; (8001038 <I2C_Master_BufferRead+0xec>)
 800102a:	2101      	movs	r1, #1
 800102c:	f7ff ff18 	bl	8000e60 <I2C_AcknowledgeConfig>
}
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40005400 	.word	0x40005400
 800103c:	00030002 	.word	0x00030002
 8001040:	40005410 	.word	0x40005410

08001044 <I2C_Master_BufferRead1Byte>:

static uint8_t I2C_Master_BufferRead1Byte( void )
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
  uint8_t Data;
  volatile uint32_t temp;
  /* Wait until ADDR is set */
  while( !I2C_GetFlagStatus( I2C1, I2C_FLAG_ADDR ) )
 800104a:	e000      	b.n	800104e <I2C_Master_BufferRead1Byte+0xa>
    continue;
 800104c:	bf00      	nop
static uint8_t I2C_Master_BufferRead1Byte( void )
{
  uint8_t Data;
  volatile uint32_t temp;
  /* Wait until ADDR is set */
  while( !I2C_GetFlagStatus( I2C1, I2C_FLAG_ADDR ) )
 800104e:	4818      	ldr	r0, [pc, #96]	; (80010b0 <I2C_Master_BufferRead1Byte+0x6c>)
 8001050:	4918      	ldr	r1, [pc, #96]	; (80010b4 <I2C_Master_BufferRead1Byte+0x70>)
 8001052:	f7ff fe85 	bl	8000d60 <I2C_GetFlagStatus>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d0f7      	beq.n	800104c <I2C_Master_BufferRead1Byte+0x8>
    continue;
  /* Clear ACK */
  I2C_AcknowledgeConfig( I2C1, DISABLE );
 800105c:	4814      	ldr	r0, [pc, #80]	; (80010b0 <I2C_Master_BufferRead1Byte+0x6c>)
 800105e:	2100      	movs	r1, #0
 8001060:	f7ff fefe 	bl	8000e60 <I2C_AcknowledgeConfig>
  /* Clear ADDR flag */
  temp = I2C_SR2( I2C1 );
 8001064:	4b14      	ldr	r3, [pc, #80]	; (80010b8 <I2C_Master_BufferRead1Byte+0x74>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	603b      	str	r3, [r7, #0]
  /* Program the STOP */
  i2c_send_stop( I2C1 );
 800106a:	4811      	ldr	r0, [pc, #68]	; (80010b0 <I2C_Master_BufferRead1Byte+0x6c>)
 800106c:	f004 f866 	bl	800513c <i2c_send_stop>
  while( ( I2C_GetLastEvent( I2C1 ) & 0x0040 ) != 0x000040 )
 8001070:	e000      	b.n	8001074 <I2C_Master_BufferRead1Byte+0x30>
    continue;                   /* Poll on RxNE */
 8001072:	bf00      	nop
  I2C_AcknowledgeConfig( I2C1, DISABLE );
  /* Clear ADDR flag */
  temp = I2C_SR2( I2C1 );
  /* Program the STOP */
  i2c_send_stop( I2C1 );
  while( ( I2C_GetLastEvent( I2C1 ) & 0x0040 ) != 0x000040 )
 8001074:	480e      	ldr	r0, [pc, #56]	; (80010b0 <I2C_Master_BufferRead1Byte+0x6c>)
 8001076:	f7ff fed1 	bl	8000e1c <I2C_GetLastEvent>
 800107a:	4603      	mov	r3, r0
 800107c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001080:	2b00      	cmp	r3, #0
 8001082:	d0f6      	beq.n	8001072 <I2C_Master_BufferRead1Byte+0x2e>
    continue;                   /* Poll on RxNE */
  /* Read the data */
  Data = I2C_ReceiveData( I2C1 );
 8001084:	480a      	ldr	r0, [pc, #40]	; (80010b0 <I2C_Master_BufferRead1Byte+0x6c>)
 8001086:	f7ff fe5d 	bl	8000d44 <I2C_ReceiveData>
 800108a:	4603      	mov	r3, r0
 800108c:	71fb      	strb	r3, [r7, #7]
  /* Make sure that the STOP bit is cleared by Hardware before CR1 write access */
  while( ( I2C_CR1( I2C1 ) & 0x200 ) == 0x200 )
 800108e:	e000      	b.n	8001092 <I2C_Master_BufferRead1Byte+0x4e>
    continue;
 8001090:	bf00      	nop
  while( ( I2C_GetLastEvent( I2C1 ) & 0x0040 ) != 0x000040 )
    continue;                   /* Poll on RxNE */
  /* Read the data */
  Data = I2C_ReceiveData( I2C1 );
  /* Make sure that the STOP bit is cleared by Hardware before CR1 write access */
  while( ( I2C_CR1( I2C1 ) & 0x200 ) == 0x200 )
 8001092:	4b07      	ldr	r3, [pc, #28]	; (80010b0 <I2C_Master_BufferRead1Byte+0x6c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800109a:	2b00      	cmp	r3, #0
 800109c:	d1f8      	bne.n	8001090 <I2C_Master_BufferRead1Byte+0x4c>
    continue;
  /* Enable Acknowledgement to be ready for another reception */
  I2C_AcknowledgeConfig( I2C1, ENABLE );
 800109e:	4804      	ldr	r0, [pc, #16]	; (80010b0 <I2C_Master_BufferRead1Byte+0x6c>)
 80010a0:	2101      	movs	r1, #1
 80010a2:	f7ff fedd 	bl	8000e60 <I2C_AcknowledgeConfig>
  return ( Data );
 80010a6:	79fb      	ldrb	r3, [r7, #7]

}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40005400 	.word	0x40005400
 80010b4:	10000002 	.word	0x10000002
 80010b8:	40005418 	.word	0x40005418

080010bc <I2C_Master_BufferRead2Byte>:

static void I2C_Master_BufferRead2Byte( uint8_t * pBuffer )
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]

  volatile uint32_t temp;
  /* Send EEPROM address for read */
  I2C_CR1( I2C1 ) = 0xC01;      /* ACK=1; POS =1 */
 80010c4:	4b1a      	ldr	r3, [pc, #104]	; (8001130 <I2C_Master_BufferRead2Byte+0x74>)
 80010c6:	f640 4201 	movw	r2, #3073	; 0xc01
 80010ca:	601a      	str	r2, [r3, #0]
  while( !I2C_GetFlagStatus( I2C1, I2C_FLAG_ADDR ) )
 80010cc:	e000      	b.n	80010d0 <I2C_Master_BufferRead2Byte+0x14>
    continue;
 80010ce:	bf00      	nop
{

  volatile uint32_t temp;
  /* Send EEPROM address for read */
  I2C_CR1( I2C1 ) = 0xC01;      /* ACK=1; POS =1 */
  while( !I2C_GetFlagStatus( I2C1, I2C_FLAG_ADDR ) )
 80010d0:	4817      	ldr	r0, [pc, #92]	; (8001130 <I2C_Master_BufferRead2Byte+0x74>)
 80010d2:	4918      	ldr	r1, [pc, #96]	; (8001134 <I2C_Master_BufferRead2Byte+0x78>)
 80010d4:	f7ff fe44 	bl	8000d60 <I2C_GetFlagStatus>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d0f7      	beq.n	80010ce <I2C_Master_BufferRead2Byte+0x12>
    continue;
  /* Clear ADDR */
  temp = I2C_SR2( I2C1 );
 80010de:	4b16      	ldr	r3, [pc, #88]	; (8001138 <I2C_Master_BufferRead2Byte+0x7c>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	60fb      	str	r3, [r7, #12]
  /* Disable ACK */
  I2C_AcknowledgeConfig( I2C1, DISABLE );
 80010e4:	4812      	ldr	r0, [pc, #72]	; (8001130 <I2C_Master_BufferRead2Byte+0x74>)
 80010e6:	2100      	movs	r1, #0
 80010e8:	f7ff feba 	bl	8000e60 <I2C_AcknowledgeConfig>
  while( ( I2C_GetLastEvent( I2C1 ) & 0x0004 ) != 0x00004 )
 80010ec:	e000      	b.n	80010f0 <I2C_Master_BufferRead2Byte+0x34>
    continue;                   /* Poll on BTF */
 80010ee:	bf00      	nop
    continue;
  /* Clear ADDR */
  temp = I2C_SR2( I2C1 );
  /* Disable ACK */
  I2C_AcknowledgeConfig( I2C1, DISABLE );
  while( ( I2C_GetLastEvent( I2C1 ) & 0x0004 ) != 0x00004 )
 80010f0:	480f      	ldr	r0, [pc, #60]	; (8001130 <I2C_Master_BufferRead2Byte+0x74>)
 80010f2:	f7ff fe93 	bl	8000e1c <I2C_GetLastEvent>
 80010f6:	4603      	mov	r3, r0
 80010f8:	f003 0304 	and.w	r3, r3, #4
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d0f6      	beq.n	80010ee <I2C_Master_BufferRead2Byte+0x32>
    continue;                   /* Poll on BTF */
  /* Program the STOP */
  i2c_send_stop( I2C1 );
 8001100:	480b      	ldr	r0, [pc, #44]	; (8001130 <I2C_Master_BufferRead2Byte+0x74>)
 8001102:	f004 f81b 	bl	800513c <i2c_send_stop>
  /* Read first data */
  *pBuffer = I2C_DR( I2C1 );
 8001106:	4b0d      	ldr	r3, [pc, #52]	; (800113c <I2C_Master_BufferRead2Byte+0x80>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	b2da      	uxtb	r2, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	701a      	strb	r2, [r3, #0]
  pBuffer++;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	3301      	adds	r3, #1
 8001114:	607b      	str	r3, [r7, #4]
  /* Read second data */
  *pBuffer = I2C_DR( I2C1 );
 8001116:	4b09      	ldr	r3, [pc, #36]	; (800113c <I2C_Master_BufferRead2Byte+0x80>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	b2da      	uxtb	r2, r3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	701a      	strb	r2, [r3, #0]
  I2C_CR1( I2C1 ) = 0x0401;     /* POS = 0, ACK = 1, PE = 1 */
 8001120:	4b03      	ldr	r3, [pc, #12]	; (8001130 <I2C_Master_BufferRead2Byte+0x74>)
 8001122:	f240 4201 	movw	r2, #1025	; 0x401
 8001126:	601a      	str	r2, [r3, #0]
}
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40005400 	.word	0x40005400
 8001134:	10000002 	.word	0x10000002
 8001138:	40005418 	.word	0x40005418
 800113c:	40005410 	.word	0x40005410

08001140 <I2C_SendStartAndWait>:

void I2C_SendStartAndWait( void )
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* Send START condition */
  i2c_send_start( I2C1 );
 8001144:	4806      	ldr	r0, [pc, #24]	; (8001160 <I2C_SendStartAndWait+0x20>)
 8001146:	f003 fff3 	bl	8005130 <i2c_send_start>
  /* Test on EV5 and clear it */
  while( !I2C_CheckEvent( I2C1, I2C_EVENT_MASTER_MODE_SELECT ) )
 800114a:	e000      	b.n	800114e <I2C_SendStartAndWait+0xe>
    continue;
 800114c:	bf00      	nop
void I2C_SendStartAndWait( void )
{
  /* Send START condition */
  i2c_send_start( I2C1 );
  /* Test on EV5 and clear it */
  while( !I2C_CheckEvent( I2C1, I2C_EVENT_MASTER_MODE_SELECT ) )
 800114e:	4804      	ldr	r0, [pc, #16]	; (8001160 <I2C_SendStartAndWait+0x20>)
 8001150:	4904      	ldr	r1, [pc, #16]	; (8001164 <I2C_SendStartAndWait+0x24>)
 8001152:	f7ff fe35 	bl	8000dc0 <I2C_CheckEvent>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d0f7      	beq.n	800114c <I2C_SendStartAndWait+0xc>
    continue;
};
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40005400 	.word	0x40005400
 8001164:	00030001 	.word	0x00030001

08001168 <TwMasterTransact>:
 *
 * \return The number of bytes received, -1 in case of an error or timeout.
 */
int TwMasterTransact( uint8_t sla, const void *txdata, uint16_t txlen,
                      void *rxdata, uint16_t rxsiz )
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	60b9      	str	r1, [r7, #8]
 8001170:	607b      	str	r3, [r7, #4]
 8001172:	4603      	mov	r3, r0
 8001174:	73fb      	strb	r3, [r7, #15]
 8001176:	4613      	mov	r3, r2
 8001178:	81bb      	strh	r3, [r7, #12]
  if( txlen ) {
 800117a:	89bb      	ldrh	r3, [r7, #12]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d022      	beq.n	80011c6 <TwMasterTransact+0x5e>
    //Transmit data
    while( I2C_GetFlagStatus( I2C1, I2C_FLAG_BUSY ) )
 8001180:	e000      	b.n	8001184 <TwMasterTransact+0x1c>
      continue;
 8001182:	bf00      	nop
int TwMasterTransact( uint8_t sla, const void *txdata, uint16_t txlen,
                      void *rxdata, uint16_t rxsiz )
{
  if( txlen ) {
    //Transmit data
    while( I2C_GetFlagStatus( I2C1, I2C_FLAG_BUSY ) )
 8001184:	4823      	ldr	r0, [pc, #140]	; (8001214 <TwMasterTransact+0xac>)
 8001186:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 800118a:	f7ff fde9 	bl	8000d60 <I2C_GetFlagStatus>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d1f6      	bne.n	8001182 <TwMasterTransact+0x1a>
      continue;
    I2C_SendStartAndWait(  );
 8001194:	f7ff ffd4 	bl	8001140 <I2C_SendStartAndWait>
    I2C_Send7bitAddress( I2C1, sla, I2C_WRITE );
 8001198:	7bfb      	ldrb	r3, [r7, #15]
 800119a:	481e      	ldr	r0, [pc, #120]	; (8001214 <TwMasterTransact+0xac>)
 800119c:	4619      	mov	r1, r3
 800119e:	2200      	movs	r2, #0
 80011a0:	f7ff fe7a 	bl	8000e98 <I2C_Send7bitAddress>
    /* Test on EV6 and clear it */
    while( !I2C_CheckEvent
 80011a4:	e000      	b.n	80011a8 <TwMasterTransact+0x40>
           ( I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ) )
      continue;
 80011a6:	bf00      	nop
      continue;
    I2C_SendStartAndWait(  );
    I2C_Send7bitAddress( I2C1, sla, I2C_WRITE );
    /* Test on EV6 and clear it */
    while( !I2C_CheckEvent
           ( I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ) )
 80011a8:	481a      	ldr	r0, [pc, #104]	; (8001214 <TwMasterTransact+0xac>)
 80011aa:	491b      	ldr	r1, [pc, #108]	; (8001218 <TwMasterTransact+0xb0>)
 80011ac:	f7ff fe08 	bl	8000dc0 <I2C_CheckEvent>
 80011b0:	4603      	mov	r3, r0
    while( I2C_GetFlagStatus( I2C1, I2C_FLAG_BUSY ) )
      continue;
    I2C_SendStartAndWait(  );
    I2C_Send7bitAddress( I2C1, sla, I2C_WRITE );
    /* Test on EV6 and clear it */
    while( !I2C_CheckEvent
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d0f7      	beq.n	80011a6 <TwMasterTransact+0x3e>
           ( I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ) )
      continue;
    I2C_Master_BufferWrite( ( uint8_t * ) txdata, txlen );
 80011b6:	89bb      	ldrh	r3, [r7, #12]
 80011b8:	68b8      	ldr	r0, [r7, #8]
 80011ba:	4619      	mov	r1, r3
 80011bc:	f7ff fe8a 	bl	8000ed4 <I2C_Master_BufferWrite>
    i2c_send_stop( I2C1 );
 80011c0:	4814      	ldr	r0, [pc, #80]	; (8001214 <TwMasterTransact+0xac>)
 80011c2:	f003 ffbb 	bl	800513c <i2c_send_stop>
  };
  if( rxsiz ) {
 80011c6:	8b3b      	ldrh	r3, [r7, #24]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d01e      	beq.n	800120a <TwMasterTransact+0xa2>
    //Receive data
    I2C_SendStartAndWait(  );
 80011cc:	f7ff ffb8 	bl	8001140 <I2C_SendStartAndWait>
    I2C_Send7bitAddress( I2C1, sla, I2C_READ );
 80011d0:	7bfb      	ldrb	r3, [r7, #15]
 80011d2:	4810      	ldr	r0, [pc, #64]	; (8001214 <TwMasterTransact+0xac>)
 80011d4:	4619      	mov	r1, r3
 80011d6:	2201      	movs	r2, #1
 80011d8:	f7ff fe5e 	bl	8000e98 <I2C_Send7bitAddress>
    switch ( rxsiz ) {
 80011dc:	8b3b      	ldrh	r3, [r7, #24]
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d002      	beq.n	80011e8 <TwMasterTransact+0x80>
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d007      	beq.n	80011f6 <TwMasterTransact+0x8e>
 80011e6:	e00a      	b.n	80011fe <TwMasterTransact+0x96>
      case 1:
        ( ( uint8_t * ) rxdata )[0] = I2C_Master_BufferRead1Byte(  );
 80011e8:	f7ff ff2c 	bl	8001044 <I2C_Master_BufferRead1Byte>
 80011ec:	4603      	mov	r3, r0
 80011ee:	461a      	mov	r2, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	701a      	strb	r2, [r3, #0]
        break;
 80011f4:	e009      	b.n	800120a <TwMasterTransact+0xa2>
      case 2:
        I2C_Master_BufferRead2Byte( rxdata );
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff ff60 	bl	80010bc <I2C_Master_BufferRead2Byte>
        break;
 80011fc:	e005      	b.n	800120a <TwMasterTransact+0xa2>
      default:
        I2C_Master_BufferRead( rxdata, rxsiz );
 80011fe:	8b3b      	ldrh	r3, [r7, #24]
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	4619      	mov	r1, r3
 8001204:	f7ff fea2 	bl	8000f4c <I2C_Master_BufferRead>
        break;
 8001208:	bf00      	nop
    };
  };

  return 0;
 800120a:	2300      	movs	r3, #0
}
 800120c:	4618      	mov	r0, r3
 800120e:	3710      	adds	r7, #16
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40005400 	.word	0x40005400
 8001218:	00070082 	.word	0x00070082

0800121c <TwMasterRegRead>:
 * \param rxsiz   Maximum number of bytes to receive.
 *
 * \return The number of bytes received, -1 in case of an error or timeout.
 */
int TwMasterRegRead( uint8_t sla, uint32_t iadr, uint8_t iadrlen, void *rxdata, uint16_t rxsiz )        
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	60b9      	str	r1, [r7, #8]
 8001224:	607b      	str	r3, [r7, #4]
 8001226:	4603      	mov	r3, r0
 8001228:	73fb      	strb	r3, [r7, #15]
 800122a:	4613      	mov	r3, r2
 800122c:	73bb      	strb	r3, [r7, #14]
  if( rxsiz == 0 ) {
 800122e:	8b3b      	ldrh	r3, [r7, #24]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d102      	bne.n	800123a <TwMasterRegRead+0x1e>
    return -1;
 8001234:	f04f 33ff 	mov.w	r3, #4294967295
 8001238:	e049      	b.n	80012ce <TwMasterRegRead+0xb2>
  }

  //Transmit addr
  while( I2C_GetFlagStatus( I2C1, I2C_FLAG_BUSY ) )
 800123a:	e000      	b.n	800123e <TwMasterRegRead+0x22>
    continue;
 800123c:	bf00      	nop
  if( rxsiz == 0 ) {
    return -1;
  }

  //Transmit addr
  while( I2C_GetFlagStatus( I2C1, I2C_FLAG_BUSY ) )
 800123e:	4826      	ldr	r0, [pc, #152]	; (80012d8 <TwMasterRegRead+0xbc>)
 8001240:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001244:	f7ff fd8c 	bl	8000d60 <I2C_GetFlagStatus>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d1f6      	bne.n	800123c <TwMasterRegRead+0x20>
    continue;
  I2C_SendStartAndWait(  );
 800124e:	f7ff ff77 	bl	8001140 <I2C_SendStartAndWait>
  I2C_Send7bitAddress( I2C1, sla, I2C_WRITE );
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	4820      	ldr	r0, [pc, #128]	; (80012d8 <TwMasterRegRead+0xbc>)
 8001256:	4619      	mov	r1, r3
 8001258:	2200      	movs	r2, #0
 800125a:	f7ff fe1d 	bl	8000e98 <I2C_Send7bitAddress>
  /* Test on EV6 and clear it */
  while( !I2C_CheckEvent
 800125e:	e000      	b.n	8001262 <TwMasterRegRead+0x46>
         ( I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ) )
    continue;
 8001260:	bf00      	nop
    continue;
  I2C_SendStartAndWait(  );
  I2C_Send7bitAddress( I2C1, sla, I2C_WRITE );
  /* Test on EV6 and clear it */
  while( !I2C_CheckEvent
         ( I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ) )
 8001262:	481d      	ldr	r0, [pc, #116]	; (80012d8 <TwMasterRegRead+0xbc>)
 8001264:	491d      	ldr	r1, [pc, #116]	; (80012dc <TwMasterRegRead+0xc0>)
 8001266:	f7ff fdab 	bl	8000dc0 <I2C_CheckEvent>
 800126a:	4603      	mov	r3, r0
  while( I2C_GetFlagStatus( I2C1, I2C_FLAG_BUSY ) )
    continue;
  I2C_SendStartAndWait(  );
  I2C_Send7bitAddress( I2C1, sla, I2C_WRITE );
  /* Test on EV6 and clear it */
  while( !I2C_CheckEvent
 800126c:	2b00      	cmp	r3, #0
 800126e:	d0f7      	beq.n	8001260 <TwMasterRegRead+0x44>
         ( I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ) )
    continue;
  I2C_Master_BufferWrite( ( uint8_t * ) & iadr, iadrlen );      
 8001270:	7bbb      	ldrb	r3, [r7, #14]
 8001272:	b29b      	uxth	r3, r3
 8001274:	f107 0208 	add.w	r2, r7, #8
 8001278:	4610      	mov	r0, r2
 800127a:	4619      	mov	r1, r3
 800127c:	f7ff fe2a 	bl	8000ed4 <I2C_Master_BufferWrite>
  if( rxsiz ) {
 8001280:	8b3b      	ldrh	r3, [r7, #24]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d01f      	beq.n	80012c6 <TwMasterRegRead+0xaa>
    I2C_SendStartAndWait(  );
 8001286:	f7ff ff5b 	bl	8001140 <I2C_SendStartAndWait>
    I2C_Send7bitAddress( I2C1, sla, I2C_READ );
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	4812      	ldr	r0, [pc, #72]	; (80012d8 <TwMasterRegRead+0xbc>)
 800128e:	4619      	mov	r1, r3
 8001290:	2201      	movs	r2, #1
 8001292:	f7ff fe01 	bl	8000e98 <I2C_Send7bitAddress>
    switch ( rxsiz ) {
 8001296:	8b3b      	ldrh	r3, [r7, #24]
 8001298:	2b01      	cmp	r3, #1
 800129a:	d002      	beq.n	80012a2 <TwMasterRegRead+0x86>
 800129c:	2b02      	cmp	r3, #2
 800129e:	d007      	beq.n	80012b0 <TwMasterRegRead+0x94>
 80012a0:	e00a      	b.n	80012b8 <TwMasterRegRead+0x9c>
      case 1:
        ( ( uint8_t * ) rxdata )[0] = I2C_Master_BufferRead1Byte(  );
 80012a2:	f7ff fecf 	bl	8001044 <I2C_Master_BufferRead1Byte>
 80012a6:	4603      	mov	r3, r0
 80012a8:	461a      	mov	r2, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	701a      	strb	r2, [r3, #0]
        break;
 80012ae:	e009      	b.n	80012c4 <TwMasterRegRead+0xa8>
      case 2:
        I2C_Master_BufferRead2Byte( rxdata );
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f7ff ff03 	bl	80010bc <I2C_Master_BufferRead2Byte>
        break;
 80012b6:	e005      	b.n	80012c4 <TwMasterRegRead+0xa8>
      default:
        I2C_Master_BufferRead( rxdata, rxsiz );
 80012b8:	8b3b      	ldrh	r3, [r7, #24]
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	4619      	mov	r1, r3
 80012be:	f7ff fe45 	bl	8000f4c <I2C_Master_BufferRead>
        break;
 80012c2:	bf00      	nop
 80012c4:	e002      	b.n	80012cc <TwMasterRegRead+0xb0>
    };
  }
  else {
    i2c_send_stop( I2C1 );
 80012c6:	4804      	ldr	r0, [pc, #16]	; (80012d8 <TwMasterRegRead+0xbc>)
 80012c8:	f003 ff38 	bl	800513c <i2c_send_stop>
  };

  return 0;
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3710      	adds	r7, #16
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40005400 	.word	0x40005400
 80012dc:	00070082 	.word	0x00070082

080012e0 <TwMasterRegWrite>:
 *                or timeout. Number could be less if slave end transmission
 *                with NAK.
 */

int TwMasterRegWrite( uint8_t sla, uint32_t iadr, uint8_t iadrlen, const void *txdata, uint16_t txsiz ) 
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	60b9      	str	r1, [r7, #8]
 80012e8:	607b      	str	r3, [r7, #4]
 80012ea:	4603      	mov	r3, r0
 80012ec:	73fb      	strb	r3, [r7, #15]
 80012ee:	4613      	mov	r3, r2
 80012f0:	73bb      	strb	r3, [r7, #14]
  while( I2C_GetFlagStatus( I2C1, I2C_FLAG_BUSY ) )
 80012f2:	e000      	b.n	80012f6 <TwMasterRegWrite+0x16>
    continue;
 80012f4:	bf00      	nop
 *                with NAK.
 */

int TwMasterRegWrite( uint8_t sla, uint32_t iadr, uint8_t iadrlen, const void *txdata, uint16_t txsiz ) 
{
  while( I2C_GetFlagStatus( I2C1, I2C_FLAG_BUSY ) )
 80012f6:	4818      	ldr	r0, [pc, #96]	; (8001358 <TwMasterRegWrite+0x78>)
 80012f8:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80012fc:	f7ff fd30 	bl	8000d60 <I2C_GetFlagStatus>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d1f6      	bne.n	80012f4 <TwMasterRegWrite+0x14>
    continue;
  I2C_SendStartAndWait(  );
 8001306:	f7ff ff1b 	bl	8001140 <I2C_SendStartAndWait>
  I2C_Send7bitAddress( I2C1, sla, I2C_WRITE );
 800130a:	7bfb      	ldrb	r3, [r7, #15]
 800130c:	4812      	ldr	r0, [pc, #72]	; (8001358 <TwMasterRegWrite+0x78>)
 800130e:	4619      	mov	r1, r3
 8001310:	2200      	movs	r2, #0
 8001312:	f7ff fdc1 	bl	8000e98 <I2C_Send7bitAddress>
  /* Test on EV6 and clear it */
  while( !I2C_CheckEvent
 8001316:	e000      	b.n	800131a <TwMasterRegWrite+0x3a>
         ( I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ) )
    continue;
 8001318:	bf00      	nop
    continue;
  I2C_SendStartAndWait(  );
  I2C_Send7bitAddress( I2C1, sla, I2C_WRITE );
  /* Test on EV6 and clear it */
  while( !I2C_CheckEvent
         ( I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ) )
 800131a:	480f      	ldr	r0, [pc, #60]	; (8001358 <TwMasterRegWrite+0x78>)
 800131c:	490f      	ldr	r1, [pc, #60]	; (800135c <TwMasterRegWrite+0x7c>)
 800131e:	f7ff fd4f 	bl	8000dc0 <I2C_CheckEvent>
 8001322:	4603      	mov	r3, r0
  while( I2C_GetFlagStatus( I2C1, I2C_FLAG_BUSY ) )
    continue;
  I2C_SendStartAndWait(  );
  I2C_Send7bitAddress( I2C1, sla, I2C_WRITE );
  /* Test on EV6 and clear it */
  while( !I2C_CheckEvent
 8001324:	2b00      	cmp	r3, #0
 8001326:	d0f7      	beq.n	8001318 <TwMasterRegWrite+0x38>
         ( I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ) )
    continue;
  I2C_Master_BufferWrite( ( uint8_t * ) & iadr, iadrlen );      
 8001328:	7bbb      	ldrb	r3, [r7, #14]
 800132a:	b29b      	uxth	r3, r3
 800132c:	f107 0208 	add.w	r2, r7, #8
 8001330:	4610      	mov	r0, r2
 8001332:	4619      	mov	r1, r3
 8001334:	f7ff fdce 	bl	8000ed4 <I2C_Master_BufferWrite>
  if( txsiz ) {
 8001338:	8b3b      	ldrh	r3, [r7, #24]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d004      	beq.n	8001348 <TwMasterRegWrite+0x68>
    I2C_Master_BufferWrite( ( uint8_t * ) txdata, txsiz );
 800133e:	8b3b      	ldrh	r3, [r7, #24]
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	4619      	mov	r1, r3
 8001344:	f7ff fdc6 	bl	8000ed4 <I2C_Master_BufferWrite>
  };
  i2c_send_stop( I2C1 );
 8001348:	4803      	ldr	r0, [pc, #12]	; (8001358 <TwMasterRegWrite+0x78>)
 800134a:	f003 fef7 	bl	800513c <i2c_send_stop>

  return 0;
 800134e:	2300      	movs	r3, #0
}
 8001350:	4618      	mov	r0, r3
 8001352:	3710      	adds	r7, #16
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40005400 	.word	0x40005400
 800135c:	00070082 	.word	0x00070082

08001360 <TwSetSpeed>:

static int TwSetSpeed( uint32_t speed )
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  uint16_t result = 0;
 8001368:	2300      	movs	r3, #0
 800136a:	81fb      	strh	r3, [r7, #14]
  i2c_peripheral_disable( I2C1 );
 800136c:	480e      	ldr	r0, [pc, #56]	; (80013a8 <TwSetSpeed+0x48>)
 800136e:	f003 fed9 	bl	8005124 <i2c_peripheral_disable>
  /* Reset tmpreg value */
  /* Configure speed in standard mode */
  /* Standard mode speed calculate */
  result = ( uint16_t ) ( 36000000 / ( speed << 1 ) );
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	4a0d      	ldr	r2, [pc, #52]	; (80013ac <TwSetSpeed+0x4c>)
 8001378:	fbb2 f3f3 	udiv	r3, r2, r3
 800137c:	81fb      	strh	r3, [r7, #14]
  /* Test if CCR value is under 0x4 */
  if( result < 0x04 ) {
 800137e:	89fb      	ldrh	r3, [r7, #14]
 8001380:	2b03      	cmp	r3, #3
 8001382:	d801      	bhi.n	8001388 <TwSetSpeed+0x28>
    /* Set minimum allowed value */
    result = 0x04;
 8001384:	2304      	movs	r3, #4
 8001386:	81fb      	strh	r3, [r7, #14]
  }
  /* Set speed value for standard mode */
  /* Set Maximum Rise Time for standard mode */
  i2c_set_trise( I2C1, 71 );
 8001388:	4807      	ldr	r0, [pc, #28]	; (80013a8 <TwSetSpeed+0x48>)
 800138a:	2147      	movs	r1, #71	; 0x47
 800138c:	f003 ff06 	bl	800519c <i2c_set_trise>
  /* Write to I2C CCR */
  I2C_CCR( I2C1 ) = result;
 8001390:	4b07      	ldr	r3, [pc, #28]	; (80013b0 <TwSetSpeed+0x50>)
 8001392:	89fa      	ldrh	r2, [r7, #14]
 8001394:	601a      	str	r2, [r3, #0]
  /* Enable the selected I2C peripheral */
  i2c_peripheral_enable( I2C1 );
 8001396:	4804      	ldr	r0, [pc, #16]	; (80013a8 <TwSetSpeed+0x48>)
 8001398:	f003 febe 	bl	8005118 <i2c_peripheral_enable>

  return 0;
 800139c:	2300      	movs	r3, #0
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40005400 	.word	0x40005400
 80013ac:	02255100 	.word	0x02255100
 80013b0:	4000541c 	.word	0x4000541c

080013b4 <TwInit>:
 *
 * \param sla Slave address, must be specified as a 7-bit address,
 *            always lower than 128.
 */
int TwInit( uint8_t sla )
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	4603      	mov	r3, r0
 80013bc:	71fb      	strb	r3, [r7, #7]
  uint32_t speed = 100000;
 80013be:	4b1c      	ldr	r3, [pc, #112]	; (8001430 <TwInit+0x7c>)
 80013c0:	60fb      	str	r3, [r7, #12]
  uint16_t tmpreg = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	817b      	strh	r3, [r7, #10]

  I2C_Recover(  );
 80013c6:	f7ff fc7d 	bl	8000cc4 <I2C_Recover>
  I2C_HardwareSetup_I2C1(  );
 80013ca:	f7ff fc59 	bl	8000c80 <I2C_HardwareSetup_I2C1>

  i2c_peripheral_disable( I2C1 );
 80013ce:	4819      	ldr	r0, [pc, #100]	; (8001434 <TwInit+0x80>)
 80013d0:	f003 fea8 	bl	8005124 <i2c_peripheral_disable>
  I2C_CR1( I2C1 ) |= I2C_CR1_SWRST;     //reset
 80013d4:	4b17      	ldr	r3, [pc, #92]	; (8001434 <TwInit+0x80>)
 80013d6:	4a17      	ldr	r2, [pc, #92]	; (8001434 <TwInit+0x80>)
 80013d8:	6812      	ldr	r2, [r2, #0]
 80013da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80013de:	601a      	str	r2, [r3, #0]
  I2C_CR1( I2C1 ) &= ~I2C_CR1_SWRST;    //end_of reset
 80013e0:	4b14      	ldr	r3, [pc, #80]	; (8001434 <TwInit+0x80>)
 80013e2:	4a14      	ldr	r2, [pc, #80]	; (8001434 <TwInit+0x80>)
 80013e4:	6812      	ldr	r2, [r2, #0]
 80013e6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80013ea:	601a      	str	r2, [r3, #0]

  // clock  I2C1 a
  i2c_set_clock_frequency( I2C1, I2C_CR2_FREQ_36MHZ );
 80013ec:	4811      	ldr	r0, [pc, #68]	; (8001434 <TwInit+0x80>)
 80013ee:	2124      	movs	r1, #36	; 0x24
 80013f0:	f003 fec6 	bl	8005180 <i2c_set_clock_frequency>

  /* Set initial rate. */
  TwSetSpeed( speed );
 80013f4:	68f8      	ldr	r0, [r7, #12]
 80013f6:	f7ff ffb3 	bl	8001360 <TwSetSpeed>

  //Clear flags.
  tmpreg = I2C_CR1( I2C1 );
 80013fa:	4b0e      	ldr	r3, [pc, #56]	; (8001434 <TwInit+0x80>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	817b      	strh	r3, [r7, #10]
  tmpreg &= CR1_CLEAR_Mask;
 8001400:	897b      	ldrh	r3, [r7, #10]
 8001402:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8001406:	f023 0302 	bic.w	r3, r3, #2
 800140a:	817b      	strh	r3, [r7, #10]
  tmpreg |= I2C_CR1_ACK;
 800140c:	897b      	ldrh	r3, [r7, #10]
 800140e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001412:	817b      	strh	r3, [r7, #10]
  I2C_CR1( I2C1 ) = tmpreg;
 8001414:	4b07      	ldr	r3, [pc, #28]	; (8001434 <TwInit+0x80>)
 8001416:	897a      	ldrh	r2, [r7, #10]
 8001418:	601a      	str	r2, [r3, #0]
  //
  i2c_set_own_7bit_slave_address( I2C1, sla );
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	4805      	ldr	r0, [pc, #20]	; (8001434 <TwInit+0x80>)
 800141e:	4619      	mov	r1, r3
 8001420:	f003 fe92 	bl	8005148 <i2c_set_own_7bit_slave_address>

  return 0;
 8001424:	2300      	movs	r3, #0
}
 8001426:	4618      	mov	r0, r3
 8001428:	3710      	adds	r7, #16
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	000186a0 	.word	0x000186a0
 8001434:	40005400 	.word	0x40005400

08001438 <common_gpio_setup>:
#include <libopenstm32/rcc.h>
#include <common/io.h>
#include <common/power.h>

void common_gpio_setup( void )
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  rcc_peripheral_enable_clock( &RCC_APB2ENR,
 800143c:	4821      	ldr	r0, [pc, #132]	; (80014c4 <common_gpio_setup+0x8c>)
 800143e:	2168      	movs	r1, #104	; 0x68
 8001440:	f003 f966 	bl	8004710 <rcc_peripheral_enable_clock>
                               IOPEEN | IOPDEN | IOPBEN );


  //Power & Error LEDs
  b5_set_mode( CARD_PWR_LED, GPIO_MODE_OUTPUT_2_MHZ,
 8001444:	4820      	ldr	r0, [pc, #128]	; (80014c8 <common_gpio_setup+0x90>)
 8001446:	2102      	movs	r1, #2
 8001448:	2200      	movs	r2, #0
 800144a:	2310      	movs	r3, #16
 800144c:	f003 fc3a 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_OUTPUT_PUSHPULL );
  b5_clear( CARD_PWR_LED );
 8001450:	481d      	ldr	r0, [pc, #116]	; (80014c8 <common_gpio_setup+0x90>)
 8001452:	2110      	movs	r1, #16
 8001454:	f003 fc28 	bl	8004ca8 <gpio_clear>

  b5_set_mode( CARD_ERR_LED, GPIO_MODE_OUTPUT_2_MHZ,
 8001458:	481b      	ldr	r0, [pc, #108]	; (80014c8 <common_gpio_setup+0x90>)
 800145a:	2102      	movs	r1, #2
 800145c:	2200      	movs	r2, #0
 800145e:	2308      	movs	r3, #8
 8001460:	f003 fc30 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_OUTPUT_PUSHPULL );
  b5_clear( CARD_ERR_LED );
 8001464:	4818      	ldr	r0, [pc, #96]	; (80014c8 <common_gpio_setup+0x90>)
 8001466:	2108      	movs	r1, #8
 8001468:	f003 fc1e 	bl	8004ca8 <gpio_clear>

  //USART2 TX
  b5_set_mode( CARD_USART2_TX, GPIO_MODE_OUTPUT_50_MHZ,
 800146c:	4817      	ldr	r0, [pc, #92]	; (80014cc <common_gpio_setup+0x94>)
 800146e:	2103      	movs	r1, #3
 8001470:	2202      	movs	r2, #2
 8001472:	2320      	movs	r3, #32
 8001474:	f003 fc26 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_OUTPUT_ALTFN_PUSHPULL );
  //USART2 RX
  b5_set_mode( CARD_USART2_RX, GPIO_MODE_INPUT,
 8001478:	4814      	ldr	r0, [pc, #80]	; (80014cc <common_gpio_setup+0x94>)
 800147a:	2100      	movs	r1, #0
 800147c:	2201      	movs	r2, #1
 800147e:	2340      	movs	r3, #64	; 0x40
 8001480:	f003 fc20 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_INPUT_FLOAT );
  
  power_init(  );
 8001484:	f000 f826 	bl	80014d4 <power_init>

  //nCONFIG
  b5_set_mode( CARD_NCONFIG, GPIO_MODE_OUTPUT_2_MHZ,
 8001488:	480f      	ldr	r0, [pc, #60]	; (80014c8 <common_gpio_setup+0x90>)
 800148a:	2102      	movs	r1, #2
 800148c:	2201      	movs	r2, #1
 800148e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001492:	f003 fc17 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_OUTPUT_OPENDRAIN );

  //CONF_DONE
  b5_set_mode( CARD_CONF_DONE, GPIO_MODE_INPUT,
 8001496:	480c      	ldr	r0, [pc, #48]	; (80014c8 <common_gpio_setup+0x90>)
 8001498:	2100      	movs	r1, #0
 800149a:	2201      	movs	r2, #1
 800149c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014a0:	f003 fc10 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_INPUT_FLOAT );

  //nSTATUS
  b5_set_mode( CARD_NSTATUS, GPIO_MODE_INPUT, GPIO_CNF_INPUT_FLOAT );
 80014a4:	480a      	ldr	r0, [pc, #40]	; (80014d0 <common_gpio_setup+0x98>)
 80014a6:	2100      	movs	r1, #0
 80014a8:	2201      	movs	r2, #1
 80014aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014ae:	f003 fc09 	bl	8004cc4 <gpio_set_mode>

  //CRC_ERR
  b5_set_mode( CARD_CRC_ERR, GPIO_MODE_OUTPUT_2_MHZ,
 80014b2:	4807      	ldr	r0, [pc, #28]	; (80014d0 <common_gpio_setup+0x98>)
 80014b4:	2102      	movs	r1, #2
 80014b6:	2201      	movs	r2, #1
 80014b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014bc:	f003 fc02 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_INPUT_FLOAT );

};
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40021018 	.word	0x40021018
 80014c8:	40011800 	.word	0x40011800
 80014cc:	40011400 	.word	0x40011400
 80014d0:	40010c00 	.word	0x40010c00

080014d4 <power_init>:
#include <common/power.h>
#include <libstm32usb/udelay.h>
#include <common/io.h>

void power_init( void )
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  //nPWREN
  //Bugfix that prevents the conroller flushing 
  b5_set_mode(CARD_POWER,GPIO_MODE_INPUT,GPIO_CNF_INPUT_PULL_UPDOWN);
 80014d8:	4807      	ldr	r0, [pc, #28]	; (80014f8 <power_init+0x24>)
 80014da:	2100      	movs	r1, #0
 80014dc:	2202      	movs	r2, #2
 80014de:	2301      	movs	r3, #1
 80014e0:	f003 fbf0 	bl	8004cc4 <gpio_set_mode>
  udelay(3);
 80014e4:	2003      	movs	r0, #3
 80014e6:	f004 f8ad 	bl	8005644 <udelay>
  b5_set_mode(CARD_POWER,GPIO_MODE_OUTPUT_2_MHZ,GPIO_CNF_OUTPUT_PUSHPULL);
 80014ea:	4803      	ldr	r0, [pc, #12]	; (80014f8 <power_init+0x24>)
 80014ec:	2102      	movs	r1, #2
 80014ee:	2200      	movs	r2, #0
 80014f0:	2301      	movs	r3, #1
 80014f2:	f003 fbe7 	bl	8004cc4 <gpio_set_mode>
};
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	40011400 	.word	0x40011400

080014fc <power_on>:

void power_on( void )
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  b5_clear(CARD_POWER);
 8001500:	4806      	ldr	r0, [pc, #24]	; (800151c <power_on+0x20>)
 8001502:	2101      	movs	r1, #1
 8001504:	f003 fbd0 	bl	8004ca8 <gpio_clear>
  udelay(300);
 8001508:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800150c:	f004 f89a 	bl	8005644 <udelay>
  b5_set(CARD_PWR_LED);
 8001510:	4803      	ldr	r0, [pc, #12]	; (8001520 <power_on+0x24>)
 8001512:	2110      	movs	r1, #16
 8001514:	f003 fbc6 	bl	8004ca4 <gpio_set>
};
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	40011400 	.word	0x40011400
 8001520:	40011800 	.word	0x40011800

08001524 <power_off>:

void power_off( void )
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  b5_set(CARD_POWER);
 8001528:	4804      	ldr	r0, [pc, #16]	; (800153c <power_off+0x18>)
 800152a:	2101      	movs	r1, #1
 800152c:	f003 fbba 	bl	8004ca4 <gpio_set>
  b5_clear(CARD_PWR_LED);
 8001530:	4803      	ldr	r0, [pc, #12]	; (8001540 <power_off+0x1c>)
 8001532:	2110      	movs	r1, #16
 8001534:	f003 fbb8 	bl	8004ca8 <gpio_clear>
};
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	40011400 	.word	0x40011400
 8001540:	40011800 	.word	0x40011800

08001544 <power_get>:

// \return 0 - when power off
// \return 1 - when power is on
int power_get( void )
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  return b5_get(CARD_POWER)?0:1;
 8001548:	4805      	ldr	r0, [pc, #20]	; (8001560 <power_get+0x1c>)
 800154a:	2101      	movs	r1, #1
 800154c:	f003 fbb4 	bl	8004cb8 <gpio_get>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	bf14      	ite	ne
 8001556:	2300      	movne	r3, #0
 8001558:	2301      	moveq	r3, #1
 800155a:	b2db      	uxtb	r3, r3
};
 800155c:	4618      	mov	r0, r3
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40011400 	.word	0x40011400

08001564 <df2fpga>:
 *
 * \return -1 on error, 0 otherwise
 */

int df2fpga( void )
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b0c2      	sub	sp, #264	; 0x108
 8001568:	af00      	add	r7, sp, #0
  unsigned int address = DF_FIRMWARE_OFFSET;
 800156a:	2300      	movs	r3, #0
 800156c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
  uint8_t buffer[DF_PAGE_SIZE];
  fpga_reset(  );
 8001570:	f7ff f96a 	bl	8000848 <fpga_reset>
  fpga_begin_conf(  );
 8001574:	f7ff f978 	bl	8000868 <fpga_begin_conf>

  while( !fpga_confdone(  ) ) {
 8001578:	e01a      	b.n	80015b0 <df2fpga+0x4c>
    dataflash_block_read( address, buffer, sizeof( buffer ) );
 800157a:	1d3b      	adds	r3, r7, #4
 800157c:	f8d7 0104 	ldr.w	r0, [r7, #260]	; 0x104
 8001580:	4619      	mov	r1, r3
 8001582:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001586:	f7ff f93d 	bl	8000804 <dataflash_block_read>

    if( fpga_send_ps( buffer, sizeof( buffer ) ) == -EBADBLOCK ) {
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	4618      	mov	r0, r3
 800158e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001592:	f7ff f987 	bl	80008a4 <fpga_send_ps>
 8001596:	4603      	mov	r3, r0
 8001598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800159c:	d102      	bne.n	80015a4 <df2fpga+0x40>
      return -1;
 800159e:	f04f 33ff 	mov.w	r3, #4294967295
 80015a2:	e00b      	b.n	80015bc <df2fpga+0x58>
    };
    address += DF_PAGE_SIZE;
 80015a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80015a8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80015ac:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
  unsigned int address = DF_FIRMWARE_OFFSET;
  uint8_t buffer[DF_PAGE_SIZE];
  fpga_reset(  );
  fpga_begin_conf(  );

  while( !fpga_confdone(  ) ) {
 80015b0:	f7ff f9a4 	bl	80008fc <fpga_confdone>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d0df      	beq.n	800157a <df2fpga+0x16>
      return -1;
    };
    address += DF_PAGE_SIZE;

  };
  return 0;
 80015ba:	2300      	movs	r3, #0
};
 80015bc:	4618      	mov	r0, r3
 80015be:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop

080015c8 <parse_address_data>:
  *
  * \return  0 is parsing successfull
  *	    -1 on error
  */
int parse_address_data( char *input, int *address, int *data )
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b086      	sub	sp, #24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	607a      	str	r2, [r7, #4]
  char *s;

  s = strtok( input, ": \t," );
 80015d4:	68f8      	ldr	r0, [r7, #12]
 80015d6:	490e      	ldr	r1, [pc, #56]	; (8001610 <parse_address_data+0x48>)
 80015d8:	f001 ffa4 	bl	8003524 <strtok>
 80015dc:	6178      	str	r0, [r7, #20]
  if( s != NULL ) {
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d102      	bne.n	80015ea <parse_address_data+0x22>
    //( *address ) = strtol( s, NULL, 16 );
  }
  else {
    return -1;
 80015e4:	f04f 33ff 	mov.w	r3, #4294967295
 80015e8:	e00e      	b.n	8001608 <parse_address_data+0x40>
  }

  s = strtok( NULL, ": \t," );
 80015ea:	2000      	movs	r0, #0
 80015ec:	4908      	ldr	r1, [pc, #32]	; (8001610 <parse_address_data+0x48>)
 80015ee:	f001 ff99 	bl	8003524 <strtok>
 80015f2:	6178      	str	r0, [r7, #20]
  if( s != NULL ) {
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <parse_address_data+0x36>
    //( *data ) = strtol( s, NULL, 16 );
    return 0;
 80015fa:	2300      	movs	r3, #0
 80015fc:	e004      	b.n	8001608 <parse_address_data+0x40>
  }
  else {
    ( *data ) = -1;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f04f 32ff 	mov.w	r2, #4294967295
 8001604:	601a      	str	r2, [r3, #0]
    return 0;
 8001606:	2300      	movs	r3, #0
  }
};
 8001608:	4618      	mov	r0, r3
 800160a:	3718      	adds	r7, #24
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	0800735c 	.word	0x0800735c

08001614 <usb_get_data>:


int usb_get_data( char * buf, int len )
{
 8001614:	b590      	push	{r4, r7, lr}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	6039      	str	r1, [r7, #0]
  int i = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]

  buf[0] = '\0';
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2200      	movs	r2, #0
 8001626:	701a      	strb	r2, [r3, #0]
  while ( i < len  ) { 
 8001628:	e08a      	b.n	8001740 <usb_get_data+0x12c>
    buf[ i ] = getchar( );
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	18d4      	adds	r4, r2, r3
 8001630:	4b83      	ldr	r3, [pc, #524]	; (8001840 <usb_get_data+0x22c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	685a      	ldr	r2, [r3, #4]
 8001638:	3a01      	subs	r2, #1
 800163a:	605a      	str	r2, [r3, #4]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	2b00      	cmp	r3, #0
 8001640:	da0b      	bge.n	800165a <usb_get_data+0x46>
 8001642:	4b7f      	ldr	r3, [pc, #508]	; (8001840 <usb_get_data+0x22c>)
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	4b7e      	ldr	r3, [pc, #504]	; (8001840 <usb_get_data+0x22c>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	4610      	mov	r0, r2
 800164e:	4619      	mov	r1, r3
 8001650:	f001 fecc 	bl	80033ec <__srget_r>
 8001654:	4603      	mov	r3, r0
 8001656:	b2db      	uxtb	r3, r3
 8001658:	e006      	b.n	8001668 <usb_get_data+0x54>
 800165a:	4b79      	ldr	r3, [pc, #484]	; (8001840 <usb_get_data+0x22c>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	685a      	ldr	r2, [r3, #4]
 8001660:	6813      	ldr	r3, [r2, #0]
 8001662:	1c59      	adds	r1, r3, #1
 8001664:	6011      	str	r1, [r2, #0]
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	7023      	strb	r3, [r4, #0]
    putchar( buf[ i ] ); //echo response
 800166a:	4b75      	ldr	r3, [pc, #468]	; (8001840 <usb_get_data+0x22c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	689a      	ldr	r2, [r3, #8]
 8001672:	3a01      	subs	r2, #1
 8001674:	609a      	str	r2, [r3, #8]
 8001676:	689b      	ldr	r3, [r3, #8]
 8001678:	2b00      	cmp	r3, #0
 800167a:	da3b      	bge.n	80016f4 <usb_get_data+0xe0>
 800167c:	4b70      	ldr	r3, [pc, #448]	; (8001840 <usb_get_data+0x22c>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	689a      	ldr	r2, [r3, #8]
 8001684:	4b6e      	ldr	r3, [pc, #440]	; (8001840 <usb_get_data+0x22c>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	429a      	cmp	r2, r3
 800168e:	db21      	blt.n	80016d4 <usb_get_data+0xc0>
 8001690:	4b6b      	ldr	r3, [pc, #428]	; (8001840 <usb_get_data+0x22c>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	68fa      	ldr	r2, [r7, #12]
 800169a:	6879      	ldr	r1, [r7, #4]
 800169c:	440a      	add	r2, r1
 800169e:	7812      	ldrb	r2, [r2, #0]
 80016a0:	701a      	strb	r2, [r3, #0]
 80016a2:	4b67      	ldr	r3, [pc, #412]	; (8001840 <usb_get_data+0x22c>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	2b0a      	cmp	r3, #10
 80016ae:	d006      	beq.n	80016be <usb_get_data+0xaa>
 80016b0:	4b63      	ldr	r3, [pc, #396]	; (8001840 <usb_get_data+0x22c>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	3201      	adds	r2, #1
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	e029      	b.n	8001712 <usb_get_data+0xfe>
 80016be:	4b60      	ldr	r3, [pc, #384]	; (8001840 <usb_get_data+0x22c>)
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	4b5f      	ldr	r3, [pc, #380]	; (8001840 <usb_get_data+0x22c>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	4610      	mov	r0, r2
 80016ca:	210a      	movs	r1, #10
 80016cc:	461a      	mov	r2, r3
 80016ce:	f001 ff71 	bl	80035b4 <__swbuf_r>
 80016d2:	e01e      	b.n	8001712 <usb_get_data+0xfe>
 80016d4:	4b5a      	ldr	r3, [pc, #360]	; (8001840 <usb_get_data+0x22c>)
 80016d6:	6819      	ldr	r1, [r3, #0]
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	4413      	add	r3, r2
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	461a      	mov	r2, r3
 80016e2:	4b57      	ldr	r3, [pc, #348]	; (8001840 <usb_get_data+0x22c>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	4608      	mov	r0, r1
 80016ea:	4611      	mov	r1, r2
 80016ec:	461a      	mov	r2, r3
 80016ee:	f001 ff61 	bl	80035b4 <__swbuf_r>
 80016f2:	e00e      	b.n	8001712 <usb_get_data+0xfe>
 80016f4:	4b52      	ldr	r3, [pc, #328]	; (8001840 <usb_get_data+0x22c>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	6879      	ldr	r1, [r7, #4]
 8001700:	440a      	add	r2, r1
 8001702:	7812      	ldrb	r2, [r2, #0]
 8001704:	701a      	strb	r2, [r3, #0]
 8001706:	4b4e      	ldr	r3, [pc, #312]	; (8001840 <usb_get_data+0x22c>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	3201      	adds	r2, #1
 8001710:	601a      	str	r2, [r3, #0]

    if( ( buf[ i ] == '\n' ) || ( buf[i] == '\r' ) ) {
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	4413      	add	r3, r2
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	2b0a      	cmp	r3, #10
 800171c:	d005      	beq.n	800172a <usb_get_data+0x116>
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	4413      	add	r3, r2
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	2b0d      	cmp	r3, #13
 8001728:	d107      	bne.n	800173a <usb_get_data+0x126>
      buf[ i ] = '\0';
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	4413      	add	r3, r2
 8001730:	2200      	movs	r2, #0
 8001732:	701a      	strb	r2, [r3, #0]
      return i - 1;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	3b01      	subs	r3, #1
 8001738:	e07e      	b.n	8001838 <usb_get_data+0x224>
    }

    i++;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	3301      	adds	r3, #1
 800173e:	60fb      	str	r3, [r7, #12]
int usb_get_data( char * buf, int len )
{
  int i = 0;

  buf[0] = '\0';
  while ( i < len  ) { 
 8001740:	68fa      	ldr	r2, [r7, #12]
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	429a      	cmp	r2, r3
 8001746:	f6ff af70 	blt.w	800162a <usb_get_data+0x16>

    i++;
  }

  //if string too large, we just clear rx buffer
  char dummy = 0;
 800174a:	2300      	movs	r3, #0
 800174c:	72fb      	strb	r3, [r7, #11]
  do {
    dummy = getchar( );
 800174e:	4b3c      	ldr	r3, [pc, #240]	; (8001840 <usb_get_data+0x22c>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	685a      	ldr	r2, [r3, #4]
 8001756:	3a01      	subs	r2, #1
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	2b00      	cmp	r3, #0
 800175e:	da0b      	bge.n	8001778 <usb_get_data+0x164>
 8001760:	4b37      	ldr	r3, [pc, #220]	; (8001840 <usb_get_data+0x22c>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	4b36      	ldr	r3, [pc, #216]	; (8001840 <usb_get_data+0x22c>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	4610      	mov	r0, r2
 800176c:	4619      	mov	r1, r3
 800176e:	f001 fe3d 	bl	80033ec <__srget_r>
 8001772:	4603      	mov	r3, r0
 8001774:	b2db      	uxtb	r3, r3
 8001776:	e006      	b.n	8001786 <usb_get_data+0x172>
 8001778:	4b31      	ldr	r3, [pc, #196]	; (8001840 <usb_get_data+0x22c>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	685a      	ldr	r2, [r3, #4]
 800177e:	6813      	ldr	r3, [r2, #0]
 8001780:	1c59      	adds	r1, r3, #1
 8001782:	6011      	str	r1, [r2, #0]
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	72fb      	strb	r3, [r7, #11]
    putchar( dummy ); // echo response
 8001788:	4b2d      	ldr	r3, [pc, #180]	; (8001840 <usb_get_data+0x22c>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	689a      	ldr	r2, [r3, #8]
 8001790:	3a01      	subs	r2, #1
 8001792:	609a      	str	r2, [r3, #8]
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	2b00      	cmp	r3, #0
 8001798:	da34      	bge.n	8001804 <usb_get_data+0x1f0>
 800179a:	4b29      	ldr	r3, [pc, #164]	; (8001840 <usb_get_data+0x22c>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	689a      	ldr	r2, [r3, #8]
 80017a2:	4b27      	ldr	r3, [pc, #156]	; (8001840 <usb_get_data+0x22c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	689b      	ldr	r3, [r3, #8]
 80017a8:	699b      	ldr	r3, [r3, #24]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	db1e      	blt.n	80017ec <usb_get_data+0x1d8>
 80017ae:	4b24      	ldr	r3, [pc, #144]	; (8001840 <usb_get_data+0x22c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	7afa      	ldrb	r2, [r7, #11]
 80017b8:	701a      	strb	r2, [r3, #0]
 80017ba:	4b21      	ldr	r3, [pc, #132]	; (8001840 <usb_get_data+0x22c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b0a      	cmp	r3, #10
 80017c6:	d006      	beq.n	80017d6 <usb_get_data+0x1c2>
 80017c8:	4b1d      	ldr	r3, [pc, #116]	; (8001840 <usb_get_data+0x22c>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	3201      	adds	r2, #1
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	e022      	b.n	800181c <usb_get_data+0x208>
 80017d6:	4b1a      	ldr	r3, [pc, #104]	; (8001840 <usb_get_data+0x22c>)
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	4b19      	ldr	r3, [pc, #100]	; (8001840 <usb_get_data+0x22c>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	4610      	mov	r0, r2
 80017e2:	210a      	movs	r1, #10
 80017e4:	461a      	mov	r2, r3
 80017e6:	f001 fee5 	bl	80035b4 <__swbuf_r>
 80017ea:	e017      	b.n	800181c <usb_get_data+0x208>
 80017ec:	4b14      	ldr	r3, [pc, #80]	; (8001840 <usb_get_data+0x22c>)
 80017ee:	6819      	ldr	r1, [r3, #0]
 80017f0:	7afa      	ldrb	r2, [r7, #11]
 80017f2:	4b13      	ldr	r3, [pc, #76]	; (8001840 <usb_get_data+0x22c>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	4608      	mov	r0, r1
 80017fa:	4611      	mov	r1, r2
 80017fc:	461a      	mov	r2, r3
 80017fe:	f001 fed9 	bl	80035b4 <__swbuf_r>
 8001802:	e00b      	b.n	800181c <usb_get_data+0x208>
 8001804:	4b0e      	ldr	r3, [pc, #56]	; (8001840 <usb_get_data+0x22c>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	7afa      	ldrb	r2, [r7, #11]
 800180e:	701a      	strb	r2, [r3, #0]
 8001810:	4b0b      	ldr	r3, [pc, #44]	; (8001840 <usb_get_data+0x22c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	3201      	adds	r2, #1
 800181a:	601a      	str	r2, [r3, #0]
  } while( ( dummy != '\n' ) && ( dummy != '\r' ) );
 800181c:	7afb      	ldrb	r3, [r7, #11]
 800181e:	2b0a      	cmp	r3, #10
 8001820:	d002      	beq.n	8001828 <usb_get_data+0x214>
 8001822:	7afb      	ldrb	r3, [r7, #11]
 8001824:	2b0d      	cmp	r3, #13
 8001826:	d192      	bne.n	800174e <usb_get_data+0x13a>

  buf[len - 1] = '\0';
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	3b01      	subs	r3, #1
 800182c:	687a      	ldr	r2, [r7, #4]
 800182e:	4413      	add	r3, r2
 8001830:	2200      	movs	r2, #0
 8001832:	701a      	strb	r2, [r3, #0]

  return -1;
 8001834:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001838:	4618      	mov	r0, r3
 800183a:	3714      	adds	r7, #20
 800183c:	46bd      	mov	sp, r7
 800183e:	bd90      	pop	{r4, r7, pc}
 8001840:	20000580 	.word	0x20000580

08001844 <command_rw_callback>:
  * \return return -1 on error, 0 otherwise
  */
int command_rw_callback( read_callback read, write_callback write,
                         checkranges_callback addr_check,
                         checkranges_callback data_check )
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b08e      	sub	sp, #56	; 0x38
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
 8001850:	603b      	str	r3, [r7, #0]
  char buf[25];
  int ret = usb_get_data( buf, 25 );
 8001852:	f107 0318 	add.w	r3, r7, #24
 8001856:	4618      	mov	r0, r3
 8001858:	2119      	movs	r1, #25
 800185a:	f7ff fedb 	bl	8001614 <usb_get_data>
 800185e:	6378      	str	r0, [r7, #52]	; 0x34

  if( ret > 0 ) {
 8001860:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001862:	2b00      	cmp	r3, #0
 8001864:	dd31      	ble.n	80018ca <command_rw_callback+0x86>
    int a = 0, d = 0;
 8001866:	2300      	movs	r3, #0
 8001868:	617b      	str	r3, [r7, #20]
 800186a:	2300      	movs	r3, #0
 800186c:	613b      	str	r3, [r7, #16]
    ret = parse_address_data( buf, &a, &d );
 800186e:	f107 0118 	add.w	r1, r7, #24
 8001872:	f107 0214 	add.w	r2, r7, #20
 8001876:	f107 0310 	add.w	r3, r7, #16
 800187a:	4608      	mov	r0, r1
 800187c:	4611      	mov	r1, r2
 800187e:	461a      	mov	r2, r3
 8001880:	f7ff fea2 	bl	80015c8 <parse_address_data>
 8001884:	6378      	str	r0, [r7, #52]	; 0x34
    if( ret == 0 ) {
 8001886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001888:	2b00      	cmp	r3, #0
 800188a:	d11c      	bne.n	80018c6 <command_rw_callback+0x82>
      if( addr_check( a ) )
 800188c:	697a      	ldr	r2, [r7, #20]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4610      	mov	r0, r2
 8001892:	4798      	blx	r3
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d002      	beq.n	80018a0 <command_rw_callback+0x5c>
        return -1;
 800189a:	f04f 33ff 	mov.w	r3, #4294967295
 800189e:	e016      	b.n	80018ce <command_rw_callback+0x8a>
      if( d < 0 ) {
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	db0f      	blt.n	80018c6 <command_rw_callback+0x82>
        //printf( "\n\r%04x\n\r", read( a ) );
      }
      else {
        if( data_check( d ) )
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	4610      	mov	r0, r2
 80018ac:	4798      	blx	r3
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d002      	beq.n	80018ba <command_rw_callback+0x76>
          return -1;
 80018b4:	f04f 33ff 	mov.w	r3, #4294967295
 80018b8:	e009      	b.n	80018ce <command_rw_callback+0x8a>
        write( a, d );
 80018ba:	6979      	ldr	r1, [r7, #20]
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	4608      	mov	r0, r1
 80018c2:	4611      	mov	r1, r2
 80018c4:	4798      	blx	r3
      }
    }

    return 0;
 80018c6:	2300      	movs	r3, #0
 80018c8:	e001      	b.n	80018ce <command_rw_callback+0x8a>
  }
  return -1;
 80018ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3738      	adds	r7, #56	; 0x38
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop

080018d8 <command>:

void command( cmd_callback cmd )
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  if( cmd(  ) ) {
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4798      	blx	r3
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d007      	beq.n	80018fa <command+0x22>
    puts( "\n\rERROR\n\r" );
 80018ea:	4809      	ldr	r0, [pc, #36]	; (8001910 <command+0x38>)
 80018ec:	f001 fd72 	bl	80033d4 <puts>
    b5_set( CARD_ERR_LED );   //Red user led
 80018f0:	4808      	ldr	r0, [pc, #32]	; (8001914 <command+0x3c>)
 80018f2:	2108      	movs	r1, #8
 80018f4:	f003 f9d6 	bl	8004ca4 <gpio_set>
 80018f8:	e006      	b.n	8001908 <command+0x30>
  }
  else {
    puts( "\n\rOK\n\r" );
 80018fa:	4807      	ldr	r0, [pc, #28]	; (8001918 <command+0x40>)
 80018fc:	f001 fd6a 	bl	80033d4 <puts>
    b5_clear( CARD_ERR_LED ); //Red user led
 8001900:	4804      	ldr	r0, [pc, #16]	; (8001914 <command+0x3c>)
 8001902:	2108      	movs	r1, #8
 8001904:	f003 f9d0 	bl	8004ca8 <gpio_clear>
  };
};
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	08007364 	.word	0x08007364
 8001914:	40011800 	.word	0x40011800
 8001918:	08007370 	.word	0x08007370

0800191c <dump_nregs_offs>:

void dump_nregs_offs( uint16_t num, uint16_t offs ) 
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	4602      	mov	r2, r0
 8001924:	460b      	mov	r3, r1
 8001926:	80fa      	strh	r2, [r7, #6]
 8001928:	80bb      	strh	r3, [r7, #4]
  int i, j;

  for( i = offs; i < offs + num; i += 8 ) {
 800192a:	88bb      	ldrh	r3, [r7, #4]
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	e00e      	b.n	800194e <dump_nregs_offs+0x32>
    //printf( "%08x :", i );
    for( j = 0; j < 8; j++ ) {
 8001930:	2300      	movs	r3, #0
 8001932:	60bb      	str	r3, [r7, #8]
 8001934:	e002      	b.n	800193c <dump_nregs_offs+0x20>
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	3301      	adds	r3, #1
 800193a:	60bb      	str	r3, [r7, #8]
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	2b07      	cmp	r3, #7
 8001940:	ddf9      	ble.n	8001936 <dump_nregs_offs+0x1a>
      //printf( " %04x", fpgaregs_read( i + j ) );
    };
    puts( "\r" );
 8001942:	4807      	ldr	r0, [pc, #28]	; (8001960 <dump_nregs_offs+0x44>)
 8001944:	f001 fd46 	bl	80033d4 <puts>

void dump_nregs_offs( uint16_t num, uint16_t offs ) 
{
  int i, j;

  for( i = offs; i < offs + num; i += 8 ) {
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	3308      	adds	r3, #8
 800194c:	60fb      	str	r3, [r7, #12]
 800194e:	88ba      	ldrh	r2, [r7, #4]
 8001950:	88fb      	ldrh	r3, [r7, #6]
 8001952:	441a      	add	r2, r3
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	429a      	cmp	r2, r3
 8001958:	dcea      	bgt.n	8001930 <dump_nregs_offs+0x14>
    for( j = 0; j < 8; j++ ) {
      //printf( " %04x", fpgaregs_read( i + j ) );
    };
    puts( "\r" );
  };
} 
 800195a:	3710      	adds	r7, #16
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	08007378 	.word	0x08007378

08001964 <spi1_setup>:
 *    - software control of NSS pin
 *
 *  SPI1 interface is connected to FPGA on the B5-E1-4 board.
 */
void spi1_setup( void )
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
  // turn on the SPI1 bus
  rcc_peripheral_enable_clock( &RCC_APB2ENR,
 800196a:	481d      	ldr	r0, [pc, #116]	; (80019e0 <spi1_setup+0x7c>)
 800196c:	f241 0105 	movw	r1, #4101	; 0x1005
 8001970:	f002 fece 	bl	8004710 <rcc_peripheral_enable_clock>
                               SPI1EN | IOPAEN | AFIOEN );

  // SCK, MOSI
  b5_set_mode( CARD_SPI1_SCK, GPIO_MODE_OUTPUT_50_MHZ,
 8001974:	481b      	ldr	r0, [pc, #108]	; (80019e4 <spi1_setup+0x80>)
 8001976:	2103      	movs	r1, #3
 8001978:	2202      	movs	r2, #2
 800197a:	2320      	movs	r3, #32
 800197c:	f003 f9a2 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_OUTPUT_ALTFN_PUSHPULL );

  b5_set_mode( CARD_SPI1_MOSI, GPIO_MODE_OUTPUT_50_MHZ,
 8001980:	4818      	ldr	r0, [pc, #96]	; (80019e4 <spi1_setup+0x80>)
 8001982:	2103      	movs	r1, #3
 8001984:	2202      	movs	r2, #2
 8001986:	2380      	movs	r3, #128	; 0x80
 8001988:	f003 f99c 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_OUTPUT_ALTFN_PUSHPULL );
  // NSS
  b5_set_mode( CARD_SPI1_NSS, GPIO_MODE_OUTPUT_50_MHZ,
 800198c:	4815      	ldr	r0, [pc, #84]	; (80019e4 <spi1_setup+0x80>)
 800198e:	2103      	movs	r1, #3
 8001990:	2200      	movs	r2, #0
 8001992:	2310      	movs	r3, #16
 8001994:	f003 f996 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_OUTPUT_PUSHPULL );

  //MISO
  b5_set_mode( CARD_SPI1_MISO, GPIO_MODE_INPUT,
 8001998:	4812      	ldr	r0, [pc, #72]	; (80019e4 <spi1_setup+0x80>)
 800199a:	2100      	movs	r1, #0
 800199c:	2201      	movs	r2, #1
 800199e:	2340      	movs	r3, #64	; 0x40
 80019a0:	f003 f990 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_INPUT_FLOAT );

  uint16_t r = 0;
 80019a4:	2300      	movs	r3, #0
 80019a6:	80fb      	strh	r3, [r7, #6]
  r = SPI1->CR1;
 80019a8:	4b0f      	ldr	r3, [pc, #60]	; (80019e8 <spi1_setup+0x84>)
 80019aa:	881b      	ldrh	r3, [r3, #0]
 80019ac:	80fb      	strh	r3, [r7, #6]
  r &= CR1_CLEAR_Mask;
 80019ae:	88fb      	ldrh	r3, [r7, #6]
 80019b0:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 80019b4:	80fb      	strh	r3, [r7, #6]

  r |= SPI_BaudRatePrescaler_4 |
 80019b6:	88fb      	ldrh	r3, [r7, #6]
 80019b8:	f443 7363 	orr.w	r3, r3, #908	; 0x38c
 80019bc:	80fb      	strh	r3, [r7, #6]
    SPI_CPOL_Low | SPI_CPHA_1Edge | SPI_DataSize_8b |
    SPI_FirstBit_LSB | SPI_Mode_Master | SPI_NSS_Soft;

  SPI1->CR1 = r;
 80019be:	4b0a      	ldr	r3, [pc, #40]	; (80019e8 <spi1_setup+0x84>)
 80019c0:	88fa      	ldrh	r2, [r7, #6]
 80019c2:	801a      	strh	r2, [r3, #0]
  SPI1->CR1 |= SPI_Enable;
 80019c4:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <spi1_setup+0x84>)
 80019c6:	4a08      	ldr	r2, [pc, #32]	; (80019e8 <spi1_setup+0x84>)
 80019c8:	8812      	ldrh	r2, [r2, #0]
 80019ca:	b292      	uxth	r2, r2
 80019cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019d0:	b292      	uxth	r2, r2
 80019d2:	801a      	strh	r2, [r3, #0]
  
  spi1_slave_select(0);
 80019d4:	2000      	movs	r0, #0
 80019d6:	f000 f903 	bl	8001be0 <spi1_slave_select>
};
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40021018 	.word	0x40021018
 80019e4:	40010800 	.word	0x40010800
 80019e8:	40013000 	.word	0x40013000

080019ec <spi2_setup>:
 *    - software control of NSS pin: NSS unused, this pin is used as status input
 *
 *  SPI2 interface is connected to Passive serial interface of FPGA on the B5-E1-4 board.
 */
void spi2_setup( void )
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
  // turn on the SPI2 bus
  rcc_peripheral_enable_clock( &RCC_APB1ENR, SPI2EN );
 80019f2:	4819      	ldr	r0, [pc, #100]	; (8001a58 <spi2_setup+0x6c>)
 80019f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019f8:	f002 fe8a 	bl	8004710 <rcc_peripheral_enable_clock>
  rcc_peripheral_enable_clock( &RCC_APB2ENR, IOPBEN );
 80019fc:	4817      	ldr	r0, [pc, #92]	; (8001a5c <spi2_setup+0x70>)
 80019fe:	2108      	movs	r1, #8
 8001a00:	f002 fe86 	bl	8004710 <rcc_peripheral_enable_clock>

  // setting up the alternate functions
  b5_set_mode( CARD_SPI2_SCK, GPIO_MODE_OUTPUT_50_MHZ,
 8001a04:	4816      	ldr	r0, [pc, #88]	; (8001a60 <spi2_setup+0x74>)
 8001a06:	2103      	movs	r1, #3
 8001a08:	2202      	movs	r2, #2
 8001a0a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a0e:	f003 f959 	bl	8004cc4 <gpio_set_mode>
                 GPIO_CNF_OUTPUT_ALTFN_PUSHPULL );

  b5_set_mode( CARD_SPI2_MOSI, GPIO_MODE_OUTPUT_50_MHZ,
 8001a12:	4813      	ldr	r0, [pc, #76]	; (8001a60 <spi2_setup+0x74>)
 8001a14:	2103      	movs	r1, #3
 8001a16:	2202      	movs	r2, #2
 8001a18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a1c:	f003 f952 	bl	8004cc4 <gpio_set_mode>
                 GPIO_CNF_OUTPUT_ALTFN_PUSHPULL );

  uint16_t r = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	80fb      	strh	r3, [r7, #6]
  r = SPI2->CR1;
 8001a24:	4b0f      	ldr	r3, [pc, #60]	; (8001a64 <spi2_setup+0x78>)
 8001a26:	881b      	ldrh	r3, [r3, #0]
 8001a28:	80fb      	strh	r3, [r7, #6]
  r &= CR1_CLEAR_Mask;
 8001a2a:	88fb      	ldrh	r3, [r7, #6]
 8001a2c:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8001a30:	80fb      	strh	r3, [r7, #6]

  r |= SPI_BaudRatePrescaler_4 |
 8001a32:	88fb      	ldrh	r3, [r7, #6]
 8001a34:	f443 7363 	orr.w	r3, r3, #908	; 0x38c
 8001a38:	80fb      	strh	r3, [r7, #6]
    SPI_CPOL_Low | SPI_CPHA_1Edge | SPI_DataSize_8b |
    SPI_FirstBit_LSB | SPI_Mode_Master | SPI_NSS_Soft;

  SPI2->CR1 = r;
 8001a3a:	4b0a      	ldr	r3, [pc, #40]	; (8001a64 <spi2_setup+0x78>)
 8001a3c:	88fa      	ldrh	r2, [r7, #6]
 8001a3e:	801a      	strh	r2, [r3, #0]
  SPI2->CR1 |= SPI_Enable;
 8001a40:	4b08      	ldr	r3, [pc, #32]	; (8001a64 <spi2_setup+0x78>)
 8001a42:	4a08      	ldr	r2, [pc, #32]	; (8001a64 <spi2_setup+0x78>)
 8001a44:	8812      	ldrh	r2, [r2, #0]
 8001a46:	b292      	uxth	r2, r2
 8001a48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a4c:	b292      	uxth	r2, r2
 8001a4e:	801a      	strh	r2, [r3, #0]
};
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	4002101c 	.word	0x4002101c
 8001a5c:	40021018 	.word	0x40021018
 8001a60:	40010c00 	.word	0x40010c00
 8001a64:	40003800 	.word	0x40003800

08001a68 <spi3_setup>:
 *    - maximum speed
 *
 *  SPI3 interface is connected to DataFlash on the B5-MOD-MC board.
 */
void spi3_setup( void )
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
  rcc_peripheral_enable_clock( &RCC_APB2ENR,
 8001a6e:	4823      	ldr	r0, [pc, #140]	; (8001afc <spi3_setup+0x94>)
 8001a70:	2131      	movs	r1, #49	; 0x31
 8001a72:	f002 fe4d 	bl	8004710 <rcc_peripheral_enable_clock>
                               IOPCEN | IOPDEN | AFIOEN );
  rcc_peripheral_enable_clock( &RCC_APB1ENR, SPI3EN );
 8001a76:	4822      	ldr	r0, [pc, #136]	; (8001b00 <spi3_setup+0x98>)
 8001a78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a7c:	f002 fe48 	bl	8004710 <rcc_peripheral_enable_clock>

  // remappind SPI3 to port C
  AFIO_MAPR |= AFIO_MAPR_SPI3_REMAP;
 8001a80:	4b20      	ldr	r3, [pc, #128]	; (8001b04 <spi3_setup+0x9c>)
 8001a82:	4a20      	ldr	r2, [pc, #128]	; (8001b04 <spi3_setup+0x9c>)
 8001a84:	6812      	ldr	r2, [r2, #0]
 8001a86:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001a8a:	601a      	str	r2, [r3, #0]

  // SCK, MOSI
  b5_set_mode( CARD_SPI3_SCK, GPIO_MODE_OUTPUT_50_MHZ,
 8001a8c:	481e      	ldr	r0, [pc, #120]	; (8001b08 <spi3_setup+0xa0>)
 8001a8e:	2103      	movs	r1, #3
 8001a90:	2202      	movs	r2, #2
 8001a92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a96:	f003 f915 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_OUTPUT_ALTFN_PUSHPULL );

  b5_set_mode( CARD_SPI3_MOSI, GPIO_MODE_OUTPUT_50_MHZ,
 8001a9a:	481b      	ldr	r0, [pc, #108]	; (8001b08 <spi3_setup+0xa0>)
 8001a9c:	2103      	movs	r1, #3
 8001a9e:	2202      	movs	r2, #2
 8001aa0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aa4:	f003 f90e 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_OUTPUT_ALTFN_PUSHPULL );
  // NSS
  b5_set_mode( CARD_SPI3_NSS, GPIO_MODE_OUTPUT_50_MHZ,
 8001aa8:	4818      	ldr	r0, [pc, #96]	; (8001b0c <spi3_setup+0xa4>)
 8001aaa:	2103      	movs	r1, #3
 8001aac:	2200      	movs	r2, #0
 8001aae:	2304      	movs	r3, #4
 8001ab0:	f003 f908 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_OUTPUT_PUSHPULL );

  //MISO
  b5_set_mode( CARD_SPI3_MISO, GPIO_MODE_INPUT,
 8001ab4:	4814      	ldr	r0, [pc, #80]	; (8001b08 <spi3_setup+0xa0>)
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001abe:	f003 f901 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_INPUT_FLOAT );

  unsigned short r = SPI3->CR1;
 8001ac2:	4b13      	ldr	r3, [pc, #76]	; (8001b10 <spi3_setup+0xa8>)
 8001ac4:	881b      	ldrh	r3, [r3, #0]
 8001ac6:	80fb      	strh	r3, [r7, #6]
  r &= CR1_CLEAR_Mask;
 8001ac8:	88fb      	ldrh	r3, [r7, #6]
 8001aca:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8001ace:	80fb      	strh	r3, [r7, #6]
  r |= SPI_BaudRatePrescaler_4 |
 8001ad0:	88fb      	ldrh	r3, [r7, #6]
 8001ad2:	f443 7343 	orr.w	r3, r3, #780	; 0x30c
 8001ad6:	80fb      	strh	r3, [r7, #6]
    SPI_CPOL_Low |
    SPI_CPHA_1Edge |
    SPI_DataSize_8b |
    SPI_FirstBit_MSB | SPI_Mode_Master | SPI_NSS_Soft;
  SPI3->CR1 = r;
 8001ad8:	4b0d      	ldr	r3, [pc, #52]	; (8001b10 <spi3_setup+0xa8>)
 8001ada:	88fa      	ldrh	r2, [r7, #6]
 8001adc:	801a      	strh	r2, [r3, #0]
  SPI3->CR1 |= SPI_Enable;
 8001ade:	4b0c      	ldr	r3, [pc, #48]	; (8001b10 <spi3_setup+0xa8>)
 8001ae0:	4a0b      	ldr	r2, [pc, #44]	; (8001b10 <spi3_setup+0xa8>)
 8001ae2:	8812      	ldrh	r2, [r2, #0]
 8001ae4:	b292      	uxth	r2, r2
 8001ae6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001aea:	b292      	uxth	r2, r2
 8001aec:	801a      	strh	r2, [r3, #0]

  spi3_slave_select(0);
 8001aee:	2000      	movs	r0, #0
 8001af0:	f000 f810 	bl	8001b14 <spi3_slave_select>
};
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40021018 	.word	0x40021018
 8001b00:	4002101c 	.word	0x4002101c
 8001b04:	40010004 	.word	0x40010004
 8001b08:	40011000 	.word	0x40011000
 8001b0c:	40011400 	.word	0x40011400
 8001b10:	40003c00 	.word	0x40003c00

08001b14 <spi3_slave_select>:
/** SPI3 NSS control. Implemented via simple GPIO pin.
 *
 * \param state -- 1 means active(gnd). 0 means inactive NSS state (vcc).
 */
void spi3_slave_select( unsigned char state )
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	71fb      	strb	r3, [r7, #7]
  if( state ) {
 8001b1e:	79fb      	ldrb	r3, [r7, #7]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d004      	beq.n	8001b2e <spi3_slave_select+0x1a>
    b5_clear( CARD_SPI3_NSS );
 8001b24:	4805      	ldr	r0, [pc, #20]	; (8001b3c <spi3_slave_select+0x28>)
 8001b26:	2104      	movs	r1, #4
 8001b28:	f003 f8be 	bl	8004ca8 <gpio_clear>
 8001b2c:	e003      	b.n	8001b36 <spi3_slave_select+0x22>
  }
  else {
    b5_set( CARD_SPI3_NSS );
 8001b2e:	4803      	ldr	r0, [pc, #12]	; (8001b3c <spi3_slave_select+0x28>)
 8001b30:	2104      	movs	r1, #4
 8001b32:	f003 f8b7 	bl	8004ca4 <gpio_set>
  };
};
 8001b36:	3708      	adds	r7, #8
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40011400 	.word	0x40011400

08001b40 <spi_transfer>:
 *  \param spi -- spi bus to perform transfer on
 *
 */
void spi_transfer( SPI_TypeDef * spi, unsigned short n,
                   unsigned char *tx, unsigned char *rx )
{
 8001b40:	b480      	push	{r7}
 8001b42:	b087      	sub	sp, #28
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	607a      	str	r2, [r7, #4]
 8001b4a:	603b      	str	r3, [r7, #0]
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	817b      	strh	r3, [r7, #10]
  while( n-- ) {
 8001b50:	e021      	b.n	8001b96 <spi_transfer+0x56>
    unsigned char b = tx ? ( *tx++ ) : 0xff;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d004      	beq.n	8001b62 <spi_transfer+0x22>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	1c5a      	adds	r2, r3, #1
 8001b5c:	607a      	str	r2, [r7, #4]
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	e000      	b.n	8001b64 <spi_transfer+0x24>
 8001b62:	23ff      	movs	r3, #255	; 0xff
 8001b64:	75fb      	strb	r3, [r7, #23]

    spi->DR = b;
 8001b66:	7dfb      	ldrb	r3, [r7, #23]
 8001b68:	b29a      	uxth	r2, r3
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	819a      	strh	r2, [r3, #12]

    while( ( spi->SR & SPI_I2S_FLAG_RXNE ) == 0 ) {
 8001b6e:	bf00      	nop
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	891b      	ldrh	r3, [r3, #8]
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	f003 0301 	and.w	r3, r3, #1
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d0f8      	beq.n	8001b70 <spi_transfer+0x30>
      // wait while receive buffer empty.
    }

    b = spi->DR;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	899b      	ldrh	r3, [r3, #12]
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	75fb      	strb	r3, [r7, #23]

    if( rx ) {
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d004      	beq.n	8001b96 <spi_transfer+0x56>
      *rx++ = b;
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	1c5a      	adds	r2, r3, #1
 8001b90:	603a      	str	r2, [r7, #0]
 8001b92:	7dfa      	ldrb	r2, [r7, #23]
 8001b94:	701a      	strb	r2, [r3, #0]
 *
 */
void spi_transfer( SPI_TypeDef * spi, unsigned short n,
                   unsigned char *tx, unsigned char *rx )
{
  while( n-- ) {
 8001b96:	897b      	ldrh	r3, [r7, #10]
 8001b98:	1e5a      	subs	r2, r3, #1
 8001b9a:	817a      	strh	r2, [r7, #10]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d1d8      	bne.n	8001b52 <spi_transfer+0x12>

    if( rx ) {
      *rx++ = b;
    }
  }
}
 8001ba0:	371c      	adds	r7, #28
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop

08001bac <spi3_transfer>:
 *
 *  \sa spi_transfer
 */
void spi3_transfer( unsigned short n,
                    unsigned char *tx, unsigned char *rx )
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
 8001bb8:	81fb      	strh	r3, [r7, #14]
  spi3_slave_select( 1 );
 8001bba:	2001      	movs	r0, #1
 8001bbc:	f7ff ffaa 	bl	8001b14 <spi3_slave_select>
  spi_transfer( SPI3, n, tx, rx );
 8001bc0:	89fb      	ldrh	r3, [r7, #14]
 8001bc2:	4806      	ldr	r0, [pc, #24]	; (8001bdc <spi3_transfer+0x30>)
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	68ba      	ldr	r2, [r7, #8]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	f7ff ffb9 	bl	8001b40 <spi_transfer>
  spi3_slave_select( 0 );
 8001bce:	2000      	movs	r0, #0
 8001bd0:	f7ff ffa0 	bl	8001b14 <spi3_slave_select>
}
 8001bd4:	3710      	adds	r7, #16
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40003c00 	.word	0x40003c00

08001be0 <spi1_slave_select>:
/** SPI1 NSS control. Implemented via simple GPIO pin.
 *
 * \param state -- 1 means active(gnd). 0 means inactive NSS state (vcc).
 */
void spi1_slave_select( unsigned char state )
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	4603      	mov	r3, r0
 8001be8:	71fb      	strb	r3, [r7, #7]
  if( state ) {
 8001bea:	79fb      	ldrb	r3, [r7, #7]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d004      	beq.n	8001bfa <spi1_slave_select+0x1a>
    b5_clear( CARD_SPI1_NSS );
 8001bf0:	4805      	ldr	r0, [pc, #20]	; (8001c08 <spi1_slave_select+0x28>)
 8001bf2:	2110      	movs	r1, #16
 8001bf4:	f003 f858 	bl	8004ca8 <gpio_clear>
 8001bf8:	e003      	b.n	8001c02 <spi1_slave_select+0x22>
  }
  else {
    b5_set( CARD_SPI1_NSS );
 8001bfa:	4803      	ldr	r0, [pc, #12]	; (8001c08 <spi1_slave_select+0x28>)
 8001bfc:	2110      	movs	r1, #16
 8001bfe:	f003 f851 	bl	8004ca4 <gpio_set>
  };
}
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40010800 	.word	0x40010800

08001c0c <spi1_transfer>:
 *  \sa spi_transfer
 *  \sa spi3_transfer
 */
void spi1_transfer( unsigned short n,
                    unsigned char *tx, unsigned char *rx )
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	4603      	mov	r3, r0
 8001c14:	60b9      	str	r1, [r7, #8]
 8001c16:	607a      	str	r2, [r7, #4]
 8001c18:	81fb      	strh	r3, [r7, #14]
  spi1_slave_select( 1 );
 8001c1a:	2001      	movs	r0, #1
 8001c1c:	f7ff ffe0 	bl	8001be0 <spi1_slave_select>
  spi_transfer( SPI1, n, tx, rx );
 8001c20:	89fb      	ldrh	r3, [r7, #14]
 8001c22:	4806      	ldr	r0, [pc, #24]	; (8001c3c <spi1_transfer+0x30>)
 8001c24:	4619      	mov	r1, r3
 8001c26:	68ba      	ldr	r2, [r7, #8]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f7ff ff89 	bl	8001b40 <spi_transfer>
  spi1_slave_select( 0 );
 8001c2e:	2000      	movs	r0, #0
 8001c30:	f7ff ffd6 	bl	8001be0 <spi1_slave_select>
}
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40013000 	.word	0x40013000

08001c40 <usart2_setup>:
  */

/*@{*/
  
void usart2_setup( void )
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* Enable clocks for GPIO port D (for GPIO_USART2_TX) and USART2. */
  rcc_peripheral_enable_clock( &RCC_APB2ENR, IOPDEN );
 8001c44:	4817      	ldr	r0, [pc, #92]	; (8001ca4 <usart2_setup+0x64>)
 8001c46:	2120      	movs	r1, #32
 8001c48:	f002 fd62 	bl	8004710 <rcc_peripheral_enable_clock>
  rcc_peripheral_enable_clock( &RCC_APB2ENR, AFIOEN );
 8001c4c:	4815      	ldr	r0, [pc, #84]	; (8001ca4 <usart2_setup+0x64>)
 8001c4e:	2101      	movs	r1, #1
 8001c50:	f002 fd5e 	bl	8004710 <rcc_peripheral_enable_clock>
  rcc_peripheral_enable_clock( &RCC_APB1ENR, USART2EN );
 8001c54:	4814      	ldr	r0, [pc, #80]	; (8001ca8 <usart2_setup+0x68>)
 8001c56:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001c5a:	f002 fd59 	bl	8004710 <rcc_peripheral_enable_clock>
  AFIO_MAPR |= AFIO_MAPR_USART2_REMAP;
 8001c5e:	4b13      	ldr	r3, [pc, #76]	; (8001cac <usart2_setup+0x6c>)
 8001c60:	4a12      	ldr	r2, [pc, #72]	; (8001cac <usart2_setup+0x6c>)
 8001c62:	6812      	ldr	r2, [r2, #0]
 8001c64:	f042 0208 	orr.w	r2, r2, #8
 8001c68:	601a      	str	r2, [r3, #0]
  usart_set_baudrate( USART2, 115200 );
 8001c6a:	4811      	ldr	r0, [pc, #68]	; (8001cb0 <usart2_setup+0x70>)
 8001c6c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8001c70:	f003 f87e 	bl	8004d70 <usart_set_baudrate>
  usart_set_databits( USART2, 8 );
 8001c74:	480e      	ldr	r0, [pc, #56]	; (8001cb0 <usart2_setup+0x70>)
 8001c76:	2108      	movs	r1, #8
 8001c78:	f003 f890 	bl	8004d9c <usart_set_databits>
  usart_set_stopbits( USART2, USART_STOPBITS_1 );
 8001c7c:	480c      	ldr	r0, [pc, #48]	; (8001cb0 <usart2_setup+0x70>)
 8001c7e:	2100      	movs	r1, #0
 8001c80:	f003 f896 	bl	8004db0 <usart_set_stopbits>
  usart_set_mode( USART2, USART_MODE_TX | USART_MODE_RX );
 8001c84:	480a      	ldr	r0, [pc, #40]	; (8001cb0 <usart2_setup+0x70>)
 8001c86:	2103      	movs	r1, #3
 8001c88:	f003 f8a2 	bl	8004dd0 <usart_set_mode>
  usart_set_parity( USART2, USART_PARITY_NONE );
 8001c8c:	4808      	ldr	r0, [pc, #32]	; (8001cb0 <usart2_setup+0x70>)
 8001c8e:	2100      	movs	r1, #0
 8001c90:	f003 f896 	bl	8004dc0 <usart_set_parity>
  usart_set_flow_control( USART2, USART_FLOWCONTROL_NONE );
 8001c94:	4806      	ldr	r0, [pc, #24]	; (8001cb0 <usart2_setup+0x70>)
 8001c96:	2100      	movs	r1, #0
 8001c98:	f003 f8a2 	bl	8004de0 <usart_set_flow_control>
  usart_enable( USART2 );
 8001c9c:	4804      	ldr	r0, [pc, #16]	; (8001cb0 <usart2_setup+0x70>)
 8001c9e:	f003 f8a7 	bl	8004df0 <usart_enable>
};
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40021018 	.word	0x40021018
 8001ca8:	4002101c 	.word	0x4002101c
 8001cac:	40010004 	.word	0x40010004
 8001cb0:	40004400 	.word	0x40004400

08001cb4 <usart2_rcv_line>:
 * \param buf -- buffer for receiving line
 * \param len -- length of the buffer
 * \return received string length or -1 if string is too large
 */
int usart2_rcv_line( char *buf, int len )
{
 8001cb4:	b590      	push	{r4, r7, lr}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
  int i = 0;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60fb      	str	r3, [r7, #12]

  buf[0] = '\0';
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	701a      	strb	r2, [r3, #0]

  while( i < len ) {
 8001cc8:	e027      	b.n	8001d1a <usart2_rcv_line+0x66>
    buf[i] = usart_recv( USART2 );
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	18d4      	adds	r4, r2, r3
 8001cd0:	4823      	ldr	r0, [pc, #140]	; (8001d60 <usart2_rcv_line+0xac>)
 8001cd2:	f003 f8a1 	bl	8004e18 <usart_recv>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	7023      	strb	r3, [r4, #0]
    usart_send( USART2, buf[i] );       // echo
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	481e      	ldr	r0, [pc, #120]	; (8001d60 <usart2_rcv_line+0xac>)
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	f003 f88e 	bl	8004e08 <usart_send>

    if( ( buf[i] == '\n' ) || ( buf[i] == '\r' ) ) {
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	4413      	add	r3, r2
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	2b0a      	cmp	r3, #10
 8001cf6:	d005      	beq.n	8001d04 <usart2_rcv_line+0x50>
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	2b0d      	cmp	r3, #13
 8001d02:	d107      	bne.n	8001d14 <usart2_rcv_line+0x60>
      buf[i] = '\0';
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	4413      	add	r3, r2
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	701a      	strb	r2, [r3, #0]
      return i - 1;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	3b01      	subs	r3, #1
 8001d12:	e021      	b.n	8001d58 <usart2_rcv_line+0xa4>
    }

    i++;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	3301      	adds	r3, #1
 8001d18:	60fb      	str	r3, [r7, #12]
{
  int i = 0;

  buf[0] = '\0';

  while( i < len ) {
 8001d1a:	68fa      	ldr	r2, [r7, #12]
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	dbd3      	blt.n	8001cca <usart2_rcv_line+0x16>

    i++;
  }

  // string is too large. skipping remain part.
  char dummy = 0;
 8001d22:	2300      	movs	r3, #0
 8001d24:	72fb      	strb	r3, [r7, #11]
  do {
    dummy = usart_recv( USART2 );
 8001d26:	480e      	ldr	r0, [pc, #56]	; (8001d60 <usart2_rcv_line+0xac>)
 8001d28:	f003 f876 	bl	8004e18 <usart_recv>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	72fb      	strb	r3, [r7, #11]
    usart_send( USART2, dummy );        // echo
 8001d30:	7afb      	ldrb	r3, [r7, #11]
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	480a      	ldr	r0, [pc, #40]	; (8001d60 <usart2_rcv_line+0xac>)
 8001d36:	4619      	mov	r1, r3
 8001d38:	f003 f866 	bl	8004e08 <usart_send>
  } while( ( dummy != '\n' ) && ( dummy != '\r' ) );
 8001d3c:	7afb      	ldrb	r3, [r7, #11]
 8001d3e:	2b0a      	cmp	r3, #10
 8001d40:	d002      	beq.n	8001d48 <usart2_rcv_line+0x94>
 8001d42:	7afb      	ldrb	r3, [r7, #11]
 8001d44:	2b0d      	cmp	r3, #13
 8001d46:	d1ee      	bne.n	8001d26 <usart2_rcv_line+0x72>

  buf[len - 1] = '\0';
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	3b01      	subs	r3, #1
 8001d4c:	687a      	ldr	r2, [r7, #4]
 8001d4e:	4413      	add	r3, r2
 8001d50:	2200      	movs	r2, #0
 8001d52:	701a      	strb	r2, [r3, #0]

  return -1;
 8001d54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3714      	adds	r7, #20
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd90      	pop	{r4, r7, pc}
 8001d60:	40004400 	.word	0x40004400

08001d64 <gpio_setup>:
  * \addtogroup GPIO
  * \{
  */

void gpio_setup( void )
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  common_gpio_setup();
 8001d68:	f7ff fb66 	bl	8001438 <common_gpio_setup>

  // USART3 Clock
  b5_set_mode( CARD_US3_CLK, GPIO_MODE_OUTPUT_50_MHZ,
 8001d6c:	4814      	ldr	r0, [pc, #80]	; (8001dc0 <gpio_setup+0x5c>)
 8001d6e:	2103      	movs	r1, #3
 8001d70:	2202      	movs	r2, #2
 8001d72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d76:	f002 ffa5 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_OUTPUT_ALTFN_PUSHPULL);

  // USART3 RX
  b5_set_mode( CARD_US3_RX, GPIO_MODE_INPUT,
 8001d7a:	4811      	ldr	r0, [pc, #68]	; (8001dc0 <gpio_setup+0x5c>)
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d84:	f002 ff9e 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_INPUT_FLOAT );

  // USART3 TX
  b5_set_mode( CARD_US3_TX, GPIO_MODE_OUTPUT_50_MHZ,
 8001d88:	480d      	ldr	r0, [pc, #52]	; (8001dc0 <gpio_setup+0x5c>)
 8001d8a:	2103      	movs	r1, #3
 8001d8c:	2202      	movs	r2, #2
 8001d8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d92:	f002 ff97 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_OUTPUT_ALTFN_PUSHPULL );

  // IDT82v2084 liu chip select
  b5_set_mode( CARD_LIU_CS, GPIO_MODE_OUTPUT_50_MHZ,
 8001d96:	480a      	ldr	r0, [pc, #40]	; (8001dc0 <gpio_setup+0x5c>)
 8001d98:	2103      	movs	r1, #3
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001da0:	f002 ff90 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_OUTPUT_PUSHPULL );

  // IDT82v2084 Reset
  b5_set_mode( CARD_LIU_RST, GPIO_MODE_OUTPUT_2_MHZ,
 8001da4:	4806      	ldr	r0, [pc, #24]	; (8001dc0 <gpio_setup+0x5c>)
 8001da6:	2102      	movs	r1, #2
 8001da8:	2200      	movs	r2, #0
 8001daa:	2310      	movs	r3, #16
 8001dac:	f002 ff8a 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_OUTPUT_PUSHPULL );

  // Codec reset
  b5_set_mode( CARD_CODEC_RST, GPIO_MODE_OUTPUT_2_MHZ,
 8001db0:	4804      	ldr	r0, [pc, #16]	; (8001dc4 <gpio_setup+0x60>)
 8001db2:	2102      	movs	r1, #2
 8001db4:	2200      	movs	r2, #0
 8001db6:	2301      	movs	r3, #1
 8001db8:	f002 ff84 	bl	8004cc4 <gpio_set_mode>
               GPIO_CNF_OUTPUT_PUSHPULL );

}
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40011400 	.word	0x40011400
 8001dc4:	40011800 	.word	0x40011800

08001dc8 <fpgaregs_init>:
/** \brief Initialises FPGA registers.
  * 
  * Selects port 0 as an ADC source. Enables SSCOPE and PCM codec
  */
void fpgaregs_init( void )
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  //Set adc port to 0
  fpgaregs_write( FPGA_ADCCR2, 0 );
 8001dcc:	2025      	movs	r0, #37	; 0x25
 8001dce:	2100      	movs	r1, #0
 8001dd0:	f7fe fdc8 	bl	8000964 <fpgaregs_write>
  //Enable pcm codec and sscope
  fpgaregs_write( FPGA_SECR, FPGA_SECR_SSC | FPGA_SECR_PCMC );
 8001dd4:	2000      	movs	r0, #0
 8001dd6:	2148      	movs	r1, #72	; 0x48
 8001dd8:	f7fe fdc4 	bl	8000964 <fpgaregs_write>
};
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop

08001de0 <fpga_registers>:

/** \brief Checks if FPGA registers are accessible
  * \return 0 in case of successfull read and write, -1 otherwise
  */
int fpga_registers( void )
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
  int i = 0x5a;
 8001de6:	235a      	movs	r3, #90	; 0x5a
 8001de8:	607b      	str	r3, [r7, #4]
  fpgaregs_write( 0x03, i );
 8001dea:	2003      	movs	r0, #3
 8001dec:	6879      	ldr	r1, [r7, #4]
 8001dee:	f7fe fdb9 	bl	8000964 <fpgaregs_write>
  if( fpgaregs_read( 0x03 ) != i )
 8001df2:	2003      	movs	r0, #3
 8001df4:	f7fe fd8e 	bl	8000914 <fpgaregs_read>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d002      	beq.n	8001e06 <fpga_registers+0x26>
    return -1;
 8001e00:	f04f 33ff 	mov.w	r3, #4294967295
 8001e04:	e000      	b.n	8001e08 <fpga_registers+0x28>
  return 0;
 8001e06:	2300      	movs	r3, #0
};
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3708      	adds	r7, #8
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <address_check>:

/** \sa command_rw_callback()
  */
static int address_check( int address )
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  if( address < 0 )
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	da02      	bge.n	8001e24 <address_check+0x14>
    return -1;
 8001e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e22:	e007      	b.n	8001e34 <address_check+0x24>
  if( address > 65535 )
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e2a:	db02      	blt.n	8001e32 <address_check+0x22>
    return -1;
 8001e2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e30:	e000      	b.n	8001e34 <address_check+0x24>
  return 0;
 8001e32:	2300      	movs	r3, #0
};
 8001e34:	4618      	mov	r0, r3
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <data_check>:

/** \sa command_rw_callback()
  */
static int data_check( int data )
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  if( data < 0 )
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	da02      	bge.n	8001e54 <data_check+0x14>
    return -1;
 8001e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e52:	e007      	b.n	8001e64 <data_check+0x24>
  if( data > 65535 )
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e5a:	db02      	blt.n	8001e62 <data_check+0x22>
    return -1;
 8001e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e60:	e000      	b.n	8001e64 <data_check+0x24>
  return 0;
 8001e62:	2300      	movs	r3, #0
};
 8001e64:	4618      	mov	r0, r3
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <fpgaregs_rw>:
 * 
 *  \sa parse_address_data()
 *  \sa command_rw_callback()
 */
int fpgaregs_rw( void )
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
  return command_rw_callback( fpgaregs_read, fpgaregs_write,
 8001e74:	4804      	ldr	r0, [pc, #16]	; (8001e88 <fpgaregs_rw+0x18>)
 8001e76:	4905      	ldr	r1, [pc, #20]	; (8001e8c <fpgaregs_rw+0x1c>)
 8001e78:	4a05      	ldr	r2, [pc, #20]	; (8001e90 <fpgaregs_rw+0x20>)
 8001e7a:	4b06      	ldr	r3, [pc, #24]	; (8001e94 <fpgaregs_rw+0x24>)
 8001e7c:	f7ff fce2 	bl	8001844 <command_rw_callback>
 8001e80:	4603      	mov	r3, r0
                              address_check, data_check );
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	08000915 	.word	0x08000915
 8001e8c:	08000965 	.word	0x08000965
 8001e90:	08001e11 	.word	0x08001e11
 8001e94:	08001e41 	.word	0x08001e41

08001e98 <usart3_setup>:
  * \addtogroup USART
  * \{
  */

void usart3_setup( void )
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* Enable clocks for GPIO port D (for GPIO_USART3_TX) and USART3. */
  rcc_peripheral_enable_clock( &RCC_APB2ENR, IOPDEN );
 8001e9c:	481a      	ldr	r0, [pc, #104]	; (8001f08 <usart3_setup+0x70>)
 8001e9e:	2120      	movs	r1, #32
 8001ea0:	f002 fc36 	bl	8004710 <rcc_peripheral_enable_clock>
  rcc_peripheral_enable_clock( &RCC_APB2ENR, AFIOEN );
 8001ea4:	4818      	ldr	r0, [pc, #96]	; (8001f08 <usart3_setup+0x70>)
 8001ea6:	2101      	movs	r1, #1
 8001ea8:	f002 fc32 	bl	8004710 <rcc_peripheral_enable_clock>
  rcc_peripheral_enable_clock( &RCC_APB1ENR, USART3EN );
 8001eac:	4817      	ldr	r0, [pc, #92]	; (8001f0c <usart3_setup+0x74>)
 8001eae:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8001eb2:	f002 fc2d 	bl	8004710 <rcc_peripheral_enable_clock>

  AFIO_MAPR |= AFIO_MAPR_USART3_REMAP_FULL_REMAP;
 8001eb6:	4b16      	ldr	r3, [pc, #88]	; (8001f10 <usart3_setup+0x78>)
 8001eb8:	4a15      	ldr	r2, [pc, #84]	; (8001f10 <usart3_setup+0x78>)
 8001eba:	6812      	ldr	r2, [r2, #0]
 8001ebc:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8001ec0:	601a      	str	r2, [r3, #0]
  usart_set_baudrate( USART3, 4500000 );
 8001ec2:	4814      	ldr	r0, [pc, #80]	; (8001f14 <usart3_setup+0x7c>)
 8001ec4:	4914      	ldr	r1, [pc, #80]	; (8001f18 <usart3_setup+0x80>)
 8001ec6:	f002 ff53 	bl	8004d70 <usart_set_baudrate>
  usart_set_databits( USART3, 8 );
 8001eca:	4812      	ldr	r0, [pc, #72]	; (8001f14 <usart3_setup+0x7c>)
 8001ecc:	2108      	movs	r1, #8
 8001ece:	f002 ff65 	bl	8004d9c <usart_set_databits>
  usart_set_stopbits( USART3, USART_STOPBITS_1 );
 8001ed2:	4810      	ldr	r0, [pc, #64]	; (8001f14 <usart3_setup+0x7c>)
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	f002 ff6b 	bl	8004db0 <usart_set_stopbits>
  usart_set_mode( USART3, USART_MODE_TX | USART_MODE_RX );
 8001eda:	480e      	ldr	r0, [pc, #56]	; (8001f14 <usart3_setup+0x7c>)
 8001edc:	2103      	movs	r1, #3
 8001ede:	f002 ff77 	bl	8004dd0 <usart_set_mode>
  usart_set_parity( USART3, USART_PARITY_NONE );
 8001ee2:	480c      	ldr	r0, [pc, #48]	; (8001f14 <usart3_setup+0x7c>)
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	f002 ff6b 	bl	8004dc0 <usart_set_parity>
  usart_set_flow_control( USART3, USART_FLOWCONTROL_NONE );
 8001eea:	480a      	ldr	r0, [pc, #40]	; (8001f14 <usart3_setup+0x7c>)
 8001eec:	2100      	movs	r1, #0
 8001eee:	f002 ff77 	bl	8004de0 <usart_set_flow_control>
  USART_CR2( USART3 ) |= USART_CR2_CLKEN|USART_CR2_LBCL;
 8001ef2:	4b0a      	ldr	r3, [pc, #40]	; (8001f1c <usart3_setup+0x84>)
 8001ef4:	4a09      	ldr	r2, [pc, #36]	; (8001f1c <usart3_setup+0x84>)
 8001ef6:	6812      	ldr	r2, [r2, #0]
 8001ef8:	f442 6210 	orr.w	r2, r2, #2304	; 0x900
 8001efc:	601a      	str	r2, [r3, #0]
  usart_enable( USART3 );
 8001efe:	4805      	ldr	r0, [pc, #20]	; (8001f14 <usart3_setup+0x7c>)
 8001f00:	f002 ff76 	bl	8004df0 <usart_enable>
};
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40021018 	.word	0x40021018
 8001f0c:	4002101c 	.word	0x4002101c
 8001f10:	40010004 	.word	0x40010004
 8001f14:	40004800 	.word	0x40004800
 8001f18:	0044aa20 	.word	0x0044aa20
 8001f1c:	40004810 	.word	0x40004810

08001f20 <Pca9532GetBit>:
  *
  * \param bit -- pin number to read
  * \param value -- place to store pin value
  */
int Pca9532GetBit( int bit, int *value )
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af02      	add	r7, sp, #8
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	6039      	str	r1, [r7, #0]
  unsigned char val;
  if( bit <= 7 ) {
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2b07      	cmp	r3, #7
 8001f2e:	dc09      	bgt.n	8001f44 <Pca9532GetBit+0x24>
    TwMasterRegRead( PCA9532_ADDR, PCA_INPUT0, 1, &val, 1 );
 8001f30:	f107 030f 	add.w	r3, r7, #15
 8001f34:	2201      	movs	r2, #1
 8001f36:	9200      	str	r2, [sp, #0]
 8001f38:	20c0      	movs	r0, #192	; 0xc0
 8001f3a:	2100      	movs	r1, #0
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f7ff f96d 	bl	800121c <TwMasterRegRead>
 8001f42:	e008      	b.n	8001f56 <Pca9532GetBit+0x36>
  }
  else {
    TwMasterRegRead( PCA9532_ADDR, PCA_INPUT1, 1, &val, 1 );
 8001f44:	f107 030f 	add.w	r3, r7, #15
 8001f48:	2201      	movs	r2, #1
 8001f4a:	9200      	str	r2, [sp, #0]
 8001f4c:	20c0      	movs	r0, #192	; 0xc0
 8001f4e:	2101      	movs	r1, #1
 8001f50:	2201      	movs	r2, #1
 8001f52:	f7ff f963 	bl	800121c <TwMasterRegRead>
  };
  *value = ( val & ( 1 << ( bit % 8 ) ) );
 8001f56:	7bfb      	ldrb	r3, [r7, #15]
 8001f58:	461a      	mov	r2, r3
 8001f5a:	6879      	ldr	r1, [r7, #4]
 8001f5c:	4b09      	ldr	r3, [pc, #36]	; (8001f84 <Pca9532GetBit+0x64>)
 8001f5e:	400b      	ands	r3, r1
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	da03      	bge.n	8001f6c <Pca9532GetBit+0x4c>
 8001f64:	3b01      	subs	r3, #1
 8001f66:	f063 0307 	orn	r3, r3, #7
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f72:	401a      	ands	r2, r3
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	601a      	str	r2, [r3, #0]
  return 0;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	80000007 	.word	0x80000007

08001f88 <Pca9532SetBitLow>:
/** \brief switch pin to low logic level (light the led)
  *
  * \param bit -- pin number to switch to low
  */
int Pca9532SetBitLow( int bit )
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af02      	add	r7, sp, #8
 8001f8e:	6078      	str	r0, [r7, #4]
  unsigned char temp_val;
  unsigned char reg_addr;
  reg_addr = bit / 4;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	da00      	bge.n	8001f98 <Pca9532SetBitLow+0x10>
 8001f96:	3303      	adds	r3, #3
 8001f98:	109b      	asrs	r3, r3, #2
 8001f9a:	73fb      	strb	r3, [r7, #15]
  TwMasterRegRead( PCA9532_ADDR, PCA_LS0 + reg_addr, 1, &temp_val, 1 );
 8001f9c:	7bfb      	ldrb	r3, [r7, #15]
 8001f9e:	3306      	adds	r3, #6
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	f107 030d 	add.w	r3, r7, #13
 8001fa6:	2101      	movs	r1, #1
 8001fa8:	9100      	str	r1, [sp, #0]
 8001faa:	20c0      	movs	r0, #192	; 0xc0
 8001fac:	4611      	mov	r1, r2
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f7ff f934 	bl	800121c <TwMasterRegRead>
  PCA_SET_STATE( temp_val, bit, STATE_LOW );
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	4b1d      	ldr	r3, [pc, #116]	; (800202c <Pca9532SetBitLow+0xa4>)
 8001fb8:	4013      	ands	r3, r2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	da03      	bge.n	8001fc6 <Pca9532SetBitLow+0x3e>
 8001fbe:	3b01      	subs	r3, #1
 8001fc0:	f063 0303 	orn	r3, r3, #3
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	2203      	movs	r2, #3
 8001fca:	fa02 f303 	lsl.w	r3, r2, r3
 8001fce:	73bb      	strb	r3, [r7, #14]
 8001fd0:	7bbb      	ldrb	r3, [r7, #14]
 8001fd2:	43db      	mvns	r3, r3
 8001fd4:	b2da      	uxtb	r2, r3
 8001fd6:	7b7b      	ldrb	r3, [r7, #13]
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	4013      	ands	r3, r2
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	737b      	strb	r3, [r7, #13]
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	4b11      	ldr	r3, [pc, #68]	; (800202c <Pca9532SetBitLow+0xa4>)
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	da03      	bge.n	8001ff4 <Pca9532SetBitLow+0x6c>
 8001fec:	3b01      	subs	r3, #1
 8001fee:	f063 0303 	orn	r3, r3, #3
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	b2da      	uxtb	r2, r3
 8001ffe:	7b7b      	ldrb	r3, [r7, #13]
 8002000:	b2db      	uxtb	r3, r3
 8002002:	4313      	orrs	r3, r2
 8002004:	b2db      	uxtb	r3, r3
 8002006:	b2db      	uxtb	r3, r3
 8002008:	737b      	strb	r3, [r7, #13]
  TwMasterRegWrite( PCA9532_ADDR, PCA_LS0 + reg_addr, 1, &temp_val, 1 );
 800200a:	7bfb      	ldrb	r3, [r7, #15]
 800200c:	3306      	adds	r3, #6
 800200e:	461a      	mov	r2, r3
 8002010:	f107 030d 	add.w	r3, r7, #13
 8002014:	2101      	movs	r1, #1
 8002016:	9100      	str	r1, [sp, #0]
 8002018:	20c0      	movs	r0, #192	; 0xc0
 800201a:	4611      	mov	r1, r2
 800201c:	2201      	movs	r2, #1
 800201e:	f7ff f95f 	bl	80012e0 <TwMasterRegWrite>
  return 0;
 8002022:	2300      	movs	r3, #0
}
 8002024:	4618      	mov	r0, r3
 8002026:	3710      	adds	r7, #16
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	80000003 	.word	0x80000003

08002030 <Pca9532SetBitHigh>:
/** \brief switch pin to high logic level
  *
  * \param bit -- pin number to switch to high
  */
int Pca9532SetBitHigh( int bit )
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b086      	sub	sp, #24
 8002034:	af02      	add	r7, sp, #8
 8002036:	6078      	str	r0, [r7, #4]
  unsigned char temp_val;
  unsigned char reg_addr;
  reg_addr = bit / 4;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	da00      	bge.n	8002040 <Pca9532SetBitHigh+0x10>
 800203e:	3303      	adds	r3, #3
 8002040:	109b      	asrs	r3, r3, #2
 8002042:	73fb      	strb	r3, [r7, #15]
  TwMasterRegRead( PCA9532_ADDR, PCA_LS0 + reg_addr, 1, &temp_val, 1 );
 8002044:	7bfb      	ldrb	r3, [r7, #15]
 8002046:	3306      	adds	r3, #6
 8002048:	461a      	mov	r2, r3
 800204a:	f107 030d 	add.w	r3, r7, #13
 800204e:	2101      	movs	r1, #1
 8002050:	9100      	str	r1, [sp, #0]
 8002052:	20c0      	movs	r0, #192	; 0xc0
 8002054:	4611      	mov	r1, r2
 8002056:	2201      	movs	r2, #1
 8002058:	f7ff f8e0 	bl	800121c <TwMasterRegRead>
  PCA_SET_STATE( temp_val, bit, STATE_HIGH );
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	4b14      	ldr	r3, [pc, #80]	; (80020b0 <Pca9532SetBitHigh+0x80>)
 8002060:	4013      	ands	r3, r2
 8002062:	2b00      	cmp	r3, #0
 8002064:	da03      	bge.n	800206e <Pca9532SetBitHigh+0x3e>
 8002066:	3b01      	subs	r3, #1
 8002068:	f063 0303 	orn	r3, r3, #3
 800206c:	3301      	adds	r3, #1
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	2203      	movs	r2, #3
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	73bb      	strb	r3, [r7, #14]
 8002078:	7bbb      	ldrb	r3, [r7, #14]
 800207a:	43db      	mvns	r3, r3
 800207c:	b2da      	uxtb	r2, r3
 800207e:	7b7b      	ldrb	r3, [r7, #13]
 8002080:	b2db      	uxtb	r3, r3
 8002082:	4013      	ands	r3, r2
 8002084:	b2db      	uxtb	r3, r3
 8002086:	b2db      	uxtb	r3, r3
 8002088:	737b      	strb	r3, [r7, #13]
 800208a:	7b7b      	ldrb	r3, [r7, #13]
 800208c:	737b      	strb	r3, [r7, #13]
  TwMasterRegWrite( PCA9532_ADDR, PCA_LS0 + reg_addr, 1, &temp_val, 1 );
 800208e:	7bfb      	ldrb	r3, [r7, #15]
 8002090:	3306      	adds	r3, #6
 8002092:	461a      	mov	r2, r3
 8002094:	f107 030d 	add.w	r3, r7, #13
 8002098:	2101      	movs	r1, #1
 800209a:	9100      	str	r1, [sp, #0]
 800209c:	20c0      	movs	r0, #192	; 0xc0
 800209e:	4611      	mov	r1, r2
 80020a0:	2201      	movs	r2, #1
 80020a2:	f7ff f91d 	bl	80012e0 <TwMasterRegWrite>
  return 0;
 80020a6:	2300      	movs	r3, #0
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3710      	adds	r7, #16
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	80000003 	.word	0x80000003

080020b4 <Pca9532PinConfigSet>:
  *
  * \todo do we need this function?
  *
  */
static int Pca9532PinConfigSet( int bit, uint32_t flags )
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
  if( flags & GPIO_CFG_PULLUP )
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	f003 0301 	and.w	r3, r3, #1
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d002      	beq.n	80020ce <Pca9532PinConfigSet+0x1a>
    Pca9532SetBitHigh( bit );
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f7ff ffb1 	bl	8002030 <Pca9532SetBitHigh>
  return 0;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3708      	adds	r7, #8
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <Pca9532Pwm0Config>:
  *
  * \param period -- PWM period in milliseconds
  * \param duty -- duty cycle (from 0 to 255), 127 = 50%
  */
static int Pca9532Pwm0Config( int period, int duty )
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af02      	add	r7, sp, #8
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	6039      	str	r1, [r7, #0]
  unsigned char data[2];
  data[0] = ( period * 44 ) / 1000 - 1;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	222c      	movs	r2, #44	; 0x2c
 80020e6:	fb02 f303 	mul.w	r3, r2, r3
 80020ea:	4a0d      	ldr	r2, [pc, #52]	; (8002120 <Pca9532Pwm0Config+0x48>)
 80020ec:	fb82 1203 	smull	r1, r2, r2, r3
 80020f0:	1192      	asrs	r2, r2, #6
 80020f2:	17db      	asrs	r3, r3, #31
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	3b01      	subs	r3, #1
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	733b      	strb	r3, [r7, #12]
  data[1] = duty;
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	b2db      	uxtb	r3, r3
 8002102:	737b      	strb	r3, [r7, #13]
  TwMasterRegWrite( PCA9532_ADDR, PCA_PSC0 + PCA_AUTOINC, 1, data, 2 );
 8002104:	f107 030c 	add.w	r3, r7, #12
 8002108:	2202      	movs	r2, #2
 800210a:	9200      	str	r2, [sp, #0]
 800210c:	20c0      	movs	r0, #192	; 0xc0
 800210e:	2112      	movs	r1, #18
 8002110:	2201      	movs	r2, #1
 8002112:	f7ff f8e5 	bl	80012e0 <TwMasterRegWrite>
  return 0;
 8002116:	2300      	movs	r3, #0
};
 8002118:	4618      	mov	r0, r3
 800211a:	3710      	adds	r7, #16
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	10624dd3 	.word	0x10624dd3

08002124 <Pca9532Pwm1Config>:
  *
  * \param period -- PWM period in milliseconds
  * \param duty -- duty cycle (from 0 to 255), 127 = 50%
  */
static int Pca9532Pwm1Config( int period, int duty )
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	af02      	add	r7, sp, #8
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]
  unsigned char data[2];
  data[0] = ( period * 44 ) / 1000 - 1;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	222c      	movs	r2, #44	; 0x2c
 8002132:	fb02 f303 	mul.w	r3, r2, r3
 8002136:	4a0d      	ldr	r2, [pc, #52]	; (800216c <Pca9532Pwm1Config+0x48>)
 8002138:	fb82 1203 	smull	r1, r2, r2, r3
 800213c:	1192      	asrs	r2, r2, #6
 800213e:	17db      	asrs	r3, r3, #31
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	b2db      	uxtb	r3, r3
 8002144:	3b01      	subs	r3, #1
 8002146:	b2db      	uxtb	r3, r3
 8002148:	733b      	strb	r3, [r7, #12]
  data[1] = duty;
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	b2db      	uxtb	r3, r3
 800214e:	737b      	strb	r3, [r7, #13]
  TwMasterRegWrite( PCA9532_ADDR, PCA_PSC1 + PCA_AUTOINC, 1, data, 2 );
 8002150:	f107 030c 	add.w	r3, r7, #12
 8002154:	2202      	movs	r2, #2
 8002156:	9200      	str	r2, [sp, #0]
 8002158:	20c0      	movs	r0, #192	; 0xc0
 800215a:	2114      	movs	r1, #20
 800215c:	2201      	movs	r2, #1
 800215e:	f7ff f8bf 	bl	80012e0 <TwMasterRegWrite>
  return 0;
 8002162:	2300      	movs	r3, #0
};
 8002164:	4618      	mov	r0, r3
 8002166:	3710      	adds	r7, #16
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	10624dd3 	.word	0x10624dd3

08002170 <Pca9532Init>:
  *
  * Sets all outputs to logic HIGH (pullup) state.
  * Sets PWM controllers to output signal with 50% duty cycle and 1 second period.
  */
int Pca9532Init( void )
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
  int i;
  Pca9532Pwm0Config( 1000, 127 );       //1  , 50% 
 8002176:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800217a:	217f      	movs	r1, #127	; 0x7f
 800217c:	f7ff ffac 	bl	80020d8 <Pca9532Pwm0Config>
  Pca9532Pwm1Config( 1000, 127 );       //
 8002180:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002184:	217f      	movs	r1, #127	; 0x7f
 8002186:	f7ff ffcd 	bl	8002124 <Pca9532Pwm1Config>
  for( i = 0; i < 15; i++ ) {
 800218a:	2300      	movs	r3, #0
 800218c:	607b      	str	r3, [r7, #4]
 800218e:	e009      	b.n	80021a4 <Pca9532Init+0x34>
    Pca9532PinConfigSet( i, GPIO_CFG_OUTPUT );
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	2100      	movs	r1, #0
 8002194:	f7ff ff8e 	bl	80020b4 <Pca9532PinConfigSet>
    Pca9532SetBitHigh( i );
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f7ff ff49 	bl	8002030 <Pca9532SetBitHigh>
int Pca9532Init( void )
{
  int i;
  Pca9532Pwm0Config( 1000, 127 );       //1  , 50% 
  Pca9532Pwm1Config( 1000, 127 );       //
  for( i = 0; i < 15; i++ ) {
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	3301      	adds	r3, #1
 80021a2:	607b      	str	r3, [r7, #4]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2b0e      	cmp	r3, #14
 80021a8:	ddf2      	ble.n	8002190 <Pca9532Init+0x20>
    Pca9532PinConfigSet( i, GPIO_CFG_OUTPUT );
    Pca9532SetBitHigh( i );
  };
  return 0;
 80021aa:	2300      	movs	r3, #0
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3708      	adds	r7, #8
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <data_check>:

/** Check data range 
  * \sa command_rw_callback
  */
static int data_check( int data )
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  if( data < 0 )
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	da02      	bge.n	80021c8 <data_check+0x14>
    return -1;
 80021c2:	f04f 33ff 	mov.w	r3, #4294967295
 80021c6:	e007      	b.n	80021d8 <data_check+0x24>
  if( data > 256 )
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021ce:	dd02      	ble.n	80021d6 <data_check+0x22>
    return -1;
 80021d0:	f04f 33ff 	mov.w	r3, #4294967295
 80021d4:	e000      	b.n	80021d8 <data_check+0x24>
  return 0;
 80021d6:	2300      	movs	r3, #0
}
 80021d8:	4618      	mov	r0, r3
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <address_led_check>:

/** Check number range for led
  * \sa command_rw_callback
  */
static int address_led_check( int address )
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  if( address < 0 )
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	da02      	bge.n	80021f8 <address_led_check+0x14>
    return -1;
 80021f2:	f04f 33ff 	mov.w	r3, #4294967295
 80021f6:	e006      	b.n	8002206 <address_led_check+0x22>
  if( address > MAX_LED )
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2b07      	cmp	r3, #7
 80021fc:	dd02      	ble.n	8002204 <address_led_check+0x20>
    return -1;
 80021fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002202:	e000      	b.n	8002206 <address_led_check+0x22>
  return 0;
 8002204:	2300      	movs	r3, #0
};
 8002206:	4618      	mov	r0, r3
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop

08002214 <address_res_check>:

/** Check number range for resistors
  * \sa command_rw_callback
  */
static int address_res_check( int address )
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  if( address < 0 )
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2b00      	cmp	r3, #0
 8002220:	da02      	bge.n	8002228 <address_res_check+0x14>
    return -1;
 8002222:	f04f 33ff 	mov.w	r3, #4294967295
 8002226:	e006      	b.n	8002236 <address_res_check+0x22>
  if( address > MAX_RES )
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2b03      	cmp	r3, #3
 800222c:	dd02      	ble.n	8002234 <address_res_check+0x20>
    return -1;
 800222e:	f04f 33ff 	mov.w	r3, #4294967295
 8002232:	e000      	b.n	8002236 <address_res_check+0x22>
  return 0;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	370c      	adds	r7, #12
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop

08002244 <leds_read>:
  * \param address -- number of led to get state
  * \return 1 if led is lit, 0 otherwise
  * \sa command_rw_callback
  */
static int leds_read( int address )
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  int value;
  Pca9532GetBit( address, &value );
 800224c:	f107 030c 	add.w	r3, r7, #12
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	4619      	mov	r1, r3
 8002254:	f7ff fe64 	bl	8001f20 <Pca9532GetBit>
  return value ? 0 : 1;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2b00      	cmp	r3, #0
 800225c:	bf14      	ite	ne
 800225e:	2300      	movne	r3, #0
 8002260:	2301      	moveq	r3, #1
 8002262:	b2db      	uxtb	r3, r3
}
 8002264:	4618      	mov	r0, r3
 8002266:	3710      	adds	r7, #16
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <leds_write>:
  * \param data -- new state
  * \return the value of data parameter
  * \sa command_rw_callback
  */
static int leds_write( int address, int data )
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  if( data ) {
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d003      	beq.n	8002284 <leds_write+0x18>
    Pca9532SetBitLow( address );
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f7ff fe83 	bl	8001f88 <Pca9532SetBitLow>
 8002282:	e002      	b.n	800228a <leds_write+0x1e>
  }
  else {
    Pca9532SetBitHigh( address );
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f7ff fed3 	bl	8002030 <Pca9532SetBitHigh>
  };
  return data;
 800228a:	683b      	ldr	r3, [r7, #0]
}
 800228c:	4618      	mov	r0, r3
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <short_read>:
  * \sa command_rw_callback
  * \param address -- number of port for which to read resistor state
  * \return 0 when resistor is disabled, 1 otherwise
  */
static int short_read( int address )
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  int value;
  Pca9532GetBit( 2 * address + 9, &value );
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	f103 0209 	add.w	r2, r3, #9
 80022a4:	f107 030c 	add.w	r3, r7, #12
 80022a8:	4610      	mov	r0, r2
 80022aa:	4619      	mov	r1, r3
 80022ac:	f7ff fe38 	bl	8001f20 <Pca9532GetBit>
  return value ? 0 : 1;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	bf14      	ite	ne
 80022b6:	2300      	movne	r3, #0
 80022b8:	2301      	moveq	r3, #1
 80022ba:	b2db      	uxtb	r3, r3
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3710      	adds	r7, #16
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <short_write>:
  * \param address -- number of port for which to set resistor state
  * \param data -- new state
  * \return the value of data parameter
  */
int short_write( int address, int data )
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
  if( data ) {
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d006      	beq.n	80022e2 <short_write+0x1e>
    Pca9532SetBitHigh( 2 * address + 9 );
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	3309      	adds	r3, #9
 80022da:	4618      	mov	r0, r3
 80022dc:	f7ff fea8 	bl	8002030 <Pca9532SetBitHigh>
 80022e0:	e005      	b.n	80022ee <short_write+0x2a>
  }
  else {
    Pca9532SetBitLow( 2 * address + 9 );
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	3309      	adds	r3, #9
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff fe4d 	bl	8001f88 <Pca9532SetBitLow>
  };
  return data;
 80022ee:	683b      	ldr	r3, [r7, #0]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3708      	adds	r7, #8
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <load_read>:
  * \sa command_rw_callback
  * \param address -- number of port for which to read resistor state
  * \return 0 when resistor is disabled, 1 otherwise
  */
static int load_read( int address )
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  int value;
  Pca9532GetBit( 2 * address + 8, &value );
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	3304      	adds	r3, #4
 8002304:	005a      	lsls	r2, r3, #1
 8002306:	f107 030c 	add.w	r3, r7, #12
 800230a:	4610      	mov	r0, r2
 800230c:	4619      	mov	r1, r3
 800230e:	f7ff fe07 	bl	8001f20 <Pca9532GetBit>
  return value ? 0 : 1;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2b00      	cmp	r3, #0
 8002316:	bf14      	ite	ne
 8002318:	2300      	movne	r3, #0
 800231a:	2301      	moveq	r3, #1
 800231c:	b2db      	uxtb	r3, r3
}
 800231e:	4618      	mov	r0, r3
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop

08002328 <load_write>:
  * \param address -- number of port for which to set resistor state
  * \param data -- new state
  * \return the value of data parameter
  */
int load_write( int address, int data )
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	6039      	str	r1, [r7, #0]
  if( data ) {
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d006      	beq.n	8002346 <load_write+0x1e>
    Pca9532SetBitLow( 2 * address + 8 );
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	3304      	adds	r3, #4
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	4618      	mov	r0, r3
 8002340:	f7ff fe22 	bl	8001f88 <Pca9532SetBitLow>
 8002344:	e005      	b.n	8002352 <load_write+0x2a>
  }
  else {
    Pca9532SetBitHigh( 2 * address + 8 );
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	3304      	adds	r3, #4
 800234a:	005b      	lsls	r3, r3, #1
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff fe6f 	bl	8002030 <Pca9532SetBitHigh>
  };
  return data;
 8002352:	683b      	ldr	r3, [r7, #0]
}
 8002354:	4618      	mov	r0, r3
 8002356:	3708      	adds	r7, #8
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <leds_set>:

/** \sa command_rw_callback
  */
int leds_set( void )
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  return command_rw_callback( leds_read, leds_write,
 8002360:	4804      	ldr	r0, [pc, #16]	; (8002374 <leds_set+0x18>)
 8002362:	4905      	ldr	r1, [pc, #20]	; (8002378 <leds_set+0x1c>)
 8002364:	4a05      	ldr	r2, [pc, #20]	; (800237c <leds_set+0x20>)
 8002366:	4b06      	ldr	r3, [pc, #24]	; (8002380 <leds_set+0x24>)
 8002368:	f7ff fa6c 	bl	8001844 <command_rw_callback>
 800236c:	4603      	mov	r3, r0
                              address_led_check, data_check );
}
 800236e:	4618      	mov	r0, r3
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	08002245 	.word	0x08002245
 8002378:	0800226d 	.word	0x0800226d
 800237c:	080021e5 	.word	0x080021e5
 8002380:	080021b5 	.word	0x080021b5

08002384 <resistors_load_set>:

/** \sa command_rw_callback
  */
int resistors_load_set( void )
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
  return command_rw_callback( load_read, load_write,
 8002388:	4804      	ldr	r0, [pc, #16]	; (800239c <resistors_load_set+0x18>)
 800238a:	4905      	ldr	r1, [pc, #20]	; (80023a0 <resistors_load_set+0x1c>)
 800238c:	4a05      	ldr	r2, [pc, #20]	; (80023a4 <resistors_load_set+0x20>)
 800238e:	4b06      	ldr	r3, [pc, #24]	; (80023a8 <resistors_load_set+0x24>)
 8002390:	f7ff fa58 	bl	8001844 <command_rw_callback>
 8002394:	4603      	mov	r3, r0
                              address_res_check, data_check );
};
 8002396:	4618      	mov	r0, r3
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	080022f9 	.word	0x080022f9
 80023a0:	08002329 	.word	0x08002329
 80023a4:	08002215 	.word	0x08002215
 80023a8:	080021b5 	.word	0x080021b5

080023ac <resistors_short_set>:

/** \sa command_rw_callback
  */
int resistors_short_set( void )
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  return command_rw_callback( short_read, short_write,
 80023b0:	4804      	ldr	r0, [pc, #16]	; (80023c4 <resistors_short_set+0x18>)
 80023b2:	4905      	ldr	r1, [pc, #20]	; (80023c8 <resistors_short_set+0x1c>)
 80023b4:	4a05      	ldr	r2, [pc, #20]	; (80023cc <resistors_short_set+0x20>)
 80023b6:	4b06      	ldr	r3, [pc, #24]	; (80023d0 <resistors_short_set+0x24>)
 80023b8:	f7ff fa44 	bl	8001844 <command_rw_callback>
 80023bc:	4603      	mov	r3, r0
                              address_res_check, data_check );
};
 80023be:	4618      	mov	r0, r3
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	08002295 	.word	0x08002295
 80023c8:	080022c5 	.word	0x080022c5
 80023cc:	08002215 	.word	0x08002215
 80023d0:	080021b5 	.word	0x080021b5

080023d4 <dump_registers>:
  * \sa fpgaregs_read()
  * \sa liuregs_read()
  * \sa codec_read()
  */
void dump_registers( void )
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  puts( "\n\rFPGA\r" );
 80023d8:	4806      	ldr	r0, [pc, #24]	; (80023f4 <dump_registers+0x20>)
 80023da:	f000 fffb 	bl	80033d4 <puts>
  puts( "\n\rLIU\r" );
 80023de:	4806      	ldr	r0, [pc, #24]	; (80023f8 <dump_registers+0x24>)
 80023e0:	f000 fff8 	bl	80033d4 <puts>
  puts( "\n\rCODEC\r" );
 80023e4:	4805      	ldr	r0, [pc, #20]	; (80023fc <dump_registers+0x28>)
 80023e6:	f000 fff5 	bl	80033d4 <puts>
  puts( "\r" );
 80023ea:	4805      	ldr	r0, [pc, #20]	; (8002400 <dump_registers+0x2c>)
 80023ec:	f000 fff2 	bl	80033d4 <puts>
}
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	0800737c 	.word	0x0800737c
 80023f8:	08007384 	.word	0x08007384
 80023fc:	0800738c 	.word	0x0800738c
 8002400:	08007398 	.word	0x08007398

08002404 <autotests>:
/** \brief Runs whole set of automatic tests: Serial console, Power on/off, Leds, 
  * fpga firmware upload, fpga register access, liu register access, codec access,
  * then shuts down the board power
  */
void autotests( void )
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
  int number = 1;               //test number
 800240a:	2301      	movs	r3, #1
 800240c:	607b      	str	r3, [r7, #4]
  int i, flag;
  //Heading
//  printf( "%3s|%25s|%10s\n\r", "N", "Test", "Result" );
//  printf( "---+-------------------------+----------\n\r" );
  //End of heading
  TEST_RESULT( "Serial console", 1 );
 800240e:	487f      	ldr	r0, [pc, #508]	; (800260c <autotests+0x208>)
 8002410:	f000 ffe0 	bl	80033d4 <puts>
 8002414:	487e      	ldr	r0, [pc, #504]	; (8002610 <autotests+0x20c>)
 8002416:	f000 ffdd 	bl	80033d4 <puts>
 800241a:	487e      	ldr	r0, [pc, #504]	; (8002614 <autotests+0x210>)
 800241c:	f000 ffda 	bl	80033d4 <puts>
 8002420:	4b7d      	ldr	r3, [pc, #500]	; (8002618 <autotests+0x214>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	4618      	mov	r0, r3
 8002428:	f000 f9d6 	bl	80027d8 <fflush>
 800242c:	487b      	ldr	r0, [pc, #492]	; (800261c <autotests+0x218>)
 800242e:	f000 ffd1 	bl	80033d4 <puts>
 8002432:	487b      	ldr	r0, [pc, #492]	; (8002620 <autotests+0x21c>)
 8002434:	f000 ffce 	bl	80033d4 <puts>

  power_on( );
 8002438:	f7ff f860 	bl	80014fc <power_on>
  TEST_RESULT( "Board power", power_get( ) );
 800243c:	4873      	ldr	r0, [pc, #460]	; (800260c <autotests+0x208>)
 800243e:	f000 ffc9 	bl	80033d4 <puts>
 8002442:	4878      	ldr	r0, [pc, #480]	; (8002624 <autotests+0x220>)
 8002444:	f000 ffc6 	bl	80033d4 <puts>
 8002448:	4872      	ldr	r0, [pc, #456]	; (8002614 <autotests+0x210>)
 800244a:	f000 ffc3 	bl	80033d4 <puts>
 800244e:	4b72      	ldr	r3, [pc, #456]	; (8002618 <autotests+0x214>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	4618      	mov	r0, r3
 8002456:	f000 f9bf 	bl	80027d8 <fflush>
 800245a:	f7ff f873 	bl	8001544 <power_get>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <autotests+0x64>
 8002464:	4b6d      	ldr	r3, [pc, #436]	; (800261c <autotests+0x218>)
 8002466:	e000      	b.n	800246a <autotests+0x66>
 8002468:	4b6f      	ldr	r3, [pc, #444]	; (8002628 <autotests+0x224>)
 800246a:	4618      	mov	r0, r3
 800246c:	f000 ffb2 	bl	80033d4 <puts>
 8002470:	486b      	ldr	r0, [pc, #428]	; (8002620 <autotests+0x21c>)
 8002472:	f000 ffaf 	bl	80033d4 <puts>

  TwInit(0);
 8002476:	2000      	movs	r0, #0
 8002478:	f7fe ff9c 	bl	80013b4 <TwInit>

  Pca9532Init(  );
 800247c:	f7ff fe78 	bl	8002170 <Pca9532Init>
  flag = 1;
 8002480:	2301      	movs	r3, #1
 8002482:	60bb      	str	r3, [r7, #8]
  for( i = 0; i < 8; i++ ) {
 8002484:	2300      	movs	r3, #0
 8002486:	60fb      	str	r3, [r7, #12]
 8002488:	e00f      	b.n	80024aa <autotests+0xa6>
    int value;
    Pca9532SetBitLow( i );
 800248a:	68f8      	ldr	r0, [r7, #12]
 800248c:	f7ff fd7c 	bl	8001f88 <Pca9532SetBitLow>
    Pca9532GetBit( i, &value );
 8002490:	463b      	mov	r3, r7
 8002492:	68f8      	ldr	r0, [r7, #12]
 8002494:	4619      	mov	r1, r3
 8002496:	f7ff fd43 	bl	8001f20 <Pca9532GetBit>
    if( value != 0 )
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <autotests+0xa0>
      flag = 0;
 80024a0:	2300      	movs	r3, #0
 80024a2:	60bb      	str	r3, [r7, #8]

  TwInit(0);

  Pca9532Init(  );
  flag = 1;
  for( i = 0; i < 8; i++ ) {
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	3301      	adds	r3, #1
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2b07      	cmp	r3, #7
 80024ae:	ddec      	ble.n	800248a <autotests+0x86>
    Pca9532GetBit( i, &value );
    if( value != 0 )
      flag = 0;
  };

  b5_set( CARD_ERR_LED );
 80024b0:	485e      	ldr	r0, [pc, #376]	; (800262c <autotests+0x228>)
 80024b2:	2108      	movs	r1, #8
 80024b4:	f002 fbf6 	bl	8004ca4 <gpio_set>
  if( !b5_get( CARD_ERR_LED ) ) {
 80024b8:	485c      	ldr	r0, [pc, #368]	; (800262c <autotests+0x228>)
 80024ba:	2108      	movs	r1, #8
 80024bc:	f002 fbfc 	bl	8004cb8 <gpio_get>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d101      	bne.n	80024ca <autotests+0xc6>
    flag = 0;
 80024c6:	2300      	movs	r3, #0
 80024c8:	60bb      	str	r3, [r7, #8]
  }
  b5_set( CARD_PWR_LED );
 80024ca:	4858      	ldr	r0, [pc, #352]	; (800262c <autotests+0x228>)
 80024cc:	2110      	movs	r1, #16
 80024ce:	f002 fbe9 	bl	8004ca4 <gpio_set>
  if( !b5_get( CARD_PWR_LED ) ) {
 80024d2:	4856      	ldr	r0, [pc, #344]	; (800262c <autotests+0x228>)
 80024d4:	2110      	movs	r1, #16
 80024d6:	f002 fbef 	bl	8004cb8 <gpio_get>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d101      	bne.n	80024e4 <autotests+0xe0>
    flag = 0;
 80024e0:	2300      	movs	r3, #0
 80024e2:	60bb      	str	r3, [r7, #8]
  }

  TEST_RESULT( "Leds", flag );
 80024e4:	4849      	ldr	r0, [pc, #292]	; (800260c <autotests+0x208>)
 80024e6:	f000 ff75 	bl	80033d4 <puts>
 80024ea:	4851      	ldr	r0, [pc, #324]	; (8002630 <autotests+0x22c>)
 80024ec:	f000 ff72 	bl	80033d4 <puts>
 80024f0:	4848      	ldr	r0, [pc, #288]	; (8002614 <autotests+0x210>)
 80024f2:	f000 ff6f 	bl	80033d4 <puts>
 80024f6:	4b48      	ldr	r3, [pc, #288]	; (8002618 <autotests+0x214>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f000 f96b 	bl	80027d8 <fflush>
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <autotests+0x108>
 8002508:	4b44      	ldr	r3, [pc, #272]	; (800261c <autotests+0x218>)
 800250a:	e000      	b.n	800250e <autotests+0x10a>
 800250c:	4b46      	ldr	r3, [pc, #280]	; (8002628 <autotests+0x224>)
 800250e:	4618      	mov	r0, r3
 8002510:	f000 ff60 	bl	80033d4 <puts>
 8002514:	4842      	ldr	r0, [pc, #264]	; (8002620 <autotests+0x21c>)
 8002516:	f000 ff5d 	bl	80033d4 <puts>

  TEST_RESULT( "DataFlash -> FPGA", !df2fpga(  ) );
 800251a:	483c      	ldr	r0, [pc, #240]	; (800260c <autotests+0x208>)
 800251c:	f000 ff5a 	bl	80033d4 <puts>
 8002520:	4844      	ldr	r0, [pc, #272]	; (8002634 <autotests+0x230>)
 8002522:	f000 ff57 	bl	80033d4 <puts>
 8002526:	483b      	ldr	r0, [pc, #236]	; (8002614 <autotests+0x210>)
 8002528:	f000 ff54 	bl	80033d4 <puts>
 800252c:	4b3a      	ldr	r3, [pc, #232]	; (8002618 <autotests+0x214>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	4618      	mov	r0, r3
 8002534:	f000 f950 	bl	80027d8 <fflush>
 8002538:	f7ff f814 	bl	8001564 <df2fpga>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d101      	bne.n	8002546 <autotests+0x142>
 8002542:	4b36      	ldr	r3, [pc, #216]	; (800261c <autotests+0x218>)
 8002544:	e000      	b.n	8002548 <autotests+0x144>
 8002546:	4b38      	ldr	r3, [pc, #224]	; (8002628 <autotests+0x224>)
 8002548:	4618      	mov	r0, r3
 800254a:	f000 ff43 	bl	80033d4 <puts>
 800254e:	4834      	ldr	r0, [pc, #208]	; (8002620 <autotests+0x21c>)
 8002550:	f000 ff40 	bl	80033d4 <puts>

  TEST_RESULT( "FPGA Register access", !fpga_reg_autotest( 0x03 ) );//FIXME - remove hardcoded address
 8002554:	482d      	ldr	r0, [pc, #180]	; (800260c <autotests+0x208>)
 8002556:	f000 ff3d 	bl	80033d4 <puts>
 800255a:	4837      	ldr	r0, [pc, #220]	; (8002638 <autotests+0x234>)
 800255c:	f000 ff3a 	bl	80033d4 <puts>
 8002560:	482c      	ldr	r0, [pc, #176]	; (8002614 <autotests+0x210>)
 8002562:	f000 ff37 	bl	80033d4 <puts>
 8002566:	4b2c      	ldr	r3, [pc, #176]	; (8002618 <autotests+0x214>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	4618      	mov	r0, r3
 800256e:	f000 f933 	bl	80027d8 <fflush>
 8002572:	2003      	movs	r0, #3
 8002574:	f7fd ffa4 	bl	80004c0 <fpga_reg_autotest>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d101      	bne.n	8002582 <autotests+0x17e>
 800257e:	4b27      	ldr	r3, [pc, #156]	; (800261c <autotests+0x218>)
 8002580:	e000      	b.n	8002584 <autotests+0x180>
 8002582:	4b29      	ldr	r3, [pc, #164]	; (8002628 <autotests+0x224>)
 8002584:	4618      	mov	r0, r3
 8002586:	f000 ff25 	bl	80033d4 <puts>
 800258a:	4825      	ldr	r0, [pc, #148]	; (8002620 <autotests+0x21c>)
 800258c:	f000 ff22 	bl	80033d4 <puts>

  TEST_RESULT( "LIU Registers access", flag );
 8002590:	481e      	ldr	r0, [pc, #120]	; (800260c <autotests+0x208>)
 8002592:	f000 ff1f 	bl	80033d4 <puts>
 8002596:	4829      	ldr	r0, [pc, #164]	; (800263c <autotests+0x238>)
 8002598:	f000 ff1c 	bl	80033d4 <puts>
 800259c:	481d      	ldr	r0, [pc, #116]	; (8002614 <autotests+0x210>)
 800259e:	f000 ff19 	bl	80033d4 <puts>
 80025a2:	4b1d      	ldr	r3, [pc, #116]	; (8002618 <autotests+0x214>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	4618      	mov	r0, r3
 80025aa:	f000 f915 	bl	80027d8 <fflush>
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <autotests+0x1b4>
 80025b4:	4b19      	ldr	r3, [pc, #100]	; (800261c <autotests+0x218>)
 80025b6:	e000      	b.n	80025ba <autotests+0x1b6>
 80025b8:	4b1b      	ldr	r3, [pc, #108]	; (8002628 <autotests+0x224>)
 80025ba:	4618      	mov	r0, r3
 80025bc:	f000 ff0a 	bl	80033d4 <puts>
 80025c0:	4817      	ldr	r0, [pc, #92]	; (8002620 <autotests+0x21c>)
 80025c2:	f000 ff07 	bl	80033d4 <puts>

  TEST_RESULT( "CODEC Registers access", flag );
 80025c6:	4811      	ldr	r0, [pc, #68]	; (800260c <autotests+0x208>)
 80025c8:	f000 ff04 	bl	80033d4 <puts>
 80025cc:	481c      	ldr	r0, [pc, #112]	; (8002640 <autotests+0x23c>)
 80025ce:	f000 ff01 	bl	80033d4 <puts>
 80025d2:	4810      	ldr	r0, [pc, #64]	; (8002614 <autotests+0x210>)
 80025d4:	f000 fefe 	bl	80033d4 <puts>
 80025d8:	4b0f      	ldr	r3, [pc, #60]	; (8002618 <autotests+0x214>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	4618      	mov	r0, r3
 80025e0:	f000 f8fa 	bl	80027d8 <fflush>
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <autotests+0x1ea>
 80025ea:	4b0c      	ldr	r3, [pc, #48]	; (800261c <autotests+0x218>)
 80025ec:	e000      	b.n	80025f0 <autotests+0x1ec>
 80025ee:	4b0e      	ldr	r3, [pc, #56]	; (8002628 <autotests+0x224>)
 80025f0:	4618      	mov	r0, r3
 80025f2:	f000 feef 	bl	80033d4 <puts>
 80025f6:	480a      	ldr	r0, [pc, #40]	; (8002620 <autotests+0x21c>)
 80025f8:	f000 feec 	bl	80033d4 <puts>

  //Shut down the board
  power_off( );
 80025fc:	f7fe ff92 	bl	8001524 <power_off>
  puts( "\r" );
 8002600:	4810      	ldr	r0, [pc, #64]	; (8002644 <autotests+0x240>)
 8002602:	f000 fee7 	bl	80033d4 <puts>
};
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	0800739c 	.word	0x0800739c
 8002610:	080073a4 	.word	0x080073a4
 8002614:	080073b4 	.word	0x080073b4
 8002618:	20000580 	.word	0x20000580
 800261c:	080073b8 	.word	0x080073b8
 8002620:	080073bc 	.word	0x080073bc
 8002624:	080073c0 	.word	0x080073c0
 8002628:	080073cc 	.word	0x080073cc
 800262c:	40011800 	.word	0x40011800
 8002630:	080073d4 	.word	0x080073d4
 8002634:	080073dc 	.word	0x080073dc
 8002638:	080073f0 	.word	0x080073f0
 800263c:	08007408 	.word	0x08007408
 8002640:	08007420 	.word	0x08007420
 8002644:	08007438 	.word	0x08007438

08002648 <__sflush_r>:
 8002648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800264a:	4647      	mov	r7, r8
 800264c:	b480      	push	{r7}
 800264e:	898b      	ldrh	r3, [r1, #12]
 8002650:	4680      	mov	r8, r0
 8002652:	1c0d      	adds	r5, r1, #0
 8002654:	1c1a      	adds	r2, r3, #0
 8002656:	0719      	lsls	r1, r3, #28
 8002658:	d43e      	bmi.n	80026d8 <__sflush_r+0x90>
 800265a:	2280      	movs	r2, #128	; 0x80
 800265c:	0112      	lsls	r2, r2, #4
 800265e:	4313      	orrs	r3, r2
 8002660:	686a      	ldr	r2, [r5, #4]
 8002662:	81ab      	strh	r3, [r5, #12]
 8002664:	2a00      	cmp	r2, #0
 8002666:	dd59      	ble.n	800271c <__sflush_r+0xd4>
 8002668:	6aac      	ldr	r4, [r5, #40]	; 0x28
 800266a:	2c00      	cmp	r4, #0
 800266c:	d02e      	beq.n	80026cc <__sflush_r+0x84>
 800266e:	4641      	mov	r1, r8
 8002670:	2200      	movs	r2, #0
 8002672:	680e      	ldr	r6, [r1, #0]
 8002674:	600a      	str	r2, [r1, #0]
 8002676:	04da      	lsls	r2, r3, #19
 8002678:	d554      	bpl.n	8002724 <__sflush_r+0xdc>
 800267a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 800267c:	075f      	lsls	r7, r3, #29
 800267e:	d506      	bpl.n	800268e <__sflush_r+0x46>
 8002680:	6869      	ldr	r1, [r5, #4]
 8002682:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002684:	1a52      	subs	r2, r2, r1
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <__sflush_r+0x46>
 800268a:	6bef      	ldr	r7, [r5, #60]	; 0x3c
 800268c:	1bd2      	subs	r2, r2, r7
 800268e:	69e9      	ldr	r1, [r5, #28]
 8002690:	4640      	mov	r0, r8
 8002692:	2300      	movs	r3, #0
 8002694:	f000 f886 	bl	80027a4 <__sflush_r+0x15c>
 8002698:	1c41      	adds	r1, r0, #1
 800269a:	d04f      	beq.n	800273c <__sflush_r+0xf4>
 800269c:	89aa      	ldrh	r2, [r5, #12]
 800269e:	4b40      	ldr	r3, [pc, #256]	; (80027a0 <__sflush_r+0x158>)
 80026a0:	6929      	ldr	r1, [r5, #16]
 80026a2:	4013      	ands	r3, r2
 80026a4:	2200      	movs	r2, #0
 80026a6:	81ab      	strh	r3, [r5, #12]
 80026a8:	606a      	str	r2, [r5, #4]
 80026aa:	6029      	str	r1, [r5, #0]
 80026ac:	04da      	lsls	r2, r3, #19
 80026ae:	d452      	bmi.n	8002756 <__sflush_r+0x10e>
 80026b0:	6b29      	ldr	r1, [r5, #48]	; 0x30
 80026b2:	4643      	mov	r3, r8
 80026b4:	601e      	str	r6, [r3, #0]
 80026b6:	2900      	cmp	r1, #0
 80026b8:	d008      	beq.n	80026cc <__sflush_r+0x84>
 80026ba:	1c2b      	adds	r3, r5, #0
 80026bc:	3340      	adds	r3, #64	; 0x40
 80026be:	4299      	cmp	r1, r3
 80026c0:	d002      	beq.n	80026c8 <__sflush_r+0x80>
 80026c2:	4640      	mov	r0, r8
 80026c4:	f000 fa14 	bl	8002af0 <_free_r>
 80026c8:	2300      	movs	r3, #0
 80026ca:	632b      	str	r3, [r5, #48]	; 0x30
 80026cc:	2000      	movs	r0, #0
 80026ce:	bc04      	pop	{r2}
 80026d0:	4690      	mov	r8, r2
 80026d2:	bcf0      	pop	{r4, r5, r6, r7}
 80026d4:	bc02      	pop	{r1}
 80026d6:	4708      	bx	r1
 80026d8:	692e      	ldr	r6, [r5, #16]
 80026da:	2e00      	cmp	r6, #0
 80026dc:	d0f6      	beq.n	80026cc <__sflush_r+0x84>
 80026de:	682f      	ldr	r7, [r5, #0]
 80026e0:	2300      	movs	r3, #0
 80026e2:	1bbc      	subs	r4, r7, r6
 80026e4:	602e      	str	r6, [r5, #0]
 80026e6:	0791      	lsls	r1, r2, #30
 80026e8:	d100      	bne.n	80026ec <__sflush_r+0xa4>
 80026ea:	696b      	ldr	r3, [r5, #20]
 80026ec:	60ab      	str	r3, [r5, #8]
 80026ee:	2c00      	cmp	r4, #0
 80026f0:	dc04      	bgt.n	80026fc <__sflush_r+0xb4>
 80026f2:	e7eb      	b.n	80026cc <__sflush_r+0x84>
 80026f4:	1836      	adds	r6, r6, r0
 80026f6:	1a24      	subs	r4, r4, r0
 80026f8:	2c00      	cmp	r4, #0
 80026fa:	dde7      	ble.n	80026cc <__sflush_r+0x84>
 80026fc:	4640      	mov	r0, r8
 80026fe:	69e9      	ldr	r1, [r5, #28]
 8002700:	1c32      	adds	r2, r6, #0
 8002702:	1c23      	adds	r3, r4, #0
 8002704:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 8002706:	f000 f84e 	bl	80027a6 <__sflush_r+0x15e>
 800270a:	2800      	cmp	r0, #0
 800270c:	dcf2      	bgt.n	80026f4 <__sflush_r+0xac>
 800270e:	89aa      	ldrh	r2, [r5, #12]
 8002710:	2340      	movs	r3, #64	; 0x40
 8002712:	4313      	orrs	r3, r2
 8002714:	2001      	movs	r0, #1
 8002716:	81ab      	strh	r3, [r5, #12]
 8002718:	4240      	negs	r0, r0
 800271a:	e7d8      	b.n	80026ce <__sflush_r+0x86>
 800271c:	6bef      	ldr	r7, [r5, #60]	; 0x3c
 800271e:	2f00      	cmp	r7, #0
 8002720:	dca2      	bgt.n	8002668 <__sflush_r+0x20>
 8002722:	e7d3      	b.n	80026cc <__sflush_r+0x84>
 8002724:	2200      	movs	r2, #0
 8002726:	4640      	mov	r0, r8
 8002728:	69e9      	ldr	r1, [r5, #28]
 800272a:	2301      	movs	r3, #1
 800272c:	f000 f83a 	bl	80027a4 <__sflush_r+0x15c>
 8002730:	1c02      	adds	r2, r0, #0
 8002732:	1c43      	adds	r3, r0, #1
 8002734:	d01e      	beq.n	8002774 <__sflush_r+0x12c>
 8002736:	89ab      	ldrh	r3, [r5, #12]
 8002738:	6aac      	ldr	r4, [r5, #40]	; 0x28
 800273a:	e79f      	b.n	800267c <__sflush_r+0x34>
 800273c:	4642      	mov	r2, r8
 800273e:	6813      	ldr	r3, [r2, #0]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d10a      	bne.n	800275a <__sflush_r+0x112>
 8002744:	89a9      	ldrh	r1, [r5, #12]
 8002746:	4a16      	ldr	r2, [pc, #88]	; (80027a0 <__sflush_r+0x158>)
 8002748:	692f      	ldr	r7, [r5, #16]
 800274a:	400a      	ands	r2, r1
 800274c:	81aa      	strh	r2, [r5, #12]
 800274e:	606b      	str	r3, [r5, #4]
 8002750:	602f      	str	r7, [r5, #0]
 8002752:	04d1      	lsls	r1, r2, #19
 8002754:	d5ac      	bpl.n	80026b0 <__sflush_r+0x68>
 8002756:	6528      	str	r0, [r5, #80]	; 0x50
 8002758:	e7aa      	b.n	80026b0 <__sflush_r+0x68>
 800275a:	2b1d      	cmp	r3, #29
 800275c:	d001      	beq.n	8002762 <__sflush_r+0x11a>
 800275e:	2b16      	cmp	r3, #22
 8002760:	d119      	bne.n	8002796 <__sflush_r+0x14e>
 8002762:	89aa      	ldrh	r2, [r5, #12]
 8002764:	4b0e      	ldr	r3, [pc, #56]	; (80027a0 <__sflush_r+0x158>)
 8002766:	4013      	ands	r3, r2
 8002768:	81ab      	strh	r3, [r5, #12]
 800276a:	2300      	movs	r3, #0
 800276c:	606b      	str	r3, [r5, #4]
 800276e:	692b      	ldr	r3, [r5, #16]
 8002770:	602b      	str	r3, [r5, #0]
 8002772:	e79d      	b.n	80026b0 <__sflush_r+0x68>
 8002774:	4647      	mov	r7, r8
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d0dc      	beq.n	8002736 <__sflush_r+0xee>
 800277c:	2b16      	cmp	r3, #22
 800277e:	d001      	beq.n	8002784 <__sflush_r+0x13c>
 8002780:	2b1d      	cmp	r3, #29
 8002782:	d103      	bne.n	800278c <__sflush_r+0x144>
 8002784:	4641      	mov	r1, r8
 8002786:	600e      	str	r6, [r1, #0]
 8002788:	2000      	movs	r0, #0
 800278a:	e7a0      	b.n	80026ce <__sflush_r+0x86>
 800278c:	89a9      	ldrh	r1, [r5, #12]
 800278e:	2340      	movs	r3, #64	; 0x40
 8002790:	430b      	orrs	r3, r1
 8002792:	81ab      	strh	r3, [r5, #12]
 8002794:	e79b      	b.n	80026ce <__sflush_r+0x86>
 8002796:	89aa      	ldrh	r2, [r5, #12]
 8002798:	2340      	movs	r3, #64	; 0x40
 800279a:	4313      	orrs	r3, r2
 800279c:	81ab      	strh	r3, [r5, #12]
 800279e:	e796      	b.n	80026ce <__sflush_r+0x86>
 80027a0:	fffff7ff 	.word	0xfffff7ff
 80027a4:	4720      	bx	r4
 80027a6:	4738      	bx	r7

080027a8 <_fflush_r>:
 80027a8:	b538      	push	{r3, r4, r5, lr}
 80027aa:	1c04      	adds	r4, r0, #0
 80027ac:	1c0d      	adds	r5, r1, #0
 80027ae:	2800      	cmp	r0, #0
 80027b0:	d002      	beq.n	80027b8 <_fflush_r+0x10>
 80027b2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80027b4:	2a00      	cmp	r2, #0
 80027b6:	d00b      	beq.n	80027d0 <_fflush_r+0x28>
 80027b8:	220c      	movs	r2, #12
 80027ba:	5eab      	ldrsh	r3, [r5, r2]
 80027bc:	2000      	movs	r0, #0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d003      	beq.n	80027ca <_fflush_r+0x22>
 80027c2:	1c20      	adds	r0, r4, #0
 80027c4:	1c29      	adds	r1, r5, #0
 80027c6:	f7ff ff3f 	bl	8002648 <__sflush_r>
 80027ca:	bc38      	pop	{r3, r4, r5}
 80027cc:	bc02      	pop	{r1}
 80027ce:	4708      	bx	r1
 80027d0:	f000 f84e 	bl	8002870 <__sinit>
 80027d4:	e7f0      	b.n	80027b8 <_fflush_r+0x10>
 80027d6:	46c0      	nop			; (mov r8, r8)

080027d8 <fflush>:
 80027d8:	b508      	push	{r3, lr}
 80027da:	1e01      	subs	r1, r0, #0
 80027dc:	d006      	beq.n	80027ec <fflush+0x14>
 80027de:	4b06      	ldr	r3, [pc, #24]	; (80027f8 <fflush+0x20>)
 80027e0:	6818      	ldr	r0, [r3, #0]
 80027e2:	f7ff ffe1 	bl	80027a8 <_fflush_r>
 80027e6:	bc08      	pop	{r3}
 80027e8:	bc02      	pop	{r1}
 80027ea:	4708      	bx	r1
 80027ec:	4b03      	ldr	r3, [pc, #12]	; (80027fc <fflush+0x24>)
 80027ee:	4904      	ldr	r1, [pc, #16]	; (8002800 <fflush+0x28>)
 80027f0:	6818      	ldr	r0, [r3, #0]
 80027f2:	f000 fa6d 	bl	8002cd0 <_fwalk_reent>
 80027f6:	e7f6      	b.n	80027e6 <fflush+0xe>
 80027f8:	20000580 	.word	0x20000580
 80027fc:	08007440 	.word	0x08007440
 8002800:	080027a9 	.word	0x080027a9

08002804 <__fp_lock>:
 8002804:	2000      	movs	r0, #0
 8002806:	4770      	bx	lr

08002808 <__fp_unlock>:
 8002808:	2000      	movs	r0, #0
 800280a:	4770      	bx	lr

0800280c <_cleanup_r>:
 800280c:	b508      	push	{r3, lr}
 800280e:	4903      	ldr	r1, [pc, #12]	; (800281c <_cleanup_r+0x10>)
 8002810:	f000 fa38 	bl	8002c84 <_fwalk>
 8002814:	bc08      	pop	{r3}
 8002816:	bc01      	pop	{r0}
 8002818:	4700      	bx	r0
 800281a:	46c0      	nop			; (mov r8, r8)
 800281c:	08003845 	.word	0x08003845

08002820 <__sfmoreglue>:
 8002820:	b570      	push	{r4, r5, r6, lr}
 8002822:	1e4b      	subs	r3, r1, #1
 8002824:	2568      	movs	r5, #104	; 0x68
 8002826:	435d      	muls	r5, r3
 8002828:	1c0e      	adds	r6, r1, #0
 800282a:	1c29      	adds	r1, r5, #0
 800282c:	3174      	adds	r1, #116	; 0x74
 800282e:	f000 fa7b 	bl	8002d28 <_malloc_r>
 8002832:	1e04      	subs	r4, r0, #0
 8002834:	d009      	beq.n	800284a <__sfmoreglue+0x2a>
 8002836:	2300      	movs	r3, #0
 8002838:	6003      	str	r3, [r0, #0]
 800283a:	6046      	str	r6, [r0, #4]
 800283c:	1c2a      	adds	r2, r5, #0
 800283e:	300c      	adds	r0, #12
 8002840:	60a0      	str	r0, [r4, #8]
 8002842:	3268      	adds	r2, #104	; 0x68
 8002844:	2100      	movs	r1, #0
 8002846:	f000 fd3f 	bl	80032c8 <memset>
 800284a:	1c20      	adds	r0, r4, #0
 800284c:	bc70      	pop	{r4, r5, r6}
 800284e:	bc02      	pop	{r1}
 8002850:	4708      	bx	r1
 8002852:	46c0      	nop			; (mov r8, r8)

08002854 <_cleanup>:
 8002854:	b508      	push	{r3, lr}
 8002856:	4b04      	ldr	r3, [pc, #16]	; (8002868 <_cleanup+0x14>)
 8002858:	4904      	ldr	r1, [pc, #16]	; (800286c <_cleanup+0x18>)
 800285a:	6818      	ldr	r0, [r3, #0]
 800285c:	f000 fa12 	bl	8002c84 <_fwalk>
 8002860:	bc08      	pop	{r3}
 8002862:	bc01      	pop	{r0}
 8002864:	4700      	bx	r0
 8002866:	46c0      	nop			; (mov r8, r8)
 8002868:	08007440 	.word	0x08007440
 800286c:	08003845 	.word	0x08003845

08002870 <__sinit>:
 8002870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002872:	4656      	mov	r6, sl
 8002874:	4644      	mov	r4, r8
 8002876:	465f      	mov	r7, fp
 8002878:	464d      	mov	r5, r9
 800287a:	b4f0      	push	{r4, r5, r6, r7}
 800287c:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800287e:	1c06      	adds	r6, r0, #0
 8002880:	2c00      	cmp	r4, #0
 8002882:	d162      	bne.n	800294a <__sinit+0xda>
 8002884:	4b35      	ldr	r3, [pc, #212]	; (800295c <__sinit+0xec>)
 8002886:	63c3      	str	r3, [r0, #60]	; 0x3c
 8002888:	23b8      	movs	r3, #184	; 0xb8
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	50c4      	str	r4, [r0, r3]
 800288e:	23b9      	movs	r3, #185	; 0xb9
 8002890:	2203      	movs	r2, #3
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	50c2      	str	r2, [r0, r3]
 8002896:	23bb      	movs	r3, #187	; 0xbb
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	6845      	ldr	r5, [r0, #4]
 800289c:	18c2      	adds	r2, r0, r3
 800289e:	23ba      	movs	r3, #186	; 0xba
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	50c2      	str	r2, [r0, r3]
 80028a4:	2304      	movs	r3, #4
 80028a6:	1c28      	adds	r0, r5, #0
 80028a8:	81ab      	strh	r3, [r5, #12]
 80028aa:	602c      	str	r4, [r5, #0]
 80028ac:	606c      	str	r4, [r5, #4]
 80028ae:	60ac      	str	r4, [r5, #8]
 80028b0:	666c      	str	r4, [r5, #100]	; 0x64
 80028b2:	81ec      	strh	r4, [r5, #14]
 80028b4:	612c      	str	r4, [r5, #16]
 80028b6:	616c      	str	r4, [r5, #20]
 80028b8:	61ac      	str	r4, [r5, #24]
 80028ba:	2100      	movs	r1, #0
 80028bc:	2208      	movs	r2, #8
 80028be:	305c      	adds	r0, #92	; 0x5c
 80028c0:	f000 fd02 	bl	80032c8 <memset>
 80028c4:	4b26      	ldr	r3, [pc, #152]	; (8002960 <__sinit+0xf0>)
 80028c6:	469a      	mov	sl, r3
 80028c8:	622b      	str	r3, [r5, #32]
 80028ca:	4b26      	ldr	r3, [pc, #152]	; (8002964 <__sinit+0xf4>)
 80028cc:	4f26      	ldr	r7, [pc, #152]	; (8002968 <__sinit+0xf8>)
 80028ce:	4699      	mov	r9, r3
 80028d0:	626b      	str	r3, [r5, #36]	; 0x24
 80028d2:	4b26      	ldr	r3, [pc, #152]	; (800296c <__sinit+0xfc>)
 80028d4:	61ed      	str	r5, [r5, #28]
 80028d6:	62ab      	str	r3, [r5, #40]	; 0x28
 80028d8:	62ef      	str	r7, [r5, #44]	; 0x2c
 80028da:	68b5      	ldr	r5, [r6, #8]
 80028dc:	4698      	mov	r8, r3
 80028de:	2309      	movs	r3, #9
 80028e0:	81ab      	strh	r3, [r5, #12]
 80028e2:	1c28      	adds	r0, r5, #0
 80028e4:	2301      	movs	r3, #1
 80028e6:	81eb      	strh	r3, [r5, #14]
 80028e8:	602c      	str	r4, [r5, #0]
 80028ea:	606c      	str	r4, [r5, #4]
 80028ec:	60ac      	str	r4, [r5, #8]
 80028ee:	666c      	str	r4, [r5, #100]	; 0x64
 80028f0:	612c      	str	r4, [r5, #16]
 80028f2:	616c      	str	r4, [r5, #20]
 80028f4:	61ac      	str	r4, [r5, #24]
 80028f6:	2100      	movs	r1, #0
 80028f8:	2208      	movs	r2, #8
 80028fa:	305c      	adds	r0, #92	; 0x5c
 80028fc:	469b      	mov	fp, r3
 80028fe:	f000 fce3 	bl	80032c8 <memset>
 8002902:	4653      	mov	r3, sl
 8002904:	622b      	str	r3, [r5, #32]
 8002906:	464b      	mov	r3, r9
 8002908:	626b      	str	r3, [r5, #36]	; 0x24
 800290a:	4643      	mov	r3, r8
 800290c:	62ab      	str	r3, [r5, #40]	; 0x28
 800290e:	61ed      	str	r5, [r5, #28]
 8002910:	62ef      	str	r7, [r5, #44]	; 0x2c
 8002912:	68f5      	ldr	r5, [r6, #12]
 8002914:	2312      	movs	r3, #18
 8002916:	81ab      	strh	r3, [r5, #12]
 8002918:	1c28      	adds	r0, r5, #0
 800291a:	2302      	movs	r3, #2
 800291c:	81eb      	strh	r3, [r5, #14]
 800291e:	602c      	str	r4, [r5, #0]
 8002920:	606c      	str	r4, [r5, #4]
 8002922:	60ac      	str	r4, [r5, #8]
 8002924:	666c      	str	r4, [r5, #100]	; 0x64
 8002926:	612c      	str	r4, [r5, #16]
 8002928:	616c      	str	r4, [r5, #20]
 800292a:	61ac      	str	r4, [r5, #24]
 800292c:	305c      	adds	r0, #92	; 0x5c
 800292e:	2100      	movs	r1, #0
 8002930:	2208      	movs	r2, #8
 8002932:	f000 fcc9 	bl	80032c8 <memset>
 8002936:	4653      	mov	r3, sl
 8002938:	622b      	str	r3, [r5, #32]
 800293a:	464b      	mov	r3, r9
 800293c:	626b      	str	r3, [r5, #36]	; 0x24
 800293e:	4643      	mov	r3, r8
 8002940:	62ab      	str	r3, [r5, #40]	; 0x28
 8002942:	465b      	mov	r3, fp
 8002944:	61ed      	str	r5, [r5, #28]
 8002946:	62ef      	str	r7, [r5, #44]	; 0x2c
 8002948:	63b3      	str	r3, [r6, #56]	; 0x38
 800294a:	bc3c      	pop	{r2, r3, r4, r5}
 800294c:	4690      	mov	r8, r2
 800294e:	4699      	mov	r9, r3
 8002950:	46a2      	mov	sl, r4
 8002952:	46ab      	mov	fp, r5
 8002954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002956:	bc01      	pop	{r0}
 8002958:	4700      	bx	r0
 800295a:	46c0      	nop			; (mov r8, r8)
 800295c:	0800280d 	.word	0x0800280d
 8002960:	08003469 	.word	0x08003469
 8002964:	08003499 	.word	0x08003499
 8002968:	08003505 	.word	0x08003505
 800296c:	080034d5 	.word	0x080034d5

08002970 <__sfp>:
 8002970:	4b23      	ldr	r3, [pc, #140]	; (8002a00 <__sfp+0x90>)
 8002972:	b570      	push	{r4, r5, r6, lr}
 8002974:	681d      	ldr	r5, [r3, #0]
 8002976:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8002978:	1c06      	adds	r6, r0, #0
 800297a:	2900      	cmp	r1, #0
 800297c:	d02e      	beq.n	80029dc <__sfp+0x6c>
 800297e:	23b8      	movs	r3, #184	; 0xb8
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	18ed      	adds	r5, r5, r3
 8002984:	686b      	ldr	r3, [r5, #4]
 8002986:	68ac      	ldr	r4, [r5, #8]
 8002988:	3b01      	subs	r3, #1
 800298a:	d503      	bpl.n	8002994 <__sfp+0x24>
 800298c:	e021      	b.n	80029d2 <__sfp+0x62>
 800298e:	3468      	adds	r4, #104	; 0x68
 8002990:	3b01      	subs	r3, #1
 8002992:	d31e      	bcc.n	80029d2 <__sfp+0x62>
 8002994:	210c      	movs	r1, #12
 8002996:	5e62      	ldrsh	r2, [r4, r1]
 8002998:	2a00      	cmp	r2, #0
 800299a:	d1f8      	bne.n	800298e <__sfp+0x1e>
 800299c:	2301      	movs	r3, #1
 800299e:	425b      	negs	r3, r3
 80029a0:	2500      	movs	r5, #0
 80029a2:	81e3      	strh	r3, [r4, #14]
 80029a4:	1c20      	adds	r0, r4, #0
 80029a6:	2301      	movs	r3, #1
 80029a8:	81a3      	strh	r3, [r4, #12]
 80029aa:	6665      	str	r5, [r4, #100]	; 0x64
 80029ac:	6025      	str	r5, [r4, #0]
 80029ae:	60a5      	str	r5, [r4, #8]
 80029b0:	6065      	str	r5, [r4, #4]
 80029b2:	6125      	str	r5, [r4, #16]
 80029b4:	6165      	str	r5, [r4, #20]
 80029b6:	61a5      	str	r5, [r4, #24]
 80029b8:	305c      	adds	r0, #92	; 0x5c
 80029ba:	2100      	movs	r1, #0
 80029bc:	2208      	movs	r2, #8
 80029be:	f000 fc83 	bl	80032c8 <memset>
 80029c2:	6325      	str	r5, [r4, #48]	; 0x30
 80029c4:	6365      	str	r5, [r4, #52]	; 0x34
 80029c6:	6465      	str	r5, [r4, #68]	; 0x44
 80029c8:	64a5      	str	r5, [r4, #72]	; 0x48
 80029ca:	1c20      	adds	r0, r4, #0
 80029cc:	bc70      	pop	{r4, r5, r6}
 80029ce:	bc02      	pop	{r1}
 80029d0:	4708      	bx	r1
 80029d2:	682b      	ldr	r3, [r5, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d005      	beq.n	80029e4 <__sfp+0x74>
 80029d8:	1c1d      	adds	r5, r3, #0
 80029da:	e7d3      	b.n	8002984 <__sfp+0x14>
 80029dc:	1c28      	adds	r0, r5, #0
 80029de:	f7ff ff47 	bl	8002870 <__sinit>
 80029e2:	e7cc      	b.n	800297e <__sfp+0xe>
 80029e4:	1c30      	adds	r0, r6, #0
 80029e6:	2104      	movs	r1, #4
 80029e8:	f7ff ff1a 	bl	8002820 <__sfmoreglue>
 80029ec:	6028      	str	r0, [r5, #0]
 80029ee:	2800      	cmp	r0, #0
 80029f0:	d001      	beq.n	80029f6 <__sfp+0x86>
 80029f2:	1c05      	adds	r5, r0, #0
 80029f4:	e7c6      	b.n	8002984 <__sfp+0x14>
 80029f6:	230c      	movs	r3, #12
 80029f8:	6033      	str	r3, [r6, #0]
 80029fa:	2000      	movs	r0, #0
 80029fc:	e7e6      	b.n	80029cc <__sfp+0x5c>
 80029fe:	46c0      	nop			; (mov r8, r8)
 8002a00:	08007440 	.word	0x08007440

08002a04 <__sfp_lock_acquire>:
 8002a04:	4770      	bx	lr
 8002a06:	46c0      	nop			; (mov r8, r8)

08002a08 <__sfp_lock_release>:
 8002a08:	4770      	bx	lr
 8002a0a:	46c0      	nop			; (mov r8, r8)

08002a0c <__sinit_lock_acquire>:
 8002a0c:	4770      	bx	lr
 8002a0e:	46c0      	nop			; (mov r8, r8)

08002a10 <__sinit_lock_release>:
 8002a10:	4770      	bx	lr
 8002a12:	46c0      	nop			; (mov r8, r8)

08002a14 <__fp_lock_all>:
 8002a14:	b508      	push	{r3, lr}
 8002a16:	4b04      	ldr	r3, [pc, #16]	; (8002a28 <__fp_lock_all+0x14>)
 8002a18:	4904      	ldr	r1, [pc, #16]	; (8002a2c <__fp_lock_all+0x18>)
 8002a1a:	6818      	ldr	r0, [r3, #0]
 8002a1c:	f000 f932 	bl	8002c84 <_fwalk>
 8002a20:	bc08      	pop	{r3}
 8002a22:	bc01      	pop	{r0}
 8002a24:	4700      	bx	r0
 8002a26:	46c0      	nop			; (mov r8, r8)
 8002a28:	20000580 	.word	0x20000580
 8002a2c:	08002805 	.word	0x08002805

08002a30 <__fp_unlock_all>:
 8002a30:	b508      	push	{r3, lr}
 8002a32:	4b04      	ldr	r3, [pc, #16]	; (8002a44 <__fp_unlock_all+0x14>)
 8002a34:	4904      	ldr	r1, [pc, #16]	; (8002a48 <__fp_unlock_all+0x18>)
 8002a36:	6818      	ldr	r0, [r3, #0]
 8002a38:	f000 f924 	bl	8002c84 <_fwalk>
 8002a3c:	bc08      	pop	{r3}
 8002a3e:	bc01      	pop	{r0}
 8002a40:	4700      	bx	r0
 8002a42:	46c0      	nop			; (mov r8, r8)
 8002a44:	20000580 	.word	0x20000580
 8002a48:	08002809 	.word	0x08002809

08002a4c <_malloc_trim_r>:
 8002a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a4e:	1c0f      	adds	r7, r1, #0
 8002a50:	1c04      	adds	r4, r0, #0
 8002a52:	f000 fc8b 	bl	800336c <__malloc_lock>
 8002a56:	4d21      	ldr	r5, [pc, #132]	; (8002adc <_malloc_trim_r+0x90>)
 8002a58:	68ab      	ldr	r3, [r5, #8]
 8002a5a:	685e      	ldr	r6, [r3, #4]
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	439e      	bics	r6, r3
 8002a60:	4a1f      	ldr	r2, [pc, #124]	; (8002ae0 <_malloc_trim_r+0x94>)
 8002a62:	1bf7      	subs	r7, r6, r7
 8002a64:	18bf      	adds	r7, r7, r2
 8002a66:	0b3f      	lsrs	r7, r7, #12
 8002a68:	4b1e      	ldr	r3, [pc, #120]	; (8002ae4 <_malloc_trim_r+0x98>)
 8002a6a:	3f01      	subs	r7, #1
 8002a6c:	033f      	lsls	r7, r7, #12
 8002a6e:	429f      	cmp	r7, r3
 8002a70:	dd07      	ble.n	8002a82 <_malloc_trim_r+0x36>
 8002a72:	1c20      	adds	r0, r4, #0
 8002a74:	2100      	movs	r1, #0
 8002a76:	f000 fce3 	bl	8003440 <_sbrk_r>
 8002a7a:	68aa      	ldr	r2, [r5, #8]
 8002a7c:	1993      	adds	r3, r2, r6
 8002a7e:	4298      	cmp	r0, r3
 8002a80:	d006      	beq.n	8002a90 <_malloc_trim_r+0x44>
 8002a82:	1c20      	adds	r0, r4, #0
 8002a84:	f000 fc74 	bl	8003370 <__malloc_unlock>
 8002a88:	2000      	movs	r0, #0
 8002a8a:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a8c:	bc02      	pop	{r1}
 8002a8e:	4708      	bx	r1
 8002a90:	4279      	negs	r1, r7
 8002a92:	1c20      	adds	r0, r4, #0
 8002a94:	f000 fcd4 	bl	8003440 <_sbrk_r>
 8002a98:	3001      	adds	r0, #1
 8002a9a:	d00d      	beq.n	8002ab8 <_malloc_trim_r+0x6c>
 8002a9c:	68ab      	ldr	r3, [r5, #8]
 8002a9e:	1bf6      	subs	r6, r6, r7
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	4316      	orrs	r6, r2
 8002aa4:	605e      	str	r6, [r3, #4]
 8002aa6:	4b10      	ldr	r3, [pc, #64]	; (8002ae8 <_malloc_trim_r+0x9c>)
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	1c20      	adds	r0, r4, #0
 8002aac:	1bd7      	subs	r7, r2, r7
 8002aae:	601f      	str	r7, [r3, #0]
 8002ab0:	f000 fc5e 	bl	8003370 <__malloc_unlock>
 8002ab4:	2001      	movs	r0, #1
 8002ab6:	e7e8      	b.n	8002a8a <_malloc_trim_r+0x3e>
 8002ab8:	1c20      	adds	r0, r4, #0
 8002aba:	2100      	movs	r1, #0
 8002abc:	f000 fcc0 	bl	8003440 <_sbrk_r>
 8002ac0:	68ab      	ldr	r3, [r5, #8]
 8002ac2:	1ac2      	subs	r2, r0, r3
 8002ac4:	2a0f      	cmp	r2, #15
 8002ac6:	dddc      	ble.n	8002a82 <_malloc_trim_r+0x36>
 8002ac8:	4908      	ldr	r1, [pc, #32]	; (8002aec <_malloc_trim_r+0xa0>)
 8002aca:	6809      	ldr	r1, [r1, #0]
 8002acc:	1a40      	subs	r0, r0, r1
 8002ace:	4906      	ldr	r1, [pc, #24]	; (8002ae8 <_malloc_trim_r+0x9c>)
 8002ad0:	6008      	str	r0, [r1, #0]
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	430a      	orrs	r2, r1
 8002ad6:	605a      	str	r2, [r3, #4]
 8002ad8:	e7d3      	b.n	8002a82 <_malloc_trim_r+0x36>
 8002ada:	46c0      	nop			; (mov r8, r8)
 8002adc:	20000584 	.word	0x20000584
 8002ae0:	00000fef 	.word	0x00000fef
 8002ae4:	00000fff 	.word	0x00000fff
 8002ae8:	20000d64 	.word	0x20000d64
 8002aec:	20000990 	.word	0x20000990

08002af0 <_free_r>:
 8002af0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002af2:	4647      	mov	r7, r8
 8002af4:	b480      	push	{r7}
 8002af6:	1c05      	adds	r5, r0, #0
 8002af8:	1e0c      	subs	r4, r1, #0
 8002afa:	d055      	beq.n	8002ba8 <_free_r+0xb8>
 8002afc:	f000 fc36 	bl	800336c <__malloc_lock>
 8002b00:	1c21      	adds	r1, r4, #0
 8002b02:	3908      	subs	r1, #8
 8002b04:	6848      	ldr	r0, [r1, #4]
 8002b06:	2701      	movs	r7, #1
 8002b08:	1c03      	adds	r3, r0, #0
 8002b0a:	43bb      	bics	r3, r7
 8002b0c:	18ca      	adds	r2, r1, r3
 8002b0e:	6854      	ldr	r4, [r2, #4]
 8002b10:	4680      	mov	r8, r0
 8002b12:	2003      	movs	r0, #3
 8002b14:	4384      	bics	r4, r0
 8002b16:	1c20      	adds	r0, r4, #0
 8002b18:	4c54      	ldr	r4, [pc, #336]	; (8002c6c <_free_r+0x17c>)
 8002b1a:	68a6      	ldr	r6, [r4, #8]
 8002b1c:	4296      	cmp	r6, r2
 8002b1e:	d062      	beq.n	8002be6 <_free_r+0xf6>
 8002b20:	2600      	movs	r6, #0
 8002b22:	46b4      	mov	ip, r6
 8002b24:	4646      	mov	r6, r8
 8002b26:	6050      	str	r0, [r2, #4]
 8002b28:	4237      	tst	r7, r6
 8002b2a:	d10a      	bne.n	8002b42 <_free_r+0x52>
 8002b2c:	680e      	ldr	r6, [r1, #0]
 8002b2e:	1b89      	subs	r1, r1, r6
 8002b30:	199b      	adds	r3, r3, r6
 8002b32:	1c27      	adds	r7, r4, #0
 8002b34:	688e      	ldr	r6, [r1, #8]
 8002b36:	3708      	adds	r7, #8
 8002b38:	42be      	cmp	r6, r7
 8002b3a:	d06d      	beq.n	8002c18 <_free_r+0x128>
 8002b3c:	68cf      	ldr	r7, [r1, #12]
 8002b3e:	60f7      	str	r7, [r6, #12]
 8002b40:	60be      	str	r6, [r7, #8]
 8002b42:	1816      	adds	r6, r2, r0
 8002b44:	6876      	ldr	r6, [r6, #4]
 8002b46:	2701      	movs	r7, #1
 8002b48:	423e      	tst	r6, r7
 8002b4a:	d107      	bne.n	8002b5c <_free_r+0x6c>
 8002b4c:	181b      	adds	r3, r3, r0
 8002b4e:	4660      	mov	r0, ip
 8002b50:	2800      	cmp	r0, #0
 8002b52:	d02e      	beq.n	8002bb2 <_free_r+0xc2>
 8002b54:	6890      	ldr	r0, [r2, #8]
 8002b56:	68d2      	ldr	r2, [r2, #12]
 8002b58:	60c2      	str	r2, [r0, #12]
 8002b5a:	6090      	str	r0, [r2, #8]
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	1c18      	adds	r0, r3, #0
 8002b60:	4310      	orrs	r0, r2
 8002b62:	4666      	mov	r6, ip
 8002b64:	6048      	str	r0, [r1, #4]
 8002b66:	50cb      	str	r3, [r1, r3]
 8002b68:	2e00      	cmp	r6, #0
 8002b6a:	d11a      	bne.n	8002ba2 <_free_r+0xb2>
 8002b6c:	4840      	ldr	r0, [pc, #256]	; (8002c70 <_free_r+0x180>)
 8002b6e:	4283      	cmp	r3, r0
 8002b70:	d92b      	bls.n	8002bca <_free_r+0xda>
 8002b72:	0a5a      	lsrs	r2, r3, #9
 8002b74:	2a04      	cmp	r2, #4
 8002b76:	d852      	bhi.n	8002c1e <_free_r+0x12e>
 8002b78:	099e      	lsrs	r6, r3, #6
 8002b7a:	3638      	adds	r6, #56	; 0x38
 8002b7c:	0070      	lsls	r0, r6, #1
 8002b7e:	0080      	lsls	r0, r0, #2
 8002b80:	1820      	adds	r0, r4, r0
 8002b82:	6882      	ldr	r2, [r0, #8]
 8002b84:	4282      	cmp	r2, r0
 8002b86:	d050      	beq.n	8002c2a <_free_r+0x13a>
 8002b88:	2603      	movs	r6, #3
 8002b8a:	6854      	ldr	r4, [r2, #4]
 8002b8c:	43b4      	bics	r4, r6
 8002b8e:	42a3      	cmp	r3, r4
 8002b90:	d202      	bcs.n	8002b98 <_free_r+0xa8>
 8002b92:	6892      	ldr	r2, [r2, #8]
 8002b94:	4290      	cmp	r0, r2
 8002b96:	d1f8      	bne.n	8002b8a <_free_r+0x9a>
 8002b98:	68d3      	ldr	r3, [r2, #12]
 8002b9a:	60cb      	str	r3, [r1, #12]
 8002b9c:	608a      	str	r2, [r1, #8]
 8002b9e:	6099      	str	r1, [r3, #8]
 8002ba0:	60d1      	str	r1, [r2, #12]
 8002ba2:	1c28      	adds	r0, r5, #0
 8002ba4:	f000 fbe4 	bl	8003370 <__malloc_unlock>
 8002ba8:	bc04      	pop	{r2}
 8002baa:	4690      	mov	r8, r2
 8002bac:	bcf0      	pop	{r4, r5, r6, r7}
 8002bae:	bc01      	pop	{r0}
 8002bb0:	4700      	bx	r0
 8002bb2:	6890      	ldr	r0, [r2, #8]
 8002bb4:	4e2f      	ldr	r6, [pc, #188]	; (8002c74 <_free_r+0x184>)
 8002bb6:	42b0      	cmp	r0, r6
 8002bb8:	d1cd      	bne.n	8002b56 <_free_r+0x66>
 8002bba:	431f      	orrs	r7, r3
 8002bbc:	60c1      	str	r1, [r0, #12]
 8002bbe:	6081      	str	r1, [r0, #8]
 8002bc0:	60c8      	str	r0, [r1, #12]
 8002bc2:	6088      	str	r0, [r1, #8]
 8002bc4:	604f      	str	r7, [r1, #4]
 8002bc6:	50cb      	str	r3, [r1, r3]
 8002bc8:	e7eb      	b.n	8002ba2 <_free_r+0xb2>
 8002bca:	08db      	lsrs	r3, r3, #3
 8002bcc:	1098      	asrs	r0, r3, #2
 8002bce:	4082      	lsls	r2, r0
 8002bd0:	6860      	ldr	r0, [r4, #4]
 8002bd2:	00db      	lsls	r3, r3, #3
 8002bd4:	4302      	orrs	r2, r0
 8002bd6:	6062      	str	r2, [r4, #4]
 8002bd8:	18e4      	adds	r4, r4, r3
 8002bda:	68a3      	ldr	r3, [r4, #8]
 8002bdc:	60cc      	str	r4, [r1, #12]
 8002bde:	608b      	str	r3, [r1, #8]
 8002be0:	60a1      	str	r1, [r4, #8]
 8002be2:	60d9      	str	r1, [r3, #12]
 8002be4:	e7dd      	b.n	8002ba2 <_free_r+0xb2>
 8002be6:	18c3      	adds	r3, r0, r3
 8002be8:	4640      	mov	r0, r8
 8002bea:	4207      	tst	r7, r0
 8002bec:	d106      	bne.n	8002bfc <_free_r+0x10c>
 8002bee:	680a      	ldr	r2, [r1, #0]
 8002bf0:	1a89      	subs	r1, r1, r2
 8002bf2:	6888      	ldr	r0, [r1, #8]
 8002bf4:	189b      	adds	r3, r3, r2
 8002bf6:	68ca      	ldr	r2, [r1, #12]
 8002bf8:	60c2      	str	r2, [r0, #12]
 8002bfa:	6090      	str	r0, [r2, #8]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	431a      	orrs	r2, r3
 8002c00:	604a      	str	r2, [r1, #4]
 8002c02:	4a1d      	ldr	r2, [pc, #116]	; (8002c78 <_free_r+0x188>)
 8002c04:	6812      	ldr	r2, [r2, #0]
 8002c06:	60a1      	str	r1, [r4, #8]
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d3ca      	bcc.n	8002ba2 <_free_r+0xb2>
 8002c0c:	4b1b      	ldr	r3, [pc, #108]	; (8002c7c <_free_r+0x18c>)
 8002c0e:	1c28      	adds	r0, r5, #0
 8002c10:	6819      	ldr	r1, [r3, #0]
 8002c12:	f7ff ff1b 	bl	8002a4c <_malloc_trim_r>
 8002c16:	e7c4      	b.n	8002ba2 <_free_r+0xb2>
 8002c18:	2601      	movs	r6, #1
 8002c1a:	46b4      	mov	ip, r6
 8002c1c:	e791      	b.n	8002b42 <_free_r+0x52>
 8002c1e:	2a14      	cmp	r2, #20
 8002c20:	d80c      	bhi.n	8002c3c <_free_r+0x14c>
 8002c22:	1c16      	adds	r6, r2, #0
 8002c24:	365b      	adds	r6, #91	; 0x5b
 8002c26:	0070      	lsls	r0, r6, #1
 8002c28:	e7a9      	b.n	8002b7e <_free_r+0x8e>
 8002c2a:	10b6      	asrs	r6, r6, #2
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	40b3      	lsls	r3, r6
 8002c30:	1c1e      	adds	r6, r3, #0
 8002c32:	6863      	ldr	r3, [r4, #4]
 8002c34:	431e      	orrs	r6, r3
 8002c36:	6066      	str	r6, [r4, #4]
 8002c38:	1c13      	adds	r3, r2, #0
 8002c3a:	e7ae      	b.n	8002b9a <_free_r+0xaa>
 8002c3c:	2a54      	cmp	r2, #84	; 0x54
 8002c3e:	d803      	bhi.n	8002c48 <_free_r+0x158>
 8002c40:	0b1e      	lsrs	r6, r3, #12
 8002c42:	366e      	adds	r6, #110	; 0x6e
 8002c44:	0070      	lsls	r0, r6, #1
 8002c46:	e79a      	b.n	8002b7e <_free_r+0x8e>
 8002c48:	20aa      	movs	r0, #170	; 0xaa
 8002c4a:	0040      	lsls	r0, r0, #1
 8002c4c:	4282      	cmp	r2, r0
 8002c4e:	d803      	bhi.n	8002c58 <_free_r+0x168>
 8002c50:	0bde      	lsrs	r6, r3, #15
 8002c52:	3677      	adds	r6, #119	; 0x77
 8002c54:	0070      	lsls	r0, r6, #1
 8002c56:	e792      	b.n	8002b7e <_free_r+0x8e>
 8002c58:	4809      	ldr	r0, [pc, #36]	; (8002c80 <_free_r+0x190>)
 8002c5a:	4282      	cmp	r2, r0
 8002c5c:	d803      	bhi.n	8002c66 <_free_r+0x176>
 8002c5e:	0c9e      	lsrs	r6, r3, #18
 8002c60:	367c      	adds	r6, #124	; 0x7c
 8002c62:	0070      	lsls	r0, r6, #1
 8002c64:	e78b      	b.n	8002b7e <_free_r+0x8e>
 8002c66:	20fc      	movs	r0, #252	; 0xfc
 8002c68:	267e      	movs	r6, #126	; 0x7e
 8002c6a:	e788      	b.n	8002b7e <_free_r+0x8e>
 8002c6c:	20000584 	.word	0x20000584
 8002c70:	000001ff 	.word	0x000001ff
 8002c74:	2000058c 	.word	0x2000058c
 8002c78:	2000098c 	.word	0x2000098c
 8002c7c:	20000d60 	.word	0x20000d60
 8002c80:	00000554 	.word	0x00000554

08002c84 <_fwalk>:
 8002c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c86:	22b8      	movs	r2, #184	; 0xb8
 8002c88:	4647      	mov	r7, r8
 8002c8a:	0092      	lsls	r2, r2, #2
 8002c8c:	b480      	push	{r7}
 8002c8e:	1887      	adds	r7, r0, r2
 8002c90:	4688      	mov	r8, r1
 8002c92:	2600      	movs	r6, #0
 8002c94:	2f00      	cmp	r7, #0
 8002c96:	d014      	beq.n	8002cc2 <_fwalk+0x3e>
 8002c98:	687d      	ldr	r5, [r7, #4]
 8002c9a:	68bc      	ldr	r4, [r7, #8]
 8002c9c:	3d01      	subs	r5, #1
 8002c9e:	d40d      	bmi.n	8002cbc <_fwalk+0x38>
 8002ca0:	89a3      	ldrh	r3, [r4, #12]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d907      	bls.n	8002cb6 <_fwalk+0x32>
 8002ca6:	220e      	movs	r2, #14
 8002ca8:	5ea3      	ldrsh	r3, [r4, r2]
 8002caa:	3301      	adds	r3, #1
 8002cac:	d003      	beq.n	8002cb6 <_fwalk+0x32>
 8002cae:	1c20      	adds	r0, r4, #0
 8002cb0:	f000 f80d 	bl	8002cce <_fwalk+0x4a>
 8002cb4:	4306      	orrs	r6, r0
 8002cb6:	3468      	adds	r4, #104	; 0x68
 8002cb8:	3d01      	subs	r5, #1
 8002cba:	d2f1      	bcs.n	8002ca0 <_fwalk+0x1c>
 8002cbc:	683f      	ldr	r7, [r7, #0]
 8002cbe:	2f00      	cmp	r7, #0
 8002cc0:	d1ea      	bne.n	8002c98 <_fwalk+0x14>
 8002cc2:	1c30      	adds	r0, r6, #0
 8002cc4:	bc04      	pop	{r2}
 8002cc6:	4690      	mov	r8, r2
 8002cc8:	bcf0      	pop	{r4, r5, r6, r7}
 8002cca:	bc02      	pop	{r1}
 8002ccc:	4708      	bx	r1
 8002cce:	4740      	bx	r8

08002cd0 <_fwalk_reent>:
 8002cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cd2:	22b8      	movs	r2, #184	; 0xb8
 8002cd4:	464f      	mov	r7, r9
 8002cd6:	4646      	mov	r6, r8
 8002cd8:	0092      	lsls	r2, r2, #2
 8002cda:	b4c0      	push	{r6, r7}
 8002cdc:	4680      	mov	r8, r0
 8002cde:	1c16      	adds	r6, r2, #0
 8002ce0:	4446      	add	r6, r8
 8002ce2:	4689      	mov	r9, r1
 8002ce4:	2700      	movs	r7, #0
 8002ce6:	2e00      	cmp	r6, #0
 8002ce8:	d015      	beq.n	8002d16 <_fwalk_reent+0x46>
 8002cea:	6875      	ldr	r5, [r6, #4]
 8002cec:	68b4      	ldr	r4, [r6, #8]
 8002cee:	3d01      	subs	r5, #1
 8002cf0:	d40e      	bmi.n	8002d10 <_fwalk_reent+0x40>
 8002cf2:	89a3      	ldrh	r3, [r4, #12]
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d908      	bls.n	8002d0a <_fwalk_reent+0x3a>
 8002cf8:	220e      	movs	r2, #14
 8002cfa:	5ea3      	ldrsh	r3, [r4, r2]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	d004      	beq.n	8002d0a <_fwalk_reent+0x3a>
 8002d00:	4640      	mov	r0, r8
 8002d02:	1c21      	adds	r1, r4, #0
 8002d04:	f000 f80e 	bl	8002d24 <_fwalk_reent+0x54>
 8002d08:	4307      	orrs	r7, r0
 8002d0a:	3468      	adds	r4, #104	; 0x68
 8002d0c:	3d01      	subs	r5, #1
 8002d0e:	d2f0      	bcs.n	8002cf2 <_fwalk_reent+0x22>
 8002d10:	6836      	ldr	r6, [r6, #0]
 8002d12:	2e00      	cmp	r6, #0
 8002d14:	d1e9      	bne.n	8002cea <_fwalk_reent+0x1a>
 8002d16:	1c38      	adds	r0, r7, #0
 8002d18:	bc0c      	pop	{r2, r3}
 8002d1a:	4690      	mov	r8, r2
 8002d1c:	4699      	mov	r9, r3
 8002d1e:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d20:	bc02      	pop	{r1}
 8002d22:	4708      	bx	r1
 8002d24:	4748      	bx	r9
 8002d26:	46c0      	nop			; (mov r8, r8)

08002d28 <_malloc_r>:
 8002d28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d2a:	4656      	mov	r6, sl
 8002d2c:	4644      	mov	r4, r8
 8002d2e:	465f      	mov	r7, fp
 8002d30:	464d      	mov	r5, r9
 8002d32:	b4f0      	push	{r4, r5, r6, r7}
 8002d34:	1c0c      	adds	r4, r1, #0
 8002d36:	340b      	adds	r4, #11
 8002d38:	b083      	sub	sp, #12
 8002d3a:	1c06      	adds	r6, r0, #0
 8002d3c:	2c16      	cmp	r4, #22
 8002d3e:	d92f      	bls.n	8002da0 <_malloc_r+0x78>
 8002d40:	2307      	movs	r3, #7
 8002d42:	439c      	bics	r4, r3
 8002d44:	0fe3      	lsrs	r3, r4, #31
 8002d46:	428c      	cmp	r4, r1
 8002d48:	d32e      	bcc.n	8002da8 <_malloc_r+0x80>
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d12c      	bne.n	8002da8 <_malloc_r+0x80>
 8002d4e:	1c30      	adds	r0, r6, #0
 8002d50:	f000 fb0c 	bl	800336c <__malloc_lock>
 8002d54:	23f8      	movs	r3, #248	; 0xf8
 8002d56:	33ff      	adds	r3, #255	; 0xff
 8002d58:	429c      	cmp	r4, r3
 8002d5a:	d829      	bhi.n	8002db0 <_malloc_r+0x88>
 8002d5c:	08e2      	lsrs	r2, r4, #3
 8002d5e:	4dcc      	ldr	r5, [pc, #816]	; (8003090 <_malloc_r+0x368>)
 8002d60:	00d3      	lsls	r3, r2, #3
 8002d62:	18eb      	adds	r3, r5, r3
 8002d64:	68df      	ldr	r7, [r3, #12]
 8002d66:	429f      	cmp	r7, r3
 8002d68:	d100      	bne.n	8002d6c <_malloc_r+0x44>
 8002d6a:	e1bf      	b.n	80030ec <_malloc_r+0x3c4>
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	2303      	movs	r3, #3
 8002d70:	68fa      	ldr	r2, [r7, #12]
 8002d72:	68b9      	ldr	r1, [r7, #8]
 8002d74:	4398      	bics	r0, r3
 8002d76:	183b      	adds	r3, r7, r0
 8002d78:	60ca      	str	r2, [r1, #12]
 8002d7a:	6091      	str	r1, [r2, #8]
 8002d7c:	6859      	ldr	r1, [r3, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	430a      	orrs	r2, r1
 8002d82:	1c30      	adds	r0, r6, #0
 8002d84:	605a      	str	r2, [r3, #4]
 8002d86:	f000 faf3 	bl	8003370 <__malloc_unlock>
 8002d8a:	1c38      	adds	r0, r7, #0
 8002d8c:	3008      	adds	r0, #8
 8002d8e:	b003      	add	sp, #12
 8002d90:	bc3c      	pop	{r2, r3, r4, r5}
 8002d92:	4690      	mov	r8, r2
 8002d94:	4699      	mov	r9, r3
 8002d96:	46a2      	mov	sl, r4
 8002d98:	46ab      	mov	fp, r5
 8002d9a:	bcf0      	pop	{r4, r5, r6, r7}
 8002d9c:	bc02      	pop	{r1}
 8002d9e:	4708      	bx	r1
 8002da0:	2410      	movs	r4, #16
 8002da2:	2300      	movs	r3, #0
 8002da4:	428c      	cmp	r4, r1
 8002da6:	d2d0      	bcs.n	8002d4a <_malloc_r+0x22>
 8002da8:	230c      	movs	r3, #12
 8002daa:	6033      	str	r3, [r6, #0]
 8002dac:	2000      	movs	r0, #0
 8002dae:	e7ee      	b.n	8002d8e <_malloc_r+0x66>
 8002db0:	0a63      	lsrs	r3, r4, #9
 8002db2:	d100      	bne.n	8002db6 <_malloc_r+0x8e>
 8002db4:	e08e      	b.n	8002ed4 <_malloc_r+0x1ac>
 8002db6:	2b04      	cmp	r3, #4
 8002db8:	d900      	bls.n	8002dbc <_malloc_r+0x94>
 8002dba:	e13d      	b.n	8003038 <_malloc_r+0x310>
 8002dbc:	09a3      	lsrs	r3, r4, #6
 8002dbe:	3338      	adds	r3, #56	; 0x38
 8002dc0:	469c      	mov	ip, r3
 8002dc2:	0059      	lsls	r1, r3, #1
 8002dc4:	4db2      	ldr	r5, [pc, #712]	; (8003090 <_malloc_r+0x368>)
 8002dc6:	0089      	lsls	r1, r1, #2
 8002dc8:	1869      	adds	r1, r5, r1
 8002dca:	68cf      	ldr	r7, [r1, #12]
 8002dcc:	42b9      	cmp	r1, r7
 8002dce:	d015      	beq.n	8002dfc <_malloc_r+0xd4>
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	439a      	bics	r2, r3
 8002dd6:	1b10      	subs	r0, r2, r4
 8002dd8:	280f      	cmp	r0, #15
 8002dda:	dd00      	ble.n	8002dde <_malloc_r+0xb6>
 8002ddc:	e08d      	b.n	8002efa <_malloc_r+0x1d2>
 8002dde:	2800      	cmp	r0, #0
 8002de0:	da7c      	bge.n	8002edc <_malloc_r+0x1b4>
 8002de2:	2003      	movs	r0, #3
 8002de4:	e007      	b.n	8002df6 <_malloc_r+0xce>
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	4382      	bics	r2, r0
 8002dea:	1b13      	subs	r3, r2, r4
 8002dec:	2b0f      	cmp	r3, #15
 8002dee:	dd00      	ble.n	8002df2 <_malloc_r+0xca>
 8002df0:	e083      	b.n	8002efa <_malloc_r+0x1d2>
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	da72      	bge.n	8002edc <_malloc_r+0x1b4>
 8002df6:	68ff      	ldr	r7, [r7, #12]
 8002df8:	42b9      	cmp	r1, r7
 8002dfa:	d1f4      	bne.n	8002de6 <_malloc_r+0xbe>
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	4494      	add	ip, r2
 8002e00:	1c2b      	adds	r3, r5, #0
 8002e02:	692f      	ldr	r7, [r5, #16]
 8002e04:	3308      	adds	r3, #8
 8002e06:	429f      	cmp	r7, r3
 8002e08:	d100      	bne.n	8002e0c <_malloc_r+0xe4>
 8002e0a:	e164      	b.n	80030d6 <_malloc_r+0x3ae>
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	2203      	movs	r2, #3
 8002e10:	4390      	bics	r0, r2
 8002e12:	1c02      	adds	r2, r0, #0
 8002e14:	1b01      	subs	r1, r0, r4
 8002e16:	290f      	cmp	r1, #15
 8002e18:	dd00      	ble.n	8002e1c <_malloc_r+0xf4>
 8002e1a:	e14b      	b.n	80030b4 <_malloc_r+0x38c>
 8002e1c:	616b      	str	r3, [r5, #20]
 8002e1e:	612b      	str	r3, [r5, #16]
 8002e20:	2900      	cmp	r1, #0
 8002e22:	da5f      	bge.n	8002ee4 <_malloc_r+0x1bc>
 8002e24:	4b9b      	ldr	r3, [pc, #620]	; (8003094 <_malloc_r+0x36c>)
 8002e26:	4298      	cmp	r0, r3
 8002e28:	d900      	bls.n	8002e2c <_malloc_r+0x104>
 8002e2a:	e10f      	b.n	800304c <_malloc_r+0x324>
 8002e2c:	08c3      	lsrs	r3, r0, #3
 8002e2e:	109a      	asrs	r2, r3, #2
 8002e30:	2101      	movs	r1, #1
 8002e32:	00db      	lsls	r3, r3, #3
 8002e34:	18eb      	adds	r3, r5, r3
 8002e36:	4091      	lsls	r1, r2
 8002e38:	6868      	ldr	r0, [r5, #4]
 8002e3a:	1c0a      	adds	r2, r1, #0
 8002e3c:	6899      	ldr	r1, [r3, #8]
 8002e3e:	4302      	orrs	r2, r0
 8002e40:	60fb      	str	r3, [r7, #12]
 8002e42:	60b9      	str	r1, [r7, #8]
 8002e44:	606a      	str	r2, [r5, #4]
 8002e46:	609f      	str	r7, [r3, #8]
 8002e48:	60cf      	str	r7, [r1, #12]
 8002e4a:	4661      	mov	r1, ip
 8002e4c:	108b      	asrs	r3, r1, #2
 8002e4e:	2101      	movs	r1, #1
 8002e50:	4099      	lsls	r1, r3
 8002e52:	4291      	cmp	r1, r2
 8002e54:	d855      	bhi.n	8002f02 <_malloc_r+0x1da>
 8002e56:	4211      	tst	r1, r2
 8002e58:	d10d      	bne.n	8002e76 <_malloc_r+0x14e>
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	4660      	mov	r0, ip
 8002e5e:	4398      	bics	r0, r3
 8002e60:	1c03      	adds	r3, r0, #0
 8002e62:	3304      	adds	r3, #4
 8002e64:	0049      	lsls	r1, r1, #1
 8002e66:	469c      	mov	ip, r3
 8002e68:	4211      	tst	r1, r2
 8002e6a:	d104      	bne.n	8002e76 <_malloc_r+0x14e>
 8002e6c:	2304      	movs	r3, #4
 8002e6e:	0049      	lsls	r1, r1, #1
 8002e70:	449c      	add	ip, r3
 8002e72:	4211      	tst	r1, r2
 8002e74:	d0fa      	beq.n	8002e6c <_malloc_r+0x144>
 8002e76:	2003      	movs	r0, #3
 8002e78:	4680      	mov	r8, r0
 8002e7a:	4662      	mov	r2, ip
 8002e7c:	00d3      	lsls	r3, r2, #3
 8002e7e:	195b      	adds	r3, r3, r5
 8002e80:	469a      	mov	sl, r3
 8002e82:	1c18      	adds	r0, r3, #0
 8002e84:	46e1      	mov	r9, ip
 8002e86:	68c7      	ldr	r7, [r0, #12]
 8002e88:	42b8      	cmp	r0, r7
 8002e8a:	d107      	bne.n	8002e9c <_malloc_r+0x174>
 8002e8c:	e125      	b.n	80030da <_malloc_r+0x3b2>
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	db00      	blt.n	8002e94 <_malloc_r+0x16c>
 8002e92:	e134      	b.n	80030fe <_malloc_r+0x3d6>
 8002e94:	68ff      	ldr	r7, [r7, #12]
 8002e96:	42b8      	cmp	r0, r7
 8002e98:	d100      	bne.n	8002e9c <_malloc_r+0x174>
 8002e9a:	e11e      	b.n	80030da <_malloc_r+0x3b2>
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	4643      	mov	r3, r8
 8002ea0:	439a      	bics	r2, r3
 8002ea2:	1b13      	subs	r3, r2, r4
 8002ea4:	2b0f      	cmp	r3, #15
 8002ea6:	ddf2      	ble.n	8002e8e <_malloc_r+0x166>
 8002ea8:	2101      	movs	r1, #1
 8002eaa:	193a      	adds	r2, r7, r4
 8002eac:	430c      	orrs	r4, r1
 8002eae:	607c      	str	r4, [r7, #4]
 8002eb0:	68f8      	ldr	r0, [r7, #12]
 8002eb2:	68bc      	ldr	r4, [r7, #8]
 8002eb4:	3508      	adds	r5, #8
 8002eb6:	60e0      	str	r0, [r4, #12]
 8002eb8:	4319      	orrs	r1, r3
 8002eba:	6084      	str	r4, [r0, #8]
 8002ebc:	60ea      	str	r2, [r5, #12]
 8002ebe:	60aa      	str	r2, [r5, #8]
 8002ec0:	1c30      	adds	r0, r6, #0
 8002ec2:	60d5      	str	r5, [r2, #12]
 8002ec4:	6095      	str	r5, [r2, #8]
 8002ec6:	6051      	str	r1, [r2, #4]
 8002ec8:	50d3      	str	r3, [r2, r3]
 8002eca:	f000 fa51 	bl	8003370 <__malloc_unlock>
 8002ece:	1c38      	adds	r0, r7, #0
 8002ed0:	3008      	adds	r0, #8
 8002ed2:	e75c      	b.n	8002d8e <_malloc_r+0x66>
 8002ed4:	223f      	movs	r2, #63	; 0x3f
 8002ed6:	217e      	movs	r1, #126	; 0x7e
 8002ed8:	4694      	mov	ip, r2
 8002eda:	e773      	b.n	8002dc4 <_malloc_r+0x9c>
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	68b9      	ldr	r1, [r7, #8]
 8002ee0:	60cb      	str	r3, [r1, #12]
 8002ee2:	6099      	str	r1, [r3, #8]
 8002ee4:	18ba      	adds	r2, r7, r2
 8002ee6:	6851      	ldr	r1, [r2, #4]
 8002ee8:	2301      	movs	r3, #1
 8002eea:	430b      	orrs	r3, r1
 8002eec:	1c30      	adds	r0, r6, #0
 8002eee:	6053      	str	r3, [r2, #4]
 8002ef0:	f000 fa3e 	bl	8003370 <__malloc_unlock>
 8002ef4:	1c38      	adds	r0, r7, #0
 8002ef6:	3008      	adds	r0, #8
 8002ef8:	e749      	b.n	8002d8e <_malloc_r+0x66>
 8002efa:	2001      	movs	r0, #1
 8002efc:	4240      	negs	r0, r0
 8002efe:	4484      	add	ip, r0
 8002f00:	e77c      	b.n	8002dfc <_malloc_r+0xd4>
 8002f02:	68af      	ldr	r7, [r5, #8]
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	2303      	movs	r3, #3
 8002f08:	4398      	bics	r0, r3
 8002f0a:	4681      	mov	r9, r0
 8002f0c:	4284      	cmp	r4, r0
 8002f0e:	d803      	bhi.n	8002f18 <_malloc_r+0x1f0>
 8002f10:	1b03      	subs	r3, r0, r4
 8002f12:	2b0f      	cmp	r3, #15
 8002f14:	dd00      	ble.n	8002f18 <_malloc_r+0x1f0>
 8002f16:	e081      	b.n	800301c <_malloc_r+0x2f4>
 8002f18:	4a5f      	ldr	r2, [pc, #380]	; (8003098 <_malloc_r+0x370>)
 8002f1a:	4b60      	ldr	r3, [pc, #384]	; (800309c <_malloc_r+0x374>)
 8002f1c:	4649      	mov	r1, r9
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6810      	ldr	r0, [r2, #0]
 8002f22:	1879      	adds	r1, r7, r1
 8002f24:	9101      	str	r1, [sp, #4]
 8002f26:	18e3      	adds	r3, r4, r3
 8002f28:	4693      	mov	fp, r2
 8002f2a:	3001      	adds	r0, #1
 8002f2c:	d100      	bne.n	8002f30 <_malloc_r+0x208>
 8002f2e:	e148      	b.n	80031c2 <_malloc_r+0x49a>
 8002f30:	495b      	ldr	r1, [pc, #364]	; (80030a0 <_malloc_r+0x378>)
 8002f32:	185b      	adds	r3, r3, r1
 8002f34:	0b1b      	lsrs	r3, r3, #12
 8002f36:	031b      	lsls	r3, r3, #12
 8002f38:	9300      	str	r3, [sp, #0]
 8002f3a:	1c30      	adds	r0, r6, #0
 8002f3c:	9900      	ldr	r1, [sp, #0]
 8002f3e:	f000 fa7f 	bl	8003440 <_sbrk_r>
 8002f42:	1c02      	adds	r2, r0, #0
 8002f44:	4680      	mov	r8, r0
 8002f46:	3201      	adds	r2, #1
 8002f48:	d05d      	beq.n	8003006 <_malloc_r+0x2de>
 8002f4a:	9b01      	ldr	r3, [sp, #4]
 8002f4c:	4283      	cmp	r3, r0
 8002f4e:	d900      	bls.n	8002f52 <_malloc_r+0x22a>
 8002f50:	e0ec      	b.n	800312c <_malloc_r+0x404>
 8002f52:	4854      	ldr	r0, [pc, #336]	; (80030a4 <_malloc_r+0x37c>)
 8002f54:	9900      	ldr	r1, [sp, #0]
 8002f56:	6802      	ldr	r2, [r0, #0]
 8002f58:	188b      	adds	r3, r1, r2
 8002f5a:	9901      	ldr	r1, [sp, #4]
 8002f5c:	4682      	mov	sl, r0
 8002f5e:	6003      	str	r3, [r0, #0]
 8002f60:	4541      	cmp	r1, r8
 8002f62:	d100      	bne.n	8002f66 <_malloc_r+0x23e>
 8002f64:	e136      	b.n	80031d4 <_malloc_r+0x4ac>
 8002f66:	465a      	mov	r2, fp
 8002f68:	6812      	ldr	r2, [r2, #0]
 8002f6a:	3201      	adds	r2, #1
 8002f6c:	d100      	bne.n	8002f70 <_malloc_r+0x248>
 8002f6e:	e144      	b.n	80031fa <_malloc_r+0x4d2>
 8002f70:	9801      	ldr	r0, [sp, #4]
 8002f72:	4641      	mov	r1, r8
 8002f74:	1a0a      	subs	r2, r1, r0
 8002f76:	189b      	adds	r3, r3, r2
 8002f78:	4651      	mov	r1, sl
 8002f7a:	600b      	str	r3, [r1, #0]
 8002f7c:	2307      	movs	r3, #7
 8002f7e:	4642      	mov	r2, r8
 8002f80:	4013      	ands	r3, r2
 8002f82:	d100      	bne.n	8002f86 <_malloc_r+0x25e>
 8002f84:	e105      	b.n	8003192 <_malloc_r+0x46a>
 8002f86:	1ad2      	subs	r2, r2, r3
 8002f88:	3208      	adds	r2, #8
 8002f8a:	4690      	mov	r8, r2
 8002f8c:	4a46      	ldr	r2, [pc, #280]	; (80030a8 <_malloc_r+0x380>)
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	9800      	ldr	r0, [sp, #0]
 8002f92:	1c02      	adds	r2, r0, #0
 8002f94:	4442      	add	r2, r8
 8002f96:	0512      	lsls	r2, r2, #20
 8002f98:	0d12      	lsrs	r2, r2, #20
 8002f9a:	1a9a      	subs	r2, r3, r2
 8002f9c:	1c11      	adds	r1, r2, #0
 8002f9e:	1c30      	adds	r0, r6, #0
 8002fa0:	4693      	mov	fp, r2
 8002fa2:	f000 fa4d 	bl	8003440 <_sbrk_r>
 8002fa6:	1c41      	adds	r1, r0, #1
 8002fa8:	d100      	bne.n	8002fac <_malloc_r+0x284>
 8002faa:	e122      	b.n	80031f2 <_malloc_r+0x4ca>
 8002fac:	4642      	mov	r2, r8
 8002fae:	1a80      	subs	r0, r0, r2
 8002fb0:	4458      	add	r0, fp
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	4318      	orrs	r0, r3
 8002fb6:	4652      	mov	r2, sl
 8002fb8:	6811      	ldr	r1, [r2, #0]
 8002fba:	1c0b      	adds	r3, r1, #0
 8002fbc:	445b      	add	r3, fp
 8002fbe:	4641      	mov	r1, r8
 8002fc0:	60a9      	str	r1, [r5, #8]
 8002fc2:	6013      	str	r3, [r2, #0]
 8002fc4:	6048      	str	r0, [r1, #4]
 8002fc6:	42af      	cmp	r7, r5
 8002fc8:	d013      	beq.n	8002ff2 <_malloc_r+0x2ca>
 8002fca:	464a      	mov	r2, r9
 8002fcc:	2a0f      	cmp	r2, #15
 8002fce:	d800      	bhi.n	8002fd2 <_malloc_r+0x2aa>
 8002fd0:	e0ea      	b.n	80031a8 <_malloc_r+0x480>
 8002fd2:	464a      	mov	r2, r9
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	2107      	movs	r1, #7
 8002fd8:	3a0c      	subs	r2, #12
 8002fda:	438a      	bics	r2, r1
 8002fdc:	2101      	movs	r1, #1
 8002fde:	4001      	ands	r1, r0
 8002fe0:	4311      	orrs	r1, r2
 8002fe2:	6079      	str	r1, [r7, #4]
 8002fe4:	2005      	movs	r0, #5
 8002fe6:	18b9      	adds	r1, r7, r2
 8002fe8:	6048      	str	r0, [r1, #4]
 8002fea:	6088      	str	r0, [r1, #8]
 8002fec:	2a0f      	cmp	r2, #15
 8002fee:	d900      	bls.n	8002ff2 <_malloc_r+0x2ca>
 8002ff0:	e107      	b.n	8003202 <_malloc_r+0x4da>
 8002ff2:	4a2e      	ldr	r2, [pc, #184]	; (80030ac <_malloc_r+0x384>)
 8002ff4:	6810      	ldr	r0, [r2, #0]
 8002ff6:	4283      	cmp	r3, r0
 8002ff8:	d900      	bls.n	8002ffc <_malloc_r+0x2d4>
 8002ffa:	6013      	str	r3, [r2, #0]
 8002ffc:	4a2c      	ldr	r2, [pc, #176]	; (80030b0 <_malloc_r+0x388>)
 8002ffe:	6811      	ldr	r1, [r2, #0]
 8003000:	428b      	cmp	r3, r1
 8003002:	d900      	bls.n	8003006 <_malloc_r+0x2de>
 8003004:	6013      	str	r3, [r2, #0]
 8003006:	68af      	ldr	r7, [r5, #8]
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	2303      	movs	r3, #3
 800300c:	439a      	bics	r2, r3
 800300e:	1b13      	subs	r3, r2, r4
 8003010:	4294      	cmp	r4, r2
 8003012:	d900      	bls.n	8003016 <_malloc_r+0x2ee>
 8003014:	e0af      	b.n	8003176 <_malloc_r+0x44e>
 8003016:	2b0f      	cmp	r3, #15
 8003018:	dc00      	bgt.n	800301c <_malloc_r+0x2f4>
 800301a:	e0ac      	b.n	8003176 <_malloc_r+0x44e>
 800301c:	2201      	movs	r2, #1
 800301e:	1c21      	adds	r1, r4, #0
 8003020:	4311      	orrs	r1, r2
 8003022:	193c      	adds	r4, r7, r4
 8003024:	4313      	orrs	r3, r2
 8003026:	6079      	str	r1, [r7, #4]
 8003028:	1c30      	adds	r0, r6, #0
 800302a:	60ac      	str	r4, [r5, #8]
 800302c:	6063      	str	r3, [r4, #4]
 800302e:	f000 f99f 	bl	8003370 <__malloc_unlock>
 8003032:	1c38      	adds	r0, r7, #0
 8003034:	3008      	adds	r0, #8
 8003036:	e6aa      	b.n	8002d8e <_malloc_r+0x66>
 8003038:	2b14      	cmp	r3, #20
 800303a:	d96f      	bls.n	800311c <_malloc_r+0x3f4>
 800303c:	2b54      	cmp	r3, #84	; 0x54
 800303e:	d900      	bls.n	8003042 <_malloc_r+0x31a>
 8003040:	e09e      	b.n	8003180 <_malloc_r+0x458>
 8003042:	0b23      	lsrs	r3, r4, #12
 8003044:	336e      	adds	r3, #110	; 0x6e
 8003046:	469c      	mov	ip, r3
 8003048:	0059      	lsls	r1, r3, #1
 800304a:	e6bb      	b.n	8002dc4 <_malloc_r+0x9c>
 800304c:	0a43      	lsrs	r3, r0, #9
 800304e:	2b04      	cmp	r3, #4
 8003050:	d968      	bls.n	8003124 <_malloc_r+0x3fc>
 8003052:	2b14      	cmp	r3, #20
 8003054:	d900      	bls.n	8003058 <_malloc_r+0x330>
 8003056:	e0b7      	b.n	80031c8 <_malloc_r+0x4a0>
 8003058:	1c19      	adds	r1, r3, #0
 800305a:	315b      	adds	r1, #91	; 0x5b
 800305c:	0048      	lsls	r0, r1, #1
 800305e:	0080      	lsls	r0, r0, #2
 8003060:	1940      	adds	r0, r0, r5
 8003062:	6883      	ldr	r3, [r0, #8]
 8003064:	4681      	mov	r9, r0
 8003066:	4283      	cmp	r3, r0
 8003068:	d100      	bne.n	800306c <_malloc_r+0x344>
 800306a:	e095      	b.n	8003198 <_malloc_r+0x470>
 800306c:	2103      	movs	r1, #3
 800306e:	4688      	mov	r8, r1
 8003070:	6859      	ldr	r1, [r3, #4]
 8003072:	4640      	mov	r0, r8
 8003074:	4381      	bics	r1, r0
 8003076:	428a      	cmp	r2, r1
 8003078:	d202      	bcs.n	8003080 <_malloc_r+0x358>
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	4599      	cmp	r9, r3
 800307e:	d1f7      	bne.n	8003070 <_malloc_r+0x348>
 8003080:	68d9      	ldr	r1, [r3, #12]
 8003082:	686a      	ldr	r2, [r5, #4]
 8003084:	60f9      	str	r1, [r7, #12]
 8003086:	60bb      	str	r3, [r7, #8]
 8003088:	608f      	str	r7, [r1, #8]
 800308a:	60df      	str	r7, [r3, #12]
 800308c:	e6dd      	b.n	8002e4a <_malloc_r+0x122>
 800308e:	46c0      	nop			; (mov r8, r8)
 8003090:	20000584 	.word	0x20000584
 8003094:	000001ff 	.word	0x000001ff
 8003098:	20000990 	.word	0x20000990
 800309c:	20000d60 	.word	0x20000d60
 80030a0:	0000100f 	.word	0x0000100f
 80030a4:	20000d64 	.word	0x20000d64
 80030a8:	00001008 	.word	0x00001008
 80030ac:	20000d5c 	.word	0x20000d5c
 80030b0:	20000d58 	.word	0x20000d58
 80030b4:	2001      	movs	r0, #1
 80030b6:	193a      	adds	r2, r7, r4
 80030b8:	4304      	orrs	r4, r0
 80030ba:	4308      	orrs	r0, r1
 80030bc:	607c      	str	r4, [r7, #4]
 80030be:	616a      	str	r2, [r5, #20]
 80030c0:	612a      	str	r2, [r5, #16]
 80030c2:	6050      	str	r0, [r2, #4]
 80030c4:	60d3      	str	r3, [r2, #12]
 80030c6:	6093      	str	r3, [r2, #8]
 80030c8:	1c30      	adds	r0, r6, #0
 80030ca:	5051      	str	r1, [r2, r1]
 80030cc:	f000 f950 	bl	8003370 <__malloc_unlock>
 80030d0:	1c38      	adds	r0, r7, #0
 80030d2:	3008      	adds	r0, #8
 80030d4:	e65b      	b.n	8002d8e <_malloc_r+0x66>
 80030d6:	686a      	ldr	r2, [r5, #4]
 80030d8:	e6b7      	b.n	8002e4a <_malloc_r+0x122>
 80030da:	2201      	movs	r2, #1
 80030dc:	4491      	add	r9, r2
 80030de:	4643      	mov	r3, r8
 80030e0:	464a      	mov	r2, r9
 80030e2:	3008      	adds	r0, #8
 80030e4:	4213      	tst	r3, r2
 80030e6:	d000      	beq.n	80030ea <_malloc_r+0x3c2>
 80030e8:	e6cd      	b.n	8002e86 <_malloc_r+0x15e>
 80030ea:	e02c      	b.n	8003146 <_malloc_r+0x41e>
 80030ec:	1c3b      	adds	r3, r7, #0
 80030ee:	697f      	ldr	r7, [r7, #20]
 80030f0:	3202      	adds	r2, #2
 80030f2:	3308      	adds	r3, #8
 80030f4:	4694      	mov	ip, r2
 80030f6:	42bb      	cmp	r3, r7
 80030f8:	d100      	bne.n	80030fc <_malloc_r+0x3d4>
 80030fa:	e681      	b.n	8002e00 <_malloc_r+0xd8>
 80030fc:	e636      	b.n	8002d6c <_malloc_r+0x44>
 80030fe:	18ba      	adds	r2, r7, r2
 8003100:	6850      	ldr	r0, [r2, #4]
 8003102:	2301      	movs	r3, #1
 8003104:	4303      	orrs	r3, r0
 8003106:	6053      	str	r3, [r2, #4]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	68ba      	ldr	r2, [r7, #8]
 800310c:	1c30      	adds	r0, r6, #0
 800310e:	60d3      	str	r3, [r2, #12]
 8003110:	609a      	str	r2, [r3, #8]
 8003112:	f000 f92d 	bl	8003370 <__malloc_unlock>
 8003116:	1c38      	adds	r0, r7, #0
 8003118:	3008      	adds	r0, #8
 800311a:	e638      	b.n	8002d8e <_malloc_r+0x66>
 800311c:	335b      	adds	r3, #91	; 0x5b
 800311e:	469c      	mov	ip, r3
 8003120:	0059      	lsls	r1, r3, #1
 8003122:	e64f      	b.n	8002dc4 <_malloc_r+0x9c>
 8003124:	0981      	lsrs	r1, r0, #6
 8003126:	3138      	adds	r1, #56	; 0x38
 8003128:	0048      	lsls	r0, r1, #1
 800312a:	e798      	b.n	800305e <_malloc_r+0x336>
 800312c:	42af      	cmp	r7, r5
 800312e:	d000      	beq.n	8003132 <_malloc_r+0x40a>
 8003130:	e769      	b.n	8003006 <_malloc_r+0x2de>
 8003132:	e70e      	b.n	8002f52 <_malloc_r+0x22a>
 8003134:	4653      	mov	r3, sl
 8003136:	6818      	ldr	r0, [r3, #0]
 8003138:	2201      	movs	r2, #1
 800313a:	4252      	negs	r2, r2
 800313c:	3b08      	subs	r3, #8
 800313e:	4494      	add	ip, r2
 8003140:	4682      	mov	sl, r0
 8003142:	4298      	cmp	r0, r3
 8003144:	d177      	bne.n	8003236 <_malloc_r+0x50e>
 8003146:	4643      	mov	r3, r8
 8003148:	4660      	mov	r0, ip
 800314a:	4203      	tst	r3, r0
 800314c:	d1f2      	bne.n	8003134 <_malloc_r+0x40c>
 800314e:	686b      	ldr	r3, [r5, #4]
 8003150:	438b      	bics	r3, r1
 8003152:	606b      	str	r3, [r5, #4]
 8003154:	0049      	lsls	r1, r1, #1
 8003156:	4299      	cmp	r1, r3
 8003158:	d900      	bls.n	800315c <_malloc_r+0x434>
 800315a:	e6d2      	b.n	8002f02 <_malloc_r+0x1da>
 800315c:	2900      	cmp	r1, #0
 800315e:	d100      	bne.n	8003162 <_malloc_r+0x43a>
 8003160:	e6cf      	b.n	8002f02 <_malloc_r+0x1da>
 8003162:	46cc      	mov	ip, r9
 8003164:	4219      	tst	r1, r3
 8003166:	d000      	beq.n	800316a <_malloc_r+0x442>
 8003168:	e687      	b.n	8002e7a <_malloc_r+0x152>
 800316a:	2204      	movs	r2, #4
 800316c:	0049      	lsls	r1, r1, #1
 800316e:	4494      	add	ip, r2
 8003170:	4219      	tst	r1, r3
 8003172:	d0fa      	beq.n	800316a <_malloc_r+0x442>
 8003174:	e681      	b.n	8002e7a <_malloc_r+0x152>
 8003176:	1c30      	adds	r0, r6, #0
 8003178:	f000 f8fa 	bl	8003370 <__malloc_unlock>
 800317c:	2000      	movs	r0, #0
 800317e:	e606      	b.n	8002d8e <_malloc_r+0x66>
 8003180:	22aa      	movs	r2, #170	; 0xaa
 8003182:	0052      	lsls	r2, r2, #1
 8003184:	4293      	cmp	r3, r2
 8003186:	d814      	bhi.n	80031b2 <_malloc_r+0x48a>
 8003188:	0be3      	lsrs	r3, r4, #15
 800318a:	3377      	adds	r3, #119	; 0x77
 800318c:	469c      	mov	ip, r3
 800318e:	0059      	lsls	r1, r3, #1
 8003190:	e618      	b.n	8002dc4 <_malloc_r+0x9c>
 8003192:	2380      	movs	r3, #128	; 0x80
 8003194:	015b      	lsls	r3, r3, #5
 8003196:	e6fb      	b.n	8002f90 <_malloc_r+0x268>
 8003198:	1089      	asrs	r1, r1, #2
 800319a:	6868      	ldr	r0, [r5, #4]
 800319c:	2201      	movs	r2, #1
 800319e:	408a      	lsls	r2, r1
 80031a0:	4302      	orrs	r2, r0
 80031a2:	606a      	str	r2, [r5, #4]
 80031a4:	1c19      	adds	r1, r3, #0
 80031a6:	e76d      	b.n	8003084 <_malloc_r+0x35c>
 80031a8:	2301      	movs	r3, #1
 80031aa:	604b      	str	r3, [r1, #4]
 80031ac:	4647      	mov	r7, r8
 80031ae:	2200      	movs	r2, #0
 80031b0:	e72d      	b.n	800300e <_malloc_r+0x2e6>
 80031b2:	4a22      	ldr	r2, [pc, #136]	; (800323c <_malloc_r+0x514>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d818      	bhi.n	80031ea <_malloc_r+0x4c2>
 80031b8:	0ca3      	lsrs	r3, r4, #18
 80031ba:	337c      	adds	r3, #124	; 0x7c
 80031bc:	469c      	mov	ip, r3
 80031be:	0059      	lsls	r1, r3, #1
 80031c0:	e600      	b.n	8002dc4 <_malloc_r+0x9c>
 80031c2:	3310      	adds	r3, #16
 80031c4:	9300      	str	r3, [sp, #0]
 80031c6:	e6b8      	b.n	8002f3a <_malloc_r+0x212>
 80031c8:	2b54      	cmp	r3, #84	; 0x54
 80031ca:	d822      	bhi.n	8003212 <_malloc_r+0x4ea>
 80031cc:	0b01      	lsrs	r1, r0, #12
 80031ce:	316e      	adds	r1, #110	; 0x6e
 80031d0:	0048      	lsls	r0, r1, #1
 80031d2:	e744      	b.n	800305e <_malloc_r+0x336>
 80031d4:	050a      	lsls	r2, r1, #20
 80031d6:	d000      	beq.n	80031da <_malloc_r+0x4b2>
 80031d8:	e6c5      	b.n	8002f66 <_malloc_r+0x23e>
 80031da:	9900      	ldr	r1, [sp, #0]
 80031dc:	1c08      	adds	r0, r1, #0
 80031de:	68aa      	ldr	r2, [r5, #8]
 80031e0:	4448      	add	r0, r9
 80031e2:	2101      	movs	r1, #1
 80031e4:	4301      	orrs	r1, r0
 80031e6:	6051      	str	r1, [r2, #4]
 80031e8:	e703      	b.n	8002ff2 <_malloc_r+0x2ca>
 80031ea:	237e      	movs	r3, #126	; 0x7e
 80031ec:	21fc      	movs	r1, #252	; 0xfc
 80031ee:	469c      	mov	ip, r3
 80031f0:	e5e8      	b.n	8002dc4 <_malloc_r+0x9c>
 80031f2:	2300      	movs	r3, #0
 80031f4:	2001      	movs	r0, #1
 80031f6:	469b      	mov	fp, r3
 80031f8:	e6dd      	b.n	8002fb6 <_malloc_r+0x28e>
 80031fa:	4643      	mov	r3, r8
 80031fc:	4658      	mov	r0, fp
 80031fe:	6003      	str	r3, [r0, #0]
 8003200:	e6bc      	b.n	8002f7c <_malloc_r+0x254>
 8003202:	1c39      	adds	r1, r7, #0
 8003204:	3108      	adds	r1, #8
 8003206:	1c30      	adds	r0, r6, #0
 8003208:	f7ff fc72 	bl	8002af0 <_free_r>
 800320c:	4651      	mov	r1, sl
 800320e:	680b      	ldr	r3, [r1, #0]
 8003210:	e6ef      	b.n	8002ff2 <_malloc_r+0x2ca>
 8003212:	21aa      	movs	r1, #170	; 0xaa
 8003214:	0049      	lsls	r1, r1, #1
 8003216:	428b      	cmp	r3, r1
 8003218:	d803      	bhi.n	8003222 <_malloc_r+0x4fa>
 800321a:	0bc1      	lsrs	r1, r0, #15
 800321c:	3177      	adds	r1, #119	; 0x77
 800321e:	0048      	lsls	r0, r1, #1
 8003220:	e71d      	b.n	800305e <_malloc_r+0x336>
 8003222:	4906      	ldr	r1, [pc, #24]	; (800323c <_malloc_r+0x514>)
 8003224:	428b      	cmp	r3, r1
 8003226:	d803      	bhi.n	8003230 <_malloc_r+0x508>
 8003228:	0c81      	lsrs	r1, r0, #18
 800322a:	317c      	adds	r1, #124	; 0x7c
 800322c:	0048      	lsls	r0, r1, #1
 800322e:	e716      	b.n	800305e <_malloc_r+0x336>
 8003230:	20fc      	movs	r0, #252	; 0xfc
 8003232:	217e      	movs	r1, #126	; 0x7e
 8003234:	e713      	b.n	800305e <_malloc_r+0x336>
 8003236:	686b      	ldr	r3, [r5, #4]
 8003238:	e78c      	b.n	8003154 <_malloc_r+0x42c>
 800323a:	46c0      	nop			; (mov r8, r8)
 800323c:	00000554 	.word	0x00000554

08003240 <memcpy>:
 8003240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003242:	2a0f      	cmp	r2, #15
 8003244:	d937      	bls.n	80032b6 <memcpy+0x76>
 8003246:	1c03      	adds	r3, r0, #0
 8003248:	430b      	orrs	r3, r1
 800324a:	079c      	lsls	r4, r3, #30
 800324c:	d137      	bne.n	80032be <memcpy+0x7e>
 800324e:	1c16      	adds	r6, r2, #0
 8003250:	3e10      	subs	r6, #16
 8003252:	0936      	lsrs	r6, r6, #4
 8003254:	0135      	lsls	r5, r6, #4
 8003256:	1945      	adds	r5, r0, r5
 8003258:	3510      	adds	r5, #16
 800325a:	1c0c      	adds	r4, r1, #0
 800325c:	1c03      	adds	r3, r0, #0
 800325e:	6827      	ldr	r7, [r4, #0]
 8003260:	601f      	str	r7, [r3, #0]
 8003262:	6867      	ldr	r7, [r4, #4]
 8003264:	605f      	str	r7, [r3, #4]
 8003266:	68a7      	ldr	r7, [r4, #8]
 8003268:	609f      	str	r7, [r3, #8]
 800326a:	68e7      	ldr	r7, [r4, #12]
 800326c:	60df      	str	r7, [r3, #12]
 800326e:	3310      	adds	r3, #16
 8003270:	3410      	adds	r4, #16
 8003272:	42ab      	cmp	r3, r5
 8003274:	d1f3      	bne.n	800325e <memcpy+0x1e>
 8003276:	1c73      	adds	r3, r6, #1
 8003278:	011b      	lsls	r3, r3, #4
 800327a:	18c5      	adds	r5, r0, r3
 800327c:	18c9      	adds	r1, r1, r3
 800327e:	230f      	movs	r3, #15
 8003280:	4013      	ands	r3, r2
 8003282:	2b03      	cmp	r3, #3
 8003284:	d91d      	bls.n	80032c2 <memcpy+0x82>
 8003286:	1f1c      	subs	r4, r3, #4
 8003288:	08a4      	lsrs	r4, r4, #2
 800328a:	3401      	adds	r4, #1
 800328c:	00a4      	lsls	r4, r4, #2
 800328e:	2300      	movs	r3, #0
 8003290:	58ce      	ldr	r6, [r1, r3]
 8003292:	50ee      	str	r6, [r5, r3]
 8003294:	3304      	adds	r3, #4
 8003296:	42a3      	cmp	r3, r4
 8003298:	d1fa      	bne.n	8003290 <memcpy+0x50>
 800329a:	18ed      	adds	r5, r5, r3
 800329c:	18c9      	adds	r1, r1, r3
 800329e:	2303      	movs	r3, #3
 80032a0:	401a      	ands	r2, r3
 80032a2:	d005      	beq.n	80032b0 <memcpy+0x70>
 80032a4:	2300      	movs	r3, #0
 80032a6:	5ccc      	ldrb	r4, [r1, r3]
 80032a8:	54ec      	strb	r4, [r5, r3]
 80032aa:	3301      	adds	r3, #1
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d1fa      	bne.n	80032a6 <memcpy+0x66>
 80032b0:	bcf0      	pop	{r4, r5, r6, r7}
 80032b2:	bc02      	pop	{r1}
 80032b4:	4708      	bx	r1
 80032b6:	1c05      	adds	r5, r0, #0
 80032b8:	2a00      	cmp	r2, #0
 80032ba:	d1f3      	bne.n	80032a4 <memcpy+0x64>
 80032bc:	e7f8      	b.n	80032b0 <memcpy+0x70>
 80032be:	1c05      	adds	r5, r0, #0
 80032c0:	e7f0      	b.n	80032a4 <memcpy+0x64>
 80032c2:	1c1a      	adds	r2, r3, #0
 80032c4:	e7f8      	b.n	80032b8 <memcpy+0x78>
 80032c6:	46c0      	nop			; (mov r8, r8)

080032c8 <memset>:
 80032c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032ca:	0783      	lsls	r3, r0, #30
 80032cc:	d04a      	beq.n	8003364 <memset+0x9c>
 80032ce:	1e54      	subs	r4, r2, #1
 80032d0:	2a00      	cmp	r2, #0
 80032d2:	d044      	beq.n	800335e <memset+0x96>
 80032d4:	060e      	lsls	r6, r1, #24
 80032d6:	0e36      	lsrs	r6, r6, #24
 80032d8:	1c03      	adds	r3, r0, #0
 80032da:	2503      	movs	r5, #3
 80032dc:	e003      	b.n	80032e6 <memset+0x1e>
 80032de:	1e62      	subs	r2, r4, #1
 80032e0:	2c00      	cmp	r4, #0
 80032e2:	d03c      	beq.n	800335e <memset+0x96>
 80032e4:	1c14      	adds	r4, r2, #0
 80032e6:	3301      	adds	r3, #1
 80032e8:	1e5a      	subs	r2, r3, #1
 80032ea:	7016      	strb	r6, [r2, #0]
 80032ec:	422b      	tst	r3, r5
 80032ee:	d1f6      	bne.n	80032de <memset+0x16>
 80032f0:	2c03      	cmp	r4, #3
 80032f2:	d92b      	bls.n	800334c <memset+0x84>
 80032f4:	25ff      	movs	r5, #255	; 0xff
 80032f6:	400d      	ands	r5, r1
 80032f8:	022a      	lsls	r2, r5, #8
 80032fa:	4315      	orrs	r5, r2
 80032fc:	042a      	lsls	r2, r5, #16
 80032fe:	4315      	orrs	r5, r2
 8003300:	2c0f      	cmp	r4, #15
 8003302:	d915      	bls.n	8003330 <memset+0x68>
 8003304:	1c27      	adds	r7, r4, #0
 8003306:	3f10      	subs	r7, #16
 8003308:	093f      	lsrs	r7, r7, #4
 800330a:	1c1e      	adds	r6, r3, #0
 800330c:	013a      	lsls	r2, r7, #4
 800330e:	3610      	adds	r6, #16
 8003310:	18b6      	adds	r6, r6, r2
 8003312:	1c1a      	adds	r2, r3, #0
 8003314:	6015      	str	r5, [r2, #0]
 8003316:	6055      	str	r5, [r2, #4]
 8003318:	6095      	str	r5, [r2, #8]
 800331a:	60d5      	str	r5, [r2, #12]
 800331c:	3210      	adds	r2, #16
 800331e:	42b2      	cmp	r2, r6
 8003320:	d1f8      	bne.n	8003314 <memset+0x4c>
 8003322:	3701      	adds	r7, #1
 8003324:	013f      	lsls	r7, r7, #4
 8003326:	220f      	movs	r2, #15
 8003328:	19db      	adds	r3, r3, r7
 800332a:	4014      	ands	r4, r2
 800332c:	2c03      	cmp	r4, #3
 800332e:	d90d      	bls.n	800334c <memset+0x84>
 8003330:	1f27      	subs	r7, r4, #4
 8003332:	08bf      	lsrs	r7, r7, #2
 8003334:	00ba      	lsls	r2, r7, #2
 8003336:	1d1e      	adds	r6, r3, #4
 8003338:	18b6      	adds	r6, r6, r2
 800333a:	1c1a      	adds	r2, r3, #0
 800333c:	c220      	stmia	r2!, {r5}
 800333e:	42b2      	cmp	r2, r6
 8003340:	d1fc      	bne.n	800333c <memset+0x74>
 8003342:	3701      	adds	r7, #1
 8003344:	00bf      	lsls	r7, r7, #2
 8003346:	2203      	movs	r2, #3
 8003348:	19db      	adds	r3, r3, r7
 800334a:	4014      	ands	r4, r2
 800334c:	2c00      	cmp	r4, #0
 800334e:	d006      	beq.n	800335e <memset+0x96>
 8003350:	060a      	lsls	r2, r1, #24
 8003352:	0e12      	lsrs	r2, r2, #24
 8003354:	191c      	adds	r4, r3, r4
 8003356:	701a      	strb	r2, [r3, #0]
 8003358:	3301      	adds	r3, #1
 800335a:	42a3      	cmp	r3, r4
 800335c:	d1fb      	bne.n	8003356 <memset+0x8e>
 800335e:	bcf0      	pop	{r4, r5, r6, r7}
 8003360:	bc02      	pop	{r1}
 8003362:	4708      	bx	r1
 8003364:	1c14      	adds	r4, r2, #0
 8003366:	1c03      	adds	r3, r0, #0
 8003368:	e7c2      	b.n	80032f0 <memset+0x28>
 800336a:	46c0      	nop			; (mov r8, r8)

0800336c <__malloc_lock>:
 800336c:	4770      	bx	lr
 800336e:	46c0      	nop			; (mov r8, r8)

08003370 <__malloc_unlock>:
 8003370:	4770      	bx	lr
 8003372:	46c0      	nop			; (mov r8, r8)

08003374 <_puts_r>:
 8003374:	b530      	push	{r4, r5, lr}
 8003376:	1c04      	adds	r4, r0, #0
 8003378:	b089      	sub	sp, #36	; 0x24
 800337a:	1c08      	adds	r0, r1, #0
 800337c:	1c0d      	adds	r5, r1, #0
 800337e:	f000 f8c9 	bl	8003514 <strlen>
 8003382:	4a12      	ldr	r2, [pc, #72]	; (80033cc <_puts_r+0x58>)
 8003384:	ab04      	add	r3, sp, #16
 8003386:	9005      	str	r0, [sp, #20]
 8003388:	9206      	str	r2, [sp, #24]
 800338a:	9301      	str	r3, [sp, #4]
 800338c:	2201      	movs	r2, #1
 800338e:	2302      	movs	r3, #2
 8003390:	3001      	adds	r0, #1
 8003392:	9207      	str	r2, [sp, #28]
 8003394:	9504      	str	r5, [sp, #16]
 8003396:	9003      	str	r0, [sp, #12]
 8003398:	9302      	str	r3, [sp, #8]
 800339a:	68a1      	ldr	r1, [r4, #8]
 800339c:	2280      	movs	r2, #128	; 0x80
 800339e:	898b      	ldrh	r3, [r1, #12]
 80033a0:	0192      	lsls	r2, r2, #6
 80033a2:	4213      	tst	r3, r2
 80033a4:	d105      	bne.n	80033b2 <_puts_r+0x3e>
 80033a6:	4313      	orrs	r3, r2
 80033a8:	818b      	strh	r3, [r1, #12]
 80033aa:	6e4a      	ldr	r2, [r1, #100]	; 0x64
 80033ac:	4b08      	ldr	r3, [pc, #32]	; (80033d0 <_puts_r+0x5c>)
 80033ae:	4013      	ands	r3, r2
 80033b0:	664b      	str	r3, [r1, #100]	; 0x64
 80033b2:	1c20      	adds	r0, r4, #0
 80033b4:	aa01      	add	r2, sp, #4
 80033b6:	f000 fa51 	bl	800385c <__sfvwrite_r>
 80033ba:	1e43      	subs	r3, r0, #1
 80033bc:	4198      	sbcs	r0, r3
 80033be:	4240      	negs	r0, r0
 80033c0:	230a      	movs	r3, #10
 80033c2:	4318      	orrs	r0, r3
 80033c4:	b009      	add	sp, #36	; 0x24
 80033c6:	bc30      	pop	{r4, r5}
 80033c8:	bc02      	pop	{r1}
 80033ca:	4708      	bx	r1
 80033cc:	08007444 	.word	0x08007444
 80033d0:	ffffdfff 	.word	0xffffdfff

080033d4 <puts>:
 80033d4:	b508      	push	{r3, lr}
 80033d6:	4b04      	ldr	r3, [pc, #16]	; (80033e8 <puts+0x14>)
 80033d8:	1c01      	adds	r1, r0, #0
 80033da:	6818      	ldr	r0, [r3, #0]
 80033dc:	f7ff ffca 	bl	8003374 <_puts_r>
 80033e0:	bc08      	pop	{r3}
 80033e2:	bc02      	pop	{r1}
 80033e4:	4708      	bx	r1
 80033e6:	46c0      	nop			; (mov r8, r8)
 80033e8:	20000580 	.word	0x20000580

080033ec <__srget_r>:
 80033ec:	b538      	push	{r3, r4, r5, lr}
 80033ee:	1c05      	adds	r5, r0, #0
 80033f0:	1c0c      	adds	r4, r1, #0
 80033f2:	2800      	cmp	r0, #0
 80033f4:	d002      	beq.n	80033fc <__srget_r+0x10>
 80033f6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d00f      	beq.n	800341c <__srget_r+0x30>
 80033fc:	1c28      	adds	r0, r5, #0
 80033fe:	1c21      	adds	r1, r4, #0
 8003400:	f000 ff28 	bl	8004254 <__srefill_r>
 8003404:	2800      	cmp	r0, #0
 8003406:	d10c      	bne.n	8003422 <__srget_r+0x36>
 8003408:	6863      	ldr	r3, [r4, #4]
 800340a:	3b01      	subs	r3, #1
 800340c:	6063      	str	r3, [r4, #4]
 800340e:	6823      	ldr	r3, [r4, #0]
 8003410:	1c5a      	adds	r2, r3, #1
 8003412:	6022      	str	r2, [r4, #0]
 8003414:	7818      	ldrb	r0, [r3, #0]
 8003416:	bc38      	pop	{r3, r4, r5}
 8003418:	bc02      	pop	{r1}
 800341a:	4708      	bx	r1
 800341c:	f7ff fa28 	bl	8002870 <__sinit>
 8003420:	e7ec      	b.n	80033fc <__srget_r+0x10>
 8003422:	2001      	movs	r0, #1
 8003424:	4240      	negs	r0, r0
 8003426:	e7f6      	b.n	8003416 <__srget_r+0x2a>

08003428 <__srget>:
 8003428:	b508      	push	{r3, lr}
 800342a:	4b04      	ldr	r3, [pc, #16]	; (800343c <__srget+0x14>)
 800342c:	1c01      	adds	r1, r0, #0
 800342e:	6818      	ldr	r0, [r3, #0]
 8003430:	f7ff ffdc 	bl	80033ec <__srget_r>
 8003434:	bc08      	pop	{r3}
 8003436:	bc02      	pop	{r1}
 8003438:	4708      	bx	r1
 800343a:	46c0      	nop			; (mov r8, r8)
 800343c:	20000580 	.word	0x20000580

08003440 <_sbrk_r>:
 8003440:	b538      	push	{r3, r4, r5, lr}
 8003442:	4c08      	ldr	r4, [pc, #32]	; (8003464 <_sbrk_r+0x24>)
 8003444:	2300      	movs	r3, #0
 8003446:	1c05      	adds	r5, r0, #0
 8003448:	1c08      	adds	r0, r1, #0
 800344a:	6023      	str	r3, [r4, #0]
 800344c:	f002 ff0c 	bl	8006268 <_sbrk>
 8003450:	1c43      	adds	r3, r0, #1
 8003452:	d002      	beq.n	800345a <_sbrk_r+0x1a>
 8003454:	bc38      	pop	{r3, r4, r5}
 8003456:	bc02      	pop	{r1}
 8003458:	4708      	bx	r1
 800345a:	6823      	ldr	r3, [r4, #0]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d0f9      	beq.n	8003454 <_sbrk_r+0x14>
 8003460:	602b      	str	r3, [r5, #0]
 8003462:	e7f7      	b.n	8003454 <_sbrk_r+0x14>
 8003464:	20000d8c 	.word	0x20000d8c

08003468 <__sread>:
 8003468:	b538      	push	{r3, r4, r5, lr}
 800346a:	1c0c      	adds	r4, r1, #0
 800346c:	250e      	movs	r5, #14
 800346e:	5f49      	ldrsh	r1, [r1, r5]
 8003470:	f000 fcae 	bl	8003dd0 <_read_r>
 8003474:	2800      	cmp	r0, #0
 8003476:	db05      	blt.n	8003484 <__sread+0x1c>
 8003478:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800347a:	1813      	adds	r3, r2, r0
 800347c:	6523      	str	r3, [r4, #80]	; 0x50
 800347e:	bc38      	pop	{r3, r4, r5}
 8003480:	bc02      	pop	{r1}
 8003482:	4708      	bx	r1
 8003484:	89a2      	ldrh	r2, [r4, #12]
 8003486:	4b02      	ldr	r3, [pc, #8]	; (8003490 <__sread+0x28>)
 8003488:	4013      	ands	r3, r2
 800348a:	81a3      	strh	r3, [r4, #12]
 800348c:	e7f7      	b.n	800347e <__sread+0x16>
 800348e:	46c0      	nop			; (mov r8, r8)
 8003490:	ffffefff 	.word	0xffffefff

08003494 <__seofread>:
 8003494:	2000      	movs	r0, #0
 8003496:	4770      	bx	lr

08003498 <__swrite>:
 8003498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800349a:	1c0c      	adds	r4, r1, #0
 800349c:	8989      	ldrh	r1, [r1, #12]
 800349e:	1c05      	adds	r5, r0, #0
 80034a0:	1c17      	adds	r7, r2, #0
 80034a2:	1c1e      	adds	r6, r3, #0
 80034a4:	05cb      	lsls	r3, r1, #23
 80034a6:	d506      	bpl.n	80034b6 <__swrite+0x1e>
 80034a8:	230e      	movs	r3, #14
 80034aa:	5ee1      	ldrsh	r1, [r4, r3]
 80034ac:	2200      	movs	r2, #0
 80034ae:	2302      	movs	r3, #2
 80034b0:	f000 fb6c 	bl	8003b8c <_lseek_r>
 80034b4:	89a1      	ldrh	r1, [r4, #12]
 80034b6:	4b06      	ldr	r3, [pc, #24]	; (80034d0 <__swrite+0x38>)
 80034b8:	4019      	ands	r1, r3
 80034ba:	81a1      	strh	r1, [r4, #12]
 80034bc:	1c28      	adds	r0, r5, #0
 80034be:	230e      	movs	r3, #14
 80034c0:	5ee1      	ldrsh	r1, [r4, r3]
 80034c2:	1c3a      	adds	r2, r7, #0
 80034c4:	1c33      	adds	r3, r6, #0
 80034c6:	f000 f8e1 	bl	800368c <_write_r>
 80034ca:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034cc:	bc02      	pop	{r1}
 80034ce:	4708      	bx	r1
 80034d0:	ffffefff 	.word	0xffffefff

080034d4 <__sseek>:
 80034d4:	b538      	push	{r3, r4, r5, lr}
 80034d6:	1c0c      	adds	r4, r1, #0
 80034d8:	250e      	movs	r5, #14
 80034da:	5f49      	ldrsh	r1, [r1, r5]
 80034dc:	f000 fb56 	bl	8003b8c <_lseek_r>
 80034e0:	89a2      	ldrh	r2, [r4, #12]
 80034e2:	1c43      	adds	r3, r0, #1
 80034e4:	d007      	beq.n	80034f6 <__sseek+0x22>
 80034e6:	2380      	movs	r3, #128	; 0x80
 80034e8:	015b      	lsls	r3, r3, #5
 80034ea:	4313      	orrs	r3, r2
 80034ec:	81a3      	strh	r3, [r4, #12]
 80034ee:	6520      	str	r0, [r4, #80]	; 0x50
 80034f0:	bc38      	pop	{r3, r4, r5}
 80034f2:	bc02      	pop	{r1}
 80034f4:	4708      	bx	r1
 80034f6:	4b02      	ldr	r3, [pc, #8]	; (8003500 <__sseek+0x2c>)
 80034f8:	4013      	ands	r3, r2
 80034fa:	81a3      	strh	r3, [r4, #12]
 80034fc:	e7f8      	b.n	80034f0 <__sseek+0x1c>
 80034fe:	46c0      	nop			; (mov r8, r8)
 8003500:	ffffefff 	.word	0xffffefff

08003504 <__sclose>:
 8003504:	b508      	push	{r3, lr}
 8003506:	230e      	movs	r3, #14
 8003508:	5ec9      	ldrsh	r1, [r1, r3]
 800350a:	f000 f93d 	bl	8003788 <_close_r>
 800350e:	bc08      	pop	{r3}
 8003510:	bc02      	pop	{r1}
 8003512:	4708      	bx	r1

08003514 <strlen>:
 8003514:	2300      	movs	r3, #0
 8003516:	5cc2      	ldrb	r2, [r0, r3]
 8003518:	3301      	adds	r3, #1
 800351a:	2a00      	cmp	r2, #0
 800351c:	d1fb      	bne.n	8003516 <strlen+0x2>
 800351e:	1e58      	subs	r0, r3, #1
 8003520:	4770      	bx	lr
 8003522:	46c0      	nop			; (mov r8, r8)

08003524 <strtok>:
 8003524:	b508      	push	{r3, lr}
 8003526:	4b04      	ldr	r3, [pc, #16]	; (8003538 <strtok+0x14>)
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	2301      	movs	r3, #1
 800352c:	325c      	adds	r2, #92	; 0x5c
 800352e:	f000 f805 	bl	800353c <__strtok_r>
 8003532:	bc08      	pop	{r3}
 8003534:	bc02      	pop	{r1}
 8003536:	4708      	bx	r1
 8003538:	20000580 	.word	0x20000580

0800353c <__strtok_r>:
 800353c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800353e:	2800      	cmp	r0, #0
 8003540:	d025      	beq.n	800358e <__strtok_r+0x52>
 8003542:	1c47      	adds	r7, r0, #1
 8003544:	7806      	ldrb	r6, [r0, #0]
 8003546:	1c0c      	adds	r4, r1, #0
 8003548:	e002      	b.n	8003550 <__strtok_r+0x14>
 800354a:	3401      	adds	r4, #1
 800354c:	42ae      	cmp	r6, r5
 800354e:	d016      	beq.n	800357e <__strtok_r+0x42>
 8003550:	7825      	ldrb	r5, [r4, #0]
 8003552:	2d00      	cmp	r5, #0
 8003554:	d1f9      	bne.n	800354a <__strtok_r+0xe>
 8003556:	2e00      	cmp	r6, #0
 8003558:	d01e      	beq.n	8003598 <__strtok_r+0x5c>
 800355a:	1c7e      	adds	r6, r7, #1
 800355c:	783d      	ldrb	r5, [r7, #0]
 800355e:	1c0b      	adds	r3, r1, #0
 8003560:	e002      	b.n	8003568 <__strtok_r+0x2c>
 8003562:	3301      	adds	r3, #1
 8003564:	2c00      	cmp	r4, #0
 8003566:	d00e      	beq.n	8003586 <__strtok_r+0x4a>
 8003568:	781c      	ldrb	r4, [r3, #0]
 800356a:	42ac      	cmp	r4, r5
 800356c:	d1f9      	bne.n	8003562 <__strtok_r+0x26>
 800356e:	2d00      	cmp	r5, #0
 8003570:	d00b      	beq.n	800358a <__strtok_r+0x4e>
 8003572:	2300      	movs	r3, #0
 8003574:	703b      	strb	r3, [r7, #0]
 8003576:	6016      	str	r6, [r2, #0]
 8003578:	bcf0      	pop	{r4, r5, r6, r7}
 800357a:	bc02      	pop	{r1}
 800357c:	4708      	bx	r1
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00d      	beq.n	800359e <__strtok_r+0x62>
 8003582:	1c38      	adds	r0, r7, #0
 8003584:	e7dd      	b.n	8003542 <__strtok_r+0x6>
 8003586:	1c37      	adds	r7, r6, #0
 8003588:	e7e7      	b.n	800355a <__strtok_r+0x1e>
 800358a:	2600      	movs	r6, #0
 800358c:	e7f3      	b.n	8003576 <__strtok_r+0x3a>
 800358e:	6810      	ldr	r0, [r2, #0]
 8003590:	2800      	cmp	r0, #0
 8003592:	d1d6      	bne.n	8003542 <__strtok_r+0x6>
 8003594:	2000      	movs	r0, #0
 8003596:	e7ef      	b.n	8003578 <__strtok_r+0x3c>
 8003598:	6016      	str	r6, [r2, #0]
 800359a:	2000      	movs	r0, #0
 800359c:	e7ec      	b.n	8003578 <__strtok_r+0x3c>
 800359e:	6017      	str	r7, [r2, #0]
 80035a0:	7003      	strb	r3, [r0, #0]
 80035a2:	e7e9      	b.n	8003578 <__strtok_r+0x3c>

080035a4 <strtok_r>:
 80035a4:	b508      	push	{r3, lr}
 80035a6:	2301      	movs	r3, #1
 80035a8:	f7ff ffc8 	bl	800353c <__strtok_r>
 80035ac:	bc08      	pop	{r3}
 80035ae:	bc02      	pop	{r1}
 80035b0:	4708      	bx	r1
 80035b2:	46c0      	nop			; (mov r8, r8)

080035b4 <__swbuf_r>:
 80035b4:	b570      	push	{r4, r5, r6, lr}
 80035b6:	1c05      	adds	r5, r0, #0
 80035b8:	1c0e      	adds	r6, r1, #0
 80035ba:	1c14      	adds	r4, r2, #0
 80035bc:	2800      	cmp	r0, #0
 80035be:	d002      	beq.n	80035c6 <__swbuf_r+0x12>
 80035c0:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80035c2:	2900      	cmp	r1, #0
 80035c4:	d04c      	beq.n	8003660 <__swbuf_r+0xac>
 80035c6:	69a2      	ldr	r2, [r4, #24]
 80035c8:	60a2      	str	r2, [r4, #8]
 80035ca:	89a2      	ldrh	r2, [r4, #12]
 80035cc:	1c13      	adds	r3, r2, #0
 80035ce:	0711      	lsls	r1, r2, #28
 80035d0:	d53c      	bpl.n	800364c <__swbuf_r+0x98>
 80035d2:	6920      	ldr	r0, [r4, #16]
 80035d4:	2800      	cmp	r0, #0
 80035d6:	d039      	beq.n	800364c <__swbuf_r+0x98>
 80035d8:	21ff      	movs	r1, #255	; 0xff
 80035da:	400e      	ands	r6, r1
 80035dc:	2180      	movs	r1, #128	; 0x80
 80035de:	0189      	lsls	r1, r1, #6
 80035e0:	420b      	tst	r3, r1
 80035e2:	d017      	beq.n	8003614 <__swbuf_r+0x60>
 80035e4:	6823      	ldr	r3, [r4, #0]
 80035e6:	6961      	ldr	r1, [r4, #20]
 80035e8:	1a18      	subs	r0, r3, r0
 80035ea:	4288      	cmp	r0, r1
 80035ec:	da1d      	bge.n	800362a <__swbuf_r+0x76>
 80035ee:	3001      	adds	r0, #1
 80035f0:	68a2      	ldr	r2, [r4, #8]
 80035f2:	3a01      	subs	r2, #1
 80035f4:	60a2      	str	r2, [r4, #8]
 80035f6:	1c5a      	adds	r2, r3, #1
 80035f8:	6022      	str	r2, [r4, #0]
 80035fa:	701e      	strb	r6, [r3, #0]
 80035fc:	6962      	ldr	r2, [r4, #20]
 80035fe:	4282      	cmp	r2, r0
 8003600:	d01c      	beq.n	800363c <__swbuf_r+0x88>
 8003602:	89a3      	ldrh	r3, [r4, #12]
 8003604:	1c30      	adds	r0, r6, #0
 8003606:	07d9      	lsls	r1, r3, #31
 8003608:	d501      	bpl.n	800360e <__swbuf_r+0x5a>
 800360a:	2e0a      	cmp	r6, #10
 800360c:	d016      	beq.n	800363c <__swbuf_r+0x88>
 800360e:	bc70      	pop	{r4, r5, r6}
 8003610:	bc02      	pop	{r1}
 8003612:	4708      	bx	r1
 8003614:	430a      	orrs	r2, r1
 8003616:	81a2      	strh	r2, [r4, #12]
 8003618:	4b14      	ldr	r3, [pc, #80]	; (800366c <__swbuf_r+0xb8>)
 800361a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800361c:	4013      	ands	r3, r2
 800361e:	6663      	str	r3, [r4, #100]	; 0x64
 8003620:	6961      	ldr	r1, [r4, #20]
 8003622:	6823      	ldr	r3, [r4, #0]
 8003624:	1a18      	subs	r0, r3, r0
 8003626:	4288      	cmp	r0, r1
 8003628:	dbe1      	blt.n	80035ee <__swbuf_r+0x3a>
 800362a:	1c28      	adds	r0, r5, #0
 800362c:	1c21      	adds	r1, r4, #0
 800362e:	f7ff f8bb 	bl	80027a8 <_fflush_r>
 8003632:	2800      	cmp	r0, #0
 8003634:	d117      	bne.n	8003666 <__swbuf_r+0xb2>
 8003636:	6823      	ldr	r3, [r4, #0]
 8003638:	2001      	movs	r0, #1
 800363a:	e7d9      	b.n	80035f0 <__swbuf_r+0x3c>
 800363c:	1c28      	adds	r0, r5, #0
 800363e:	1c21      	adds	r1, r4, #0
 8003640:	f7ff f8b2 	bl	80027a8 <_fflush_r>
 8003644:	2800      	cmp	r0, #0
 8003646:	d10e      	bne.n	8003666 <__swbuf_r+0xb2>
 8003648:	1c30      	adds	r0, r6, #0
 800364a:	e7e0      	b.n	800360e <__swbuf_r+0x5a>
 800364c:	1c28      	adds	r0, r5, #0
 800364e:	1c21      	adds	r1, r4, #0
 8003650:	f000 f832 	bl	80036b8 <__swsetup_r>
 8003654:	2800      	cmp	r0, #0
 8003656:	d106      	bne.n	8003666 <__swbuf_r+0xb2>
 8003658:	89a2      	ldrh	r2, [r4, #12]
 800365a:	6920      	ldr	r0, [r4, #16]
 800365c:	1c13      	adds	r3, r2, #0
 800365e:	e7bb      	b.n	80035d8 <__swbuf_r+0x24>
 8003660:	f7ff f906 	bl	8002870 <__sinit>
 8003664:	e7af      	b.n	80035c6 <__swbuf_r+0x12>
 8003666:	2001      	movs	r0, #1
 8003668:	4240      	negs	r0, r0
 800366a:	e7d0      	b.n	800360e <__swbuf_r+0x5a>
 800366c:	ffffdfff 	.word	0xffffdfff

08003670 <__swbuf>:
 8003670:	b508      	push	{r3, lr}
 8003672:	1c0a      	adds	r2, r1, #0
 8003674:	4904      	ldr	r1, [pc, #16]	; (8003688 <__swbuf+0x18>)
 8003676:	1c03      	adds	r3, r0, #0
 8003678:	6808      	ldr	r0, [r1, #0]
 800367a:	1c19      	adds	r1, r3, #0
 800367c:	f7ff ff9a 	bl	80035b4 <__swbuf_r>
 8003680:	bc08      	pop	{r3}
 8003682:	bc02      	pop	{r1}
 8003684:	4708      	bx	r1
 8003686:	46c0      	nop			; (mov r8, r8)
 8003688:	20000580 	.word	0x20000580

0800368c <_write_r>:
 800368c:	b570      	push	{r4, r5, r6, lr}
 800368e:	4c09      	ldr	r4, [pc, #36]	; (80036b4 <_write_r+0x28>)
 8003690:	1c06      	adds	r6, r0, #0
 8003692:	2500      	movs	r5, #0
 8003694:	1c08      	adds	r0, r1, #0
 8003696:	1c11      	adds	r1, r2, #0
 8003698:	1c1a      	adds	r2, r3, #0
 800369a:	6025      	str	r5, [r4, #0]
 800369c:	f002 fdcc 	bl	8006238 <_write>
 80036a0:	1c43      	adds	r3, r0, #1
 80036a2:	d002      	beq.n	80036aa <_write_r+0x1e>
 80036a4:	bc70      	pop	{r4, r5, r6}
 80036a6:	bc02      	pop	{r1}
 80036a8:	4708      	bx	r1
 80036aa:	6823      	ldr	r3, [r4, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d0f9      	beq.n	80036a4 <_write_r+0x18>
 80036b0:	6033      	str	r3, [r6, #0]
 80036b2:	e7f7      	b.n	80036a4 <_write_r+0x18>
 80036b4:	20000d8c 	.word	0x20000d8c

080036b8 <__swsetup_r>:
 80036b8:	4b32      	ldr	r3, [pc, #200]	; (8003784 <__swsetup_r+0xcc>)
 80036ba:	b570      	push	{r4, r5, r6, lr}
 80036bc:	1c06      	adds	r6, r0, #0
 80036be:	6818      	ldr	r0, [r3, #0]
 80036c0:	1c0c      	adds	r4, r1, #0
 80036c2:	2800      	cmp	r0, #0
 80036c4:	d002      	beq.n	80036cc <__swsetup_r+0x14>
 80036c6:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80036c8:	2900      	cmp	r1, #0
 80036ca:	d03c      	beq.n	8003746 <__swsetup_r+0x8e>
 80036cc:	89a5      	ldrh	r5, [r4, #12]
 80036ce:	1c2b      	adds	r3, r5, #0
 80036d0:	072a      	lsls	r2, r5, #28
 80036d2:	d50f      	bpl.n	80036f4 <__swsetup_r+0x3c>
 80036d4:	6922      	ldr	r2, [r4, #16]
 80036d6:	2a00      	cmp	r2, #0
 80036d8:	d016      	beq.n	8003708 <__swsetup_r+0x50>
 80036da:	07d8      	lsls	r0, r3, #31
 80036dc:	d522      	bpl.n	8003724 <__swsetup_r+0x6c>
 80036de:	6961      	ldr	r1, [r4, #20]
 80036e0:	2300      	movs	r3, #0
 80036e2:	60a3      	str	r3, [r4, #8]
 80036e4:	424b      	negs	r3, r1
 80036e6:	61a3      	str	r3, [r4, #24]
 80036e8:	2000      	movs	r0, #0
 80036ea:	2a00      	cmp	r2, #0
 80036ec:	d022      	beq.n	8003734 <__swsetup_r+0x7c>
 80036ee:	bc70      	pop	{r4, r5, r6}
 80036f0:	bc02      	pop	{r1}
 80036f2:	4708      	bx	r1
 80036f4:	06e8      	lsls	r0, r5, #27
 80036f6:	d53d      	bpl.n	8003774 <__swsetup_r+0xbc>
 80036f8:	0769      	lsls	r1, r5, #29
 80036fa:	d427      	bmi.n	800374c <__swsetup_r+0x94>
 80036fc:	6922      	ldr	r2, [r4, #16]
 80036fe:	2308      	movs	r3, #8
 8003700:	432b      	orrs	r3, r5
 8003702:	81a3      	strh	r3, [r4, #12]
 8003704:	2a00      	cmp	r2, #0
 8003706:	d1e8      	bne.n	80036da <__swsetup_r+0x22>
 8003708:	20a0      	movs	r0, #160	; 0xa0
 800370a:	0080      	lsls	r0, r0, #2
 800370c:	2180      	movs	r1, #128	; 0x80
 800370e:	4018      	ands	r0, r3
 8003710:	0089      	lsls	r1, r1, #2
 8003712:	4288      	cmp	r0, r1
 8003714:	d0e1      	beq.n	80036da <__swsetup_r+0x22>
 8003716:	1c30      	adds	r0, r6, #0
 8003718:	1c21      	adds	r1, r4, #0
 800371a:	f000 fa4d 	bl	8003bb8 <__smakebuf_r>
 800371e:	89a3      	ldrh	r3, [r4, #12]
 8003720:	6922      	ldr	r2, [r4, #16]
 8003722:	e7da      	b.n	80036da <__swsetup_r+0x22>
 8003724:	2100      	movs	r1, #0
 8003726:	0798      	lsls	r0, r3, #30
 8003728:	d400      	bmi.n	800372c <__swsetup_r+0x74>
 800372a:	6961      	ldr	r1, [r4, #20]
 800372c:	60a1      	str	r1, [r4, #8]
 800372e:	2000      	movs	r0, #0
 8003730:	2a00      	cmp	r2, #0
 8003732:	d1dc      	bne.n	80036ee <__swsetup_r+0x36>
 8003734:	89a3      	ldrh	r3, [r4, #12]
 8003736:	0619      	lsls	r1, r3, #24
 8003738:	d5d9      	bpl.n	80036ee <__swsetup_r+0x36>
 800373a:	2240      	movs	r2, #64	; 0x40
 800373c:	4313      	orrs	r3, r2
 800373e:	2001      	movs	r0, #1
 8003740:	81a3      	strh	r3, [r4, #12]
 8003742:	4240      	negs	r0, r0
 8003744:	e7d3      	b.n	80036ee <__swsetup_r+0x36>
 8003746:	f7ff f893 	bl	8002870 <__sinit>
 800374a:	e7bf      	b.n	80036cc <__swsetup_r+0x14>
 800374c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800374e:	2900      	cmp	r1, #0
 8003750:	d009      	beq.n	8003766 <__swsetup_r+0xae>
 8003752:	1c23      	adds	r3, r4, #0
 8003754:	3340      	adds	r3, #64	; 0x40
 8003756:	4299      	cmp	r1, r3
 8003758:	d003      	beq.n	8003762 <__swsetup_r+0xaa>
 800375a:	1c30      	adds	r0, r6, #0
 800375c:	f7ff f9c8 	bl	8002af0 <_free_r>
 8003760:	89a5      	ldrh	r5, [r4, #12]
 8003762:	2300      	movs	r3, #0
 8003764:	6323      	str	r3, [r4, #48]	; 0x30
 8003766:	2324      	movs	r3, #36	; 0x24
 8003768:	6922      	ldr	r2, [r4, #16]
 800376a:	439d      	bics	r5, r3
 800376c:	2300      	movs	r3, #0
 800376e:	6063      	str	r3, [r4, #4]
 8003770:	6022      	str	r2, [r4, #0]
 8003772:	e7c4      	b.n	80036fe <__swsetup_r+0x46>
 8003774:	2309      	movs	r3, #9
 8003776:	6033      	str	r3, [r6, #0]
 8003778:	2340      	movs	r3, #64	; 0x40
 800377a:	431d      	orrs	r5, r3
 800377c:	2001      	movs	r0, #1
 800377e:	81a5      	strh	r5, [r4, #12]
 8003780:	4240      	negs	r0, r0
 8003782:	e7b4      	b.n	80036ee <__swsetup_r+0x36>
 8003784:	20000580 	.word	0x20000580

08003788 <_close_r>:
 8003788:	b538      	push	{r3, r4, r5, lr}
 800378a:	4c08      	ldr	r4, [pc, #32]	; (80037ac <_close_r+0x24>)
 800378c:	2300      	movs	r3, #0
 800378e:	1c05      	adds	r5, r0, #0
 8003790:	1c08      	adds	r0, r1, #0
 8003792:	6023      	str	r3, [r4, #0]
 8003794:	f002 fd64 	bl	8006260 <_close>
 8003798:	1c43      	adds	r3, r0, #1
 800379a:	d002      	beq.n	80037a2 <_close_r+0x1a>
 800379c:	bc38      	pop	{r3, r4, r5}
 800379e:	bc02      	pop	{r1}
 80037a0:	4708      	bx	r1
 80037a2:	6823      	ldr	r3, [r4, #0]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d0f9      	beq.n	800379c <_close_r+0x14>
 80037a8:	602b      	str	r3, [r5, #0]
 80037aa:	e7f7      	b.n	800379c <_close_r+0x14>
 80037ac:	20000d8c 	.word	0x20000d8c

080037b0 <_fclose_r>:
 80037b0:	b570      	push	{r4, r5, r6, lr}
 80037b2:	1c05      	adds	r5, r0, #0
 80037b4:	1e0c      	subs	r4, r1, #0
 80037b6:	d008      	beq.n	80037ca <_fclose_r+0x1a>
 80037b8:	2800      	cmp	r0, #0
 80037ba:	d002      	beq.n	80037c2 <_fclose_r+0x12>
 80037bc:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80037be:	2a00      	cmp	r2, #0
 80037c0:	d034      	beq.n	800382c <_fclose_r+0x7c>
 80037c2:	220c      	movs	r2, #12
 80037c4:	5ea3      	ldrsh	r3, [r4, r2]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d103      	bne.n	80037d2 <_fclose_r+0x22>
 80037ca:	2000      	movs	r0, #0
 80037cc:	bc70      	pop	{r4, r5, r6}
 80037ce:	bc02      	pop	{r1}
 80037d0:	4708      	bx	r1
 80037d2:	1c28      	adds	r0, r5, #0
 80037d4:	1c21      	adds	r1, r4, #0
 80037d6:	f7fe ffe7 	bl	80027a8 <_fflush_r>
 80037da:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80037dc:	1c06      	adds	r6, r0, #0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d005      	beq.n	80037ee <_fclose_r+0x3e>
 80037e2:	1c28      	adds	r0, r5, #0
 80037e4:	69e1      	ldr	r1, [r4, #28]
 80037e6:	f000 f82c 	bl	8003842 <_fclose_r+0x92>
 80037ea:	2800      	cmp	r0, #0
 80037ec:	db21      	blt.n	8003832 <_fclose_r+0x82>
 80037ee:	89a3      	ldrh	r3, [r4, #12]
 80037f0:	061a      	lsls	r2, r3, #24
 80037f2:	d421      	bmi.n	8003838 <_fclose_r+0x88>
 80037f4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80037f6:	2900      	cmp	r1, #0
 80037f8:	d008      	beq.n	800380c <_fclose_r+0x5c>
 80037fa:	1c23      	adds	r3, r4, #0
 80037fc:	3340      	adds	r3, #64	; 0x40
 80037fe:	4299      	cmp	r1, r3
 8003800:	d002      	beq.n	8003808 <_fclose_r+0x58>
 8003802:	1c28      	adds	r0, r5, #0
 8003804:	f7ff f974 	bl	8002af0 <_free_r>
 8003808:	2300      	movs	r3, #0
 800380a:	6323      	str	r3, [r4, #48]	; 0x30
 800380c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800380e:	2900      	cmp	r1, #0
 8003810:	d004      	beq.n	800381c <_fclose_r+0x6c>
 8003812:	1c28      	adds	r0, r5, #0
 8003814:	f7ff f96c 	bl	8002af0 <_free_r>
 8003818:	2300      	movs	r3, #0
 800381a:	6463      	str	r3, [r4, #68]	; 0x44
 800381c:	f7ff f8f2 	bl	8002a04 <__sfp_lock_acquire>
 8003820:	2300      	movs	r3, #0
 8003822:	81a3      	strh	r3, [r4, #12]
 8003824:	f7ff f8f0 	bl	8002a08 <__sfp_lock_release>
 8003828:	1c30      	adds	r0, r6, #0
 800382a:	e7cf      	b.n	80037cc <_fclose_r+0x1c>
 800382c:	f7ff f820 	bl	8002870 <__sinit>
 8003830:	e7c7      	b.n	80037c2 <_fclose_r+0x12>
 8003832:	2601      	movs	r6, #1
 8003834:	4276      	negs	r6, r6
 8003836:	e7da      	b.n	80037ee <_fclose_r+0x3e>
 8003838:	1c28      	adds	r0, r5, #0
 800383a:	6921      	ldr	r1, [r4, #16]
 800383c:	f7ff f958 	bl	8002af0 <_free_r>
 8003840:	e7d8      	b.n	80037f4 <_fclose_r+0x44>
 8003842:	4718      	bx	r3

08003844 <fclose>:
 8003844:	b508      	push	{r3, lr}
 8003846:	4b04      	ldr	r3, [pc, #16]	; (8003858 <fclose+0x14>)
 8003848:	1c01      	adds	r1, r0, #0
 800384a:	6818      	ldr	r0, [r3, #0]
 800384c:	f7ff ffb0 	bl	80037b0 <_fclose_r>
 8003850:	bc08      	pop	{r3}
 8003852:	bc02      	pop	{r1}
 8003854:	4708      	bx	r1
 8003856:	46c0      	nop			; (mov r8, r8)
 8003858:	20000580 	.word	0x20000580

0800385c <__sfvwrite_r>:
 800385c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800385e:	4656      	mov	r6, sl
 8003860:	4644      	mov	r4, r8
 8003862:	465f      	mov	r7, fp
 8003864:	464d      	mov	r5, r9
 8003866:	b4f0      	push	{r4, r5, r6, r7}
 8003868:	b085      	sub	sp, #20
 800386a:	9003      	str	r0, [sp, #12]
 800386c:	6890      	ldr	r0, [r2, #8]
 800386e:	1c0c      	adds	r4, r1, #0
 8003870:	4692      	mov	sl, r2
 8003872:	2800      	cmp	r0, #0
 8003874:	d027      	beq.n	80038c6 <__sfvwrite_r+0x6a>
 8003876:	898b      	ldrh	r3, [r1, #12]
 8003878:	041b      	lsls	r3, r3, #16
 800387a:	0c1a      	lsrs	r2, r3, #16
 800387c:	0711      	lsls	r1, r2, #28
 800387e:	d52c      	bpl.n	80038da <__sfvwrite_r+0x7e>
 8003880:	6926      	ldr	r6, [r4, #16]
 8003882:	2e00      	cmp	r6, #0
 8003884:	d029      	beq.n	80038da <__sfvwrite_r+0x7e>
 8003886:	4650      	mov	r0, sl
 8003888:	6807      	ldr	r7, [r0, #0]
 800388a:	46bb      	mov	fp, r7
 800388c:	0791      	lsls	r1, r2, #30
 800388e:	d533      	bpl.n	80038f8 <__sfvwrite_r+0x9c>
 8003890:	4aba      	ldr	r2, [pc, #744]	; (8003b7c <__sfvwrite_r+0x320>)
 8003892:	2600      	movs	r6, #0
 8003894:	2500      	movs	r5, #0
 8003896:	4690      	mov	r8, r2
 8003898:	2d00      	cmp	r5, #0
 800389a:	d06b      	beq.n	8003974 <__sfvwrite_r+0x118>
 800389c:	69e1      	ldr	r1, [r4, #28]
 800389e:	1e2b      	subs	r3, r5, #0
 80038a0:	4543      	cmp	r3, r8
 80038a2:	d900      	bls.n	80038a6 <__sfvwrite_r+0x4a>
 80038a4:	4bb5      	ldr	r3, [pc, #724]	; (8003b7c <__sfvwrite_r+0x320>)
 80038a6:	9803      	ldr	r0, [sp, #12]
 80038a8:	1c32      	adds	r2, r6, #0
 80038aa:	6a67      	ldr	r7, [r4, #36]	; 0x24
 80038ac:	f000 f96d 	bl	8003b8a <__sfvwrite_r+0x32e>
 80038b0:	2800      	cmp	r0, #0
 80038b2:	dc00      	bgt.n	80038b6 <__sfvwrite_r+0x5a>
 80038b4:	e085      	b.n	80039c2 <__sfvwrite_r+0x166>
 80038b6:	4651      	mov	r1, sl
 80038b8:	6889      	ldr	r1, [r1, #8]
 80038ba:	1836      	adds	r6, r6, r0
 80038bc:	1a2d      	subs	r5, r5, r0
 80038be:	4652      	mov	r2, sl
 80038c0:	1a08      	subs	r0, r1, r0
 80038c2:	6090      	str	r0, [r2, #8]
 80038c4:	d1e8      	bne.n	8003898 <__sfvwrite_r+0x3c>
 80038c6:	2000      	movs	r0, #0
 80038c8:	b005      	add	sp, #20
 80038ca:	bc3c      	pop	{r2, r3, r4, r5}
 80038cc:	4690      	mov	r8, r2
 80038ce:	4699      	mov	r9, r3
 80038d0:	46a2      	mov	sl, r4
 80038d2:	46ab      	mov	fp, r5
 80038d4:	bcf0      	pop	{r4, r5, r6, r7}
 80038d6:	bc02      	pop	{r1}
 80038d8:	4708      	bx	r1
 80038da:	9803      	ldr	r0, [sp, #12]
 80038dc:	1c21      	adds	r1, r4, #0
 80038de:	f7ff feeb 	bl	80036b8 <__swsetup_r>
 80038e2:	2800      	cmp	r0, #0
 80038e4:	d000      	beq.n	80038e8 <__sfvwrite_r+0x8c>
 80038e6:	e140      	b.n	8003b6a <__sfvwrite_r+0x30e>
 80038e8:	89a3      	ldrh	r3, [r4, #12]
 80038ea:	4650      	mov	r0, sl
 80038ec:	041b      	lsls	r3, r3, #16
 80038ee:	6807      	ldr	r7, [r0, #0]
 80038f0:	0c1a      	lsrs	r2, r3, #16
 80038f2:	46bb      	mov	fp, r7
 80038f4:	0791      	lsls	r1, r2, #30
 80038f6:	d4cb      	bmi.n	8003890 <__sfvwrite_r+0x34>
 80038f8:	07d6      	lsls	r6, r2, #31
 80038fa:	d569      	bpl.n	80039d0 <__sfvwrite_r+0x174>
 80038fc:	2600      	movs	r6, #0
 80038fe:	9601      	str	r6, [sp, #4]
 8003900:	2700      	movs	r7, #0
 8003902:	46b1      	mov	r9, r6
 8003904:	2500      	movs	r5, #0
 8003906:	2d00      	cmp	r5, #0
 8003908:	d02b      	beq.n	8003962 <__sfvwrite_r+0x106>
 800390a:	9e01      	ldr	r6, [sp, #4]
 800390c:	2e00      	cmp	r6, #0
 800390e:	d100      	bne.n	8003912 <__sfvwrite_r+0xb6>
 8003910:	e0b1      	b.n	8003a76 <__sfvwrite_r+0x21a>
 8003912:	46b8      	mov	r8, r7
 8003914:	42af      	cmp	r7, r5
 8003916:	d900      	bls.n	800391a <__sfvwrite_r+0xbe>
 8003918:	46a8      	mov	r8, r5
 800391a:	6820      	ldr	r0, [r4, #0]
 800391c:	6921      	ldr	r1, [r4, #16]
 800391e:	4646      	mov	r6, r8
 8003920:	68a2      	ldr	r2, [r4, #8]
 8003922:	6963      	ldr	r3, [r4, #20]
 8003924:	4288      	cmp	r0, r1
 8003926:	d904      	bls.n	8003932 <__sfvwrite_r+0xd6>
 8003928:	18d2      	adds	r2, r2, r3
 800392a:	9202      	str	r2, [sp, #8]
 800392c:	4590      	cmp	r8, r2
 800392e:	dd00      	ble.n	8003932 <__sfvwrite_r+0xd6>
 8003930:	e0f3      	b.n	8003b1a <__sfvwrite_r+0x2be>
 8003932:	4598      	cmp	r8, r3
 8003934:	da00      	bge.n	8003938 <__sfvwrite_r+0xdc>
 8003936:	e082      	b.n	8003a3e <__sfvwrite_r+0x1e2>
 8003938:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800393a:	9803      	ldr	r0, [sp, #12]
 800393c:	69e1      	ldr	r1, [r4, #28]
 800393e:	464a      	mov	r2, r9
 8003940:	f000 f922 	bl	8003b88 <__sfvwrite_r+0x32c>
 8003944:	1e06      	subs	r6, r0, #0
 8003946:	dd3c      	ble.n	80039c2 <__sfvwrite_r+0x166>
 8003948:	1bbf      	subs	r7, r7, r6
 800394a:	d100      	bne.n	800394e <__sfvwrite_r+0xf2>
 800394c:	e086      	b.n	8003a5c <__sfvwrite_r+0x200>
 800394e:	4650      	mov	r0, sl
 8003950:	6880      	ldr	r0, [r0, #8]
 8003952:	44b1      	add	r9, r6
 8003954:	1bad      	subs	r5, r5, r6
 8003956:	4651      	mov	r1, sl
 8003958:	1b86      	subs	r6, r0, r6
 800395a:	608e      	str	r6, [r1, #8]
 800395c:	d0b3      	beq.n	80038c6 <__sfvwrite_r+0x6a>
 800395e:	2d00      	cmp	r5, #0
 8003960:	d1d3      	bne.n	800390a <__sfvwrite_r+0xae>
 8003962:	465b      	mov	r3, fp
 8003964:	2608      	movs	r6, #8
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	44b3      	add	fp, r6
 800396a:	2600      	movs	r6, #0
 800396c:	4691      	mov	r9, r2
 800396e:	685d      	ldr	r5, [r3, #4]
 8003970:	9601      	str	r6, [sp, #4]
 8003972:	e7c8      	b.n	8003906 <__sfvwrite_r+0xaa>
 8003974:	465b      	mov	r3, fp
 8003976:	2708      	movs	r7, #8
 8003978:	681e      	ldr	r6, [r3, #0]
 800397a:	685d      	ldr	r5, [r3, #4]
 800397c:	44bb      	add	fp, r7
 800397e:	e78b      	b.n	8003898 <__sfvwrite_r+0x3c>
 8003980:	6820      	ldr	r0, [r4, #0]
 8003982:	6923      	ldr	r3, [r4, #16]
 8003984:	4298      	cmp	r0, r3
 8003986:	d804      	bhi.n	8003992 <__sfvwrite_r+0x136>
 8003988:	6966      	ldr	r6, [r4, #20]
 800398a:	46b1      	mov	r9, r6
 800398c:	42b5      	cmp	r5, r6
 800398e:	d300      	bcc.n	8003992 <__sfvwrite_r+0x136>
 8003990:	e0ae      	b.n	8003af0 <__sfvwrite_r+0x294>
 8003992:	46a9      	mov	r9, r5
 8003994:	4545      	cmp	r5, r8
 8003996:	d900      	bls.n	800399a <__sfvwrite_r+0x13e>
 8003998:	46c1      	mov	r9, r8
 800399a:	9901      	ldr	r1, [sp, #4]
 800399c:	464a      	mov	r2, r9
 800399e:	f000 f9c3 	bl	8003d28 <memmove>
 80039a2:	6826      	ldr	r6, [r4, #0]
 80039a4:	68a0      	ldr	r0, [r4, #8]
 80039a6:	4649      	mov	r1, r9
 80039a8:	1c32      	adds	r2, r6, #0
 80039aa:	1a43      	subs	r3, r0, r1
 80039ac:	444a      	add	r2, r9
 80039ae:	60a3      	str	r3, [r4, #8]
 80039b0:	6022      	str	r2, [r4, #0]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d141      	bne.n	8003a3a <__sfvwrite_r+0x1de>
 80039b6:	9803      	ldr	r0, [sp, #12]
 80039b8:	1c21      	adds	r1, r4, #0
 80039ba:	f7fe fef5 	bl	80027a8 <_fflush_r>
 80039be:	2800      	cmp	r0, #0
 80039c0:	d03b      	beq.n	8003a3a <__sfvwrite_r+0x1de>
 80039c2:	89a2      	ldrh	r2, [r4, #12]
 80039c4:	2340      	movs	r3, #64	; 0x40
 80039c6:	4313      	orrs	r3, r2
 80039c8:	2001      	movs	r0, #1
 80039ca:	81a3      	strh	r3, [r4, #12]
 80039cc:	4240      	negs	r0, r0
 80039ce:	e77b      	b.n	80038c8 <__sfvwrite_r+0x6c>
 80039d0:	2600      	movs	r6, #0
 80039d2:	9601      	str	r6, [sp, #4]
 80039d4:	2500      	movs	r5, #0
 80039d6:	2d00      	cmp	r5, #0
 80039d8:	d02a      	beq.n	8003a30 <__sfvwrite_r+0x1d4>
 80039da:	68a0      	ldr	r0, [r4, #8]
 80039dc:	2180      	movs	r1, #128	; 0x80
 80039de:	0c1b      	lsrs	r3, r3, #16
 80039e0:	0089      	lsls	r1, r1, #2
 80039e2:	4680      	mov	r8, r0
 80039e4:	420b      	tst	r3, r1
 80039e6:	d0cb      	beq.n	8003980 <__sfvwrite_r+0x124>
 80039e8:	4285      	cmp	r5, r0
 80039ea:	d340      	bcc.n	8003a6e <__sfvwrite_r+0x212>
 80039ec:	2290      	movs	r2, #144	; 0x90
 80039ee:	00d2      	lsls	r2, r2, #3
 80039f0:	4213      	tst	r3, r2
 80039f2:	d14d      	bne.n	8003a90 <__sfvwrite_r+0x234>
 80039f4:	6820      	ldr	r0, [r4, #0]
 80039f6:	46c1      	mov	r9, r8
 80039f8:	9901      	ldr	r1, [sp, #4]
 80039fa:	464a      	mov	r2, r9
 80039fc:	f000 f994 	bl	8003d28 <memmove>
 8003a00:	68a0      	ldr	r0, [r4, #8]
 8003a02:	6822      	ldr	r2, [r4, #0]
 8003a04:	4641      	mov	r1, r8
 8003a06:	1a43      	subs	r3, r0, r1
 8003a08:	60a3      	str	r3, [r4, #8]
 8003a0a:	1c13      	adds	r3, r2, #0
 8003a0c:	444b      	add	r3, r9
 8003a0e:	6023      	str	r3, [r4, #0]
 8003a10:	1c2a      	adds	r2, r5, #0
 8003a12:	4650      	mov	r0, sl
 8003a14:	9e01      	ldr	r6, [sp, #4]
 8003a16:	6880      	ldr	r0, [r0, #8]
 8003a18:	18b6      	adds	r6, r6, r2
 8003a1a:	1aad      	subs	r5, r5, r2
 8003a1c:	4651      	mov	r1, sl
 8003a1e:	1a82      	subs	r2, r0, r2
 8003a20:	9601      	str	r6, [sp, #4]
 8003a22:	608a      	str	r2, [r1, #8]
 8003a24:	d100      	bne.n	8003a28 <__sfvwrite_r+0x1cc>
 8003a26:	e74e      	b.n	80038c6 <__sfvwrite_r+0x6a>
 8003a28:	89a3      	ldrh	r3, [r4, #12]
 8003a2a:	041b      	lsls	r3, r3, #16
 8003a2c:	2d00      	cmp	r5, #0
 8003a2e:	d1d4      	bne.n	80039da <__sfvwrite_r+0x17e>
 8003a30:	683e      	ldr	r6, [r7, #0]
 8003a32:	687d      	ldr	r5, [r7, #4]
 8003a34:	9601      	str	r6, [sp, #4]
 8003a36:	3708      	adds	r7, #8
 8003a38:	e7cd      	b.n	80039d6 <__sfvwrite_r+0x17a>
 8003a3a:	464a      	mov	r2, r9
 8003a3c:	e7e9      	b.n	8003a12 <__sfvwrite_r+0x1b6>
 8003a3e:	4649      	mov	r1, r9
 8003a40:	4642      	mov	r2, r8
 8003a42:	f000 f971 	bl	8003d28 <memmove>
 8003a46:	68a0      	ldr	r0, [r4, #8]
 8003a48:	6822      	ldr	r2, [r4, #0]
 8003a4a:	4641      	mov	r1, r8
 8003a4c:	1a43      	subs	r3, r0, r1
 8003a4e:	60a3      	str	r3, [r4, #8]
 8003a50:	1c13      	adds	r3, r2, #0
 8003a52:	4443      	add	r3, r8
 8003a54:	6023      	str	r3, [r4, #0]
 8003a56:	1bbf      	subs	r7, r7, r6
 8003a58:	d000      	beq.n	8003a5c <__sfvwrite_r+0x200>
 8003a5a:	e778      	b.n	800394e <__sfvwrite_r+0xf2>
 8003a5c:	9803      	ldr	r0, [sp, #12]
 8003a5e:	1c21      	adds	r1, r4, #0
 8003a60:	f7fe fea2 	bl	80027a8 <_fflush_r>
 8003a64:	2800      	cmp	r0, #0
 8003a66:	d1ac      	bne.n	80039c2 <__sfvwrite_r+0x166>
 8003a68:	2300      	movs	r3, #0
 8003a6a:	9301      	str	r3, [sp, #4]
 8003a6c:	e76f      	b.n	800394e <__sfvwrite_r+0xf2>
 8003a6e:	46a8      	mov	r8, r5
 8003a70:	6820      	ldr	r0, [r4, #0]
 8003a72:	46a9      	mov	r9, r5
 8003a74:	e7c0      	b.n	80039f8 <__sfvwrite_r+0x19c>
 8003a76:	4648      	mov	r0, r9
 8003a78:	210a      	movs	r1, #10
 8003a7a:	1c2a      	adds	r2, r5, #0
 8003a7c:	f000 f90e 	bl	8003c9c <memchr>
 8003a80:	2800      	cmp	r0, #0
 8003a82:	d06e      	beq.n	8003b62 <__sfvwrite_r+0x306>
 8003a84:	1c47      	adds	r7, r0, #1
 8003a86:	2601      	movs	r6, #1
 8003a88:	4648      	mov	r0, r9
 8003a8a:	1a3f      	subs	r7, r7, r0
 8003a8c:	9601      	str	r6, [sp, #4]
 8003a8e:	e740      	b.n	8003912 <__sfvwrite_r+0xb6>
 8003a90:	6962      	ldr	r2, [r4, #20]
 8003a92:	0050      	lsls	r0, r2, #1
 8003a94:	1882      	adds	r2, r0, r2
 8003a96:	6921      	ldr	r1, [r4, #16]
 8003a98:	6826      	ldr	r6, [r4, #0]
 8003a9a:	0fd0      	lsrs	r0, r2, #31
 8003a9c:	1882      	adds	r2, r0, r2
 8003a9e:	1a76      	subs	r6, r6, r1
 8003aa0:	1052      	asrs	r2, r2, #1
 8003aa2:	4691      	mov	r9, r2
 8003aa4:	1c32      	adds	r2, r6, #0
 8003aa6:	3201      	adds	r2, #1
 8003aa8:	1952      	adds	r2, r2, r5
 8003aaa:	46b3      	mov	fp, r6
 8003aac:	4591      	cmp	r9, r2
 8003aae:	d244      	bcs.n	8003b3a <__sfvwrite_r+0x2de>
 8003ab0:	4691      	mov	r9, r2
 8003ab2:	0558      	lsls	r0, r3, #21
 8003ab4:	d544      	bpl.n	8003b40 <__sfvwrite_r+0x2e4>
 8003ab6:	9803      	ldr	r0, [sp, #12]
 8003ab8:	1c11      	adds	r1, r2, #0
 8003aba:	f7ff f935 	bl	8002d28 <_malloc_r>
 8003abe:	4680      	mov	r8, r0
 8003ac0:	2800      	cmp	r0, #0
 8003ac2:	d055      	beq.n	8003b70 <__sfvwrite_r+0x314>
 8003ac4:	465a      	mov	r2, fp
 8003ac6:	6921      	ldr	r1, [r4, #16]
 8003ac8:	f7ff fbba 	bl	8003240 <memcpy>
 8003acc:	89a2      	ldrh	r2, [r4, #12]
 8003ace:	4b2c      	ldr	r3, [pc, #176]	; (8003b80 <__sfvwrite_r+0x324>)
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	2280      	movs	r2, #128	; 0x80
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	81a3      	strh	r3, [r4, #12]
 8003ad8:	4640      	mov	r0, r8
 8003ada:	464a      	mov	r2, r9
 8003adc:	465e      	mov	r6, fp
 8003ade:	6120      	str	r0, [r4, #16]
 8003ae0:	1b93      	subs	r3, r2, r6
 8003ae2:	4458      	add	r0, fp
 8003ae4:	6020      	str	r0, [r4, #0]
 8003ae6:	6162      	str	r2, [r4, #20]
 8003ae8:	46a8      	mov	r8, r5
 8003aea:	60a3      	str	r3, [r4, #8]
 8003aec:	46a9      	mov	r9, r5
 8003aee:	e783      	b.n	80039f8 <__sfvwrite_r+0x19c>
 8003af0:	4924      	ldr	r1, [pc, #144]	; (8003b84 <__sfvwrite_r+0x328>)
 8003af2:	1e28      	subs	r0, r5, #0
 8003af4:	4288      	cmp	r0, r1
 8003af6:	d900      	bls.n	8003afa <__sfvwrite_r+0x29e>
 8003af8:	1c08      	adds	r0, r1, #0
 8003afa:	4649      	mov	r1, r9
 8003afc:	f7fc fb66 	bl	80001cc <__aeabi_idiv>
 8003b00:	69e1      	ldr	r1, [r4, #28]
 8003b02:	464b      	mov	r3, r9
 8003b04:	4343      	muls	r3, r0
 8003b06:	9a01      	ldr	r2, [sp, #4]
 8003b08:	9803      	ldr	r0, [sp, #12]
 8003b0a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003b0c:	f000 f83c 	bl	8003b88 <__sfvwrite_r+0x32c>
 8003b10:	2800      	cmp	r0, #0
 8003b12:	dc00      	bgt.n	8003b16 <__sfvwrite_r+0x2ba>
 8003b14:	e755      	b.n	80039c2 <__sfvwrite_r+0x166>
 8003b16:	1c02      	adds	r2, r0, #0
 8003b18:	e77b      	b.n	8003a12 <__sfvwrite_r+0x1b6>
 8003b1a:	4649      	mov	r1, r9
 8003b1c:	f000 f904 	bl	8003d28 <memmove>
 8003b20:	6822      	ldr	r2, [r4, #0]
 8003b22:	9e02      	ldr	r6, [sp, #8]
 8003b24:	1993      	adds	r3, r2, r6
 8003b26:	6023      	str	r3, [r4, #0]
 8003b28:	9803      	ldr	r0, [sp, #12]
 8003b2a:	1c21      	adds	r1, r4, #0
 8003b2c:	f7fe fe3c 	bl	80027a8 <_fflush_r>
 8003b30:	2800      	cmp	r0, #0
 8003b32:	d000      	beq.n	8003b36 <__sfvwrite_r+0x2da>
 8003b34:	e745      	b.n	80039c2 <__sfvwrite_r+0x166>
 8003b36:	9e02      	ldr	r6, [sp, #8]
 8003b38:	e706      	b.n	8003948 <__sfvwrite_r+0xec>
 8003b3a:	464a      	mov	r2, r9
 8003b3c:	0558      	lsls	r0, r3, #21
 8003b3e:	d4ba      	bmi.n	8003ab6 <__sfvwrite_r+0x25a>
 8003b40:	9803      	ldr	r0, [sp, #12]
 8003b42:	f000 f95b 	bl	8003dfc <_realloc_r>
 8003b46:	4680      	mov	r8, r0
 8003b48:	2800      	cmp	r0, #0
 8003b4a:	d1c5      	bne.n	8003ad8 <__sfvwrite_r+0x27c>
 8003b4c:	9803      	ldr	r0, [sp, #12]
 8003b4e:	6921      	ldr	r1, [r4, #16]
 8003b50:	f7fe ffce 	bl	8002af0 <_free_r>
 8003b54:	89a2      	ldrh	r2, [r4, #12]
 8003b56:	2380      	movs	r3, #128	; 0x80
 8003b58:	9f03      	ldr	r7, [sp, #12]
 8003b5a:	439a      	bics	r2, r3
 8003b5c:	230c      	movs	r3, #12
 8003b5e:	603b      	str	r3, [r7, #0]
 8003b60:	e730      	b.n	80039c4 <__sfvwrite_r+0x168>
 8003b62:	2601      	movs	r6, #1
 8003b64:	1c6f      	adds	r7, r5, #1
 8003b66:	9601      	str	r6, [sp, #4]
 8003b68:	e6d3      	b.n	8003912 <__sfvwrite_r+0xb6>
 8003b6a:	2001      	movs	r0, #1
 8003b6c:	4240      	negs	r0, r0
 8003b6e:	e6ab      	b.n	80038c8 <__sfvwrite_r+0x6c>
 8003b70:	9e03      	ldr	r6, [sp, #12]
 8003b72:	230c      	movs	r3, #12
 8003b74:	6033      	str	r3, [r6, #0]
 8003b76:	89a2      	ldrh	r2, [r4, #12]
 8003b78:	e724      	b.n	80039c4 <__sfvwrite_r+0x168>
 8003b7a:	46c0      	nop			; (mov r8, r8)
 8003b7c:	7ffffc00 	.word	0x7ffffc00
 8003b80:	fffffb7f 	.word	0xfffffb7f
 8003b84:	7fffffff 	.word	0x7fffffff
 8003b88:	4730      	bx	r6
 8003b8a:	4738      	bx	r7

08003b8c <_lseek_r>:
 8003b8c:	b570      	push	{r4, r5, r6, lr}
 8003b8e:	4c09      	ldr	r4, [pc, #36]	; (8003bb4 <_lseek_r+0x28>)
 8003b90:	1c06      	adds	r6, r0, #0
 8003b92:	2500      	movs	r5, #0
 8003b94:	1c08      	adds	r0, r1, #0
 8003b96:	1c11      	adds	r1, r2, #0
 8003b98:	1c1a      	adds	r2, r3, #0
 8003b9a:	6025      	str	r5, [r4, #0]
 8003b9c:	f002 fb5e 	bl	800625c <_lseek>
 8003ba0:	1c43      	adds	r3, r0, #1
 8003ba2:	d002      	beq.n	8003baa <_lseek_r+0x1e>
 8003ba4:	bc70      	pop	{r4, r5, r6}
 8003ba6:	bc02      	pop	{r1}
 8003ba8:	4708      	bx	r1
 8003baa:	6823      	ldr	r3, [r4, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d0f9      	beq.n	8003ba4 <_lseek_r+0x18>
 8003bb0:	6033      	str	r3, [r6, #0]
 8003bb2:	e7f7      	b.n	8003ba4 <_lseek_r+0x18>
 8003bb4:	20000d8c 	.word	0x20000d8c

08003bb8 <__smakebuf_r>:
 8003bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bba:	898b      	ldrh	r3, [r1, #12]
 8003bbc:	b091      	sub	sp, #68	; 0x44
 8003bbe:	1c05      	adds	r5, r0, #0
 8003bc0:	1c0c      	adds	r4, r1, #0
 8003bc2:	1c1a      	adds	r2, r3, #0
 8003bc4:	0798      	lsls	r0, r3, #30
 8003bc6:	d442      	bmi.n	8003c4e <__smakebuf_r+0x96>
 8003bc8:	200e      	movs	r0, #14
 8003bca:	5e09      	ldrsh	r1, [r1, r0]
 8003bcc:	2900      	cmp	r1, #0
 8003bce:	db1b      	blt.n	8003c08 <__smakebuf_r+0x50>
 8003bd0:	1c28      	adds	r0, r5, #0
 8003bd2:	aa01      	add	r2, sp, #4
 8003bd4:	f000 fbd2 	bl	800437c <_fstat_r>
 8003bd8:	2800      	cmp	r0, #0
 8003bda:	db13      	blt.n	8003c04 <__smakebuf_r+0x4c>
 8003bdc:	9a02      	ldr	r2, [sp, #8]
 8003bde:	23f0      	movs	r3, #240	; 0xf0
 8003be0:	021b      	lsls	r3, r3, #8
 8003be2:	4013      	ands	r3, r2
 8003be4:	4a2a      	ldr	r2, [pc, #168]	; (8003c90 <__smakebuf_r+0xd8>)
 8003be6:	189f      	adds	r7, r3, r2
 8003be8:	427a      	negs	r2, r7
 8003bea:	4157      	adcs	r7, r2
 8003bec:	2280      	movs	r2, #128	; 0x80
 8003bee:	0212      	lsls	r2, r2, #8
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d036      	beq.n	8003c62 <__smakebuf_r+0xaa>
 8003bf4:	89a2      	ldrh	r2, [r4, #12]
 8003bf6:	2380      	movs	r3, #128	; 0x80
 8003bf8:	011b      	lsls	r3, r3, #4
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	2680      	movs	r6, #128	; 0x80
 8003bfe:	81a3      	strh	r3, [r4, #12]
 8003c00:	00f6      	lsls	r6, r6, #3
 8003c02:	e009      	b.n	8003c18 <__smakebuf_r+0x60>
 8003c04:	89a3      	ldrh	r3, [r4, #12]
 8003c06:	1c1a      	adds	r2, r3, #0
 8003c08:	2640      	movs	r6, #64	; 0x40
 8003c0a:	0611      	lsls	r1, r2, #24
 8003c0c:	d526      	bpl.n	8003c5c <__smakebuf_r+0xa4>
 8003c0e:	2280      	movs	r2, #128	; 0x80
 8003c10:	0112      	lsls	r2, r2, #4
 8003c12:	4313      	orrs	r3, r2
 8003c14:	81a3      	strh	r3, [r4, #12]
 8003c16:	2700      	movs	r7, #0
 8003c18:	1c28      	adds	r0, r5, #0
 8003c1a:	1c31      	adds	r1, r6, #0
 8003c1c:	f7ff f884 	bl	8002d28 <_malloc_r>
 8003c20:	2800      	cmp	r0, #0
 8003c22:	d00e      	beq.n	8003c42 <__smakebuf_r+0x8a>
 8003c24:	4b1b      	ldr	r3, [pc, #108]	; (8003c94 <__smakebuf_r+0xdc>)
 8003c26:	63eb      	str	r3, [r5, #60]	; 0x3c
 8003c28:	89a2      	ldrh	r2, [r4, #12]
 8003c2a:	2380      	movs	r3, #128	; 0x80
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	81a3      	strh	r3, [r4, #12]
 8003c30:	6020      	str	r0, [r4, #0]
 8003c32:	6120      	str	r0, [r4, #16]
 8003c34:	6166      	str	r6, [r4, #20]
 8003c36:	2f00      	cmp	r7, #0
 8003c38:	d11e      	bne.n	8003c78 <__smakebuf_r+0xc0>
 8003c3a:	b011      	add	sp, #68	; 0x44
 8003c3c:	bcf0      	pop	{r4, r5, r6, r7}
 8003c3e:	bc01      	pop	{r0}
 8003c40:	4700      	bx	r0
 8003c42:	89a3      	ldrh	r3, [r4, #12]
 8003c44:	0599      	lsls	r1, r3, #22
 8003c46:	d4f8      	bmi.n	8003c3a <__smakebuf_r+0x82>
 8003c48:	2202      	movs	r2, #2
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	81a3      	strh	r3, [r4, #12]
 8003c4e:	1c23      	adds	r3, r4, #0
 8003c50:	3343      	adds	r3, #67	; 0x43
 8003c52:	6023      	str	r3, [r4, #0]
 8003c54:	6123      	str	r3, [r4, #16]
 8003c56:	2301      	movs	r3, #1
 8003c58:	6163      	str	r3, [r4, #20]
 8003c5a:	e7ee      	b.n	8003c3a <__smakebuf_r+0x82>
 8003c5c:	2680      	movs	r6, #128	; 0x80
 8003c5e:	00f6      	lsls	r6, r6, #3
 8003c60:	e7d5      	b.n	8003c0e <__smakebuf_r+0x56>
 8003c62:	4b0d      	ldr	r3, [pc, #52]	; (8003c98 <__smakebuf_r+0xe0>)
 8003c64:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003c66:	4298      	cmp	r0, r3
 8003c68:	d1c4      	bne.n	8003bf4 <__smakebuf_r+0x3c>
 8003c6a:	89a3      	ldrh	r3, [r4, #12]
 8003c6c:	2680      	movs	r6, #128	; 0x80
 8003c6e:	00f6      	lsls	r6, r6, #3
 8003c70:	4333      	orrs	r3, r6
 8003c72:	81a3      	strh	r3, [r4, #12]
 8003c74:	64e6      	str	r6, [r4, #76]	; 0x4c
 8003c76:	e7cf      	b.n	8003c18 <__smakebuf_r+0x60>
 8003c78:	220e      	movs	r2, #14
 8003c7a:	5ea1      	ldrsh	r1, [r4, r2]
 8003c7c:	1c28      	adds	r0, r5, #0
 8003c7e:	f000 fb93 	bl	80043a8 <_isatty_r>
 8003c82:	2800      	cmp	r0, #0
 8003c84:	d0d9      	beq.n	8003c3a <__smakebuf_r+0x82>
 8003c86:	89a2      	ldrh	r2, [r4, #12]
 8003c88:	2301      	movs	r3, #1
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	81a3      	strh	r3, [r4, #12]
 8003c8e:	e7d4      	b.n	8003c3a <__smakebuf_r+0x82>
 8003c90:	ffffe000 	.word	0xffffe000
 8003c94:	0800280d 	.word	0x0800280d
 8003c98:	080034d5 	.word	0x080034d5

08003c9c <memchr>:
 8003c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c9e:	060c      	lsls	r4, r1, #24
 8003ca0:	0e24      	lsrs	r4, r4, #24
 8003ca2:	0783      	lsls	r3, r0, #30
 8003ca4:	d039      	beq.n	8003d1a <memchr+0x7e>
 8003ca6:	1e53      	subs	r3, r2, #1
 8003ca8:	2a00      	cmp	r2, #0
 8003caa:	d01f      	beq.n	8003cec <memchr+0x50>
 8003cac:	7802      	ldrb	r2, [r0, #0]
 8003cae:	42a2      	cmp	r2, r4
 8003cb0:	d01d      	beq.n	8003cee <memchr+0x52>
 8003cb2:	2503      	movs	r5, #3
 8003cb4:	e005      	b.n	8003cc2 <memchr+0x26>
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d018      	beq.n	8003cec <memchr+0x50>
 8003cba:	7802      	ldrb	r2, [r0, #0]
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	42a2      	cmp	r2, r4
 8003cc0:	d015      	beq.n	8003cee <memchr+0x52>
 8003cc2:	3001      	adds	r0, #1
 8003cc4:	4228      	tst	r0, r5
 8003cc6:	d1f6      	bne.n	8003cb6 <memchr+0x1a>
 8003cc8:	2b03      	cmp	r3, #3
 8003cca:	d813      	bhi.n	8003cf4 <memchr+0x58>
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d00d      	beq.n	8003cec <memchr+0x50>
 8003cd0:	7802      	ldrb	r2, [r0, #0]
 8003cd2:	42a2      	cmp	r2, r4
 8003cd4:	d00b      	beq.n	8003cee <memchr+0x52>
 8003cd6:	1c42      	adds	r2, r0, #1
 8003cd8:	18c3      	adds	r3, r0, r3
 8003cda:	e004      	b.n	8003ce6 <memchr+0x4a>
 8003cdc:	3201      	adds	r2, #1
 8003cde:	1e51      	subs	r1, r2, #1
 8003ce0:	7809      	ldrb	r1, [r1, #0]
 8003ce2:	42a1      	cmp	r1, r4
 8003ce4:	d003      	beq.n	8003cee <memchr+0x52>
 8003ce6:	1e10      	subs	r0, r2, #0
 8003ce8:	4298      	cmp	r0, r3
 8003cea:	d1f7      	bne.n	8003cdc <memchr+0x40>
 8003cec:	2000      	movs	r0, #0
 8003cee:	bcf0      	pop	{r4, r5, r6, r7}
 8003cf0:	bc02      	pop	{r1}
 8003cf2:	4708      	bx	r1
 8003cf4:	26ff      	movs	r6, #255	; 0xff
 8003cf6:	4031      	ands	r1, r6
 8003cf8:	020e      	lsls	r6, r1, #8
 8003cfa:	4331      	orrs	r1, r6
 8003cfc:	040e      	lsls	r6, r1, #16
 8003cfe:	4d08      	ldr	r5, [pc, #32]	; (8003d20 <memchr+0x84>)
 8003d00:	430e      	orrs	r6, r1
 8003d02:	6802      	ldr	r2, [r0, #0]
 8003d04:	4f07      	ldr	r7, [pc, #28]	; (8003d24 <memchr+0x88>)
 8003d06:	4072      	eors	r2, r6
 8003d08:	19d1      	adds	r1, r2, r7
 8003d0a:	4391      	bics	r1, r2
 8003d0c:	4229      	tst	r1, r5
 8003d0e:	d1dd      	bne.n	8003ccc <memchr+0x30>
 8003d10:	3b04      	subs	r3, #4
 8003d12:	3004      	adds	r0, #4
 8003d14:	2b03      	cmp	r3, #3
 8003d16:	d8f4      	bhi.n	8003d02 <memchr+0x66>
 8003d18:	e7d8      	b.n	8003ccc <memchr+0x30>
 8003d1a:	1c13      	adds	r3, r2, #0
 8003d1c:	e7d4      	b.n	8003cc8 <memchr+0x2c>
 8003d1e:	46c0      	nop			; (mov r8, r8)
 8003d20:	80808080 	.word	0x80808080
 8003d24:	fefefeff 	.word	0xfefefeff

08003d28 <memmove>:
 8003d28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d2a:	4288      	cmp	r0, r1
 8003d2c:	d910      	bls.n	8003d50 <memmove+0x28>
 8003d2e:	188d      	adds	r5, r1, r2
 8003d30:	42a8      	cmp	r0, r5
 8003d32:	d20d      	bcs.n	8003d50 <memmove+0x28>
 8003d34:	1886      	adds	r6, r0, r2
 8003d36:	1e53      	subs	r3, r2, #1
 8003d38:	4251      	negs	r1, r2
 8003d3a:	2a00      	cmp	r2, #0
 8003d3c:	d005      	beq.n	8003d4a <memmove+0x22>
 8003d3e:	186a      	adds	r2, r5, r1
 8003d40:	5cd4      	ldrb	r4, [r2, r3]
 8003d42:	1872      	adds	r2, r6, r1
 8003d44:	54d4      	strb	r4, [r2, r3]
 8003d46:	3b01      	subs	r3, #1
 8003d48:	d2f9      	bcs.n	8003d3e <memmove+0x16>
 8003d4a:	bcf0      	pop	{r4, r5, r6, r7}
 8003d4c:	bc02      	pop	{r1}
 8003d4e:	4708      	bx	r1
 8003d50:	2a0f      	cmp	r2, #15
 8003d52:	d809      	bhi.n	8003d68 <memmove+0x40>
 8003d54:	1c05      	adds	r5, r0, #0
 8003d56:	2a00      	cmp	r2, #0
 8003d58:	d0f7      	beq.n	8003d4a <memmove+0x22>
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	5ccc      	ldrb	r4, [r1, r3]
 8003d5e:	54ec      	strb	r4, [r5, r3]
 8003d60:	3301      	adds	r3, #1
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d1fa      	bne.n	8003d5c <memmove+0x34>
 8003d66:	e7f0      	b.n	8003d4a <memmove+0x22>
 8003d68:	1c03      	adds	r3, r0, #0
 8003d6a:	430b      	orrs	r3, r1
 8003d6c:	079c      	lsls	r4, r3, #30
 8003d6e:	d12a      	bne.n	8003dc6 <memmove+0x9e>
 8003d70:	1c17      	adds	r7, r2, #0
 8003d72:	3f10      	subs	r7, #16
 8003d74:	093f      	lsrs	r7, r7, #4
 8003d76:	013e      	lsls	r6, r7, #4
 8003d78:	1986      	adds	r6, r0, r6
 8003d7a:	3610      	adds	r6, #16
 8003d7c:	1c0c      	adds	r4, r1, #0
 8003d7e:	1c03      	adds	r3, r0, #0
 8003d80:	6825      	ldr	r5, [r4, #0]
 8003d82:	601d      	str	r5, [r3, #0]
 8003d84:	6865      	ldr	r5, [r4, #4]
 8003d86:	605d      	str	r5, [r3, #4]
 8003d88:	68a5      	ldr	r5, [r4, #8]
 8003d8a:	609d      	str	r5, [r3, #8]
 8003d8c:	68e5      	ldr	r5, [r4, #12]
 8003d8e:	60dd      	str	r5, [r3, #12]
 8003d90:	3310      	adds	r3, #16
 8003d92:	3410      	adds	r4, #16
 8003d94:	42b3      	cmp	r3, r6
 8003d96:	d1f3      	bne.n	8003d80 <memmove+0x58>
 8003d98:	1c7d      	adds	r5, r7, #1
 8003d9a:	012d      	lsls	r5, r5, #4
 8003d9c:	230f      	movs	r3, #15
 8003d9e:	1949      	adds	r1, r1, r5
 8003da0:	4013      	ands	r3, r2
 8003da2:	1945      	adds	r5, r0, r5
 8003da4:	2b03      	cmp	r3, #3
 8003da6:	d910      	bls.n	8003dca <memmove+0xa2>
 8003da8:	1f1e      	subs	r6, r3, #4
 8003daa:	08b6      	lsrs	r6, r6, #2
 8003dac:	3601      	adds	r6, #1
 8003dae:	00b6      	lsls	r6, r6, #2
 8003db0:	2300      	movs	r3, #0
 8003db2:	58cc      	ldr	r4, [r1, r3]
 8003db4:	50ec      	str	r4, [r5, r3]
 8003db6:	3304      	adds	r3, #4
 8003db8:	42b3      	cmp	r3, r6
 8003dba:	d1fa      	bne.n	8003db2 <memmove+0x8a>
 8003dbc:	2403      	movs	r4, #3
 8003dbe:	18ed      	adds	r5, r5, r3
 8003dc0:	18c9      	adds	r1, r1, r3
 8003dc2:	4022      	ands	r2, r4
 8003dc4:	e7c7      	b.n	8003d56 <memmove+0x2e>
 8003dc6:	1c05      	adds	r5, r0, #0
 8003dc8:	e7c7      	b.n	8003d5a <memmove+0x32>
 8003dca:	1c1a      	adds	r2, r3, #0
 8003dcc:	e7c3      	b.n	8003d56 <memmove+0x2e>
 8003dce:	46c0      	nop			; (mov r8, r8)

08003dd0 <_read_r>:
 8003dd0:	b570      	push	{r4, r5, r6, lr}
 8003dd2:	4c09      	ldr	r4, [pc, #36]	; (8003df8 <_read_r+0x28>)
 8003dd4:	1c06      	adds	r6, r0, #0
 8003dd6:	2500      	movs	r5, #0
 8003dd8:	1c08      	adds	r0, r1, #0
 8003dda:	1c11      	adds	r1, r2, #0
 8003ddc:	1c1a      	adds	r2, r3, #0
 8003dde:	6025      	str	r5, [r4, #0]
 8003de0:	f002 fa1a 	bl	8006218 <_read>
 8003de4:	1c43      	adds	r3, r0, #1
 8003de6:	d002      	beq.n	8003dee <_read_r+0x1e>
 8003de8:	bc70      	pop	{r4, r5, r6}
 8003dea:	bc02      	pop	{r1}
 8003dec:	4708      	bx	r1
 8003dee:	6823      	ldr	r3, [r4, #0]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d0f9      	beq.n	8003de8 <_read_r+0x18>
 8003df4:	6033      	str	r3, [r6, #0]
 8003df6:	e7f7      	b.n	8003de8 <_read_r+0x18>
 8003df8:	20000d8c 	.word	0x20000d8c

08003dfc <_realloc_r>:
 8003dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dfe:	464d      	mov	r5, r9
 8003e00:	4644      	mov	r4, r8
 8003e02:	465f      	mov	r7, fp
 8003e04:	4656      	mov	r6, sl
 8003e06:	b4f0      	push	{r4, r5, r6, r7}
 8003e08:	4680      	mov	r8, r0
 8003e0a:	b085      	sub	sp, #20
 8003e0c:	1c0d      	adds	r5, r1, #0
 8003e0e:	4691      	mov	r9, r2
 8003e10:	d100      	bne.n	8003e14 <_realloc_r+0x18>
 8003e12:	e0de      	b.n	8003fd2 <_realloc_r+0x1d6>
 8003e14:	1c2f      	adds	r7, r5, #0
 8003e16:	3f08      	subs	r7, #8
 8003e18:	f7ff faa8 	bl	800336c <__malloc_lock>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	464e      	mov	r6, r9
 8003e20:	2203      	movs	r2, #3
 8003e22:	1c1c      	adds	r4, r3, #0
 8003e24:	360b      	adds	r6, #11
 8003e26:	46bb      	mov	fp, r7
 8003e28:	4394      	bics	r4, r2
 8003e2a:	2e16      	cmp	r6, #22
 8003e2c:	d900      	bls.n	8003e30 <_realloc_r+0x34>
 8003e2e:	e07c      	b.n	8003f2a <_realloc_r+0x12e>
 8003e30:	2010      	movs	r0, #16
 8003e32:	9001      	str	r0, [sp, #4]
 8003e34:	2200      	movs	r2, #0
 8003e36:	2610      	movs	r6, #16
 8003e38:	454e      	cmp	r6, r9
 8003e3a:	d200      	bcs.n	8003e3e <_realloc_r+0x42>
 8003e3c:	e0cd      	b.n	8003fda <_realloc_r+0x1de>
 8003e3e:	2a00      	cmp	r2, #0
 8003e40:	d000      	beq.n	8003e44 <_realloc_r+0x48>
 8003e42:	e0ca      	b.n	8003fda <_realloc_r+0x1de>
 8003e44:	9a01      	ldr	r2, [sp, #4]
 8003e46:	4294      	cmp	r4, r2
 8003e48:	da56      	bge.n	8003ef8 <_realloc_r+0xfc>
 8003e4a:	48c6      	ldr	r0, [pc, #792]	; (8004164 <_realloc_r+0x368>)
 8003e4c:	6880      	ldr	r0, [r0, #8]
 8003e4e:	193a      	adds	r2, r7, r4
 8003e50:	9003      	str	r0, [sp, #12]
 8003e52:	4290      	cmp	r0, r2
 8003e54:	d100      	bne.n	8003e58 <_realloc_r+0x5c>
 8003e56:	e0c5      	b.n	8003fe4 <_realloc_r+0x1e8>
 8003e58:	6851      	ldr	r1, [r2, #4]
 8003e5a:	1c08      	adds	r0, r1, #0
 8003e5c:	468a      	mov	sl, r1
 8003e5e:	2101      	movs	r1, #1
 8003e60:	4388      	bics	r0, r1
 8003e62:	4684      	mov	ip, r0
 8003e64:	4494      	add	ip, r2
 8003e66:	4661      	mov	r1, ip
 8003e68:	6848      	ldr	r0, [r1, #4]
 8003e6a:	2101      	movs	r1, #1
 8003e6c:	4208      	tst	r0, r1
 8003e6e:	d061      	beq.n	8003f34 <_realloc_r+0x138>
 8003e70:	2000      	movs	r0, #0
 8003e72:	2200      	movs	r2, #0
 8003e74:	07d9      	lsls	r1, r3, #31
 8003e76:	d500      	bpl.n	8003e7a <_realloc_r+0x7e>
 8003e78:	e083      	b.n	8003f82 <_realloc_r+0x186>
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	2103      	movs	r1, #3
 8003e7e:	1afb      	subs	r3, r7, r3
 8003e80:	468c      	mov	ip, r1
 8003e82:	6859      	ldr	r1, [r3, #4]
 8003e84:	469a      	mov	sl, r3
 8003e86:	4663      	mov	r3, ip
 8003e88:	4399      	bics	r1, r3
 8003e8a:	468c      	mov	ip, r1
 8003e8c:	2a00      	cmp	r2, #0
 8003e8e:	d100      	bne.n	8003e92 <_realloc_r+0x96>
 8003e90:	e0e1      	b.n	8004056 <_realloc_r+0x25a>
 8003e92:	9903      	ldr	r1, [sp, #12]
 8003e94:	428a      	cmp	r2, r1
 8003e96:	d100      	bne.n	8003e9a <_realloc_r+0x9e>
 8003e98:	e0e0      	b.n	800405c <_realloc_r+0x260>
 8003e9a:	4661      	mov	r1, ip
 8003e9c:	190b      	adds	r3, r1, r4
 8003e9e:	9901      	ldr	r1, [sp, #4]
 8003ea0:	18c0      	adds	r0, r0, r3
 8003ea2:	9003      	str	r0, [sp, #12]
 8003ea4:	4288      	cmp	r0, r1
 8003ea6:	db67      	blt.n	8003f78 <_realloc_r+0x17c>
 8003ea8:	68d3      	ldr	r3, [r2, #12]
 8003eaa:	6892      	ldr	r2, [r2, #8]
 8003eac:	60d3      	str	r3, [r2, #12]
 8003eae:	609a      	str	r2, [r3, #8]
 8003eb0:	4652      	mov	r2, sl
 8003eb2:	68d3      	ldr	r3, [r2, #12]
 8003eb4:	6892      	ldr	r2, [r2, #8]
 8003eb6:	4657      	mov	r7, sl
 8003eb8:	60d3      	str	r3, [r2, #12]
 8003eba:	609a      	str	r2, [r3, #8]
 8003ebc:	1f22      	subs	r2, r4, #4
 8003ebe:	3708      	adds	r7, #8
 8003ec0:	2a24      	cmp	r2, #36	; 0x24
 8003ec2:	d900      	bls.n	8003ec6 <_realloc_r+0xca>
 8003ec4:	e0bd      	b.n	8004042 <_realloc_r+0x246>
 8003ec6:	1c3b      	adds	r3, r7, #0
 8003ec8:	2a13      	cmp	r2, #19
 8003eca:	d90a      	bls.n	8003ee2 <_realloc_r+0xe6>
 8003ecc:	682b      	ldr	r3, [r5, #0]
 8003ece:	4650      	mov	r0, sl
 8003ed0:	6083      	str	r3, [r0, #8]
 8003ed2:	6869      	ldr	r1, [r5, #4]
 8003ed4:	60c1      	str	r1, [r0, #12]
 8003ed6:	2a1b      	cmp	r2, #27
 8003ed8:	d900      	bls.n	8003edc <_realloc_r+0xe0>
 8003eda:	e107      	b.n	80040ec <_realloc_r+0x2f0>
 8003edc:	4653      	mov	r3, sl
 8003ede:	3310      	adds	r3, #16
 8003ee0:	3508      	adds	r5, #8
 8003ee2:	682a      	ldr	r2, [r5, #0]
 8003ee4:	601a      	str	r2, [r3, #0]
 8003ee6:	6868      	ldr	r0, [r5, #4]
 8003ee8:	6058      	str	r0, [r3, #4]
 8003eea:	68ad      	ldr	r5, [r5, #8]
 8003eec:	609d      	str	r5, [r3, #8]
 8003eee:	4651      	mov	r1, sl
 8003ef0:	684b      	ldr	r3, [r1, #4]
 8003ef2:	9c03      	ldr	r4, [sp, #12]
 8003ef4:	1c3d      	adds	r5, r7, #0
 8003ef6:	46d3      	mov	fp, sl
 8003ef8:	1ba2      	subs	r2, r4, r6
 8003efa:	2a0f      	cmp	r2, #15
 8003efc:	d829      	bhi.n	8003f52 <_realloc_r+0x156>
 8003efe:	2201      	movs	r2, #1
 8003f00:	4013      	ands	r3, r2
 8003f02:	4323      	orrs	r3, r4
 8003f04:	4658      	mov	r0, fp
 8003f06:	6043      	str	r3, [r0, #4]
 8003f08:	445c      	add	r4, fp
 8003f0a:	6861      	ldr	r1, [r4, #4]
 8003f0c:	430a      	orrs	r2, r1
 8003f0e:	6062      	str	r2, [r4, #4]
 8003f10:	4640      	mov	r0, r8
 8003f12:	f7ff fa2d 	bl	8003370 <__malloc_unlock>
 8003f16:	1c28      	adds	r0, r5, #0
 8003f18:	b005      	add	sp, #20
 8003f1a:	bc3c      	pop	{r2, r3, r4, r5}
 8003f1c:	4690      	mov	r8, r2
 8003f1e:	4699      	mov	r9, r3
 8003f20:	46a2      	mov	sl, r4
 8003f22:	46ab      	mov	fp, r5
 8003f24:	bcf0      	pop	{r4, r5, r6, r7}
 8003f26:	bc02      	pop	{r1}
 8003f28:	4708      	bx	r1
 8003f2a:	2207      	movs	r2, #7
 8003f2c:	4396      	bics	r6, r2
 8003f2e:	9601      	str	r6, [sp, #4]
 8003f30:	0ff2      	lsrs	r2, r6, #31
 8003f32:	e781      	b.n	8003e38 <_realloc_r+0x3c>
 8003f34:	2003      	movs	r0, #3
 8003f36:	4651      	mov	r1, sl
 8003f38:	4381      	bics	r1, r0
 8003f3a:	1c08      	adds	r0, r1, #0
 8003f3c:	1909      	adds	r1, r1, r4
 8003f3e:	468c      	mov	ip, r1
 8003f40:	9901      	ldr	r1, [sp, #4]
 8003f42:	458c      	cmp	ip, r1
 8003f44:	db96      	blt.n	8003e74 <_realloc_r+0x78>
 8003f46:	68d1      	ldr	r1, [r2, #12]
 8003f48:	6892      	ldr	r2, [r2, #8]
 8003f4a:	4664      	mov	r4, ip
 8003f4c:	60d1      	str	r1, [r2, #12]
 8003f4e:	608a      	str	r2, [r1, #8]
 8003f50:	e7d2      	b.n	8003ef8 <_realloc_r+0xfc>
 8003f52:	4658      	mov	r0, fp
 8003f54:	1981      	adds	r1, r0, r6
 8003f56:	2001      	movs	r0, #1
 8003f58:	4003      	ands	r3, r0
 8003f5a:	431e      	orrs	r6, r3
 8003f5c:	465b      	mov	r3, fp
 8003f5e:	605e      	str	r6, [r3, #4]
 8003f60:	1c13      	adds	r3, r2, #0
 8003f62:	4303      	orrs	r3, r0
 8003f64:	604b      	str	r3, [r1, #4]
 8003f66:	188a      	adds	r2, r1, r2
 8003f68:	6853      	ldr	r3, [r2, #4]
 8003f6a:	4318      	orrs	r0, r3
 8003f6c:	6050      	str	r0, [r2, #4]
 8003f6e:	3108      	adds	r1, #8
 8003f70:	4640      	mov	r0, r8
 8003f72:	f7fe fdbd 	bl	8002af0 <_free_r>
 8003f76:	e7cb      	b.n	8003f10 <_realloc_r+0x114>
 8003f78:	9303      	str	r3, [sp, #12]
 8003f7a:	9803      	ldr	r0, [sp, #12]
 8003f7c:	9901      	ldr	r1, [sp, #4]
 8003f7e:	4288      	cmp	r0, r1
 8003f80:	da96      	bge.n	8003eb0 <_realloc_r+0xb4>
 8003f82:	4649      	mov	r1, r9
 8003f84:	4640      	mov	r0, r8
 8003f86:	f7fe fecf 	bl	8002d28 <_malloc_r>
 8003f8a:	4681      	mov	r9, r0
 8003f8c:	2800      	cmp	r0, #0
 8003f8e:	d100      	bne.n	8003f92 <_realloc_r+0x196>
 8003f90:	e0da      	b.n	8004148 <_realloc_r+0x34c>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	1c02      	adds	r2, r0, #0
 8003f96:	2101      	movs	r1, #1
 8003f98:	1c18      	adds	r0, r3, #0
 8003f9a:	4388      	bics	r0, r1
 8003f9c:	3a08      	subs	r2, #8
 8003f9e:	183f      	adds	r7, r7, r0
 8003fa0:	42ba      	cmp	r2, r7
 8003fa2:	d100      	bne.n	8003fa6 <_realloc_r+0x1aa>
 8003fa4:	e09d      	b.n	80040e2 <_realloc_r+0x2e6>
 8003fa6:	1f22      	subs	r2, r4, #4
 8003fa8:	2a24      	cmp	r2, #36	; 0x24
 8003faa:	d845      	bhi.n	8004038 <_realloc_r+0x23c>
 8003fac:	2a13      	cmp	r2, #19
 8003fae:	d827      	bhi.n	8004000 <_realloc_r+0x204>
 8003fb0:	464b      	mov	r3, r9
 8003fb2:	1c2a      	adds	r2, r5, #0
 8003fb4:	6810      	ldr	r0, [r2, #0]
 8003fb6:	6018      	str	r0, [r3, #0]
 8003fb8:	6851      	ldr	r1, [r2, #4]
 8003fba:	6059      	str	r1, [r3, #4]
 8003fbc:	6892      	ldr	r2, [r2, #8]
 8003fbe:	609a      	str	r2, [r3, #8]
 8003fc0:	4640      	mov	r0, r8
 8003fc2:	1c29      	adds	r1, r5, #0
 8003fc4:	f7fe fd94 	bl	8002af0 <_free_r>
 8003fc8:	4640      	mov	r0, r8
 8003fca:	f7ff f9d1 	bl	8003370 <__malloc_unlock>
 8003fce:	4648      	mov	r0, r9
 8003fd0:	e7a2      	b.n	8003f18 <_realloc_r+0x11c>
 8003fd2:	1c11      	adds	r1, r2, #0
 8003fd4:	f7fe fea8 	bl	8002d28 <_malloc_r>
 8003fd8:	e79e      	b.n	8003f18 <_realloc_r+0x11c>
 8003fda:	230c      	movs	r3, #12
 8003fdc:	4641      	mov	r1, r8
 8003fde:	600b      	str	r3, [r1, #0]
 8003fe0:	2000      	movs	r0, #0
 8003fe2:	e799      	b.n	8003f18 <_realloc_r+0x11c>
 8003fe4:	9a03      	ldr	r2, [sp, #12]
 8003fe6:	6852      	ldr	r2, [r2, #4]
 8003fe8:	9202      	str	r2, [sp, #8]
 8003fea:	9802      	ldr	r0, [sp, #8]
 8003fec:	2203      	movs	r2, #3
 8003fee:	4390      	bics	r0, r2
 8003ff0:	1c32      	adds	r2, r6, #0
 8003ff2:	1901      	adds	r1, r0, r4
 8003ff4:	3210      	adds	r2, #16
 8003ff6:	468c      	mov	ip, r1
 8003ff8:	4291      	cmp	r1, r2
 8003ffa:	da0c      	bge.n	8004016 <_realloc_r+0x21a>
 8003ffc:	9a03      	ldr	r2, [sp, #12]
 8003ffe:	e739      	b.n	8003e74 <_realloc_r+0x78>
 8004000:	6829      	ldr	r1, [r5, #0]
 8004002:	464b      	mov	r3, r9
 8004004:	6019      	str	r1, [r3, #0]
 8004006:	6868      	ldr	r0, [r5, #4]
 8004008:	6058      	str	r0, [r3, #4]
 800400a:	2a1b      	cmp	r2, #27
 800400c:	d85e      	bhi.n	80040cc <_realloc_r+0x2d0>
 800400e:	1c2a      	adds	r2, r5, #0
 8004010:	3308      	adds	r3, #8
 8004012:	3208      	adds	r2, #8
 8004014:	e7ce      	b.n	8003fb4 <_realloc_r+0x1b8>
 8004016:	4b53      	ldr	r3, [pc, #332]	; (8004164 <_realloc_r+0x368>)
 8004018:	19ba      	adds	r2, r7, r6
 800401a:	4660      	mov	r0, ip
 800401c:	609a      	str	r2, [r3, #8]
 800401e:	1b81      	subs	r1, r0, r6
 8004020:	2301      	movs	r3, #1
 8004022:	4319      	orrs	r1, r3
 8004024:	6051      	str	r1, [r2, #4]
 8004026:	6879      	ldr	r1, [r7, #4]
 8004028:	400b      	ands	r3, r1
 800402a:	431e      	orrs	r6, r3
 800402c:	4640      	mov	r0, r8
 800402e:	607e      	str	r6, [r7, #4]
 8004030:	f7ff f99e 	bl	8003370 <__malloc_unlock>
 8004034:	1c28      	adds	r0, r5, #0
 8004036:	e76f      	b.n	8003f18 <_realloc_r+0x11c>
 8004038:	4648      	mov	r0, r9
 800403a:	1c29      	adds	r1, r5, #0
 800403c:	f7ff fe74 	bl	8003d28 <memmove>
 8004040:	e7be      	b.n	8003fc0 <_realloc_r+0x1c4>
 8004042:	1c29      	adds	r1, r5, #0
 8004044:	1c38      	adds	r0, r7, #0
 8004046:	f7ff fe6f 	bl	8003d28 <memmove>
 800404a:	4652      	mov	r2, sl
 800404c:	6853      	ldr	r3, [r2, #4]
 800404e:	1c3d      	adds	r5, r7, #0
 8004050:	9c03      	ldr	r4, [sp, #12]
 8004052:	46d3      	mov	fp, sl
 8004054:	e750      	b.n	8003ef8 <_realloc_r+0xfc>
 8004056:	190b      	adds	r3, r1, r4
 8004058:	9303      	str	r3, [sp, #12]
 800405a:	e78e      	b.n	8003f7a <_realloc_r+0x17e>
 800405c:	4662      	mov	r2, ip
 800405e:	1913      	adds	r3, r2, r4
 8004060:	1c32      	adds	r2, r6, #0
 8004062:	18c0      	adds	r0, r0, r3
 8004064:	3210      	adds	r2, #16
 8004066:	9003      	str	r0, [sp, #12]
 8004068:	4290      	cmp	r0, r2
 800406a:	db85      	blt.n	8003f78 <_realloc_r+0x17c>
 800406c:	4650      	mov	r0, sl
 800406e:	6882      	ldr	r2, [r0, #8]
 8004070:	68c3      	ldr	r3, [r0, #12]
 8004072:	4657      	mov	r7, sl
 8004074:	60d3      	str	r3, [r2, #12]
 8004076:	609a      	str	r2, [r3, #8]
 8004078:	1f22      	subs	r2, r4, #4
 800407a:	3708      	adds	r7, #8
 800407c:	2a24      	cmp	r2, #36	; 0x24
 800407e:	d853      	bhi.n	8004128 <_realloc_r+0x32c>
 8004080:	1c3b      	adds	r3, r7, #0
 8004082:	2a13      	cmp	r2, #19
 8004084:	d908      	bls.n	8004098 <_realloc_r+0x29c>
 8004086:	6829      	ldr	r1, [r5, #0]
 8004088:	6081      	str	r1, [r0, #8]
 800408a:	686b      	ldr	r3, [r5, #4]
 800408c:	60c3      	str	r3, [r0, #12]
 800408e:	2a1b      	cmp	r2, #27
 8004090:	d84f      	bhi.n	8004132 <_realloc_r+0x336>
 8004092:	4653      	mov	r3, sl
 8004094:	3310      	adds	r3, #16
 8004096:	3508      	adds	r5, #8
 8004098:	6828      	ldr	r0, [r5, #0]
 800409a:	6018      	str	r0, [r3, #0]
 800409c:	6869      	ldr	r1, [r5, #4]
 800409e:	6059      	str	r1, [r3, #4]
 80040a0:	68ad      	ldr	r5, [r5, #8]
 80040a2:	609d      	str	r5, [r3, #8]
 80040a4:	4653      	mov	r3, sl
 80040a6:	199a      	adds	r2, r3, r6
 80040a8:	9b03      	ldr	r3, [sp, #12]
 80040aa:	482e      	ldr	r0, [pc, #184]	; (8004164 <_realloc_r+0x368>)
 80040ac:	1b99      	subs	r1, r3, r6
 80040ae:	2301      	movs	r3, #1
 80040b0:	4319      	orrs	r1, r3
 80040b2:	6082      	str	r2, [r0, #8]
 80040b4:	6051      	str	r1, [r2, #4]
 80040b6:	4650      	mov	r0, sl
 80040b8:	6840      	ldr	r0, [r0, #4]
 80040ba:	4003      	ands	r3, r0
 80040bc:	431e      	orrs	r6, r3
 80040be:	4651      	mov	r1, sl
 80040c0:	4640      	mov	r0, r8
 80040c2:	604e      	str	r6, [r1, #4]
 80040c4:	f7ff f954 	bl	8003370 <__malloc_unlock>
 80040c8:	1c38      	adds	r0, r7, #0
 80040ca:	e725      	b.n	8003f18 <_realloc_r+0x11c>
 80040cc:	68a9      	ldr	r1, [r5, #8]
 80040ce:	464b      	mov	r3, r9
 80040d0:	6099      	str	r1, [r3, #8]
 80040d2:	68e8      	ldr	r0, [r5, #12]
 80040d4:	60d8      	str	r0, [r3, #12]
 80040d6:	2a24      	cmp	r2, #36	; 0x24
 80040d8:	d013      	beq.n	8004102 <_realloc_r+0x306>
 80040da:	1c2a      	adds	r2, r5, #0
 80040dc:	3310      	adds	r3, #16
 80040de:	3210      	adds	r2, #16
 80040e0:	e768      	b.n	8003fb4 <_realloc_r+0x1b8>
 80040e2:	6852      	ldr	r2, [r2, #4]
 80040e4:	2103      	movs	r1, #3
 80040e6:	438a      	bics	r2, r1
 80040e8:	18a4      	adds	r4, r4, r2
 80040ea:	e705      	b.n	8003ef8 <_realloc_r+0xfc>
 80040ec:	68ab      	ldr	r3, [r5, #8]
 80040ee:	4650      	mov	r0, sl
 80040f0:	6103      	str	r3, [r0, #16]
 80040f2:	68e9      	ldr	r1, [r5, #12]
 80040f4:	6141      	str	r1, [r0, #20]
 80040f6:	2a24      	cmp	r2, #36	; 0x24
 80040f8:	d00d      	beq.n	8004116 <_realloc_r+0x31a>
 80040fa:	4653      	mov	r3, sl
 80040fc:	3318      	adds	r3, #24
 80040fe:	3510      	adds	r5, #16
 8004100:	e6ef      	b.n	8003ee2 <_realloc_r+0xe6>
 8004102:	6929      	ldr	r1, [r5, #16]
 8004104:	6119      	str	r1, [r3, #16]
 8004106:	6968      	ldr	r0, [r5, #20]
 8004108:	464b      	mov	r3, r9
 800410a:	1c2a      	adds	r2, r5, #0
 800410c:	4649      	mov	r1, r9
 800410e:	3318      	adds	r3, #24
 8004110:	3218      	adds	r2, #24
 8004112:	6148      	str	r0, [r1, #20]
 8004114:	e74e      	b.n	8003fb4 <_realloc_r+0x1b8>
 8004116:	692a      	ldr	r2, [r5, #16]
 8004118:	6182      	str	r2, [r0, #24]
 800411a:	6968      	ldr	r0, [r5, #20]
 800411c:	4653      	mov	r3, sl
 800411e:	4651      	mov	r1, sl
 8004120:	3320      	adds	r3, #32
 8004122:	61c8      	str	r0, [r1, #28]
 8004124:	3518      	adds	r5, #24
 8004126:	e6dc      	b.n	8003ee2 <_realloc_r+0xe6>
 8004128:	1c38      	adds	r0, r7, #0
 800412a:	1c29      	adds	r1, r5, #0
 800412c:	f7ff fdfc 	bl	8003d28 <memmove>
 8004130:	e7b8      	b.n	80040a4 <_realloc_r+0x2a8>
 8004132:	68a8      	ldr	r0, [r5, #8]
 8004134:	4651      	mov	r1, sl
 8004136:	6108      	str	r0, [r1, #16]
 8004138:	68eb      	ldr	r3, [r5, #12]
 800413a:	614b      	str	r3, [r1, #20]
 800413c:	2a24      	cmp	r2, #36	; 0x24
 800413e:	d008      	beq.n	8004152 <_realloc_r+0x356>
 8004140:	4653      	mov	r3, sl
 8004142:	3318      	adds	r3, #24
 8004144:	3510      	adds	r5, #16
 8004146:	e7a7      	b.n	8004098 <_realloc_r+0x29c>
 8004148:	4640      	mov	r0, r8
 800414a:	f7ff f911 	bl	8003370 <__malloc_unlock>
 800414e:	2000      	movs	r0, #0
 8004150:	e6e2      	b.n	8003f18 <_realloc_r+0x11c>
 8004152:	6928      	ldr	r0, [r5, #16]
 8004154:	4651      	mov	r1, sl
 8004156:	6188      	str	r0, [r1, #24]
 8004158:	696a      	ldr	r2, [r5, #20]
 800415a:	4653      	mov	r3, sl
 800415c:	3320      	adds	r3, #32
 800415e:	61ca      	str	r2, [r1, #28]
 8004160:	3518      	adds	r5, #24
 8004162:	e799      	b.n	8004098 <_realloc_r+0x29c>
 8004164:	20000584 	.word	0x20000584

08004168 <cleanup_glue>:
 8004168:	b538      	push	{r3, r4, r5, lr}
 800416a:	1c0c      	adds	r4, r1, #0
 800416c:	6809      	ldr	r1, [r1, #0]
 800416e:	1c05      	adds	r5, r0, #0
 8004170:	2900      	cmp	r1, #0
 8004172:	d001      	beq.n	8004178 <cleanup_glue+0x10>
 8004174:	f7ff fff8 	bl	8004168 <cleanup_glue>
 8004178:	1c28      	adds	r0, r5, #0
 800417a:	1c21      	adds	r1, r4, #0
 800417c:	f7fe fcb8 	bl	8002af0 <_free_r>
 8004180:	bc38      	pop	{r3, r4, r5}
 8004182:	bc01      	pop	{r0}
 8004184:	4700      	bx	r0
 8004186:	46c0      	nop			; (mov r8, r8)

08004188 <_reclaim_reent>:
 8004188:	4b28      	ldr	r3, [pc, #160]	; (800422c <_reclaim_reent+0xa4>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	b570      	push	{r4, r5, r6, lr}
 800418e:	1e05      	subs	r5, r0, #0
 8004190:	429d      	cmp	r5, r3
 8004192:	d03a      	beq.n	800420a <_reclaim_reent+0x82>
 8004194:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8004196:	2a00      	cmp	r2, #0
 8004198:	d016      	beq.n	80041c8 <_reclaim_reent+0x40>
 800419a:	2300      	movs	r3, #0
 800419c:	2600      	movs	r6, #0
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	5899      	ldr	r1, [r3, r2]
 80041a2:	2900      	cmp	r1, #0
 80041a4:	d101      	bne.n	80041aa <_reclaim_reent+0x22>
 80041a6:	e007      	b.n	80041b8 <_reclaim_reent+0x30>
 80041a8:	1c21      	adds	r1, r4, #0
 80041aa:	680c      	ldr	r4, [r1, #0]
 80041ac:	1c28      	adds	r0, r5, #0
 80041ae:	f7fe fc9f 	bl	8002af0 <_free_r>
 80041b2:	2c00      	cmp	r4, #0
 80041b4:	d1f8      	bne.n	80041a8 <_reclaim_reent+0x20>
 80041b6:	6cea      	ldr	r2, [r5, #76]	; 0x4c
 80041b8:	3601      	adds	r6, #1
 80041ba:	1e33      	subs	r3, r6, #0
 80041bc:	2b20      	cmp	r3, #32
 80041be:	d1ee      	bne.n	800419e <_reclaim_reent+0x16>
 80041c0:	1c28      	adds	r0, r5, #0
 80041c2:	1c11      	adds	r1, r2, #0
 80041c4:	f7fe fc94 	bl	8002af0 <_free_r>
 80041c8:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80041ca:	2900      	cmp	r1, #0
 80041cc:	d002      	beq.n	80041d4 <_reclaim_reent+0x4c>
 80041ce:	1c28      	adds	r0, r5, #0
 80041d0:	f7fe fc8e 	bl	8002af0 <_free_r>
 80041d4:	23a4      	movs	r3, #164	; 0xa4
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	58e9      	ldr	r1, [r5, r3]
 80041da:	2900      	cmp	r1, #0
 80041dc:	d00c      	beq.n	80041f8 <_reclaim_reent+0x70>
 80041de:	23a6      	movs	r3, #166	; 0xa6
 80041e0:	005b      	lsls	r3, r3, #1
 80041e2:	18ee      	adds	r6, r5, r3
 80041e4:	42b1      	cmp	r1, r6
 80041e6:	d101      	bne.n	80041ec <_reclaim_reent+0x64>
 80041e8:	e006      	b.n	80041f8 <_reclaim_reent+0x70>
 80041ea:	1c21      	adds	r1, r4, #0
 80041ec:	680c      	ldr	r4, [r1, #0]
 80041ee:	1c28      	adds	r0, r5, #0
 80041f0:	f7fe fc7e 	bl	8002af0 <_free_r>
 80041f4:	42a6      	cmp	r6, r4
 80041f6:	d1f8      	bne.n	80041ea <_reclaim_reent+0x62>
 80041f8:	6d69      	ldr	r1, [r5, #84]	; 0x54
 80041fa:	2900      	cmp	r1, #0
 80041fc:	d002      	beq.n	8004204 <_reclaim_reent+0x7c>
 80041fe:	1c28      	adds	r0, r5, #0
 8004200:	f7fe fc76 	bl	8002af0 <_free_r>
 8004204:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8004206:	2b00      	cmp	r3, #0
 8004208:	d102      	bne.n	8004210 <_reclaim_reent+0x88>
 800420a:	bc70      	pop	{r4, r5, r6}
 800420c:	bc01      	pop	{r0}
 800420e:	4700      	bx	r0
 8004210:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8004212:	1c28      	adds	r0, r5, #0
 8004214:	f000 f80c 	bl	8004230 <_reclaim_reent+0xa8>
 8004218:	23b8      	movs	r3, #184	; 0xb8
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	58e9      	ldr	r1, [r5, r3]
 800421e:	2900      	cmp	r1, #0
 8004220:	d0f3      	beq.n	800420a <_reclaim_reent+0x82>
 8004222:	1c28      	adds	r0, r5, #0
 8004224:	f7ff ffa0 	bl	8004168 <cleanup_glue>
 8004228:	e7ef      	b.n	800420a <_reclaim_reent+0x82>
 800422a:	46c0      	nop			; (mov r8, r8)
 800422c:	20000580 	.word	0x20000580
 8004230:	4718      	bx	r3
 8004232:	46c0      	nop			; (mov r8, r8)

08004234 <lflush>:
 8004234:	b508      	push	{r3, lr}
 8004236:	8983      	ldrh	r3, [r0, #12]
 8004238:	2209      	movs	r2, #9
 800423a:	401a      	ands	r2, r3
 800423c:	2300      	movs	r3, #0
 800423e:	2a09      	cmp	r2, #9
 8004240:	d003      	beq.n	800424a <lflush+0x16>
 8004242:	1c18      	adds	r0, r3, #0
 8004244:	bc08      	pop	{r3}
 8004246:	bc02      	pop	{r1}
 8004248:	4708      	bx	r1
 800424a:	f7fe fac5 	bl	80027d8 <fflush>
 800424e:	1c03      	adds	r3, r0, #0
 8004250:	e7f7      	b.n	8004242 <lflush+0xe>
 8004252:	46c0      	nop			; (mov r8, r8)

08004254 <__srefill_r>:
 8004254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004256:	1c05      	adds	r5, r0, #0
 8004258:	1c0c      	adds	r4, r1, #0
 800425a:	2800      	cmp	r0, #0
 800425c:	d002      	beq.n	8004264 <__srefill_r+0x10>
 800425e:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8004260:	2900      	cmp	r1, #0
 8004262:	d04c      	beq.n	80042fe <__srefill_r+0xaa>
 8004264:	89a2      	ldrh	r2, [r4, #12]
 8004266:	2180      	movs	r1, #128	; 0x80
 8004268:	0189      	lsls	r1, r1, #6
 800426a:	1c13      	adds	r3, r2, #0
 800426c:	420a      	tst	r2, r1
 800426e:	d106      	bne.n	800427e <__srefill_r+0x2a>
 8004270:	430a      	orrs	r2, r1
 8004272:	4b3e      	ldr	r3, [pc, #248]	; (800436c <__srefill_r+0x118>)
 8004274:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8004276:	81a2      	strh	r2, [r4, #12]
 8004278:	400b      	ands	r3, r1
 800427a:	6663      	str	r3, [r4, #100]	; 0x64
 800427c:	1c13      	adds	r3, r2, #0
 800427e:	2100      	movs	r1, #0
 8004280:	6061      	str	r1, [r4, #4]
 8004282:	0699      	lsls	r1, r3, #26
 8004284:	d438      	bmi.n	80042f8 <__srefill_r+0xa4>
 8004286:	0759      	lsls	r1, r3, #29
 8004288:	d526      	bpl.n	80042d8 <__srefill_r+0x84>
 800428a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800428c:	2900      	cmp	r1, #0
 800428e:	d00c      	beq.n	80042aa <__srefill_r+0x56>
 8004290:	1c23      	adds	r3, r4, #0
 8004292:	3340      	adds	r3, #64	; 0x40
 8004294:	4299      	cmp	r1, r3
 8004296:	d002      	beq.n	800429e <__srefill_r+0x4a>
 8004298:	1c28      	adds	r0, r5, #0
 800429a:	f7fe fc29 	bl	8002af0 <_free_r>
 800429e:	2300      	movs	r3, #0
 80042a0:	6323      	str	r3, [r4, #48]	; 0x30
 80042a2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80042a4:	6063      	str	r3, [r4, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d144      	bne.n	8004334 <__srefill_r+0xe0>
 80042aa:	6921      	ldr	r1, [r4, #16]
 80042ac:	2900      	cmp	r1, #0
 80042ae:	d050      	beq.n	8004352 <__srefill_r+0xfe>
 80042b0:	89a7      	ldrh	r7, [r4, #12]
 80042b2:	1c3e      	adds	r6, r7, #0
 80042b4:	07bb      	lsls	r3, r7, #30
 80042b6:	d125      	bne.n	8004304 <__srefill_r+0xb0>
 80042b8:	6922      	ldr	r2, [r4, #16]
 80042ba:	1c28      	adds	r0, r5, #0
 80042bc:	6963      	ldr	r3, [r4, #20]
 80042be:	6022      	str	r2, [r4, #0]
 80042c0:	69e1      	ldr	r1, [r4, #28]
 80042c2:	6a25      	ldr	r5, [r4, #32]
 80042c4:	f000 f858 	bl	8004378 <__srefill_r+0x124>
 80042c8:	1c03      	adds	r3, r0, #0
 80042ca:	6060      	str	r0, [r4, #4]
 80042cc:	2000      	movs	r0, #0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	dd0b      	ble.n	80042ea <__srefill_r+0x96>
 80042d2:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042d4:	bc02      	pop	{r1}
 80042d6:	4708      	bx	r1
 80042d8:	06d9      	lsls	r1, r3, #27
 80042da:	d53f      	bpl.n	800435c <__srefill_r+0x108>
 80042dc:	2608      	movs	r6, #8
 80042de:	421e      	tst	r6, r3
 80042e0:	d12c      	bne.n	800433c <__srefill_r+0xe8>
 80042e2:	2304      	movs	r3, #4
 80042e4:	431a      	orrs	r2, r3
 80042e6:	81a2      	strh	r2, [r4, #12]
 80042e8:	e7df      	b.n	80042aa <__srefill_r+0x56>
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d01b      	beq.n	8004326 <__srefill_r+0xd2>
 80042ee:	89a2      	ldrh	r2, [r4, #12]
 80042f0:	2340      	movs	r3, #64	; 0x40
 80042f2:	4313      	orrs	r3, r2
 80042f4:	6060      	str	r0, [r4, #4]
 80042f6:	81a3      	strh	r3, [r4, #12]
 80042f8:	2001      	movs	r0, #1
 80042fa:	4240      	negs	r0, r0
 80042fc:	e7e9      	b.n	80042d2 <__srefill_r+0x7e>
 80042fe:	f7fe fab7 	bl	8002870 <__sinit>
 8004302:	e7af      	b.n	8004264 <__srefill_r+0x10>
 8004304:	2301      	movs	r3, #1
 8004306:	81a3      	strh	r3, [r4, #12]
 8004308:	4b19      	ldr	r3, [pc, #100]	; (8004370 <__srefill_r+0x11c>)
 800430a:	491a      	ldr	r1, [pc, #104]	; (8004374 <__srefill_r+0x120>)
 800430c:	6818      	ldr	r0, [r3, #0]
 800430e:	f7fe fcb9 	bl	8002c84 <_fwalk>
 8004312:	2309      	movs	r3, #9
 8004314:	81a7      	strh	r7, [r4, #12]
 8004316:	401e      	ands	r6, r3
 8004318:	2e09      	cmp	r6, #9
 800431a:	d1cd      	bne.n	80042b8 <__srefill_r+0x64>
 800431c:	1c28      	adds	r0, r5, #0
 800431e:	1c21      	adds	r1, r4, #0
 8004320:	f7fe f992 	bl	8002648 <__sflush_r>
 8004324:	e7c8      	b.n	80042b8 <__srefill_r+0x64>
 8004326:	89a2      	ldrh	r2, [r4, #12]
 8004328:	2320      	movs	r3, #32
 800432a:	4313      	orrs	r3, r2
 800432c:	2001      	movs	r0, #1
 800432e:	81a3      	strh	r3, [r4, #12]
 8004330:	4240      	negs	r0, r0
 8004332:	e7ce      	b.n	80042d2 <__srefill_r+0x7e>
 8004334:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004336:	2000      	movs	r0, #0
 8004338:	6023      	str	r3, [r4, #0]
 800433a:	e7ca      	b.n	80042d2 <__srefill_r+0x7e>
 800433c:	1c28      	adds	r0, r5, #0
 800433e:	1c21      	adds	r1, r4, #0
 8004340:	f7fe fa32 	bl	80027a8 <_fflush_r>
 8004344:	2800      	cmp	r0, #0
 8004346:	d1d7      	bne.n	80042f8 <__srefill_r+0xa4>
 8004348:	89a2      	ldrh	r2, [r4, #12]
 800434a:	60a0      	str	r0, [r4, #8]
 800434c:	43b2      	bics	r2, r6
 800434e:	61a0      	str	r0, [r4, #24]
 8004350:	e7c7      	b.n	80042e2 <__srefill_r+0x8e>
 8004352:	1c28      	adds	r0, r5, #0
 8004354:	1c21      	adds	r1, r4, #0
 8004356:	f7ff fc2f 	bl	8003bb8 <__smakebuf_r>
 800435a:	e7a9      	b.n	80042b0 <__srefill_r+0x5c>
 800435c:	2309      	movs	r3, #9
 800435e:	602b      	str	r3, [r5, #0]
 8004360:	2340      	movs	r3, #64	; 0x40
 8004362:	431a      	orrs	r2, r3
 8004364:	2001      	movs	r0, #1
 8004366:	81a2      	strh	r2, [r4, #12]
 8004368:	4240      	negs	r0, r0
 800436a:	e7b2      	b.n	80042d2 <__srefill_r+0x7e>
 800436c:	ffffdfff 	.word	0xffffdfff
 8004370:	08007440 	.word	0x08007440
 8004374:	08004235 	.word	0x08004235
 8004378:	4728      	bx	r5
 800437a:	46c0      	nop			; (mov r8, r8)

0800437c <_fstat_r>:
 800437c:	b538      	push	{r3, r4, r5, lr}
 800437e:	4c09      	ldr	r4, [pc, #36]	; (80043a4 <_fstat_r+0x28>)
 8004380:	2300      	movs	r3, #0
 8004382:	1c05      	adds	r5, r0, #0
 8004384:	1c08      	adds	r0, r1, #0
 8004386:	1c11      	adds	r1, r2, #0
 8004388:	6023      	str	r3, [r4, #0]
 800438a:	f001 ff65 	bl	8006258 <_fstat>
 800438e:	1c43      	adds	r3, r0, #1
 8004390:	d002      	beq.n	8004398 <_fstat_r+0x1c>
 8004392:	bc38      	pop	{r3, r4, r5}
 8004394:	bc02      	pop	{r1}
 8004396:	4708      	bx	r1
 8004398:	6823      	ldr	r3, [r4, #0]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d0f9      	beq.n	8004392 <_fstat_r+0x16>
 800439e:	602b      	str	r3, [r5, #0]
 80043a0:	e7f7      	b.n	8004392 <_fstat_r+0x16>
 80043a2:	46c0      	nop			; (mov r8, r8)
 80043a4:	20000d8c 	.word	0x20000d8c

080043a8 <_isatty_r>:
 80043a8:	b538      	push	{r3, r4, r5, lr}
 80043aa:	4c08      	ldr	r4, [pc, #32]	; (80043cc <_isatty_r+0x24>)
 80043ac:	2300      	movs	r3, #0
 80043ae:	1c05      	adds	r5, r0, #0
 80043b0:	1c08      	adds	r0, r1, #0
 80043b2:	6023      	str	r3, [r4, #0]
 80043b4:	f001 ff2e 	bl	8006214 <_isatty>
 80043b8:	1c43      	adds	r3, r0, #1
 80043ba:	d002      	beq.n	80043c2 <_isatty_r+0x1a>
 80043bc:	bc38      	pop	{r3, r4, r5}
 80043be:	bc02      	pop	{r1}
 80043c0:	4708      	bx	r1
 80043c2:	6823      	ldr	r3, [r4, #0]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d0f9      	beq.n	80043bc <_isatty_r+0x14>
 80043c8:	602b      	str	r3, [r5, #0]
 80043ca:	e7f7      	b.n	80043bc <_isatty_r+0x14>
 80043cc:	20000d8c 	.word	0x20000d8c

080043d0 <rcc_wait_for_osc_ready.part.0>:

void rcc_wait_for_osc_ready(osc_t osc)
{
	switch (osc) {
	case PLL:
		while ((RCC_CR & PLLRDY) == 0);
 80043d0:	4a02      	ldr	r2, [pc, #8]	; (80043dc <rcc_wait_for_osc_ready.part.0+0xc>)
 80043d2:	6813      	ldr	r3, [r2, #0]
 80043d4:	019b      	lsls	r3, r3, #6
 80043d6:	d5fc      	bpl.n	80043d2 <rcc_wait_for_osc_ready.part.0+0x2>
		break;
	case LSI:
		while ((RCC_CSR & LSIRDY) == 0);
		break;
	}
}
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	40021000 	.word	0x40021000

080043e0 <rcc_osc_on.part.1>:

void rcc_osc_on(osc_t osc)
{
	switch (osc) {
	case PLL:
		RCC_CR |= PLLON;
 80043e0:	4b02      	ldr	r3, [pc, #8]	; (80043ec <rcc_osc_on.part.1+0xc>)
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80043e8:	601a      	str	r2, [r3, #0]
 80043ea:	4770      	bx	lr
 80043ec:	40021000 	.word	0x40021000

080043f0 <rcc_osc_ready_int_clear>:
	4000000		//adcclk
};

void rcc_osc_ready_int_clear(osc_t osc)
{
	switch (osc) {
 80043f0:	2805      	cmp	r0, #5
 80043f2:	d809      	bhi.n	8004408 <rcc_osc_ready_int_clear+0x18>
 80043f4:	e8df f000 	tbb	[pc, r0]
 80043f8:	1b150f09 	.word	0x1b150f09
 80043fc:	0321      	.short	0x0321
		break;
	case LSE:
		RCC_CIR |= LSERDYC;
		break;
	case LSI:
		RCC_CIR |= LSIRDYC;
 80043fe:	4b12      	ldr	r3, [pc, #72]	; (8004448 <rcc_osc_ready_int_clear+0x58>)
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004406:	601a      	str	r2, [r3, #0]
 8004408:	4770      	bx	lr

void rcc_osc_ready_int_clear(osc_t osc)
{
	switch (osc) {
	case PLL:
		RCC_CIR |= PLLRDYC;
 800440a:	4b0f      	ldr	r3, [pc, #60]	; (8004448 <rcc_osc_ready_int_clear+0x58>)
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004412:	601a      	str	r2, [r3, #0]
		break;
 8004414:	4770      	bx	lr
	case PLL2:
		RCC_CIR |= PLL2RDYC;
 8004416:	4b0c      	ldr	r3, [pc, #48]	; (8004448 <rcc_osc_ready_int_clear+0x58>)
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800441e:	601a      	str	r2, [r3, #0]
		break;
 8004420:	4770      	bx	lr
	case HSE:
		RCC_CIR |= HSERDYC;
 8004422:	4b09      	ldr	r3, [pc, #36]	; (8004448 <rcc_osc_ready_int_clear+0x58>)
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800442a:	601a      	str	r2, [r3, #0]
		break;
 800442c:	4770      	bx	lr
	case HSI:
		RCC_CIR |= HSIRDYC;
 800442e:	4b06      	ldr	r3, [pc, #24]	; (8004448 <rcc_osc_ready_int_clear+0x58>)
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004436:	601a      	str	r2, [r3, #0]
		break;
 8004438:	4770      	bx	lr
	case LSE:
		RCC_CIR |= LSERDYC;
 800443a:	4b03      	ldr	r3, [pc, #12]	; (8004448 <rcc_osc_ready_int_clear+0x58>)
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004442:	601a      	str	r2, [r3, #0]
		break;
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop
 8004448:	40021008 	.word	0x40021008

0800444c <rcc_osc_ready_int_enable>:
	}
}

void rcc_osc_ready_int_enable(osc_t osc)
{
	switch (osc) {
 800444c:	2805      	cmp	r0, #5
 800444e:	d809      	bhi.n	8004464 <rcc_osc_ready_int_enable+0x18>
 8004450:	e8df f000 	tbb	[pc, r0]
 8004454:	1b150f09 	.word	0x1b150f09
 8004458:	0321      	.short	0x0321
		break;
	case LSE:
		RCC_CIR |= LSERDYIE;
		break;
	case LSI:
		RCC_CIR |= LSIRDYIE;
 800445a:	4b12      	ldr	r3, [pc, #72]	; (80044a4 <rcc_osc_ready_int_enable+0x58>)
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004462:	601a      	str	r2, [r3, #0]
 8004464:	4770      	bx	lr

void rcc_osc_ready_int_enable(osc_t osc)
{
	switch (osc) {
	case PLL:
		RCC_CIR |= PLLRDYIE;
 8004466:	4b0f      	ldr	r3, [pc, #60]	; (80044a4 <rcc_osc_ready_int_enable+0x58>)
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800446e:	601a      	str	r2, [r3, #0]
		break;
 8004470:	4770      	bx	lr
	case PLL2:
		RCC_CIR |= PLL2RDYIE;
 8004472:	4b0c      	ldr	r3, [pc, #48]	; (80044a4 <rcc_osc_ready_int_enable+0x58>)
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800447a:	601a      	str	r2, [r3, #0]
		break;
 800447c:	4770      	bx	lr
	case HSE:
		RCC_CIR |= HSERDYIE;
 800447e:	4b09      	ldr	r3, [pc, #36]	; (80044a4 <rcc_osc_ready_int_enable+0x58>)
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004486:	601a      	str	r2, [r3, #0]
		break;
 8004488:	4770      	bx	lr
	case HSI:
		RCC_CIR |= HSIRDYIE;
 800448a:	4b06      	ldr	r3, [pc, #24]	; (80044a4 <rcc_osc_ready_int_enable+0x58>)
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004492:	601a      	str	r2, [r3, #0]
		break;
 8004494:	4770      	bx	lr
	case LSE:
		RCC_CIR |= LSERDYIE;
 8004496:	4b03      	ldr	r3, [pc, #12]	; (80044a4 <rcc_osc_ready_int_enable+0x58>)
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800449e:	601a      	str	r2, [r3, #0]
		break;
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	40021008 	.word	0x40021008

080044a8 <rcc_osc_ready_int_disable>:
	}
}

void rcc_osc_ready_int_disable(osc_t osc)
{
	switch (osc) {
 80044a8:	2805      	cmp	r0, #5
 80044aa:	d809      	bhi.n	80044c0 <rcc_osc_ready_int_disable+0x18>
 80044ac:	e8df f000 	tbb	[pc, r0]
 80044b0:	1b150f09 	.word	0x1b150f09
 80044b4:	0321      	.short	0x0321
		break;
	case LSE:
		RCC_CIR &= ~LSERDYIE;
		break;
	case LSI:
		RCC_CIR &= ~LSIRDYIE;
 80044b6:	4b12      	ldr	r3, [pc, #72]	; (8004500 <rcc_osc_ready_int_disable+0x58>)
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044be:	601a      	str	r2, [r3, #0]
 80044c0:	4770      	bx	lr

void rcc_osc_ready_int_disable(osc_t osc)
{
	switch (osc) {
	case PLL:
		RCC_CIR &= ~PLLRDYIE;
 80044c2:	4b0f      	ldr	r3, [pc, #60]	; (8004500 <rcc_osc_ready_int_disable+0x58>)
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80044ca:	601a      	str	r2, [r3, #0]
		break;
 80044cc:	4770      	bx	lr
	case PLL2:
		RCC_CIR &= ~PLL2RDYIE;
 80044ce:	4b0c      	ldr	r3, [pc, #48]	; (8004500 <rcc_osc_ready_int_disable+0x58>)
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80044d6:	601a      	str	r2, [r3, #0]
		break;
 80044d8:	4770      	bx	lr
	case HSE:
		RCC_CIR &= ~HSERDYIE;
 80044da:	4b09      	ldr	r3, [pc, #36]	; (8004500 <rcc_osc_ready_int_disable+0x58>)
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044e2:	601a      	str	r2, [r3, #0]
		break;
 80044e4:	4770      	bx	lr
	case HSI:
		RCC_CIR &= ~HSIRDYIE;
 80044e6:	4b06      	ldr	r3, [pc, #24]	; (8004500 <rcc_osc_ready_int_disable+0x58>)
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044ee:	601a      	str	r2, [r3, #0]
		break;
 80044f0:	4770      	bx	lr
	case LSE:
		RCC_CIR &= ~LSERDYIE;
 80044f2:	4b03      	ldr	r3, [pc, #12]	; (8004500 <rcc_osc_ready_int_disable+0x58>)
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80044fa:	601a      	str	r2, [r3, #0]
		break;
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop
 8004500:	40021008 	.word	0x40021008

08004504 <rcc_osc_ready_int_flag>:
	}
}

int rcc_osc_ready_int_flag(osc_t osc)
{
	switch (osc) {
 8004504:	2805      	cmp	r0, #5
 8004506:	d822      	bhi.n	800454e <rcc_osc_ready_int_flag+0x4a>
 8004508:	e8df f000 	tbb	[pc, r0]
 800450c:	17120d08 	.word	0x17120d08
 8004510:	031c      	.short	0x031c
		break;
	case LSE:
		return ((RCC_CIR & LSERDYF) != 0);
		break;
	case LSI:
		return ((RCC_CIR & LSIRDYF) != 0);
 8004512:	4b10      	ldr	r3, [pc, #64]	; (8004554 <rcc_osc_ready_int_flag+0x50>)
 8004514:	6818      	ldr	r0, [r3, #0]
 8004516:	f000 0001 	and.w	r0, r0, #1
 800451a:	4770      	bx	lr

int rcc_osc_ready_int_flag(osc_t osc)
{
	switch (osc) {
	case PLL:
		return ((RCC_CIR & PLLRDYF) != 0);
 800451c:	4b0d      	ldr	r3, [pc, #52]	; (8004554 <rcc_osc_ready_int_flag+0x50>)
 800451e:	6818      	ldr	r0, [r3, #0]
 8004520:	f3c0 1000 	ubfx	r0, r0, #4, #1
 8004524:	4770      	bx	lr
		break;
	case PLL2:
		return ((RCC_CIR & PLL2RDYF) != 0);
 8004526:	4b0b      	ldr	r3, [pc, #44]	; (8004554 <rcc_osc_ready_int_flag+0x50>)
 8004528:	6818      	ldr	r0, [r3, #0]
 800452a:	f3c0 1040 	ubfx	r0, r0, #5, #1
 800452e:	4770      	bx	lr
		break;
	case HSE:
		return ((RCC_CIR & HSERDYF) != 0);
 8004530:	4b08      	ldr	r3, [pc, #32]	; (8004554 <rcc_osc_ready_int_flag+0x50>)
 8004532:	6818      	ldr	r0, [r3, #0]
 8004534:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8004538:	4770      	bx	lr
		break;
	case HSI:
		return ((RCC_CIR & HSIRDYF) != 0);
 800453a:	4b06      	ldr	r3, [pc, #24]	; (8004554 <rcc_osc_ready_int_flag+0x50>)
 800453c:	6818      	ldr	r0, [r3, #0]
 800453e:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8004542:	4770      	bx	lr
		break;
	case LSE:
		return ((RCC_CIR & LSERDYF) != 0);
 8004544:	4b03      	ldr	r3, [pc, #12]	; (8004554 <rcc_osc_ready_int_flag+0x50>)
 8004546:	6818      	ldr	r0, [r3, #0]
 8004548:	f3c0 0040 	ubfx	r0, r0, #1, #1
 800454c:	4770      	bx	lr
		return ((RCC_CIR & LSIRDYF) != 0);
		break;
	}

	/* Shouldn't be reached. */
	return -1;
 800454e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8004552:	4770      	bx	lr
 8004554:	40021008 	.word	0x40021008

08004558 <rcc_css_int_clear>:

void rcc_css_int_clear(void)
{
	RCC_CIR |= CSSC;
 8004558:	4b02      	ldr	r3, [pc, #8]	; (8004564 <rcc_css_int_clear+0xc>)
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004560:	601a      	str	r2, [r3, #0]
 8004562:	4770      	bx	lr
 8004564:	40021008 	.word	0x40021008

08004568 <rcc_css_int_flag>:
}

int rcc_css_int_flag(void)
{
	return ((RCC_CIR & CSSF) != 0);
 8004568:	4b02      	ldr	r3, [pc, #8]	; (8004574 <rcc_css_int_flag+0xc>)
 800456a:	6818      	ldr	r0, [r3, #0]
}
 800456c:	f3c0 10c0 	ubfx	r0, r0, #7, #1
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	40021008 	.word	0x40021008

08004578 <rcc_wait_for_osc_ready>:

void rcc_wait_for_osc_ready(osc_t osc)
{
	switch (osc) {
 8004578:	2805      	cmp	r0, #5
 800457a:	d808      	bhi.n	800458e <rcc_wait_for_osc_ready+0x16>
 800457c:	e8df f000 	tbb	[pc, r0]
 8004580:	12170d08 	.word	0x12170d08
 8004584:	031c      	.short	0x031c
		break;
	case LSE:
		while ((RCC_BDCR & LSERDY) == 0);
		break;
	case LSI:
		while ((RCC_CSR & LSIRDY) == 0);
 8004586:	4a0f      	ldr	r2, [pc, #60]	; (80045c4 <rcc_wait_for_osc_ready+0x4c>)
 8004588:	6813      	ldr	r3, [r2, #0]
 800458a:	079b      	lsls	r3, r3, #30
 800458c:	d5fc      	bpl.n	8004588 <rcc_wait_for_osc_ready+0x10>
 800458e:	4770      	bx	lr

void rcc_wait_for_osc_ready(osc_t osc)
{
	switch (osc) {
	case PLL:
		while ((RCC_CR & PLLRDY) == 0);
 8004590:	4a0d      	ldr	r2, [pc, #52]	; (80045c8 <rcc_wait_for_osc_ready+0x50>)
 8004592:	6813      	ldr	r3, [r2, #0]
 8004594:	0198      	lsls	r0, r3, #6
 8004596:	d5fc      	bpl.n	8004592 <rcc_wait_for_osc_ready+0x1a>
 8004598:	4770      	bx	lr
		break;
	case PLL2:
		while ((RCC_CR & PLL2RDY) == 0);
 800459a:	4a0b      	ldr	r2, [pc, #44]	; (80045c8 <rcc_wait_for_osc_ready+0x50>)
 800459c:	6813      	ldr	r3, [r2, #0]
 800459e:	0119      	lsls	r1, r3, #4
 80045a0:	d5fc      	bpl.n	800459c <rcc_wait_for_osc_ready+0x24>
 80045a2:	4770      	bx	lr
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
		break;
	case HSI:
		while ((RCC_CR & HSIRDY) == 0);
 80045a4:	4a08      	ldr	r2, [pc, #32]	; (80045c8 <rcc_wait_for_osc_ready+0x50>)
 80045a6:	6813      	ldr	r3, [r2, #0]
 80045a8:	0798      	lsls	r0, r3, #30
 80045aa:	d5fc      	bpl.n	80045a6 <rcc_wait_for_osc_ready+0x2e>
 80045ac:	4770      	bx	lr
		break;
	case PLL2:
		while ((RCC_CR & PLL2RDY) == 0);
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
 80045ae:	4a06      	ldr	r2, [pc, #24]	; (80045c8 <rcc_wait_for_osc_ready+0x50>)
 80045b0:	6813      	ldr	r3, [r2, #0]
 80045b2:	039b      	lsls	r3, r3, #14
 80045b4:	d5fc      	bpl.n	80045b0 <rcc_wait_for_osc_ready+0x38>
 80045b6:	4770      	bx	lr
		break;
	case HSI:
		while ((RCC_CR & HSIRDY) == 0);
		break;
	case LSE:
		while ((RCC_BDCR & LSERDY) == 0);
 80045b8:	4a04      	ldr	r2, [pc, #16]	; (80045cc <rcc_wait_for_osc_ready+0x54>)
 80045ba:	6813      	ldr	r3, [r2, #0]
 80045bc:	0799      	lsls	r1, r3, #30
 80045be:	d5fc      	bpl.n	80045ba <rcc_wait_for_osc_ready+0x42>
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop
 80045c4:	40021024 	.word	0x40021024
 80045c8:	40021000 	.word	0x40021000
 80045cc:	40021020 	.word	0x40021020

080045d0 <rcc_osc_on>:
	}
}

void rcc_osc_on(osc_t osc)
{
	switch (osc) {
 80045d0:	2805      	cmp	r0, #5
 80045d2:	d809      	bhi.n	80045e8 <rcc_osc_on+0x18>
 80045d4:	e8df f000 	tbb	[pc, r0]
 80045d8:	1b150f09 	.word	0x1b150f09
 80045dc:	0321      	.short	0x0321
		break;
	case LSE:
		RCC_BDCR |= LSEON;
		break;
	case LSI:
		RCC_CSR |= LSION;
 80045de:	4b12      	ldr	r3, [pc, #72]	; (8004628 <rcc_osc_on+0x58>)
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	f042 0201 	orr.w	r2, r2, #1
 80045e6:	601a      	str	r2, [r3, #0]
 80045e8:	4770      	bx	lr

void rcc_osc_on(osc_t osc)
{
	switch (osc) {
	case PLL:
		RCC_CR |= PLLON;
 80045ea:	4b10      	ldr	r3, [pc, #64]	; (800462c <rcc_osc_on+0x5c>)
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80045f2:	601a      	str	r2, [r3, #0]
 80045f4:	4770      	bx	lr
		break;
	case PLL2:
		RCC_CR |= PLL2ON;
 80045f6:	4b0d      	ldr	r3, [pc, #52]	; (800462c <rcc_osc_on+0x5c>)
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80045fe:	601a      	str	r2, [r3, #0]
		break;
 8004600:	4770      	bx	lr
	case HSE:
		RCC_CR |= HSEON;
 8004602:	4b0a      	ldr	r3, [pc, #40]	; (800462c <rcc_osc_on+0x5c>)
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800460a:	601a      	str	r2, [r3, #0]
		break;
 800460c:	4770      	bx	lr
	case HSI:
		RCC_CR |= HSION;
 800460e:	4b07      	ldr	r3, [pc, #28]	; (800462c <rcc_osc_on+0x5c>)
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	f042 0201 	orr.w	r2, r2, #1
 8004616:	601a      	str	r2, [r3, #0]
		break;
 8004618:	4770      	bx	lr
	case LSE:
		RCC_BDCR |= LSEON;
 800461a:	4b05      	ldr	r3, [pc, #20]	; (8004630 <rcc_osc_on+0x60>)
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	f042 0201 	orr.w	r2, r2, #1
 8004622:	601a      	str	r2, [r3, #0]
		break;
 8004624:	4770      	bx	lr
 8004626:	bf00      	nop
 8004628:	40021024 	.word	0x40021024
 800462c:	40021000 	.word	0x40021000
 8004630:	40021020 	.word	0x40021020

08004634 <rcc_osc_off>:
	}
}

void rcc_osc_off(osc_t osc)
{
	switch (osc) {
 8004634:	2805      	cmp	r0, #5
 8004636:	d809      	bhi.n	800464c <rcc_osc_off+0x18>
 8004638:	e8df f000 	tbb	[pc, r0]
 800463c:	1b150f09 	.word	0x1b150f09
 8004640:	0321      	.short	0x0321
		break;
	case LSE:
		RCC_BDCR &= ~LSEON;
		break;
	case LSI:
		RCC_CSR &= ~LSION;
 8004642:	4b12      	ldr	r3, [pc, #72]	; (800468c <rcc_osc_off+0x58>)
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	f022 0201 	bic.w	r2, r2, #1
 800464a:	601a      	str	r2, [r3, #0]
 800464c:	4770      	bx	lr

void rcc_osc_off(osc_t osc)
{
	switch (osc) {
	case PLL:
		RCC_CR &= ~PLLON;
 800464e:	4b10      	ldr	r3, [pc, #64]	; (8004690 <rcc_osc_off+0x5c>)
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004656:	601a      	str	r2, [r3, #0]
		break;
 8004658:	4770      	bx	lr
	case PLL2:
		RCC_CR &= ~PLL2ON;
 800465a:	4b0d      	ldr	r3, [pc, #52]	; (8004690 <rcc_osc_off+0x5c>)
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8004662:	601a      	str	r2, [r3, #0]
		break;
 8004664:	4770      	bx	lr
	case HSE:
		RCC_CR &= ~HSEON;
 8004666:	4b0a      	ldr	r3, [pc, #40]	; (8004690 <rcc_osc_off+0x5c>)
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800466e:	601a      	str	r2, [r3, #0]
		break;
 8004670:	4770      	bx	lr
	case HSI:
		RCC_CR &= ~HSION;
 8004672:	4b07      	ldr	r3, [pc, #28]	; (8004690 <rcc_osc_off+0x5c>)
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	f022 0201 	bic.w	r2, r2, #1
 800467a:	601a      	str	r2, [r3, #0]
		break;
 800467c:	4770      	bx	lr
	case LSE:
		RCC_BDCR &= ~LSEON;
 800467e:	4b05      	ldr	r3, [pc, #20]	; (8004694 <rcc_osc_off+0x60>)
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	f022 0201 	bic.w	r2, r2, #1
 8004686:	601a      	str	r2, [r3, #0]
		break;
 8004688:	4770      	bx	lr
 800468a:	bf00      	nop
 800468c:	40021024 	.word	0x40021024
 8004690:	40021000 	.word	0x40021000
 8004694:	40021020 	.word	0x40021020

08004698 <rcc_css_enable>:
	}
}

void rcc_css_enable(void)
{
	RCC_CR |= CSSON;
 8004698:	4b02      	ldr	r3, [pc, #8]	; (80046a4 <rcc_css_enable+0xc>)
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80046a0:	601a      	str	r2, [r3, #0]
 80046a2:	4770      	bx	lr
 80046a4:	40021000 	.word	0x40021000

080046a8 <rcc_css_disable>:
}

void rcc_css_disable(void)
{
	RCC_CR &= ~CSSON;
 80046a8:	4b02      	ldr	r3, [pc, #8]	; (80046b4 <rcc_css_disable+0xc>)
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 80046b0:	601a      	str	r2, [r3, #0]
 80046b2:	4770      	bx	lr
 80046b4:	40021000 	.word	0x40021000

080046b8 <rcc_osc_bypass_enable>:
}

void rcc_osc_bypass_enable(osc_t osc)
{
	switch (osc) {
 80046b8:	2802      	cmp	r0, #2
 80046ba:	d008      	beq.n	80046ce <rcc_osc_bypass_enable+0x16>
 80046bc:	2804      	cmp	r0, #4
 80046be:	d105      	bne.n	80046cc <rcc_osc_bypass_enable+0x14>
	case HSE:
		RCC_CR |= HSEBYP;
		break;
	case LSE:
		RCC_BDCR |= LSEBYP;
 80046c0:	4b06      	ldr	r3, [pc, #24]	; (80046dc <rcc_osc_bypass_enable+0x24>)
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	f042 0204 	orr.w	r2, r2, #4
 80046c8:	601a      	str	r2, [r3, #0]
 80046ca:	4770      	bx	lr
 80046cc:	4770      	bx	lr

void rcc_osc_bypass_enable(osc_t osc)
{
	switch (osc) {
	case HSE:
		RCC_CR |= HSEBYP;
 80046ce:	4b04      	ldr	r3, [pc, #16]	; (80046e0 <rcc_osc_bypass_enable+0x28>)
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80046d6:	601a      	str	r2, [r3, #0]
		break;
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop
 80046dc:	40021020 	.word	0x40021020
 80046e0:	40021000 	.word	0x40021000

080046e4 <rcc_osc_bypass_disable>:
	}
}

void rcc_osc_bypass_disable(osc_t osc)
{
	switch (osc) {
 80046e4:	2802      	cmp	r0, #2
 80046e6:	d008      	beq.n	80046fa <rcc_osc_bypass_disable+0x16>
 80046e8:	2804      	cmp	r0, #4
 80046ea:	d105      	bne.n	80046f8 <rcc_osc_bypass_disable+0x14>
	case HSE:
		RCC_CR &= ~HSEBYP;
		break;
	case LSE:
		RCC_BDCR &= ~LSEBYP;
 80046ec:	4b06      	ldr	r3, [pc, #24]	; (8004708 <rcc_osc_bypass_disable+0x24>)
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	f022 0204 	bic.w	r2, r2, #4
 80046f4:	601a      	str	r2, [r3, #0]
 80046f6:	4770      	bx	lr
 80046f8:	4770      	bx	lr

void rcc_osc_bypass_disable(osc_t osc)
{
	switch (osc) {
	case HSE:
		RCC_CR &= ~HSEBYP;
 80046fa:	4b04      	ldr	r3, [pc, #16]	; (800470c <rcc_osc_bypass_disable+0x28>)
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004702:	601a      	str	r2, [r3, #0]
		break;
 8004704:	4770      	bx	lr
 8004706:	bf00      	nop
 8004708:	40021020 	.word	0x40021020
 800470c:	40021000 	.word	0x40021000

08004710 <rcc_peripheral_enable_clock>:
	}
}

void rcc_peripheral_enable_clock(volatile u32 *reg, u32 en)
{
	*reg |= en;
 8004710:	6803      	ldr	r3, [r0, #0]
 8004712:	4319      	orrs	r1, r3
 8004714:	6001      	str	r1, [r0, #0]
 8004716:	4770      	bx	lr

08004718 <rcc_peripheral_disable_clock>:
}

void rcc_peripheral_disable_clock(volatile u32 *reg, u32 en)
{
	*reg &= ~en;
 8004718:	6803      	ldr	r3, [r0, #0]
 800471a:	ea23 0101 	bic.w	r1, r3, r1
 800471e:	6001      	str	r1, [r0, #0]
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop

08004724 <rcc_peripheral_reset>:
}

void rcc_peripheral_reset(volatile u32 *reg, u32 reset)
{
	*reg |= reset;
 8004724:	6803      	ldr	r3, [r0, #0]
 8004726:	4319      	orrs	r1, r3
 8004728:	6001      	str	r1, [r0, #0]
 800472a:	4770      	bx	lr

0800472c <rcc_peripheral_clear_reset>:
}

void rcc_peripheral_clear_reset(volatile u32 *reg, u32 clear_reset)
{
	*reg &= ~clear_reset;
 800472c:	6803      	ldr	r3, [r0, #0]
 800472e:	ea23 0101 	bic.w	r1, r3, r1
 8004732:	6001      	str	r1, [r0, #0]
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop

08004738 <rcc_set_sysclk_source>:
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004738:	4b03      	ldr	r3, [pc, #12]	; (8004748 <rcc_set_sysclk_source+0x10>)
 800473a:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~((1 << 1) | (1 << 0));
 800473c:	f022 0203 	bic.w	r2, r2, #3
	RCC_CFGR = (reg32 | clk);
 8004740:	4310      	orrs	r0, r2
 8004742:	6018      	str	r0, [r3, #0]
 8004744:	4770      	bx	lr
 8004746:	bf00      	nop
 8004748:	40021004 	.word	0x40021004

0800474c <rcc_set_pll2_multiplication_factor>:
}

void rcc_set_pll2_multiplication_factor(u32 mul)
{
	u32 reg32;
	reg32 = RCC_CFGR2;
 800474c:	4b03      	ldr	r3, [pc, #12]	; (800475c <rcc_set_pll2_multiplication_factor+0x10>)
 800474e:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~((1 << 8) | (1 << 9) | (1 << 10) | (1 << 11));
 8004750:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
	RCC_CFGR2 = (reg32 | (mul << 8 ));
 8004754:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 8004758:	6018      	str	r0, [r3, #0]
 800475a:	4770      	bx	lr
 800475c:	4002102c 	.word	0x4002102c

08004760 <rcc_set_prediv1_clock_source>:

void rcc_set_prediv1_clock_source( u32 source )
{
	u32 reg32;

	reg32 = RCC_CFGR2;
 8004760:	4b03      	ldr	r3, [pc, #12]	; (8004770 <rcc_set_prediv1_clock_source+0x10>)
 8004762:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~(1 << 16);
 8004764:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
	RCC_CFGR2 = (reg32 | (source << 16 ));
 8004768:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 800476c:	6018      	str	r0, [r3, #0]
 800476e:	4770      	bx	lr
 8004770:	4002102c 	.word	0x4002102c

08004774 <rcc_set_prediv1_division_factor>:

void rcc_set_prediv1_division_factor(u32 div)
{
	u32 reg32;

	reg32 = RCC_CFGR2;
 8004774:	4b03      	ldr	r3, [pc, #12]	; (8004784 <rcc_set_prediv1_division_factor+0x10>)
 8004776:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~((1 << 0) | (1 << 1) | (1 << 2) | (1 << 3));
 8004778:	f022 020f 	bic.w	r2, r2, #15
	RCC_CFGR2 = (reg32 | div << 0 );
 800477c:	4310      	orrs	r0, r2
 800477e:	6018      	str	r0, [r3, #0]
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	4002102c 	.word	0x4002102c

08004788 <rcc_set_prediv2_division_factor>:

void rcc_set_prediv2_division_factor(u32 div)
{
	u32 reg32;

	reg32 = RCC_CFGR2;
 8004788:	4b03      	ldr	r3, [pc, #12]	; (8004798 <rcc_set_prediv2_division_factor+0x10>)
 800478a:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~((1 << 4) | (1 << 5) | (1 << 6) | (1 << 7));
 800478c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
	RCC_CFGR2 = (reg32 | (div << 4));
 8004790:	ea42 1000 	orr.w	r0, r2, r0, lsl #4
 8004794:	6018      	str	r0, [r3, #0]
 8004796:	4770      	bx	lr
 8004798:	4002102c 	.word	0x4002102c

0800479c <rcc_set_pll_multiplication_factor>:
}
void rcc_set_pll_multiplication_factor(u32 mul)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 800479c:	4b03      	ldr	r3, [pc, #12]	; (80047ac <rcc_set_pll_multiplication_factor+0x10>)
 800479e:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~((1 << 21) | (1 << 20) | (1 << 19) | (1 << 18));
 80047a0:	f422 1270 	bic.w	r2, r2, #3932160	; 0x3c0000
	RCC_CFGR = (reg32 | (mul << 18));
 80047a4:	ea42 4080 	orr.w	r0, r2, r0, lsl #18
 80047a8:	6018      	str	r0, [r3, #0]
 80047aa:	4770      	bx	lr
 80047ac:	40021004 	.word	0x40021004

080047b0 <rcc_set_pll_source>:

void rcc_set_pll_source(u32 pllsrc)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 80047b0:	4b03      	ldr	r3, [pc, #12]	; (80047c0 <rcc_set_pll_source+0x10>)
 80047b2:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~(1 << 16);
 80047b4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
	RCC_CFGR = (reg32 | (pllsrc << 16));
 80047b8:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 80047bc:	6018      	str	r0, [r3, #0]
 80047be:	4770      	bx	lr
 80047c0:	40021004 	.word	0x40021004

080047c4 <rcc_set_pllxtpre>:

void rcc_set_pllxtpre(u32 pllxtpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 80047c4:	4b03      	ldr	r3, [pc, #12]	; (80047d4 <rcc_set_pllxtpre+0x10>)
 80047c6:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~(1 << 17);
 80047c8:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
	RCC_CFGR = (reg32 | (pllxtpre << 17));
 80047cc:	ea42 4040 	orr.w	r0, r2, r0, lsl #17
 80047d0:	6018      	str	r0, [r3, #0]
 80047d2:	4770      	bx	lr
 80047d4:	40021004 	.word	0x40021004

080047d8 <rcc_set_adcpre>:

void rcc_set_adcpre(u32 adcpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 80047d8:	4b03      	ldr	r3, [pc, #12]	; (80047e8 <rcc_set_adcpre+0x10>)
 80047da:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~((1 << 14) | (1 << 15));
 80047dc:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
	RCC_CFGR = (reg32 | (adcpre << 14));
 80047e0:	ea42 3080 	orr.w	r0, r2, r0, lsl #14
 80047e4:	6018      	str	r0, [r3, #0]
 80047e6:	4770      	bx	lr
 80047e8:	40021004 	.word	0x40021004

080047ec <rcc_set_ppre2>:

void rcc_set_ppre2(u32 ppre2)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 80047ec:	4b03      	ldr	r3, [pc, #12]	; (80047fc <rcc_set_ppre2+0x10>)
 80047ee:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~((1 << 11) | (1 << 12) | (1 << 13));
 80047f0:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
	RCC_CFGR = (reg32 | (ppre2 << 11));
 80047f4:	ea42 20c0 	orr.w	r0, r2, r0, lsl #11
 80047f8:	6018      	str	r0, [r3, #0]
 80047fa:	4770      	bx	lr
 80047fc:	40021004 	.word	0x40021004

08004800 <rcc_set_ppre1>:

void rcc_set_ppre1(u32 ppre1)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004800:	4b03      	ldr	r3, [pc, #12]	; (8004810 <rcc_set_ppre1+0x10>)
 8004802:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~((1 << 8) | (1 << 9) | (1 << 10));
 8004804:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
	RCC_CFGR = (reg32 | (ppre1 << 8));
 8004808:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 800480c:	6018      	str	r0, [r3, #0]
 800480e:	4770      	bx	lr
 8004810:	40021004 	.word	0x40021004

08004814 <rcc_set_hpre>:

void rcc_set_hpre(u32 hpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004814:	4b03      	ldr	r3, [pc, #12]	; (8004824 <rcc_set_hpre+0x10>)
 8004816:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~((1 << 4) | (1 << 5) | (1 << 6) | (1 << 7));
 8004818:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
	RCC_CFGR = (reg32 | (hpre << 4));
 800481c:	ea42 1000 	orr.w	r0, r2, r0, lsl #4
 8004820:	6018      	str	r0, [r3, #0]
 8004822:	4770      	bx	lr
 8004824:	40021004 	.word	0x40021004

08004828 <rcc_set_usbpre>:

void rcc_set_usbpre(u32 usbpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004828:	4b03      	ldr	r3, [pc, #12]	; (8004838 <rcc_set_usbpre+0x10>)
 800482a:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~(1 << 22);
 800482c:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
	RCC_CFGR = (reg32 | (usbpre << 22));
 8004830:	ea42 5080 	orr.w	r0, r2, r0, lsl #22
 8004834:	6018      	str	r0, [r3, #0]
 8004836:	4770      	bx	lr
 8004838:	40021004 	.word	0x40021004

0800483c <rcc_system_clock_source>:
}

u32 rcc_system_clock_source(void)
{
	/* Return the clock source which is used as system clock. */
	return ((RCC_CFGR & 0x000c) >> 2);
 800483c:	4b02      	ldr	r3, [pc, #8]	; (8004848 <rcc_system_clock_source+0xc>)
 800483e:	6818      	ldr	r0, [r3, #0]
}
 8004840:	f3c0 0081 	ubfx	r0, r0, #2, #2
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop
 8004848:	40021004 	.word	0x40021004

0800484c <rcc_clock_setup_in_hsi_out_64mhz>:
/*
 * These functions are setting up the whole clock system for the most common
 * input clock and output clock configurations.
 */
void rcc_clock_setup_in_hsi_out_64mhz(void)
{
 800484c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		break;
	case HSE:
		RCC_CR |= HSEON;
		break;
	case HSI:
		RCC_CR |= HSION;
 800484e:	4b27      	ldr	r3, [pc, #156]	; (80048ec <rcc_clock_setup_in_hsi_out_64mhz+0xa0>)
 8004850:	6819      	ldr	r1, [r3, #0]
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
		break;
	case HSI:
		while ((RCC_CR & HSIRDY) == 0);
 8004852:	461a      	mov	r2, r3
		break;
	case HSE:
		RCC_CR |= HSEON;
		break;
	case HSI:
		RCC_CR |= HSION;
 8004854:	f041 0101 	orr.w	r1, r1, #1
 8004858:	6019      	str	r1, [r3, #0]
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
		break;
	case HSI:
		while ((RCC_CR & HSIRDY) == 0);
 800485a:	6813      	ldr	r3, [r2, #0]
 800485c:	4d23      	ldr	r5, [pc, #140]	; (80048ec <rcc_clock_setup_in_hsi_out_64mhz+0xa0>)
 800485e:	0799      	lsls	r1, r3, #30
 8004860:	d5fb      	bpl.n	800485a <rcc_clock_setup_in_hsi_out_64mhz+0xe>
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004862:	4c23      	ldr	r4, [pc, #140]	; (80048f0 <rcc_clock_setup_in_hsi_out_64mhz+0xa4>)
	rcc_set_adcpre(ADCPRE_PLCK2_DIV8);         /* Max. 14MHz */
	rcc_set_ppre1(PPRE1_HCLK_DIV2);            /* Max. 36MHz */


rcc_set_ppre2(PPRE2_HCLK_NODIV);	/* Max. 72MHz */
	clocks=(struct clock_values){
 8004864:	4f23      	ldr	r7, [pc, #140]	; (80048f4 <rcc_clock_setup_in_hsi_out_64mhz+0xa8>)
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004866:	6823      	ldr	r3, [r4, #0]
	rcc_set_adcpre(ADCPRE_PLCK2_DIV8);         /* Max. 14MHz */
	rcc_set_ppre1(PPRE1_HCLK_DIV2);            /* Max. 36MHz */


rcc_set_ppre2(PPRE2_HCLK_NODIV);	/* Max. 72MHz */
	clocks=(struct clock_values){
 8004868:	4e23      	ldr	r6, [pc, #140]	; (80048f8 <rcc_clock_setup_in_hsi_out_64mhz+0xac>)
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
	reg32 &= ~((1 << 1) | (1 << 0));
 800486a:	f023 0303 	bic.w	r3, r3, #3
	RCC_CFGR = (reg32 | clk);
 800486e:	6023      	str	r3, [r4, #0]

void rcc_set_hpre(u32 hpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004870:	f8d4 e000 	ldr.w	lr, [r4]
	rcc_set_adcpre(ADCPRE_PLCK2_DIV8);         /* Max. 14MHz */
	rcc_set_ppre1(PPRE1_HCLK_DIV2);            /* Max. 36MHz */


rcc_set_ppre2(PPRE2_HCLK_NODIV);	/* Max. 72MHz */
	clocks=(struct clock_values){
 8004874:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
void rcc_set_hpre(u32 hpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
	reg32 &= ~((1 << 4) | (1 << 5) | (1 << 6) | (1 << 7));
 8004876:	f02e 0ef0 	bic.w	lr, lr, #240	; 0xf0
	RCC_CFGR = (reg32 | (hpre << 4));
 800487a:	f8c4 e000 	str.w	lr, [r4]

void rcc_set_adcpre(u32 adcpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 800487e:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~((1 << 14) | (1 << 15));
	RCC_CFGR = (reg32 | (adcpre << 14));
 8004882:	f44e 4e40 	orr.w	lr, lr, #49152	; 0xc000
 8004886:	f8c4 e000 	str.w	lr, [r4]

void rcc_set_ppre1(u32 ppre1)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 800488a:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~((1 << 8) | (1 << 9) | (1 << 10));
 800488e:	f42e 6ee0 	bic.w	lr, lr, #1792	; 0x700
	RCC_CFGR = (reg32 | (ppre1 << 8));
 8004892:	f44e 6e80 	orr.w	lr, lr, #1024	; 0x400
 8004896:	f8c4 e000 	str.w	lr, [r4]

void rcc_set_ppre2(u32 ppre2)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 800489a:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~((1 << 11) | (1 << 12) | (1 << 13));
 800489e:	f42e 5e60 	bic.w	lr, lr, #14336	; 0x3800
	RCC_CFGR = (reg32 | (ppre2 << 11));
 80048a2:	f8c4 e000 	str.w	lr, [r4]
	rcc_set_adcpre(ADCPRE_PLCK2_DIV8);         /* Max. 14MHz */
	rcc_set_ppre1(PPRE1_HCLK_DIV2);            /* Max. 36MHz */


rcc_set_ppre2(PPRE2_HCLK_NODIV);	/* Max. 72MHz */
	clocks=(struct clock_values){
 80048a6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80048a8:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 80048ac:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	 * Sysclk is running with 64MHz -> 2 waitstates.
	 * 0WS from 0-24MHz
	 * 1WS from 24-48MHz
	 * 2WS from 48-72MHz
	 */
	flash_set_ws(FLASH_LATENCY_2WS);
 80048b0:	2002      	movs	r0, #2
 80048b2:	f000 fadd 	bl	8004e70 <flash_set_ws>
}
void rcc_set_pll_multiplication_factor(u32 mul)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 80048b6:	6823      	ldr	r3, [r4, #0]

void rcc_wait_for_osc_ready(osc_t osc)
{
	switch (osc) {
	case PLL:
		while ((RCC_CR & PLLRDY) == 0);
 80048b8:	462a      	mov	r2, r5
void rcc_set_pll_multiplication_factor(u32 mul)
{
	u32 reg32;

	reg32 = RCC_CFGR;
	reg32 &= ~((1 << 21) | (1 << 20) | (1 << 19) | (1 << 18));
 80048ba:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
	RCC_CFGR = (reg32 | (mul << 18));
 80048be:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 80048c2:	6023      	str	r3, [r4, #0]

void rcc_set_pll_source(u32 pllsrc)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 80048c4:	6823      	ldr	r3, [r4, #0]
	reg32 &= ~(1 << 16);
 80048c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
	RCC_CFGR = (reg32 | (pllsrc << 16));
 80048ca:	6023      	str	r3, [r4, #0]

void rcc_osc_on(osc_t osc)
{
	switch (osc) {
	case PLL:
		RCC_CR |= PLLON;
 80048cc:	682b      	ldr	r3, [r5, #0]
 80048ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048d2:	602b      	str	r3, [r5, #0]

void rcc_wait_for_osc_ready(osc_t osc)
{
	switch (osc) {
	case PLL:
		while ((RCC_CR & PLLRDY) == 0);
 80048d4:	6813      	ldr	r3, [r2, #0]
 80048d6:	019b      	lsls	r3, r3, #6
 80048d8:	d5fc      	bpl.n	80048d4 <rcc_clock_setup_in_hsi_out_64mhz+0x88>
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 80048da:	4b05      	ldr	r3, [pc, #20]	; (80048f0 <rcc_clock_setup_in_hsi_out_64mhz+0xa4>)
 80048dc:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~((1 << 1) | (1 << 0));
 80048de:	f022 0203 	bic.w	r2, r2, #3
	RCC_CFGR = (reg32 | clk);
 80048e2:	f042 0202 	orr.w	r2, r2, #2
 80048e6:	601a      	str	r2, [r3, #0]
 80048e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048ea:	bf00      	nop
 80048ec:	40021000 	.word	0x40021000
 80048f0:	40021004 	.word	0x40021004
 80048f4:	08007448 	.word	0x08007448
 80048f8:	20000994 	.word	0x20000994

080048fc <rcc_clock_setup_in_hse_8mhz_out_72mhz>:
	rcc_set_sysclk_source(SW_SYSCLKSEL_PLLCLK);

}

void rcc_clock_setup_in_hse_8mhz_out_72mhz(void)
{
 80048fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		break;
	case HSE:
		RCC_CR |= HSEON;
		break;
	case HSI:
		RCC_CR |= HSION;
 80048fe:	4b35      	ldr	r3, [pc, #212]	; (80049d4 <rcc_clock_setup_in_hse_8mhz_out_72mhz+0xd8>)
 8004900:	681a      	ldr	r2, [r3, #0]
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
		break;
	case HSI:
		while ((RCC_CR & HSIRDY) == 0);
 8004902:	4619      	mov	r1, r3
		break;
	case HSE:
		RCC_CR |= HSEON;
		break;
	case HSI:
		RCC_CR |= HSION;
 8004904:	f042 0201 	orr.w	r2, r2, #1
 8004908:	601a      	str	r2, [r3, #0]
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
		break;
	case HSI:
		while ((RCC_CR & HSIRDY) == 0);
 800490a:	680b      	ldr	r3, [r1, #0]
 800490c:	4a31      	ldr	r2, [pc, #196]	; (80049d4 <rcc_clock_setup_in_hse_8mhz_out_72mhz+0xd8>)
 800490e:	0798      	lsls	r0, r3, #30
 8004910:	d5fb      	bpl.n	800490a <rcc_clock_setup_in_hse_8mhz_out_72mhz+0xe>
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004912:	4b31      	ldr	r3, [pc, #196]	; (80049d8 <rcc_clock_setup_in_hse_8mhz_out_72mhz+0xdc>)
		break;
	case PLL2:
		while ((RCC_CR & PLL2RDY) == 0);
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
 8004914:	4611      	mov	r1, r2
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004916:	6818      	ldr	r0, [r3, #0]
	reg32 &= ~((1 << 1) | (1 << 0));
 8004918:	f020 0003 	bic.w	r0, r0, #3
	RCC_CFGR = (reg32 | clk);
 800491c:	6018      	str	r0, [r3, #0]
		break;
	case PLL2:
		RCC_CR |= PLL2ON;
		break;
	case HSE:
		RCC_CR |= HSEON;
 800491e:	6813      	ldr	r3, [r2, #0]
 8004920:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004924:	6013      	str	r3, [r2, #0]
		break;
	case PLL2:
		while ((RCC_CR & PLL2RDY) == 0);
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
 8004926:	680b      	ldr	r3, [r1, #0]
 8004928:	4d2a      	ldr	r5, [pc, #168]	; (80049d4 <rcc_clock_setup_in_hse_8mhz_out_72mhz+0xd8>)
 800492a:	039a      	lsls	r2, r3, #14
 800492c:	d5fb      	bpl.n	8004926 <rcc_clock_setup_in_hse_8mhz_out_72mhz+0x2a>
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 800492e:	4c2a      	ldr	r4, [pc, #168]	; (80049d8 <rcc_clock_setup_in_hse_8mhz_out_72mhz+0xdc>)
            /*
             * Set the PLL multiplication factor to 9.
             * 8MHz (external) * 9 (multiplier) = 72MHz
             */
            rcc_set_pll_multiplication_factor(PLLMUL_PLL_CLK_MUL9);
	clocks=(struct clock_values){
 8004930:	4f2a      	ldr	r7, [pc, #168]	; (80049dc <rcc_clock_setup_in_hse_8mhz_out_72mhz+0xe0>)
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004932:	6823      	ldr	r3, [r4, #0]
            /*
             * Set the PLL multiplication factor to 9.
             * 8MHz (external) * 9 (multiplier) = 72MHz
             */
            rcc_set_pll_multiplication_factor(PLLMUL_PLL_CLK_MUL9);
	clocks=(struct clock_values){
 8004934:	4e2a      	ldr	r6, [pc, #168]	; (80049e0 <rcc_clock_setup_in_hse_8mhz_out_72mhz+0xe4>)
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
	reg32 &= ~((1 << 1) | (1 << 0));
 8004936:	f023 0303 	bic.w	r3, r3, #3
	RCC_CFGR = (reg32 | clk);
 800493a:	f043 0301 	orr.w	r3, r3, #1
 800493e:	6023      	str	r3, [r4, #0]

void rcc_set_hpre(u32 hpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004940:	f8d4 e000 	ldr.w	lr, [r4]
            /*
             * Set the PLL multiplication factor to 9.
             * 8MHz (external) * 9 (multiplier) = 72MHz
             */
            rcc_set_pll_multiplication_factor(PLLMUL_PLL_CLK_MUL9);
	clocks=(struct clock_values){
 8004944:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
void rcc_set_hpre(u32 hpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
	reg32 &= ~((1 << 4) | (1 << 5) | (1 << 6) | (1 << 7));
 8004946:	f02e 0ef0 	bic.w	lr, lr, #240	; 0xf0
	RCC_CFGR = (reg32 | (hpre << 4));
 800494a:	f8c4 e000 	str.w	lr, [r4]

void rcc_set_adcpre(u32 adcpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 800494e:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~((1 << 14) | (1 << 15));
	RCC_CFGR = (reg32 | (adcpre << 14));
 8004952:	f44e 4e40 	orr.w	lr, lr, #49152	; 0xc000
 8004956:	f8c4 e000 	str.w	lr, [r4]

void rcc_set_ppre1(u32 ppre1)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 800495a:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~((1 << 8) | (1 << 9) | (1 << 10));
 800495e:	f42e 6ee0 	bic.w	lr, lr, #1792	; 0x700
	RCC_CFGR = (reg32 | (ppre1 << 8));
 8004962:	f44e 6e80 	orr.w	lr, lr, #1024	; 0x400
 8004966:	f8c4 e000 	str.w	lr, [r4]

void rcc_set_ppre2(u32 ppre2)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 800496a:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~((1 << 11) | (1 << 12) | (1 << 13));
 800496e:	f42e 5e60 	bic.w	lr, lr, #14336	; 0x3800
	RCC_CFGR = (reg32 | (ppre2 << 11));
 8004972:	f8c4 e000 	str.w	lr, [r4]

void rcc_set_usbpre(u32 usbpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004976:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~(1 << 22);
 800497a:	f42e 0e80 	bic.w	lr, lr, #4194304	; 0x400000
	RCC_CFGR = (reg32 | (usbpre << 22));
 800497e:	f8c4 e000 	str.w	lr, [r4]
}
void rcc_set_pll_multiplication_factor(u32 mul)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004982:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~((1 << 21) | (1 << 20) | (1 << 19) | (1 << 18));
 8004986:	f42e 1e70 	bic.w	lr, lr, #3932160	; 0x3c0000
	RCC_CFGR = (reg32 | (mul << 18));
 800498a:	f44e 1ee0 	orr.w	lr, lr, #1835008	; 0x1c0000
 800498e:	f8c4 e000 	str.w	lr, [r4]
            /*
             * Set the PLL multiplication factor to 9.
             * 8MHz (external) * 9 (multiplier) = 72MHz
             */
            rcc_set_pll_multiplication_factor(PLLMUL_PLL_CLK_MUL9);
	clocks=(struct clock_values){
 8004992:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8004994:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8004998:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		72000000,
		72000000,
		72000000,
		9000000,
	};
	flash_set_ws(FLASH_LATENCY_2WS);
 800499c:	2002      	movs	r0, #2
 800499e:	f000 fa67 	bl	8004e70 <flash_set_ws>

void rcc_set_pll_source(u32 pllsrc)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 80049a2:	6823      	ldr	r3, [r4, #0]

void rcc_wait_for_osc_ready(osc_t osc)
{
	switch (osc) {
	case PLL:
		while ((RCC_CR & PLLRDY) == 0);
 80049a4:	462a      	mov	r2, r5
{
	u32 reg32;

	reg32 = RCC_CFGR;
	reg32 &= ~(1 << 16);
	RCC_CFGR = (reg32 | (pllsrc << 16));
 80049a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049aa:	6023      	str	r3, [r4, #0]

void rcc_set_pllxtpre(u32 pllxtpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 80049ac:	6823      	ldr	r3, [r4, #0]
	reg32 &= ~(1 << 17);
 80049ae:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
	RCC_CFGR = (reg32 | (pllxtpre << 17));
 80049b2:	6023      	str	r3, [r4, #0]

void rcc_osc_on(osc_t osc)
{
	switch (osc) {
	case PLL:
		RCC_CR |= PLLON;
 80049b4:	682b      	ldr	r3, [r5, #0]
 80049b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80049ba:	602b      	str	r3, [r5, #0]

void rcc_wait_for_osc_ready(osc_t osc)
{
	switch (osc) {
	case PLL:
		while ((RCC_CR & PLLRDY) == 0);
 80049bc:	6813      	ldr	r3, [r2, #0]
 80049be:	019b      	lsls	r3, r3, #6
 80049c0:	d5fc      	bpl.n	80049bc <rcc_clock_setup_in_hse_8mhz_out_72mhz+0xc0>
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 80049c2:	4b05      	ldr	r3, [pc, #20]	; (80049d8 <rcc_clock_setup_in_hse_8mhz_out_72mhz+0xdc>)
 80049c4:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~((1 << 1) | (1 << 0));
 80049c6:	f022 0203 	bic.w	r2, r2, #3
	RCC_CFGR = (reg32 | clk);
 80049ca:	f042 0202 	orr.w	r2, r2, #2
 80049ce:	601a      	str	r2, [r3, #0]
 80049d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049d2:	bf00      	nop
 80049d4:	40021000 	.word	0x40021000
 80049d8:	40021004 	.word	0x40021004
 80049dc:	08007468 	.word	0x08007468
 80049e0:	20000994 	.word	0x20000994

080049e4 <rcc_clock_setup_in_hse_8mhz_out_48mhz>:
{
  rcc_clock_setup_in_hse_25mhz( OUT_FREQ_72MHZ );
}*/

void rcc_clock_setup_in_hse_8mhz_out_48mhz(void)
{
 80049e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		break;
	case HSE:
		RCC_CR |= HSEON;
		break;
	case HSI:
		RCC_CR |= HSION;
 80049e6:	4b35      	ldr	r3, [pc, #212]	; (8004abc <rcc_clock_setup_in_hse_8mhz_out_48mhz+0xd8>)
 80049e8:	681a      	ldr	r2, [r3, #0]
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
		break;
	case HSI:
		while ((RCC_CR & HSIRDY) == 0);
 80049ea:	4619      	mov	r1, r3
		break;
	case HSE:
		RCC_CR |= HSEON;
		break;
	case HSI:
		RCC_CR |= HSION;
 80049ec:	f042 0201 	orr.w	r2, r2, #1
 80049f0:	601a      	str	r2, [r3, #0]
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
		break;
	case HSI:
		while ((RCC_CR & HSIRDY) == 0);
 80049f2:	680b      	ldr	r3, [r1, #0]
 80049f4:	4a31      	ldr	r2, [pc, #196]	; (8004abc <rcc_clock_setup_in_hse_8mhz_out_48mhz+0xd8>)
 80049f6:	0798      	lsls	r0, r3, #30
 80049f8:	d5fb      	bpl.n	80049f2 <rcc_clock_setup_in_hse_8mhz_out_48mhz+0xe>
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 80049fa:	4b31      	ldr	r3, [pc, #196]	; (8004ac0 <rcc_clock_setup_in_hse_8mhz_out_48mhz+0xdc>)
		break;
	case PLL2:
		while ((RCC_CR & PLL2RDY) == 0);
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
 80049fc:	4611      	mov	r1, r2
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 80049fe:	6818      	ldr	r0, [r3, #0]
	reg32 &= ~((1 << 1) | (1 << 0));
 8004a00:	f020 0003 	bic.w	r0, r0, #3
	RCC_CFGR = (reg32 | clk);
 8004a04:	6018      	str	r0, [r3, #0]
		break;
	case PLL2:
		RCC_CR |= PLL2ON;
		break;
	case HSE:
		RCC_CR |= HSEON;
 8004a06:	6813      	ldr	r3, [r2, #0]
 8004a08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a0c:	6013      	str	r3, [r2, #0]
		break;
	case PLL2:
		while ((RCC_CR & PLL2RDY) == 0);
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
 8004a0e:	680b      	ldr	r3, [r1, #0]
 8004a10:	4d2a      	ldr	r5, [pc, #168]	; (8004abc <rcc_clock_setup_in_hse_8mhz_out_48mhz+0xd8>)
 8004a12:	039a      	lsls	r2, r3, #14
 8004a14:	d5fb      	bpl.n	8004a0e <rcc_clock_setup_in_hse_8mhz_out_48mhz+0x2a>
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004a16:	4c2a      	ldr	r4, [pc, #168]	; (8004ac0 <rcc_clock_setup_in_hse_8mhz_out_48mhz+0xdc>)
            /*
             * Set the PLL multiplication factor to 6.
             * 8MHz (external) * 6 (multiplier) = 48MHz
             */
            rcc_set_pll_multiplication_factor(PLLMUL_PLL_CLK_MUL6);
	clocks=(struct clock_values){
 8004a18:	4f2a      	ldr	r7, [pc, #168]	; (8004ac4 <rcc_clock_setup_in_hse_8mhz_out_48mhz+0xe0>)
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004a1a:	6823      	ldr	r3, [r4, #0]
            /*
             * Set the PLL multiplication factor to 6.
             * 8MHz (external) * 6 (multiplier) = 48MHz
             */
            rcc_set_pll_multiplication_factor(PLLMUL_PLL_CLK_MUL6);
	clocks=(struct clock_values){
 8004a1c:	4e2a      	ldr	r6, [pc, #168]	; (8004ac8 <rcc_clock_setup_in_hse_8mhz_out_48mhz+0xe4>)
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
	reg32 &= ~((1 << 1) | (1 << 0));
 8004a1e:	f023 0303 	bic.w	r3, r3, #3
	RCC_CFGR = (reg32 | clk);
 8004a22:	f043 0301 	orr.w	r3, r3, #1
 8004a26:	6023      	str	r3, [r4, #0]

void rcc_set_hpre(u32 hpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004a28:	f8d4 e000 	ldr.w	lr, [r4]
            /*
             * Set the PLL multiplication factor to 6.
             * 8MHz (external) * 6 (multiplier) = 48MHz
             */
            rcc_set_pll_multiplication_factor(PLLMUL_PLL_CLK_MUL6);
	clocks=(struct clock_values){
 8004a2c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
void rcc_set_hpre(u32 hpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
	reg32 &= ~((1 << 4) | (1 << 5) | (1 << 6) | (1 << 7));
 8004a2e:	f02e 0ef0 	bic.w	lr, lr, #240	; 0xf0
	RCC_CFGR = (reg32 | (hpre << 4));
 8004a32:	f8c4 e000 	str.w	lr, [r4]

void rcc_set_adcpre(u32 adcpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004a36:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~((1 << 14) | (1 << 15));
	RCC_CFGR = (reg32 | (adcpre << 14));
 8004a3a:	f44e 4e40 	orr.w	lr, lr, #49152	; 0xc000
 8004a3e:	f8c4 e000 	str.w	lr, [r4]

void rcc_set_ppre1(u32 ppre1)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004a42:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~((1 << 8) | (1 << 9) | (1 << 10));
 8004a46:	f42e 6ee0 	bic.w	lr, lr, #1792	; 0x700
	RCC_CFGR = (reg32 | (ppre1 << 8));
 8004a4a:	f44e 6e80 	orr.w	lr, lr, #1024	; 0x400
 8004a4e:	f8c4 e000 	str.w	lr, [r4]

void rcc_set_ppre2(u32 ppre2)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004a52:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~((1 << 11) | (1 << 12) | (1 << 13));
 8004a56:	f42e 5e60 	bic.w	lr, lr, #14336	; 0x3800
	RCC_CFGR = (reg32 | (ppre2 << 11));
 8004a5a:	f8c4 e000 	str.w	lr, [r4]

void rcc_set_usbpre(u32 usbpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004a5e:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~(1 << 22);
	RCC_CFGR = (reg32 | (usbpre << 22));
 8004a62:	f44e 0e80 	orr.w	lr, lr, #4194304	; 0x400000
 8004a66:	f8c4 e000 	str.w	lr, [r4]
}
void rcc_set_pll_multiplication_factor(u32 mul)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004a6a:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~((1 << 21) | (1 << 20) | (1 << 19) | (1 << 18));
 8004a6e:	f42e 1e70 	bic.w	lr, lr, #3932160	; 0x3c0000
	RCC_CFGR = (reg32 | (mul << 18));
 8004a72:	f44e 1e80 	orr.w	lr, lr, #1048576	; 0x100000
 8004a76:	f8c4 e000 	str.w	lr, [r4]
            /*
             * Set the PLL multiplication factor to 6.
             * 8MHz (external) * 6 (multiplier) = 48MHz
             */
            rcc_set_pll_multiplication_factor(PLLMUL_PLL_CLK_MUL6);
	clocks=(struct clock_values){
 8004a7a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8004a7c:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8004a80:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		48000000,
		48000000,
		48000000,
		6000000,
	};
	flash_set_ws(FLASH_LATENCY_1WS);
 8004a84:	2001      	movs	r0, #1
 8004a86:	f000 f9f3 	bl	8004e70 <flash_set_ws>

void rcc_set_pll_source(u32 pllsrc)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004a8a:	6823      	ldr	r3, [r4, #0]

void rcc_wait_for_osc_ready(osc_t osc)
{
	switch (osc) {
	case PLL:
		while ((RCC_CR & PLLRDY) == 0);
 8004a8c:	462a      	mov	r2, r5
{
	u32 reg32;

	reg32 = RCC_CFGR;
	reg32 &= ~(1 << 16);
	RCC_CFGR = (reg32 | (pllsrc << 16));
 8004a8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a92:	6023      	str	r3, [r4, #0]

void rcc_set_pllxtpre(u32 pllxtpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004a94:	6823      	ldr	r3, [r4, #0]
	reg32 &= ~(1 << 17);
 8004a96:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
	RCC_CFGR = (reg32 | (pllxtpre << 17));
 8004a9a:	6023      	str	r3, [r4, #0]

void rcc_osc_on(osc_t osc)
{
	switch (osc) {
	case PLL:
		RCC_CR |= PLLON;
 8004a9c:	682b      	ldr	r3, [r5, #0]
 8004a9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004aa2:	602b      	str	r3, [r5, #0]

void rcc_wait_for_osc_ready(osc_t osc)
{
	switch (osc) {
	case PLL:
		while ((RCC_CR & PLLRDY) == 0);
 8004aa4:	6813      	ldr	r3, [r2, #0]
 8004aa6:	019b      	lsls	r3, r3, #6
 8004aa8:	d5fc      	bpl.n	8004aa4 <rcc_clock_setup_in_hse_8mhz_out_48mhz+0xc0>
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004aaa:	4b05      	ldr	r3, [pc, #20]	; (8004ac0 <rcc_clock_setup_in_hse_8mhz_out_48mhz+0xdc>)
 8004aac:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~((1 << 1) | (1 << 0));
 8004aae:	f022 0203 	bic.w	r2, r2, #3
	RCC_CFGR = (reg32 | clk);
 8004ab2:	f042 0202 	orr.w	r2, r2, #2
 8004ab6:	601a      	str	r2, [r3, #0]
 8004ab8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004aba:	bf00      	nop
 8004abc:	40021000 	.word	0x40021000
 8004ac0:	40021004 	.word	0x40021004
 8004ac4:	08007488 	.word	0x08007488
 8004ac8:	20000994 	.word	0x20000994

08004acc <rcc_clock_setup_in_hse_8mhz_out_56mhz>:
{
  rcc_clock_setup_in_hse_8mhz( OUT_FREQ_48MHZ );
}

void rcc_clock_setup_in_hse_8mhz_out_56mhz(void)
{
 8004acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		break;
	case HSE:
		RCC_CR |= HSEON;
		break;
	case HSI:
		RCC_CR |= HSION;
 8004ace:	4b32      	ldr	r3, [pc, #200]	; (8004b98 <rcc_clock_setup_in_hse_8mhz_out_56mhz+0xcc>)
 8004ad0:	681a      	ldr	r2, [r3, #0]
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
		break;
	case HSI:
		while ((RCC_CR & HSIRDY) == 0);
 8004ad2:	4619      	mov	r1, r3
		break;
	case HSE:
		RCC_CR |= HSEON;
		break;
	case HSI:
		RCC_CR |= HSION;
 8004ad4:	f042 0201 	orr.w	r2, r2, #1
 8004ad8:	601a      	str	r2, [r3, #0]
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
		break;
	case HSI:
		while ((RCC_CR & HSIRDY) == 0);
 8004ada:	680b      	ldr	r3, [r1, #0]
 8004adc:	4a2e      	ldr	r2, [pc, #184]	; (8004b98 <rcc_clock_setup_in_hse_8mhz_out_56mhz+0xcc>)
 8004ade:	0798      	lsls	r0, r3, #30
 8004ae0:	d5fb      	bpl.n	8004ada <rcc_clock_setup_in_hse_8mhz_out_56mhz+0xe>
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004ae2:	4b2e      	ldr	r3, [pc, #184]	; (8004b9c <rcc_clock_setup_in_hse_8mhz_out_56mhz+0xd0>)
		break;
	case PLL2:
		while ((RCC_CR & PLL2RDY) == 0);
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
 8004ae4:	4611      	mov	r1, r2
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004ae6:	6818      	ldr	r0, [r3, #0]
	reg32 &= ~((1 << 1) | (1 << 0));
 8004ae8:	f020 0003 	bic.w	r0, r0, #3
	RCC_CFGR = (reg32 | clk);
 8004aec:	6018      	str	r0, [r3, #0]
		break;
	case PLL2:
		RCC_CR |= PLL2ON;
		break;
	case HSE:
		RCC_CR |= HSEON;
 8004aee:	6813      	ldr	r3, [r2, #0]
 8004af0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004af4:	6013      	str	r3, [r2, #0]
		break;
	case PLL2:
		while ((RCC_CR & PLL2RDY) == 0);
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
 8004af6:	680b      	ldr	r3, [r1, #0]
 8004af8:	4d27      	ldr	r5, [pc, #156]	; (8004b98 <rcc_clock_setup_in_hse_8mhz_out_56mhz+0xcc>)
 8004afa:	039a      	lsls	r2, r3, #14
 8004afc:	d5fb      	bpl.n	8004af6 <rcc_clock_setup_in_hse_8mhz_out_56mhz+0x2a>
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004afe:	4c27      	ldr	r4, [pc, #156]	; (8004b9c <rcc_clock_setup_in_hse_8mhz_out_56mhz+0xd0>)
            /*
             * Set the PLL multiplication factor to 9.
             * 8MHz (external) * 7 (multiplier) = 56MHz
             */
            rcc_set_pll_multiplication_factor(PLLMUL_PLL_CLK_MUL7);
	clocks=(struct clock_values){
 8004b00:	4f27      	ldr	r7, [pc, #156]	; (8004ba0 <rcc_clock_setup_in_hse_8mhz_out_56mhz+0xd4>)
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004b02:	6823      	ldr	r3, [r4, #0]
            /*
             * Set the PLL multiplication factor to 9.
             * 8MHz (external) * 7 (multiplier) = 56MHz
             */
            rcc_set_pll_multiplication_factor(PLLMUL_PLL_CLK_MUL7);
	clocks=(struct clock_values){
 8004b04:	4e27      	ldr	r6, [pc, #156]	; (8004ba4 <rcc_clock_setup_in_hse_8mhz_out_56mhz+0xd8>)
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
	reg32 &= ~((1 << 1) | (1 << 0));
 8004b06:	f023 0303 	bic.w	r3, r3, #3
	RCC_CFGR = (reg32 | clk);
 8004b0a:	f043 0301 	orr.w	r3, r3, #1
 8004b0e:	6023      	str	r3, [r4, #0]

void rcc_set_hpre(u32 hpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004b10:	f8d4 e000 	ldr.w	lr, [r4]
            /*
             * Set the PLL multiplication factor to 9.
             * 8MHz (external) * 7 (multiplier) = 56MHz
             */
            rcc_set_pll_multiplication_factor(PLLMUL_PLL_CLK_MUL7);
	clocks=(struct clock_values){
 8004b14:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
void rcc_set_hpre(u32 hpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
	reg32 &= ~((1 << 4) | (1 << 5) | (1 << 6) | (1 << 7));
 8004b16:	f02e 0ef0 	bic.w	lr, lr, #240	; 0xf0
	RCC_CFGR = (reg32 | (hpre << 4));
 8004b1a:	f8c4 e000 	str.w	lr, [r4]

void rcc_set_adcpre(u32 adcpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004b1e:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~((1 << 14) | (1 << 15));
	RCC_CFGR = (reg32 | (adcpre << 14));
 8004b22:	f44e 4e40 	orr.w	lr, lr, #49152	; 0xc000
 8004b26:	f8c4 e000 	str.w	lr, [r4]

void rcc_set_ppre1(u32 ppre1)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004b2a:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~((1 << 8) | (1 << 9) | (1 << 10));
 8004b2e:	f42e 6ee0 	bic.w	lr, lr, #1792	; 0x700
	RCC_CFGR = (reg32 | (ppre1 << 8));
 8004b32:	f44e 6e80 	orr.w	lr, lr, #1024	; 0x400
 8004b36:	f8c4 e000 	str.w	lr, [r4]

void rcc_set_ppre2(u32 ppre2)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004b3a:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~((1 << 11) | (1 << 12) | (1 << 13));
 8004b3e:	f42e 5e60 	bic.w	lr, lr, #14336	; 0x3800
	RCC_CFGR = (reg32 | (ppre2 << 11));
 8004b42:	f8c4 e000 	str.w	lr, [r4]
}
void rcc_set_pll_multiplication_factor(u32 mul)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004b46:	f8d4 e000 	ldr.w	lr, [r4]
	reg32 &= ~((1 << 21) | (1 << 20) | (1 << 19) | (1 << 18));
 8004b4a:	f42e 1e70 	bic.w	lr, lr, #3932160	; 0x3c0000
	RCC_CFGR = (reg32 | (mul << 18));
 8004b4e:	f44e 1ea0 	orr.w	lr, lr, #1310720	; 0x140000
 8004b52:	f8c4 e000 	str.w	lr, [r4]
            /*
             * Set the PLL multiplication factor to 9.
             * 8MHz (external) * 7 (multiplier) = 56MHz
             */
            rcc_set_pll_multiplication_factor(PLLMUL_PLL_CLK_MUL7);
	clocks=(struct clock_values){
 8004b56:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8004b58:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8004b5c:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		56000000,
		56000000,
		56000000,
		7000000,
	};
	flash_set_ws(FLASH_LATENCY_2WS);
 8004b60:	2002      	movs	r0, #2
 8004b62:	f000 f985 	bl	8004e70 <flash_set_ws>

void rcc_set_pll_source(u32 pllsrc)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004b66:	6823      	ldr	r3, [r4, #0]

void rcc_wait_for_osc_ready(osc_t osc)
{
	switch (osc) {
	case PLL:
		while ((RCC_CR & PLLRDY) == 0);
 8004b68:	462a      	mov	r2, r5
{
	u32 reg32;

	reg32 = RCC_CFGR;
	reg32 &= ~(1 << 16);
	RCC_CFGR = (reg32 | (pllsrc << 16));
 8004b6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b6e:	6023      	str	r3, [r4, #0]

void rcc_set_pllxtpre(u32 pllxtpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004b70:	6823      	ldr	r3, [r4, #0]
	reg32 &= ~(1 << 17);
 8004b72:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
	RCC_CFGR = (reg32 | (pllxtpre << 17));
 8004b76:	6023      	str	r3, [r4, #0]

void rcc_osc_on(osc_t osc)
{
	switch (osc) {
	case PLL:
		RCC_CR |= PLLON;
 8004b78:	682b      	ldr	r3, [r5, #0]
 8004b7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b7e:	602b      	str	r3, [r5, #0]

void rcc_wait_for_osc_ready(osc_t osc)
{
	switch (osc) {
	case PLL:
		while ((RCC_CR & PLLRDY) == 0);
 8004b80:	6813      	ldr	r3, [r2, #0]
 8004b82:	019b      	lsls	r3, r3, #6
 8004b84:	d5fc      	bpl.n	8004b80 <rcc_clock_setup_in_hse_8mhz_out_56mhz+0xb4>
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004b86:	4b05      	ldr	r3, [pc, #20]	; (8004b9c <rcc_clock_setup_in_hse_8mhz_out_56mhz+0xd0>)
 8004b88:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~((1 << 1) | (1 << 0));
 8004b8a:	f022 0203 	bic.w	r2, r2, #3
	RCC_CFGR = (reg32 | clk);
 8004b8e:	f042 0202 	orr.w	r2, r2, #2
 8004b92:	601a      	str	r2, [r3, #0]
 8004b94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b96:	bf00      	nop
 8004b98:	40021000 	.word	0x40021000
 8004b9c:	40021004 	.word	0x40021004
 8004ba0:	080074a8 	.word	0x080074a8
 8004ba4:	20000994 	.word	0x20000994

08004ba8 <Set_USBClock>:
{
  /* Select USBCLK source */
//  RCC_CFGR|=(1<<22);//Divide clock by 1

  /* Enable the USB clock */ 
  RCC_AHBENR |= OTGEN;
 8004ba8:	4b02      	ldr	r3, [pc, #8]	; (8004bb4 <Set_USBClock+0xc>)
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004bb0:	601a      	str	r2, [r3, #0]
 8004bb2:	4770      	bx	lr
 8004bb4:	40021014 	.word	0x40021014

08004bb8 <rcc_clock_setup_in_hse_25mhz_out_72mhz>:
 #define  RCC_CFGR_PLLMULL9                  ((uint32_t)0x001C0000)        /*!< PLL input clock * 9 */
 #define  RCC_CFGR_PLLSRC                     ((uint32_t)0x00010000)        /*!< PLL entry clock source */
 #define  RCC_CFGR_PLLMULL                    ((uint32_t)0x003C0000)        /*!< PLLMUL[3:0] bits (PLL multiplication factor) */
 
void rcc_clock_setup_in_hse_25mhz_out_72mhz(void)
{
 8004bb8:	b538      	push	{r3, r4, r5, lr}
		break;
	case HSE:
		RCC_CR |= HSEON;
		break;
	case HSI:
		RCC_CR |= HSION;
 8004bba:	4b36      	ldr	r3, [pc, #216]	; (8004c94 <rcc_clock_setup_in_hse_25mhz_out_72mhz+0xdc>)
 8004bbc:	681a      	ldr	r2, [r3, #0]
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
		break;
	case HSI:
		while ((RCC_CR & HSIRDY) == 0);
 8004bbe:	4619      	mov	r1, r3
		break;
	case HSE:
		RCC_CR |= HSEON;
		break;
	case HSI:
		RCC_CR |= HSION;
 8004bc0:	f042 0201 	orr.w	r2, r2, #1
 8004bc4:	601a      	str	r2, [r3, #0]
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
		break;
	case HSI:
		while ((RCC_CR & HSIRDY) == 0);
 8004bc6:	680b      	ldr	r3, [r1, #0]
 8004bc8:	4a32      	ldr	r2, [pc, #200]	; (8004c94 <rcc_clock_setup_in_hse_25mhz_out_72mhz+0xdc>)
 8004bca:	079c      	lsls	r4, r3, #30
 8004bcc:	d5fb      	bpl.n	8004bc6 <rcc_clock_setup_in_hse_25mhz_out_72mhz+0xe>
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004bce:	4b32      	ldr	r3, [pc, #200]	; (8004c98 <rcc_clock_setup_in_hse_25mhz_out_72mhz+0xe0>)
		break;
	case PLL2:
		while ((RCC_CR & PLL2RDY) == 0);
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
 8004bd0:	4611      	mov	r1, r2
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004bd2:	6818      	ldr	r0, [r3, #0]
	reg32 &= ~((1 << 1) | (1 << 0));
 8004bd4:	f020 0003 	bic.w	r0, r0, #3
	RCC_CFGR = (reg32 | clk);
 8004bd8:	6018      	str	r0, [r3, #0]
		break;
	case PLL2:
		RCC_CR |= PLL2ON;
		break;
	case HSE:
		RCC_CR |= HSEON;
 8004bda:	6813      	ldr	r3, [r2, #0]
 8004bdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004be0:	6013      	str	r3, [r2, #0]
		break;
	case PLL2:
		while ((RCC_CR & PLL2RDY) == 0);
		break;
	case HSE:
		while ((RCC_CR & HSERDY) == 0);
 8004be2:	680b      	ldr	r3, [r1, #0]
 8004be4:	4a2b      	ldr	r2, [pc, #172]	; (8004c94 <rcc_clock_setup_in_hse_25mhz_out_72mhz+0xdc>)
 8004be6:	0398      	lsls	r0, r3, #14
 8004be8:	d5fb      	bpl.n	8004be2 <rcc_clock_setup_in_hse_25mhz_out_72mhz+0x2a>
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004bea:	4b2b      	ldr	r3, [pc, #172]	; (8004c98 <rcc_clock_setup_in_hse_25mhz_out_72mhz+0xe0>)
	rcc_set_adcpre(ADCPRE_PLCK2_DIV8);	/* Max. 14MHz */
	rcc_set_ppre1(PPRE1_HCLK_DIV2);		/* Max. 36MHz */
	rcc_set_ppre2(PPRE2_HCLK_NODIV);	/* Max. 72MHz */
	rcc_set_usbpre( USBPRE_PLL_VCO_CLK_DIV3 ); /* 48MHz */
	
    RCC_CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 8004bec:	482b      	ldr	r0, [pc, #172]	; (8004c9c <rcc_clock_setup_in_hse_25mhz_out_72mhz+0xe4>)
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004bee:	6819      	ldr	r1, [r3, #0]
	rcc_set_adcpre(ADCPRE_PLCK2_DIV8);	/* Max. 14MHz */
	rcc_set_ppre1(PPRE1_HCLK_DIV2);		/* Max. 36MHz */
	rcc_set_ppre2(PPRE2_HCLK_NODIV);	/* Max. 72MHz */
	rcc_set_usbpre( USBPRE_PLL_VCO_CLK_DIV3 ); /* 48MHz */
	
    RCC_CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 8004bf0:	4c2b      	ldr	r4, [pc, #172]	; (8004ca0 <rcc_clock_setup_in_hse_25mhz_out_72mhz+0xe8>)
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
	reg32 &= ~((1 << 1) | (1 << 0));
 8004bf2:	f021 0103 	bic.w	r1, r1, #3
	RCC_CFGR = (reg32 | clk);
 8004bf6:	f041 0101 	orr.w	r1, r1, #1
 8004bfa:	6019      	str	r1, [r3, #0]

void rcc_set_hpre(u32 hpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004bfc:	681d      	ldr	r5, [r3, #0]
                             RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
  
    /* Enable PLL2 */
    RCC_CR |= RCC_CR_PLL2ON;
    /* Wait till PLL2 is ready */
    while((RCC_CR & RCC_CR_PLL2RDY) == 0)
 8004bfe:	4611      	mov	r1, r2
void rcc_set_hpre(u32 hpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
	reg32 &= ~((1 << 4) | (1 << 5) | (1 << 6) | (1 << 7));
 8004c00:	f025 05f0 	bic.w	r5, r5, #240	; 0xf0
	RCC_CFGR = (reg32 | (hpre << 4));
 8004c04:	601d      	str	r5, [r3, #0]

void rcc_set_adcpre(u32 adcpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004c06:	681d      	ldr	r5, [r3, #0]
	reg32 &= ~((1 << 14) | (1 << 15));
	RCC_CFGR = (reg32 | (adcpre << 14));
 8004c08:	f445 4540 	orr.w	r5, r5, #49152	; 0xc000
 8004c0c:	601d      	str	r5, [r3, #0]

void rcc_set_ppre1(u32 ppre1)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004c0e:	681d      	ldr	r5, [r3, #0]
	reg32 &= ~((1 << 8) | (1 << 9) | (1 << 10));
 8004c10:	f425 65e0 	bic.w	r5, r5, #1792	; 0x700
	RCC_CFGR = (reg32 | (ppre1 << 8));
 8004c14:	f445 6580 	orr.w	r5, r5, #1024	; 0x400
 8004c18:	601d      	str	r5, [r3, #0]

void rcc_set_ppre2(u32 ppre2)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004c1a:	681d      	ldr	r5, [r3, #0]
	reg32 &= ~((1 << 11) | (1 << 12) | (1 << 13));
 8004c1c:	f425 5560 	bic.w	r5, r5, #14336	; 0x3800
	RCC_CFGR = (reg32 | (ppre2 << 11));
 8004c20:	601d      	str	r5, [r3, #0]

void rcc_set_usbpre(u32 usbpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004c22:	681d      	ldr	r5, [r3, #0]
	reg32 &= ~(1 << 22);
 8004c24:	f425 0580 	bic.w	r5, r5, #4194304	; 0x400000
	RCC_CFGR = (reg32 | (usbpre << 22));
 8004c28:	601d      	str	r5, [r3, #0]
	rcc_set_adcpre(ADCPRE_PLCK2_DIV8);	/* Max. 14MHz */
	rcc_set_ppre1(PPRE1_HCLK_DIV2);		/* Max. 36MHz */
	rcc_set_ppre2(PPRE2_HCLK_NODIV);	/* Max. 72MHz */
	rcc_set_usbpre( USBPRE_PLL_VCO_CLK_DIV3 ); /* 48MHz */
	
    RCC_CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 8004c2a:	6803      	ldr	r3, [r0, #0]
 8004c2c:	401c      	ands	r4, r3
 8004c2e:	6004      	str	r4, [r0, #0]
                              RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
    RCC_CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 8004c30:	6803      	ldr	r3, [r0, #0]
 8004c32:	f443 3383 	orr.w	r3, r3, #67072	; 0x10600
 8004c36:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8004c3a:	6003      	str	r3, [r0, #0]
                             RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
  
    /* Enable PLL2 */
    RCC_CR |= RCC_CR_PLL2ON;
 8004c3c:	6813      	ldr	r3, [r2, #0]
 8004c3e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004c42:	6013      	str	r3, [r2, #0]
    /* Wait till PLL2 is ready */
    while((RCC_CR & RCC_CR_PLL2RDY) == 0)
 8004c44:	680b      	ldr	r3, [r1, #0]
 8004c46:	4c13      	ldr	r4, [pc, #76]	; (8004c94 <rcc_clock_setup_in_hse_25mhz_out_72mhz+0xdc>)
 8004c48:	011a      	lsls	r2, r3, #4
 8004c4a:	d5fb      	bpl.n	8004c44 <rcc_clock_setup_in_hse_25mhz_out_72mhz+0x8c>
    {
    }
    
   
    /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ 
    RCC_CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 8004c4c:	4d12      	ldr	r5, [pc, #72]	; (8004c98 <rcc_clock_setup_in_hse_25mhz_out_72mhz+0xe0>)
			
			
			
			

	flash_set_ws(FLASH_LATENCY_2WS);
 8004c4e:	2002      	movs	r0, #2
    {
    }
    
   
    /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ 
    RCC_CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 8004c50:	682b      	ldr	r3, [r5, #0]
 8004c52:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004c56:	602b      	str	r3, [r5, #0]
    RCC_CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 8004c58:	682b      	ldr	r3, [r5, #0]
 8004c5a:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8004c5e:	602b      	str	r3, [r5, #0]
			
			
			
			

	flash_set_ws(FLASH_LATENCY_2WS);
 8004c60:	f000 f906 	bl	8004e70 <flash_set_ws>

void rcc_set_pll_source(u32 pllsrc)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004c64:	682b      	ldr	r3, [r5, #0]

void rcc_wait_for_osc_ready(osc_t osc)
{
	switch (osc) {
	case PLL:
		while ((RCC_CR & PLLRDY) == 0);
 8004c66:	4622      	mov	r2, r4
{
	u32 reg32;

	reg32 = RCC_CFGR;
	reg32 &= ~(1 << 16);
	RCC_CFGR = (reg32 | (pllsrc << 16));
 8004c68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c6c:	602b      	str	r3, [r5, #0]

void rcc_set_pllxtpre(u32 pllxtpre)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004c6e:	682b      	ldr	r3, [r5, #0]
	reg32 &= ~(1 << 17);
 8004c70:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
	RCC_CFGR = (reg32 | (pllxtpre << 17));
 8004c74:	602b      	str	r3, [r5, #0]

void rcc_osc_on(osc_t osc)
{
	switch (osc) {
	case PLL:
		RCC_CR |= PLLON;
 8004c76:	6823      	ldr	r3, [r4, #0]
 8004c78:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c7c:	6023      	str	r3, [r4, #0]

void rcc_wait_for_osc_ready(osc_t osc)
{
	switch (osc) {
	case PLL:
		while ((RCC_CR & PLLRDY) == 0);
 8004c7e:	6813      	ldr	r3, [r2, #0]
 8004c80:	019b      	lsls	r3, r3, #6
 8004c82:	d5fc      	bpl.n	8004c7e <rcc_clock_setup_in_hse_25mhz_out_72mhz+0xc6>
  */
void rcc_set_sysclk_source(u32 clk)
{
	u32 reg32;

	reg32 = RCC_CFGR;
 8004c84:	4b04      	ldr	r3, [pc, #16]	; (8004c98 <rcc_clock_setup_in_hse_25mhz_out_72mhz+0xe0>)
 8004c86:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~((1 << 1) | (1 << 0));
 8004c88:	f022 0203 	bic.w	r2, r2, #3
	RCC_CFGR = (reg32 | clk);
 8004c8c:	f042 0202 	orr.w	r2, r2, #2
 8004c90:	601a      	str	r2, [r3, #0]
 8004c92:	bd38      	pop	{r3, r4, r5, pc}
 8004c94:	40021000 	.word	0x40021000
 8004c98:	40021004 	.word	0x40021004
 8004c9c:	4002102c 	.word	0x4002102c
 8004ca0:	fffef000 	.word	0xfffef000

08004ca4 <gpio_set>:
	GPIO_CRH(gpioport) = crh;
}

void gpio_set( u32 gpioport, u16 gpios)
{
	GPIO_BSRR(gpioport) = gpios;
 8004ca4:	6101      	str	r1, [r0, #16]
 8004ca6:	4770      	bx	lr

08004ca8 <gpio_clear>:
}

void gpio_clear( u32 gpioport, u16 gpios)
{
	GPIO_BRR(gpioport) = gpios;
 8004ca8:	8281      	strh	r1, [r0, #20]
 8004caa:	4770      	bx	lr

08004cac <gpio_port_read>:
}

u16 gpio_port_read( u32 gpioport)
{
	return (u16)GPIO_IDR(gpioport);
 8004cac:	6880      	ldr	r0, [r0, #8]
}
 8004cae:	b280      	uxth	r0, r0
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop

08004cb4 <gpio_port_write>:

void gpio_port_write( u32 gpioport, u16 data)
{
	GPIO_ODR(gpioport) = data;
 8004cb4:	60c1      	str	r1, [r0, #12]
 8004cb6:	4770      	bx	lr

08004cb8 <gpio_get>:
}

u16 gpio_get( const u32 gpioport, u16 gpios)
{
 8004cb8:	b510      	push	{r4, lr}
 8004cba:	460c      	mov	r4, r1
	return gpio_port_read(gpioport) & gpios;
 8004cbc:	f7ff fff6 	bl	8004cac <gpio_port_read>
}
 8004cc0:	4020      	ands	r0, r4
 8004cc2:	bd10      	pop	{r4, pc}

08004cc4 <gpio_set_mode>:
 */

#include "gpio.h"

void gpio_set_mode(u32 gpioport, u8 mode, u8 cnf, u16 gpios)
{
 8004cc4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}

	/*
	 * We want to set the config only for the pins mentioned in gpios,
	 * but keeping the others, so read out the actual config first.
	 */
	crl = GPIO_CRL(gpioport);
 8004cc8:	f8d0 c000 	ldr.w	ip, [r0]
 */

#include "gpio.h"

void gpio_set_mode(u32 gpioport, u8 mode, u8 cnf, u16 gpios)
{
 8004ccc:	4680      	mov	r8, r0
	/*
	 * We want to set the config only for the pins mentioned in gpios,
	 * but keeping the others, so read out the actual config first.
	 */
	crl = GPIO_CRL(gpioport);
	crh = GPIO_CRH(gpioport);
 8004cce:	2502      	movs	r5, #2
 8004cd0:	6840      	ldr	r0, [r0, #4]
 8004cd2:	2400      	movs	r4, #0

		/* Use tmp32 to either modify crl or crh. */
		tmp32 = (i < 8) ? crl : crh;

		/* Modify bits are needed. */
		tmp32 &= ~(0b1111 << offset); /* Clear the bits first. */
 8004cd4:	f04f 090f 	mov.w	r9, #15
 8004cd8:	e010      	b.n	8004cfc <gpio_set_mode+0x38>
 8004cda:	fa09 fb0a 	lsl.w	fp, r9, sl
		tmp32 |= (mode << offset) | (cnf << (offset + 2));
 8004cde:	fa01 f70a 	lsl.w	r7, r1, sl
 8004ce2:	fa02 f605 	lsl.w	r6, r2, r5

		/* Use tmp32 to either modify crl or crh. */
		tmp32 = (i < 8) ? crl : crh;

		/* Modify bits are needed. */
		tmp32 &= ~(0b1111 << offset); /* Clear the bits first. */
 8004ce6:	ea2c 0c0b 	bic.w	ip, ip, fp
		tmp32 |= (mode << offset) | (cnf << (offset + 2));
 8004cea:	ea47 0a06 	orr.w	sl, r7, r6
 8004cee:	ea4c 0c0a 	orr.w	ip, ip, sl
 8004cf2:	3401      	adds	r4, #1
	 */
	crl = GPIO_CRL(gpioport);
	crh = GPIO_CRH(gpioport);
	
	/* Iterate over all bits, use i as the bitnumber. */
	for (i = 0; i < 16; i++) {
 8004cf4:	2c10      	cmp	r4, #16
 8004cf6:	f105 0504 	add.w	r5, r5, #4
 8004cfa:	d01e      	beq.n	8004d3a <gpio_set_mode+0x76>
		/* Only set the config if the bit is set in gpios. */
		if (!((1 << i) & gpios))
 8004cfc:	fa43 f604 	asr.w	r6, r3, r4
 8004d00:	07f6      	lsls	r6, r6, #31
			continue;

		/* Calculate bit offset. */
		offset = (i < 8) ? (i * 4) : ((i - 8) * 4);
 8004d02:	b2a7      	uxth	r7, r4
	crh = GPIO_CRH(gpioport);
	
	/* Iterate over all bits, use i as the bitnumber. */
	for (i = 0; i < 16; i++) {
		/* Only set the config if the bit is set in gpios. */
		if (!((1 << i) & gpios))
 8004d04:	d5f5      	bpl.n	8004cf2 <gpio_set_mode+0x2e>
 8004d06:	f1a5 0622 	sub.w	r6, r5, #34	; 0x22

		/* Use tmp32 to either modify crl or crh. */
		tmp32 = (i < 8) ? crl : crh;

		/* Modify bits are needed. */
		tmp32 &= ~(0b1111 << offset); /* Clear the bits first. */
 8004d0a:	b2b6      	uxth	r6, r6
		/* Only set the config if the bit is set in gpios. */
		if (!((1 << i) & gpios))
			continue;

		/* Calculate bit offset. */
		offset = (i < 8) ? (i * 4) : ((i - 8) * 4);
 8004d0c:	2f07      	cmp	r7, #7
 8004d0e:	ea4f 0a84 	mov.w	sl, r4, lsl #2
		/* Use tmp32 to either modify crl or crh. */
		tmp32 = (i < 8) ? crl : crh;

		/* Modify bits are needed. */
		tmp32 &= ~(0b1111 << offset); /* Clear the bits first. */
		tmp32 |= (mode << offset) | (cnf << (offset + 2));
 8004d12:	f106 0b02 	add.w	fp, r6, #2
		/* Only set the config if the bit is set in gpios. */
		if (!((1 << i) & gpios))
			continue;

		/* Calculate bit offset. */
		offset = (i < 8) ? (i * 4) : ((i - 8) * 4);
 8004d16:	d9e0      	bls.n	8004cda <gpio_set_mode+0x16>
		/* Use tmp32 to either modify crl or crh. */
		tmp32 = (i < 8) ? crl : crh;

		/* Modify bits are needed. */
		tmp32 &= ~(0b1111 << offset); /* Clear the bits first. */
		tmp32 |= (mode << offset) | (cnf << (offset + 2));
 8004d18:	fa01 f706 	lsl.w	r7, r1, r6
 8004d1c:	fa02 fb0b 	lsl.w	fp, r2, fp

		/* Use tmp32 to either modify crl or crh. */
		tmp32 = (i < 8) ? crl : crh;

		/* Modify bits are needed. */
		tmp32 &= ~(0b1111 << offset); /* Clear the bits first. */
 8004d20:	fa09 f606 	lsl.w	r6, r9, r6
 8004d24:	3401      	adds	r4, #1
		tmp32 |= (mode << offset) | (cnf << (offset + 2));
 8004d26:	ea4b 0b07 	orr.w	fp, fp, r7

		/* Use tmp32 to either modify crl or crh. */
		tmp32 = (i < 8) ? crl : crh;

		/* Modify bits are needed. */
		tmp32 &= ~(0b1111 << offset); /* Clear the bits first. */
 8004d2a:	ea20 0006 	bic.w	r0, r0, r6
	 */
	crl = GPIO_CRL(gpioport);
	crh = GPIO_CRH(gpioport);
	
	/* Iterate over all bits, use i as the bitnumber. */
	for (i = 0; i < 16; i++) {
 8004d2e:	2c10      	cmp	r4, #16
		/* Use tmp32 to either modify crl or crh. */
		tmp32 = (i < 8) ? crl : crh;

		/* Modify bits are needed. */
		tmp32 &= ~(0b1111 << offset); /* Clear the bits first. */
		tmp32 |= (mode << offset) | (cnf << (offset + 2));
 8004d30:	ea4b 0000 	orr.w	r0, fp, r0
 8004d34:	f105 0504 	add.w	r5, r5, #4
	 */
	crl = GPIO_CRL(gpioport);
	crh = GPIO_CRH(gpioport);
	
	/* Iterate over all bits, use i as the bitnumber. */
	for (i = 0; i < 16; i++) {
 8004d38:	d1e0      	bne.n	8004cfc <gpio_set_mode+0x38>
		/* Write tmp32 into crl or crh, leave the other unchanged. */
		crl = (i < 8) ? tmp32 : crl;
		crh = (i >= 8) ? tmp32 : crh;
	}

	GPIO_CRL(gpioport) = crl;
 8004d3a:	f8c8 c000 	str.w	ip, [r8]
	GPIO_CRH(gpioport) = crh;
 8004d3e:	f8c8 0004 	str.w	r0, [r8, #4]
}
 8004d42:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004d46:	4770      	bx	lr

08004d48 <gpio_toggle>:
}


/* TODO: Should work for multiple GPIOs? */
void gpio_toggle(u32 gpioport, u16 gpio)
{
 8004d48:	b538      	push	{r3, r4, r5, lr}
 8004d4a:	460c      	mov	r4, r1
 8004d4c:	4605      	mov	r5, r0
	if ((gpio_port_read(gpioport) & gpio) == gpio)
 8004d4e:	f7ff ffad 	bl	8004cac <gpio_port_read>
 8004d52:	ea00 0104 	and.w	r1, r0, r4
 8004d56:	42a1      	cmp	r1, r4
		gpio_clear(gpioport, gpio);
 8004d58:	4628      	mov	r0, r5


/* TODO: Should work for multiple GPIOs? */
void gpio_toggle(u32 gpioport, u16 gpio)
{
	if ((gpio_port_read(gpioport) & gpio) == gpio)
 8004d5a:	d004      	beq.n	8004d66 <gpio_toggle+0x1e>
		gpio_clear(gpioport, gpio);
	else
		gpio_set(gpioport, gpio);
 8004d5c:	4621      	mov	r1, r4
}
 8004d5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
void gpio_toggle(u32 gpioport, u16 gpio)
{
	if ((gpio_port_read(gpioport) & gpio) == gpio)
		gpio_clear(gpioport, gpio);
	else
		gpio_set(gpioport, gpio);
 8004d62:	f7ff bf9f 	b.w	8004ca4 <gpio_set>
}
 8004d66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

/* TODO: Should work for multiple GPIOs? */
void gpio_toggle(u32 gpioport, u16 gpio)
{
	if ((gpio_port_read(gpioport) & gpio) == gpio)
		gpio_clear(gpioport, gpio);
 8004d6a:	f7ff bf9d 	b.w	8004ca8 <gpio_clear>
 8004d6e:	bf00      	nop

08004d70 <usart_set_baudrate>:
#include "usart.h"
#include "rcc.h"

void usart_set_baudrate(u32 usart, u32 baud)
{
  	u32 clock=clocks.pclk2;
 8004d70:	4b08      	ldr	r3, [pc, #32]	; (8004d94 <usart_set_baudrate+0x24>)
        if(usart==USART2){
 8004d72:	4a09      	ldr	r2, [pc, #36]	; (8004d98 <usart_set_baudrate+0x28>)

#include "usart.h"
#include "rcc.h"

void usart_set_baudrate(u32 usart, u32 baud)
{
 8004d74:	b410      	push	{r4}
  	u32 clock=clocks.pclk2;
        if(usart==USART2){
 8004d76:	4290      	cmp	r0, r2
#include "usart.h"
#include "rcc.h"

void usart_set_baudrate(u32 usart, u32 baud)
{
  	u32 clock=clocks.pclk2;
 8004d78:	691c      	ldr	r4, [r3, #16]
        if(usart==USART2){
	clock = clocks.pclk1; /* FIXME: Don't hardcode this clock! */
 8004d7a:	bf0c      	ite	eq
 8004d7c:	68db      	ldreq	r3, [r3, #12]
#include "usart.h"
#include "rcc.h"

void usart_set_baudrate(u32 usart, u32 baud)
{
  	u32 clock=clocks.pclk2;
 8004d7e:	4623      	movne	r3, r4
	clock = clocks.pclk1; /* FIXME: Don't hardcode this clock! */
	};
	

	/* TODO: Document and explain calculation. */
	USART_BRR(usart) = (u16)((clock << 4) / (baud * 16));
 8004d80:	011b      	lsls	r3, r3, #4
 8004d82:	0109      	lsls	r1, r1, #4
 8004d84:	fbb3 f1f1 	udiv	r1, r3, r1
 8004d88:	b289      	uxth	r1, r1
 8004d8a:	6081      	str	r1, [r0, #8]
}
 8004d8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	20000994 	.word	0x20000994
 8004d98:	40004400 	.word	0x40004400

08004d9c <usart_set_databits>:

void usart_set_databits(u32 usart, u32 bits)
{
	if (bits == 8)
		USART_CR1(usart) &= ~USART_CR1_M; /* 8 data bits */
 8004d9c:	68c3      	ldr	r3, [r0, #12]
	USART_BRR(usart) = (u16)((clock << 4) / (baud * 16));
}

void usart_set_databits(u32 usart, u32 bits)
{
	if (bits == 8)
 8004d9e:	2908      	cmp	r1, #8
		USART_CR1(usart) &= ~USART_CR1_M; /* 8 data bits */
 8004da0:	bf0c      	ite	eq
 8004da2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
	else
		USART_CR1(usart) |= USART_CR1_M;  /* 9 data bits */
 8004da6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004daa:	60c3      	str	r3, [r0, #12]
 8004dac:	4770      	bx	lr
 8004dae:	bf00      	nop

08004db0 <usart_set_stopbits>:

void usart_set_stopbits(u32 usart, u32 stopbits)
{
	u32 reg32;

	reg32 = USART_CR2(usart);
 8004db0:	6903      	ldr	r3, [r0, #16]
	reg32 = (reg32 & ~((1 << 13) | (1 << 12))) | (stopbits << 12);
 8004db2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004db6:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
	USART_CR2(usart) = reg32;
 8004dba:	6101      	str	r1, [r0, #16]
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop

08004dc0 <usart_set_parity>:

void usart_set_parity(u32 usart, u32 parity)
{
	u32 reg32;

	reg32 = USART_CR1(usart);
 8004dc0:	68c3      	ldr	r3, [r0, #12]
	reg32 = (reg32 & ~((1 << 10) | (1 << 9))) | (parity << 9);
 8004dc2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004dc6:	ea43 2141 	orr.w	r1, r3, r1, lsl #9
	USART_CR1(usart) = reg32;
 8004dca:	60c1      	str	r1, [r0, #12]
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop

08004dd0 <usart_set_mode>:

void usart_set_mode(u32 usart, u32 mode)
{
	u32 reg32;

	reg32 = USART_CR1(usart);
 8004dd0:	68c3      	ldr	r3, [r0, #12]
	reg32 = (reg32 & ~((1 << 3) | (1 << 2))) | (mode << 2);
 8004dd2:	f023 030c 	bic.w	r3, r3, #12
 8004dd6:	ea43 0181 	orr.w	r1, r3, r1, lsl #2
	USART_CR1(usart) = reg32;
 8004dda:	60c1      	str	r1, [r0, #12]
 8004ddc:	4770      	bx	lr
 8004dde:	bf00      	nop

08004de0 <usart_set_flow_control>:

void usart_set_flow_control(u32 usart, u32 flowcontrol)
{
	u32 reg32;

	reg32 = USART_CR3(usart);
 8004de0:	6943      	ldr	r3, [r0, #20]
	reg32 = (reg32 & ~((1 << 9) | (1 << 8))) | (flowcontrol << 2);
 8004de2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004de6:	ea43 0181 	orr.w	r1, r3, r1, lsl #2
	USART_CR3(usart) = reg32;
 8004dea:	6141      	str	r1, [r0, #20]
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop

08004df0 <usart_enable>:
}

void usart_enable(u32 usart)
{
	USART_CR1(usart) |= USART_CR1_UE;
 8004df0:	68c3      	ldr	r3, [r0, #12]
 8004df2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004df6:	60c3      	str	r3, [r0, #12]
 8004df8:	4770      	bx	lr
 8004dfa:	bf00      	nop

08004dfc <usart_disable>:
}

void usart_disable(u32 usart)
{
	USART_CR1(usart) &= ~USART_CR1_UE;
 8004dfc:	68c3      	ldr	r3, [r0, #12]
 8004dfe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e02:	60c3      	str	r3, [r0, #12]
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop

08004e08 <usart_send>:
}

void usart_send(u32 usart, u16 data)
{
	/* Send data. */
	USART_DR(usart) = (data & 0x1ff);
 8004e08:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8004e0c:	6041      	str	r1, [r0, #4]

	/* Wait until the data has been transferred into the shift register. */
	while ((USART_SR(usart) & USART_SR_TXE) == 0);
 8004e0e:	6803      	ldr	r3, [r0, #0]
 8004e10:	061b      	lsls	r3, r3, #24
 8004e12:	d5fc      	bpl.n	8004e0e <usart_send+0x6>
}
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop

08004e18 <usart_recv>:

u16 usart_recv(u32 usart)
{
	/* Wait until the data is ready to be received. */
	while ((USART_SR(usart) & USART_SR_RXNE) == 0);
 8004e18:	6803      	ldr	r3, [r0, #0]
 8004e1a:	069b      	lsls	r3, r3, #26
 8004e1c:	d5fc      	bpl.n	8004e18 <usart_recv>

	/* Receive data. */
	return USART_DR(usart) & 0x1ff;
 8004e1e:	6840      	ldr	r0, [r0, #4]
}
 8004e20:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8004e24:	4770      	bx	lr
 8004e26:	bf00      	nop

08004e28 <usart_rxne>:

int usart_rxne(u32 usart)
{
	return ((USART_SR(usart) & USART_SR_RXNE));
 8004e28:	6800      	ldr	r0, [r0, #0]
};
 8004e2a:	f000 0020 	and.w	r0, r0, #32
 8004e2e:	4770      	bx	lr

08004e30 <flash_prefetch_buffer_enable>:

#include "flash.h"

void flash_prefetch_buffer_enable(void)
{
	FLASH_ACR |= FLASH_PRFTBE;
 8004e30:	4b02      	ldr	r3, [pc, #8]	; (8004e3c <flash_prefetch_buffer_enable+0xc>)
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	f042 0210 	orr.w	r2, r2, #16
 8004e38:	601a      	str	r2, [r3, #0]
 8004e3a:	4770      	bx	lr
 8004e3c:	40022000 	.word	0x40022000

08004e40 <flash_prefetch_buffer_disable>:
}

void flash_prefetch_buffer_disable(void)
{
	FLASH_ACR &= ~FLASH_PRFTBE;
 8004e40:	4b02      	ldr	r3, [pc, #8]	; (8004e4c <flash_prefetch_buffer_disable+0xc>)
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	f022 0210 	bic.w	r2, r2, #16
 8004e48:	601a      	str	r2, [r3, #0]
 8004e4a:	4770      	bx	lr
 8004e4c:	40022000 	.word	0x40022000

08004e50 <flash_halfcycle_enable>:
}

void flash_halfcycle_enable(void)
{
	FLASH_ACR |= FLASH_HLFCYA;
 8004e50:	4b02      	ldr	r3, [pc, #8]	; (8004e5c <flash_halfcycle_enable+0xc>)
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	f042 0208 	orr.w	r2, r2, #8
 8004e58:	601a      	str	r2, [r3, #0]
 8004e5a:	4770      	bx	lr
 8004e5c:	40022000 	.word	0x40022000

08004e60 <flash_halfcycle_disable>:
}

void flash_halfcycle_disable(void)
{
	FLASH_ACR &= ~FLASH_HLFCYA;
 8004e60:	4b02      	ldr	r3, [pc, #8]	; (8004e6c <flash_halfcycle_disable+0xc>)
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	f022 0208 	bic.w	r2, r2, #8
 8004e68:	601a      	str	r2, [r3, #0]
 8004e6a:	4770      	bx	lr
 8004e6c:	40022000 	.word	0x40022000

08004e70 <flash_set_ws>:

void flash_set_ws(u32 ws)
{
	u32 reg32;

	reg32 = FLASH_ACR;
 8004e70:	4b03      	ldr	r3, [pc, #12]	; (8004e80 <flash_set_ws+0x10>)
 8004e72:	681a      	ldr	r2, [r3, #0]
	reg32 &= ~((1 << 0) | (1 << 1) | (1 << 2));
 8004e74:	f022 0207 	bic.w	r2, r2, #7
	reg32 |= ws;
 8004e78:	4310      	orrs	r0, r2
	FLASH_ACR = reg32;
 8004e7a:	6018      	str	r0, [r3, #0]
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop
 8004e80:	40022000 	.word	0x40022000

08004e84 <nvic_enable_irq>:
extern void (* g_ramVectors[])(void);
extern void Default_Handler(void);

void nvic_enable_irq(u8 irqn)
{
	if (irqn < 32)
 8004e84:	281f      	cmp	r0, #31
 8004e86:	d805      	bhi.n	8004e94 <nvic_enable_irq+0x10>
		NVIC_ISER(0) |= (1 << irqn);
 8004e88:	2201      	movs	r2, #1
 8004e8a:	4082      	lsls	r2, r0
 8004e8c:	4b0d      	ldr	r3, [pc, #52]	; (8004ec4 <nvic_enable_irq+0x40>)
 8004e8e:	6819      	ldr	r1, [r3, #0]
 8004e90:	430a      	orrs	r2, r1
 8004e92:	601a      	str	r2, [r3, #0]
	if ((irqn >= 32) & (irqn < 64))
 8004e94:	f1a0 0320 	sub.w	r3, r0, #32
 8004e98:	b2da      	uxtb	r2, r3
 8004e9a:	2a1f      	cmp	r2, #31
 8004e9c:	d806      	bhi.n	8004eac <nvic_enable_irq+0x28>
		NVIC_ISER(1) |= (1 << (irqn - 32));
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea4:	4a08      	ldr	r2, [pc, #32]	; (8004ec8 <nvic_enable_irq+0x44>)
 8004ea6:	6811      	ldr	r1, [r2, #0]
 8004ea8:	430b      	orrs	r3, r1
 8004eaa:	6013      	str	r3, [r2, #0]
	if ((irqn >= 64) & (irqn < 68))
 8004eac:	3840      	subs	r0, #64	; 0x40
 8004eae:	b2c3      	uxtb	r3, r0
 8004eb0:	2b03      	cmp	r3, #3
 8004eb2:	d806      	bhi.n	8004ec2 <nvic_enable_irq+0x3e>
		NVIC_ISER(2) |= (1 << (irqn - 64));
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	fa03 f000 	lsl.w	r0, r3, r0
 8004eba:	4b04      	ldr	r3, [pc, #16]	; (8004ecc <nvic_enable_irq+0x48>)
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	4310      	orrs	r0, r2
 8004ec0:	6018      	str	r0, [r3, #0]
 8004ec2:	4770      	bx	lr
 8004ec4:	e000e100 	.word	0xe000e100
 8004ec8:	e000e104 	.word	0xe000e104
 8004ecc:	e000e108 	.word	0xe000e108

08004ed0 <nvic_disable_irq>:
}

void nvic_disable_irq(u8 irqn)
{
	if (irqn < 32)
 8004ed0:	281f      	cmp	r0, #31
 8004ed2:	d805      	bhi.n	8004ee0 <nvic_disable_irq+0x10>
		NVIC_ICER(0) |= (1 << irqn);
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	4082      	lsls	r2, r0
 8004ed8:	4b0d      	ldr	r3, [pc, #52]	; (8004f10 <nvic_disable_irq+0x40>)
 8004eda:	6819      	ldr	r1, [r3, #0]
 8004edc:	430a      	orrs	r2, r1
 8004ede:	601a      	str	r2, [r3, #0]
	if ((irqn >= 32) & (irqn < 64))
 8004ee0:	f1a0 0320 	sub.w	r3, r0, #32
 8004ee4:	b2da      	uxtb	r2, r3
 8004ee6:	2a1f      	cmp	r2, #31
 8004ee8:	d806      	bhi.n	8004ef8 <nvic_disable_irq+0x28>
		NVIC_ICER(1) |= (1 << (irqn - 32));
 8004eea:	2201      	movs	r2, #1
 8004eec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef0:	4a08      	ldr	r2, [pc, #32]	; (8004f14 <nvic_disable_irq+0x44>)
 8004ef2:	6811      	ldr	r1, [r2, #0]
 8004ef4:	430b      	orrs	r3, r1
 8004ef6:	6013      	str	r3, [r2, #0]
	if ((irqn >= 64) & (irqn < 68))
 8004ef8:	3840      	subs	r0, #64	; 0x40
 8004efa:	b2c3      	uxtb	r3, r0
 8004efc:	2b03      	cmp	r3, #3
 8004efe:	d806      	bhi.n	8004f0e <nvic_disable_irq+0x3e>
		NVIC_ICER(2) |= (1 << (irqn - 64));
 8004f00:	2301      	movs	r3, #1
 8004f02:	fa03 f000 	lsl.w	r0, r3, r0
 8004f06:	4b04      	ldr	r3, [pc, #16]	; (8004f18 <nvic_disable_irq+0x48>)
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	4310      	orrs	r0, r2
 8004f0c:	6018      	str	r0, [r3, #0]
 8004f0e:	4770      	bx	lr
 8004f10:	e000e180 	.word	0xe000e180
 8004f14:	e000e184 	.word	0xe000e184
 8004f18:	e000e188 	.word	0xe000e188

08004f1c <nvic_get_pending_irq>:
}

u8 nvic_get_pending_irq(u8 irqn)
{
	if (irqn < 32)
 8004f1c:	281f      	cmp	r0, #31
 8004f1e:	d917      	bls.n	8004f50 <nvic_get_pending_irq+0x34>
		return (NVIC_ISPR(0) & (1 << irqn));
	if ((irqn >= 32) & (irqn < 64))
 8004f20:	f1a0 0320 	sub.w	r3, r0, #32
 8004f24:	b2da      	uxtb	r2, r3
 8004f26:	2a1f      	cmp	r2, #31
 8004f28:	d90b      	bls.n	8004f42 <nvic_get_pending_irq+0x26>
		return (NVIC_ISPR(1) & (1 << (irqn - 32)));
	if ((irqn >= 64) & (irqn < 68))
 8004f2a:	3840      	subs	r0, #64	; 0x40
 8004f2c:	b2c3      	uxtb	r3, r0
 8004f2e:	2b03      	cmp	r3, #3
 8004f30:	d816      	bhi.n	8004f60 <nvic_get_pending_irq+0x44>
		return (NVIC_ISPR(2) & (1 << (irqn - 64)));
 8004f32:	2301      	movs	r3, #1
 8004f34:	fa03 f000 	lsl.w	r0, r3, r0
 8004f38:	4b0a      	ldr	r3, [pc, #40]	; (8004f64 <nvic_get_pending_irq+0x48>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4018      	ands	r0, r3
 8004f3e:	b2c0      	uxtb	r0, r0
 8004f40:	4770      	bx	lr
u8 nvic_get_pending_irq(u8 irqn)
{
	if (irqn < 32)
		return (NVIC_ISPR(0) & (1 << irqn));
	if ((irqn >= 32) & (irqn < 64))
		return (NVIC_ISPR(1) & (1 << (irqn - 32)));
 8004f42:	2001      	movs	r0, #1
 8004f44:	4098      	lsls	r0, r3
 8004f46:	4b08      	ldr	r3, [pc, #32]	; (8004f68 <nvic_get_pending_irq+0x4c>)
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	4010      	ands	r0, r2
 8004f4c:	b2c0      	uxtb	r0, r0
 8004f4e:	4770      	bx	lr
}

u8 nvic_get_pending_irq(u8 irqn)
{
	if (irqn < 32)
		return (NVIC_ISPR(0) & (1 << irqn));
 8004f50:	2301      	movs	r3, #1
 8004f52:	fa03 f000 	lsl.w	r0, r3, r0
 8004f56:	4b05      	ldr	r3, [pc, #20]	; (8004f6c <nvic_get_pending_irq+0x50>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4018      	ands	r0, r3
 8004f5c:	b2c0      	uxtb	r0, r0
 8004f5e:	4770      	bx	lr
	if ((irqn >= 32) & (irqn < 64))
		return (NVIC_ISPR(1) & (1 << (irqn - 32)));
	if ((irqn >= 64) & (irqn < 68))
		return (NVIC_ISPR(2) & (1 << (irqn - 64)));
	return 0;
 8004f60:	2000      	movs	r0, #0
}
 8004f62:	4770      	bx	lr
 8004f64:	e000e208 	.word	0xe000e208
 8004f68:	e000e204 	.word	0xe000e204
 8004f6c:	e000e200 	.word	0xe000e200

08004f70 <nvic_set_pending_irq>:

void nvic_set_pending_irq(u8 irqn)
{
	if (irqn < 32)
 8004f70:	281f      	cmp	r0, #31
 8004f72:	d805      	bhi.n	8004f80 <nvic_set_pending_irq+0x10>
		NVIC_ISPR(0) |= (1 << irqn);
 8004f74:	2201      	movs	r2, #1
 8004f76:	4082      	lsls	r2, r0
 8004f78:	4b0d      	ldr	r3, [pc, #52]	; (8004fb0 <nvic_set_pending_irq+0x40>)
 8004f7a:	6819      	ldr	r1, [r3, #0]
 8004f7c:	430a      	orrs	r2, r1
 8004f7e:	601a      	str	r2, [r3, #0]
	if ((irqn >= 32) & (irqn < 64))
 8004f80:	f1a0 0320 	sub.w	r3, r0, #32
 8004f84:	b2da      	uxtb	r2, r3
 8004f86:	2a1f      	cmp	r2, #31
 8004f88:	d806      	bhi.n	8004f98 <nvic_set_pending_irq+0x28>
		NVIC_ISPR(1) |= (1 << (irqn - 32));
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f90:	4a08      	ldr	r2, [pc, #32]	; (8004fb4 <nvic_set_pending_irq+0x44>)
 8004f92:	6811      	ldr	r1, [r2, #0]
 8004f94:	430b      	orrs	r3, r1
 8004f96:	6013      	str	r3, [r2, #0]
	if ((irqn >= 64) & (irqn < 68))
 8004f98:	3840      	subs	r0, #64	; 0x40
 8004f9a:	b2c3      	uxtb	r3, r0
 8004f9c:	2b03      	cmp	r3, #3
 8004f9e:	d806      	bhi.n	8004fae <nvic_set_pending_irq+0x3e>
		NVIC_ISPR(2) |= (1 << (irqn - 64));
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	fa03 f000 	lsl.w	r0, r3, r0
 8004fa6:	4b04      	ldr	r3, [pc, #16]	; (8004fb8 <nvic_set_pending_irq+0x48>)
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	4310      	orrs	r0, r2
 8004fac:	6018      	str	r0, [r3, #0]
 8004fae:	4770      	bx	lr
 8004fb0:	e000e200 	.word	0xe000e200
 8004fb4:	e000e204 	.word	0xe000e204
 8004fb8:	e000e208 	.word	0xe000e208

08004fbc <nvic_clear_pending_irq>:
}

void nvic_clear_pending_irq(u8 irqn)
{
	if (irqn < 32)
 8004fbc:	281f      	cmp	r0, #31
 8004fbe:	d805      	bhi.n	8004fcc <nvic_clear_pending_irq+0x10>
		NVIC_ICPR(0) |= (1 << irqn);
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	4082      	lsls	r2, r0
 8004fc4:	4b0d      	ldr	r3, [pc, #52]	; (8004ffc <nvic_clear_pending_irq+0x40>)
 8004fc6:	6819      	ldr	r1, [r3, #0]
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	601a      	str	r2, [r3, #0]
	if ((irqn >= 32) & (irqn < 64))
 8004fcc:	f1a0 0320 	sub.w	r3, r0, #32
 8004fd0:	b2da      	uxtb	r2, r3
 8004fd2:	2a1f      	cmp	r2, #31
 8004fd4:	d806      	bhi.n	8004fe4 <nvic_clear_pending_irq+0x28>
		NVIC_ICPR(1) |= (1 << (irqn - 32));
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fdc:	4a08      	ldr	r2, [pc, #32]	; (8005000 <nvic_clear_pending_irq+0x44>)
 8004fde:	6811      	ldr	r1, [r2, #0]
 8004fe0:	430b      	orrs	r3, r1
 8004fe2:	6013      	str	r3, [r2, #0]
	if ((irqn >= 64) & (irqn < 68))
 8004fe4:	3840      	subs	r0, #64	; 0x40
 8004fe6:	b2c3      	uxtb	r3, r0
 8004fe8:	2b03      	cmp	r3, #3
 8004fea:	d806      	bhi.n	8004ffa <nvic_clear_pending_irq+0x3e>
		NVIC_ICPR(2) |= (1 << (irqn - 64));
 8004fec:	2301      	movs	r3, #1
 8004fee:	fa03 f000 	lsl.w	r0, r3, r0
 8004ff2:	4b04      	ldr	r3, [pc, #16]	; (8005004 <nvic_clear_pending_irq+0x48>)
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	4310      	orrs	r0, r2
 8004ff8:	6018      	str	r0, [r3, #0]
 8004ffa:	4770      	bx	lr
 8004ffc:	e000e280 	.word	0xe000e280
 8005000:	e000e284 	.word	0xe000e284
 8005004:	e000e288 	.word	0xe000e288

08005008 <nvic_get_active_irq>:
}

u8 nvic_get_active_irq(u8 irqn)
{
	if (irqn < 32)
 8005008:	281f      	cmp	r0, #31
 800500a:	d917      	bls.n	800503c <nvic_get_active_irq+0x34>
		return (NVIC_IABR(0) & (1 << irqn));
	if ((irqn >= 32) & (irqn < 64))
 800500c:	f1a0 0320 	sub.w	r3, r0, #32
 8005010:	b2da      	uxtb	r2, r3
 8005012:	2a1f      	cmp	r2, #31
 8005014:	d90b      	bls.n	800502e <nvic_get_active_irq+0x26>
		return (NVIC_IABR(1) & (1 << (irqn - 32)));
	if ((irqn >= 64) & (irqn < 68))
 8005016:	3840      	subs	r0, #64	; 0x40
 8005018:	b2c3      	uxtb	r3, r0
 800501a:	2b03      	cmp	r3, #3
 800501c:	d816      	bhi.n	800504c <nvic_get_active_irq+0x44>
		return (NVIC_IABR(2) & (1 << (irqn - 64)));
 800501e:	2301      	movs	r3, #1
 8005020:	fa03 f000 	lsl.w	r0, r3, r0
 8005024:	4b0a      	ldr	r3, [pc, #40]	; (8005050 <nvic_get_active_irq+0x48>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4018      	ands	r0, r3
 800502a:	b2c0      	uxtb	r0, r0
 800502c:	4770      	bx	lr
u8 nvic_get_active_irq(u8 irqn)
{
	if (irqn < 32)
		return (NVIC_IABR(0) & (1 << irqn));
	if ((irqn >= 32) & (irqn < 64))
		return (NVIC_IABR(1) & (1 << (irqn - 32)));
 800502e:	2001      	movs	r0, #1
 8005030:	4098      	lsls	r0, r3
 8005032:	4b08      	ldr	r3, [pc, #32]	; (8005054 <nvic_get_active_irq+0x4c>)
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	4010      	ands	r0, r2
 8005038:	b2c0      	uxtb	r0, r0
 800503a:	4770      	bx	lr
}

u8 nvic_get_active_irq(u8 irqn)
{
	if (irqn < 32)
		return (NVIC_IABR(0) & (1 << irqn));
 800503c:	2301      	movs	r3, #1
 800503e:	fa03 f000 	lsl.w	r0, r3, r0
 8005042:	4b05      	ldr	r3, [pc, #20]	; (8005058 <nvic_get_active_irq+0x50>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4018      	ands	r0, r3
 8005048:	b2c0      	uxtb	r0, r0
 800504a:	4770      	bx	lr
	if ((irqn >= 32) & (irqn < 64))
		return (NVIC_IABR(1) & (1 << (irqn - 32)));
	if ((irqn >= 64) & (irqn < 68))
		return (NVIC_IABR(2) & (1 << (irqn - 64)));
	return 0;
 800504c:	2000      	movs	r0, #0
}
 800504e:	4770      	bx	lr
 8005050:	e000e308 	.word	0xe000e308
 8005054:	e000e304 	.word	0xe000e304
 8005058:	e000e300 	.word	0xe000e300

0800505c <nvic_get_irq_enabled>:

u8 nvic_get_irq_enabled(u8 irqn)
{
	if (irqn < 32)
 800505c:	281f      	cmp	r0, #31
 800505e:	d917      	bls.n	8005090 <nvic_get_irq_enabled+0x34>
		return (NVIC_ISER(0) & (1 << irqn));
	if ((irqn >= 32) & (irqn < 64))
 8005060:	f1a0 0320 	sub.w	r3, r0, #32
 8005064:	b2da      	uxtb	r2, r3
 8005066:	2a1f      	cmp	r2, #31
 8005068:	d90b      	bls.n	8005082 <nvic_get_irq_enabled+0x26>
		return (NVIC_ISER(1) & (1 << (irqn - 32)));
	if ((irqn >= 64) & (irqn < 68))
 800506a:	3840      	subs	r0, #64	; 0x40
 800506c:	b2c3      	uxtb	r3, r0
 800506e:	2b03      	cmp	r3, #3
 8005070:	d816      	bhi.n	80050a0 <nvic_get_irq_enabled+0x44>
		return (NVIC_ISER(2) & (1 << (irqn - 64)));
 8005072:	2301      	movs	r3, #1
 8005074:	fa03 f000 	lsl.w	r0, r3, r0
 8005078:	4b0a      	ldr	r3, [pc, #40]	; (80050a4 <nvic_get_irq_enabled+0x48>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4018      	ands	r0, r3
 800507e:	b2c0      	uxtb	r0, r0
 8005080:	4770      	bx	lr
u8 nvic_get_irq_enabled(u8 irqn)
{
	if (irqn < 32)
		return (NVIC_ISER(0) & (1 << irqn));
	if ((irqn >= 32) & (irqn < 64))
		return (NVIC_ISER(1) & (1 << (irqn - 32)));
 8005082:	2001      	movs	r0, #1
 8005084:	4098      	lsls	r0, r3
 8005086:	4b08      	ldr	r3, [pc, #32]	; (80050a8 <nvic_get_irq_enabled+0x4c>)
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	4010      	ands	r0, r2
 800508c:	b2c0      	uxtb	r0, r0
 800508e:	4770      	bx	lr
}

u8 nvic_get_irq_enabled(u8 irqn)
{
	if (irqn < 32)
		return (NVIC_ISER(0) & (1 << irqn));
 8005090:	2301      	movs	r3, #1
 8005092:	fa03 f000 	lsl.w	r0, r3, r0
 8005096:	4b05      	ldr	r3, [pc, #20]	; (80050ac <nvic_get_irq_enabled+0x50>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4018      	ands	r0, r3
 800509c:	b2c0      	uxtb	r0, r0
 800509e:	4770      	bx	lr
	if ((irqn >= 32) & (irqn < 64))
		return (NVIC_ISER(1) & (1 << (irqn - 32)));
	if ((irqn >= 64) & (irqn < 68))
		return (NVIC_ISER(2) & (1 << (irqn - 64)));
	return 0;
 80050a0:	2000      	movs	r0, #0
}
 80050a2:	4770      	bx	lr
 80050a4:	e000e108 	.word	0xe000e108
 80050a8:	e000e104 	.word	0xe000e104
 80050ac:	e000e100 	.word	0xe000e100

080050b0 <nvic_set_priority>:

void nvic_set_priority(u8 irqn, u8 priority)
{
	NVIC_IPR(irqn/4) |= (priority << ((irqn % 4) * 8));
 80050b0:	f000 0303 	and.w	r3, r0, #3
 80050b4:	00db      	lsls	r3, r3, #3
 80050b6:	4099      	lsls	r1, r3
 80050b8:	0880      	lsrs	r0, r0, #2
 80050ba:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80050be:	f500 4064 	add.w	r0, r0, #58368	; 0xe400
 80050c2:	7802      	ldrb	r2, [r0, #0]
 80050c4:	ea42 0301 	orr.w	r3, r2, r1
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	7003      	strb	r3, [r0, #0]
 80050cc:	4770      	bx	lr
 80050ce:	bf00      	nop

080050d0 <nvic_generate_software_interrupt>:
}

void nvic_generate_software_interrupt(u8 irqn)
{
	if (irqn <= 239)
 80050d0:	28ef      	cmp	r0, #239	; 0xef
 80050d2:	d803      	bhi.n	80050dc <nvic_generate_software_interrupt+0xc>
		NVIC_STIR |= irqn;
 80050d4:	4b02      	ldr	r3, [pc, #8]	; (80050e0 <nvic_generate_software_interrupt+0x10>)
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	4310      	orrs	r0, r2
 80050da:	6018      	str	r0, [r3, #0]
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	e000ef00 	.word	0xe000ef00

080050e4 <nvic_init>:
}

void nvic_init()
{
  SCB_VTOR=(int)g_ramVectors;
 80050e4:	4a01      	ldr	r2, [pc, #4]	; (80050ec <nvic_init+0x8>)
 80050e6:	4b02      	ldr	r3, [pc, #8]	; (80050f0 <nvic_init+0xc>)
 80050e8:	601a      	str	r2, [r3, #0]
 80050ea:	4770      	bx	lr
 80050ec:	20000000 	.word	0x20000000
 80050f0:	e000ed08 	.word	0xe000ed08

080050f4 <nvic_register_interrupt>:
}

void nvic_register_interrupt(signed char irqn,void (* handler)(void)){
	g_ramVectors[irqn+16]=handler;
 80050f4:	4b02      	ldr	r3, [pc, #8]	; (8005100 <nvic_register_interrupt+0xc>)
 80050f6:	3010      	adds	r0, #16
 80050f8:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	20000000 	.word	0x20000000

08005104 <nvic_unregister_interrupt>:
};

void nvic_unregister_interrupt(signed char irqn){
	g_ramVectors[irqn+16]=Default_Handler;
 8005104:	4b02      	ldr	r3, [pc, #8]	; (8005110 <nvic_unregister_interrupt+0xc>)
 8005106:	4a03      	ldr	r2, [pc, #12]	; (8005114 <nvic_unregister_interrupt+0x10>)
 8005108:	3010      	adds	r0, #16
 800510a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 800510e:	4770      	bx	lr
 8005110:	20000000 	.word	0x20000000
 8005114:	080001bd 	.word	0x080001bd

08005118 <i2c_peripheral_enable>:

#include "i2c.h"

void i2c_peripheral_enable(u32 i2c)
{
	I2C_CR1(i2c) |= I2C_CR1_PE;
 8005118:	6803      	ldr	r3, [r0, #0]
 800511a:	f043 0301 	orr.w	r3, r3, #1
 800511e:	6003      	str	r3, [r0, #0]
 8005120:	4770      	bx	lr
 8005122:	bf00      	nop

08005124 <i2c_peripheral_disable>:
}

void i2c_peripheral_disable(u32 i2c)
{
	I2C_CR1(i2c) &= ~I2C_CR1_PE;
 8005124:	6803      	ldr	r3, [r0, #0]
 8005126:	f023 0301 	bic.w	r3, r3, #1
 800512a:	6003      	str	r3, [r0, #0]
 800512c:	4770      	bx	lr
 800512e:	bf00      	nop

08005130 <i2c_send_start>:
}

void i2c_send_start(u32 i2c)
{
	I2C_CR1(i2c) |= I2C_CR1_START;
 8005130:	6803      	ldr	r3, [r0, #0]
 8005132:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005136:	6003      	str	r3, [r0, #0]
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop

0800513c <i2c_send_stop>:
}

void i2c_send_stop(u32 i2c)
{
	I2C_CR1(i2c) |= I2C_CR1_STOP;
 800513c:	6803      	ldr	r3, [r0, #0]
 800513e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005142:	6003      	str	r3, [r0, #0]
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop

08005148 <i2c_set_own_7bit_slave_address>:
}

void i2c_set_own_7bit_slave_address(u32 i2c, u8 slave)
{
	I2C_OAR1(i2c) = (u16)(slave << 1);
 8005148:	0049      	lsls	r1, r1, #1
 800514a:	6081      	str	r1, [r0, #8]
	I2C_OAR1(i2c) &= ~I2C_OAR1_ADDMODE;
 800514c:	6883      	ldr	r3, [r0, #8]
 800514e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005152:	6083      	str	r3, [r0, #8]
	I2C_OAR1(i2c) |= (1 << 14); /* Datasheet: always keep 1 by software. */
 8005154:	6883      	ldr	r3, [r0, #8]
 8005156:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800515a:	6083      	str	r3, [r0, #8]
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop

08005160 <i2c_set_own_10bit_slave_address>:
}

void i2c_set_own_10bit_slave_address(u32 i2c, u16 slave)
{
	I2C_OAR1(i2c) = (u16)(I2C_OAR1_ADDMODE | slave);
 8005160:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8005164:	6081      	str	r1, [r0, #8]
 8005166:	4770      	bx	lr

08005168 <i2c_set_fast_mode>:
}

void i2c_set_fast_mode(u32 i2c)
{
	I2C_CCR(i2c) |= I2C_CCR_FS;
 8005168:	69c3      	ldr	r3, [r0, #28]
 800516a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800516e:	61c3      	str	r3, [r0, #28]
 8005170:	4770      	bx	lr
 8005172:	bf00      	nop

08005174 <i2c_set_standard_mode>:
}

void i2c_set_standard_mode(u32 i2c)
{
	I2C_CCR(i2c) &= ~I2C_CCR_FS;
 8005174:	69c3      	ldr	r3, [r0, #28]
 8005176:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800517a:	61c3      	str	r3, [r0, #28]
 800517c:	4770      	bx	lr
 800517e:	bf00      	nop

08005180 <i2c_set_clock_frequency>:
}

void i2c_set_clock_frequency(u32 i2c, u8 freq)
{
	u16 reg16;
	reg16 = I2C_CR2(i2c) & 0xffc0; /* Clear bits [5:0]. */
 8005180:	6843      	ldr	r3, [r0, #4]
 8005182:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005186:	b29b      	uxth	r3, r3
	reg16 |= freq;
	I2C_CR2(i2c) = reg16;
 8005188:	4319      	orrs	r1, r3
 800518a:	6041      	str	r1, [r0, #4]
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop

08005190 <i2c_set_ccr>:
}

void i2c_set_ccr(u32 i2c, u16 freq)
{
	u16 reg16;
	reg16 = I2C_CCR(i2c) & 0xf000; /* Clear bits [11:0]. */
 8005190:	69c3      	ldr	r3, [r0, #28]
 8005192:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
	reg16 |= freq;
	I2C_CCR(i2c) = reg16;
 8005196:	4319      	orrs	r1, r3
 8005198:	61c1      	str	r1, [r0, #28]
 800519a:	4770      	bx	lr

0800519c <i2c_set_trise>:
}

void i2c_set_trise(u32 i2c, u16 trise)
{
	I2C_TRISE(i2c) = trise;
 800519c:	6201      	str	r1, [r0, #32]
 800519e:	4770      	bx	lr

080051a0 <i2c_send_7bit_address>:
}

void i2c_send_7bit_address(u32 i2c, u8 slave, u8 readwrite)
{
	I2C_DR(i2c) = (u8)((slave << 1) | readwrite);
 80051a0:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80051a4:	b2d2      	uxtb	r2, r2
 80051a6:	6102      	str	r2, [r0, #16]
 80051a8:	4770      	bx	lr
 80051aa:	bf00      	nop

080051ac <i2c_send_data>:
}

void i2c_send_data(u32 i2c, u8 data)
{
	I2C_DR(i2c) = data;
 80051ac:	6101      	str	r1, [r0, #16]
 80051ae:	4770      	bx	lr

080051b0 <OTG_DEV_Init>:
* Input          : None.
* Output         : None.
* Return         : None. 
*******************************************************************************/
void OTG_DEV_Init(void)
{
 80051b0:	b513      	push	{r0, r1, r4, lr}
  EP_DESCRIPTOR ep_descriptor;
  USB_OTG_EP *ep;
  
  /* Set the OTG_USB base registers address */
  OTGD_FS_SetAddress(USB_OTG_FS1_BASE_ADDR);
 80051b2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80051b6:	f000 fab5 	bl	8005724 <OTGD_FS_SetAddress>
  
  /* Disable all global interrupts */
  OTGD_FS_DisableGlobalInt();
 80051ba:	f000 fb0f 	bl	80057dc <OTGD_FS_DisableGlobalInt>

  /*Init the Core (common init.) */
  OTGD_FS_CoreInit();
 80051be:	f000 fae9 	bl	8005794 <OTGD_FS_CoreInit>

  /* Init Device */
  OTGD_FS_CoreInitDev();
 80051c2:	f000 fc0d 	bl	80059e0 <OTGD_FS_CoreInitDev>

  /* Init internal driver structure */
  OTGD_FS_PCD_Init();
 80051c6:	f000 f89f 	bl	8005308 <OTGD_FS_PCD_Init>
  
  /* Configure and open the IN control EP0 */ 
  ep_descriptor.bEndpointAddress = 0x80;
 80051ca:	2380      	movs	r3, #128	; 0x80
  ep_descriptor.wMaxPacketSize = 64;  
  ep_descriptor.bmAttributes = USB_ENDPOINT_XFER_CONTROL; 
 80051cc:	2400      	movs	r4, #0

  /* Init internal driver structure */
  OTGD_FS_PCD_Init();
  
  /* Configure and open the IN control EP0 */ 
  ep_descriptor.bEndpointAddress = 0x80;
 80051ce:	f88d 3002 	strb.w	r3, [sp, #2]
  ep_descriptor.wMaxPacketSize = 64;  
  ep_descriptor.bmAttributes = USB_ENDPOINT_XFER_CONTROL; 
  OTGD_FS_PCD_EP_Open(&ep_descriptor);
 80051d2:	4668      	mov	r0, sp
  /* Init internal driver structure */
  OTGD_FS_PCD_Init();
  
  /* Configure and open the IN control EP0 */ 
  ep_descriptor.bEndpointAddress = 0x80;
  ep_descriptor.wMaxPacketSize = 64;  
 80051d4:	2340      	movs	r3, #64	; 0x40
 80051d6:	f8ad 3004 	strh.w	r3, [sp, #4]
  ep_descriptor.bmAttributes = USB_ENDPOINT_XFER_CONTROL; 
 80051da:	f88d 4003 	strb.w	r4, [sp, #3]
  OTGD_FS_PCD_EP_Open(&ep_descriptor);
 80051de:	f000 f923 	bl	8005428 <OTGD_FS_PCD_EP_Open>
  
  /* Configure and open the OUT control EP0 */ 
  ep_descriptor.bEndpointAddress = 0x00;
  OTGD_FS_PCD_EP_Open(&ep_descriptor);    
 80051e2:	4668      	mov	r0, sp
  ep_descriptor.wMaxPacketSize = 64;  
  ep_descriptor.bmAttributes = USB_ENDPOINT_XFER_CONTROL; 
  OTGD_FS_PCD_EP_Open(&ep_descriptor);
  
  /* Configure and open the OUT control EP0 */ 
  ep_descriptor.bEndpointAddress = 0x00;
 80051e4:	f88d 4002 	strb.w	r4, [sp, #2]
  OTGD_FS_PCD_EP_Open(&ep_descriptor);    
 80051e8:	f000 f91e 	bl	8005428 <OTGD_FS_PCD_EP_Open>


  ep = OTGD_FS_PCD_GetOutEP(0);
 80051ec:	4620      	mov	r0, r4
 80051ee:	f000 f905 	bl	80053fc <OTGD_FS_PCD_GetOutEP>
  OTGD_FS_EPStartXfer(ep);
 80051f2:	f000 fcc9 	bl	8005b88 <OTGD_FS_EPStartXfer>
  
  /* Enable EP0 to start receiving setup packets */  
  OTGD_FS_PCD_EP0_OutStart();  
 80051f6:	f000 f9c7 	bl	8005588 <OTGD_FS_PCD_EP0_OutStart>
  
  /* Enable USB Global interrupt */
  OTGD_FS_EnableGlobalInt();     
 80051fa:	f000 fae5 	bl	80057c8 <OTGD_FS_EnableGlobalInt>
}
 80051fe:	b002      	add	sp, #8
 8005200:	bd10      	pop	{r4, pc}

08005202 <OTG_DEV_GetEPTxStatus>:
* Input          : Number of the endpoint.
* Output         : None.
* Return         : Status: New status to be set for the endpoint: 
*******************************************************************************/
uint32_t OTG_DEV_GetEPTxStatus(uint8_t bEpnum) 
{
 8005202:	b508      	push	{r3, lr}
  USB_OTG_EP *ep;
  uint32_t status = 0;
  
  ep = OTGD_FS_PCD_GetInEP(bEpnum & 0x7F); 
 8005204:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8005208:	f000 f8c4 	bl	8005394 <OTGD_FS_PCD_GetInEP>
  
  status = OTGD_FS_Dev_GetEPStatus(ep); 
  
  return status; 
}
 800520c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  USB_OTG_EP *ep;
  uint32_t status = 0;
  
  ep = OTGD_FS_PCD_GetInEP(bEpnum & 0x7F); 
  
  status = OTGD_FS_Dev_GetEPStatus(ep); 
 8005210:	f000 bde2 	b.w	8005dd8 <OTGD_FS_Dev_GetEPStatus>

08005214 <OTG_DEV_GetEPRxStatus>:
* Input          : Number of the endpoint.
* Output         : None.
* Return         : Status: New status to be set for the endpoint: 
*******************************************************************************/
uint32_t OTG_DEV_GetEPRxStatus(uint8_t bEpnum)
{
 8005214:	b508      	push	{r3, lr}
  USB_OTG_EP *ep;
  uint32_t status = 0;
  
  ep = OTGD_FS_PCD_GetOutEP(bEpnum & 0x7F); 
 8005216:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800521a:	f000 f8ef 	bl	80053fc <OTGD_FS_PCD_GetOutEP>
  
  status = OTGD_FS_Dev_GetEPStatus(ep); 
  
  return status;
}
 800521e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  USB_OTG_EP *ep;
  uint32_t status = 0;
  
  ep = OTGD_FS_PCD_GetOutEP(bEpnum & 0x7F); 
  
  status = OTGD_FS_Dev_GetEPStatus(ep); 
 8005222:	f000 bdd9 	b.w	8005dd8 <OTGD_FS_Dev_GetEPStatus>

08005226 <OTG_DEV_SetEPTxStatus>:
*                    DEV_EP_TX_DISABLE.
* Output         : None.
* Return         : None.
*******************************************************************************/
void OTG_DEV_SetEPTxStatus(uint8_t bEpnum, uint32_t Status) 
{
 8005226:	b538      	push	{r3, r4, r5, lr}
 8005228:	4604      	mov	r4, r0
  USB_OTG_EP *ep;
   
  ep = OTGD_FS_PCD_GetInEP(bEpnum & 0x7F); 
 800522a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
*                    DEV_EP_TX_DISABLE.
* Output         : None.
* Return         : None.
*******************************************************************************/
void OTG_DEV_SetEPTxStatus(uint8_t bEpnum, uint32_t Status) 
{
 800522e:	460d      	mov	r5, r1
  USB_OTG_EP *ep;
   
  ep = OTGD_FS_PCD_GetInEP(bEpnum & 0x7F); 
 8005230:	f000 f8b0 	bl	8005394 <OTGD_FS_PCD_GetInEP>
  
  if ((bEpnum == 0x80) && (Status == DEV_EP_TX_STALL))
 8005234:	2c80      	cmp	r4, #128	; 0x80
 8005236:	d103      	bne.n	8005240 <OTG_DEV_SetEPTxStatus+0x1a>
 8005238:	2d10      	cmp	r5, #16
  {
    ep->is_in = 1;
 800523a:	bf04      	itt	eq
 800523c:	2301      	moveq	r3, #1
 800523e:	7043      	strbeq	r3, [r0, #1]
  }
  
  OTGD_FS_Dev_SetEPStatus(ep, Status); 
 8005240:	4629      	mov	r1, r5
}
 8005242:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  if ((bEpnum == 0x80) && (Status == DEV_EP_TX_STALL))
  {
    ep->is_in = 1;
  }
  
  OTGD_FS_Dev_SetEPStatus(ep, Status); 
 8005246:	f000 bded 	b.w	8005e24 <OTGD_FS_Dev_SetEPStatus>

0800524a <OTG_DEV_EP_Init>:
*                  - wEpMaxPackSize: The EP max packet size.
* Output         : None.
* Return         : Status: New status to be set for the endpoint: 
*******************************************************************************/
void OTG_DEV_EP_Init(uint8_t bEpAdd, uint8_t bEpType, uint16_t wEpMaxPackSize)
{
 800524a:	b513      	push	{r0, r1, r4, lr}
 800524c:	4604      	mov	r4, r0
  EP_DESCRIPTOR ep_descriptor;
  USB_OTG_EP *ep;
  
  /* Set the EP parameters in a structure */
  ep_descriptor.bEndpointAddress = bEpAdd;
  ep_descriptor.bmAttributes = bEpType; 
 800524e:	f88d 1003 	strb.w	r1, [sp, #3]
  ep_descriptor.wMaxPacketSize = wEpMaxPackSize;
 8005252:	f8ad 2004 	strh.w	r2, [sp, #4]
{
  EP_DESCRIPTOR ep_descriptor;
  USB_OTG_EP *ep;
  
  /* Set the EP parameters in a structure */
  ep_descriptor.bEndpointAddress = bEpAdd;
 8005256:	f88d 0002 	strb.w	r0, [sp, #2]
  ep_descriptor.bmAttributes = bEpType; 
  ep_descriptor.wMaxPacketSize = wEpMaxPackSize;

  OTGD_FS_PCD_EP_Flush(bEpAdd);
 800525a:	f000 f96d 	bl	8005538 <OTGD_FS_PCD_EP_Flush>
  
  /* Open the EP with entered parameters */   
  OTGD_FS_PCD_EP_Open(&ep_descriptor); 
 800525e:	4668      	mov	r0, sp
 8005260:	f000 f8e2 	bl	8005428 <OTGD_FS_PCD_EP_Open>
  
  /* Activate the EP if it is an OUT EP */
  if ((bEpAdd & 0x80) == 0)
 8005264:	0623      	lsls	r3, r4, #24
 8005266:	d405      	bmi.n	8005274 <OTG_DEV_EP_Init+0x2a>
  {
    ep = OTGD_FS_PCD_GetOutEP(bEpAdd & 0x7F);
 8005268:	4620      	mov	r0, r4
 800526a:	f000 f8c7 	bl	80053fc <OTGD_FS_PCD_GetOutEP>
    OTGD_FS_EPStartXfer(ep);
 800526e:	f000 fc8b 	bl	8005b88 <OTGD_FS_EPStartXfer>
 8005272:	e009      	b.n	8005288 <OTG_DEV_EP_Init+0x3e>
  } 
  else
  {
    ep = OTGD_FS_PCD_GetInEP(bEpAdd & 0x7F);
 8005274:	f004 007f 	and.w	r0, r4, #127	; 0x7f
 8005278:	f000 f88c 	bl	8005394 <OTGD_FS_PCD_GetInEP>
    ep->even_odd_frame = 0;    
 800527c:	2300      	movs	r3, #0
 800527e:	7343      	strb	r3, [r0, #13]
    OTG_DEV_SetEPTxStatus(bEpAdd, DEV_EP_TX_NAK);
 8005280:	2120      	movs	r1, #32
 8005282:	4620      	mov	r0, r4
 8005284:	f7ff ffcf 	bl	8005226 <OTG_DEV_SetEPTxStatus>
  }
  
}
 8005288:	b002      	add	sp, #8
 800528a:	bd10      	pop	{r4, pc}

0800528c <OTG_DEV_SetEPRxStatus>:
*                    DEV_EP_RX_DISABLE.
* Output         : None.
* Return         : None.
*******************************************************************************/
void OTG_DEV_SetEPRxStatus(uint8_t bEpnum, uint32_t Status)                           
{
 800528c:	b510      	push	{r4, lr}
  USB_OTG_EP *ep;
 
  ep = OTGD_FS_PCD_GetOutEP(bEpnum & 0x7F); 
 800528e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
*                    DEV_EP_RX_DISABLE.
* Output         : None.
* Return         : None.
*******************************************************************************/
void OTG_DEV_SetEPRxStatus(uint8_t bEpnum, uint32_t Status)                           
{
 8005292:	460c      	mov	r4, r1
  USB_OTG_EP *ep;
 
  ep = OTGD_FS_PCD_GetOutEP(bEpnum & 0x7F); 
 8005294:	f000 f8b2 	bl	80053fc <OTGD_FS_PCD_GetOutEP>
  
  OTGD_FS_Dev_SetEPStatus(ep, Status); 
 8005298:	4621      	mov	r1, r4
}
 800529a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
  USB_OTG_EP *ep;
 
  ep = OTGD_FS_PCD_GetOutEP(bEpnum & 0x7F); 
  
  OTGD_FS_Dev_SetEPStatus(ep, Status); 
 800529e:	f000 bdc1 	b.w	8005e24 <OTGD_FS_Dev_SetEPStatus>

080052a2 <USB_DevDisconnect>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_DevDisconnect(void)
{
  OTGD_FS_PCD_DevDisconnect();
 80052a2:	f000 b965 	b.w	8005570 <OTGD_FS_PCD_DevDisconnect>

080052a6 <USB_DevConnect>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_DevConnect(void)
{
  OTGD_FS_PCD_DevConnect();
 80052a6:	f000 b957 	b.w	8005558 <OTGD_FS_PCD_DevConnect>

080052aa <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPTxStatus(bEpNum, wState);
 80052aa:	f7ff bfbc 	b.w	8005226 <OTG_DEV_SetEPTxStatus>

080052ae <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPRxStatus(bEpNum, wState);
 80052ae:	f7ff bfed 	b.w	800528c <OTG_DEV_SetEPRxStatus>

080052b2 <GetEPTxStatus>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : Endpoint TX Status
*******************************************************************************/
uint16_t GetEPTxStatus(uint8_t bEpNum) 
{
 80052b2:	b508      	push	{r3, lr}
  return(_GetEPTxStatus(bEpNum));
 80052b4:	f7ff ffa5 	bl	8005202 <OTG_DEV_GetEPTxStatus>
}
 80052b8:	b280      	uxth	r0, r0
 80052ba:	bd08      	pop	{r3, pc}

080052bc <GetEPRxStatus>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : Endpoint RX Status
*******************************************************************************/
uint16_t GetEPRxStatus(uint8_t bEpNum) 
{
 80052bc:	b508      	push	{r3, lr}
  return(_GetEPRxStatus(bEpNum));
 80052be:	f7ff ffa9 	bl	8005214 <OTG_DEV_GetEPRxStatus>
}
 80052c2:	b280      	uxth	r0, r0
 80052c4:	bd08      	pop	{r3, pc}

080052c6 <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(uint8_t bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 80052c6:	2130      	movs	r1, #48	; 0x30
 80052c8:	f7ff bfad 	b.w	8005226 <OTG_DEV_SetEPTxStatus>

080052cc <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(uint8_t bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 80052cc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80052d0:	f7ff bfdc 	b.w	800528c <OTG_DEV_SetEPRxStatus>

080052d4 <GetTxStallStatus>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : Tx Stall status.
*******************************************************************************/
uint16_t GetTxStallStatus(uint8_t bEpNum)
{
 80052d4:	b508      	push	{r3, lr}
  return(_GetTxStallStatus(bEpNum));
 80052d6:	f7ff ff94 	bl	8005202 <OTG_DEV_GetEPTxStatus>
}
 80052da:	f1b0 0310 	subs.w	r3, r0, #16
 80052de:	4258      	negs	r0, r3
 80052e0:	4158      	adcs	r0, r3
 80052e2:	bd08      	pop	{r3, pc}

080052e4 <GetRxStallStatus>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : Rx Stall status.
*******************************************************************************/
uint16_t GetRxStallStatus(uint8_t bEpNum)
{
 80052e4:	b508      	push	{r3, lr}
  return(_GetRxStallStatus(bEpNum));
 80052e6:	f7ff ff95 	bl	8005214 <OTG_DEV_GetEPRxStatus>
}
 80052ea:	f5b0 5380 	subs.w	r3, r0, #4096	; 0x1000
 80052ee:	4258      	negs	r0, r3
 80052f0:	4158      	adcs	r0, r3
 80052f2:	bd08      	pop	{r3, pc}

080052f4 <SetEPTxCount>:
*                  wCount: new count value.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(uint8_t bEpNum, uint16_t wCount)
{
 80052f4:	4770      	bx	lr

080052f6 <SetEPRxCount>:
*                  wCount: the new count value.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(uint8_t bEpNum, uint16_t wCount)
{ 
 80052f6:	4770      	bx	lr

080052f8 <ToWord>:
uint16_t ToWord(uint8_t bh, uint8_t bl)
{
  uint16_t wRet = 0;
  wRet = (uint16_t)bl | ((uint16_t)bh << 8);
  return(wRet);
}
 80052f8:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
 80052fc:	4770      	bx	lr

080052fe <ByteSwap>:
{
  uint8_t bTemp = 0;
  uint16_t wRet = 0;
  
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
 80052fe:	b2c3      	uxtb	r3, r0
 8005300:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 8005302:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8005306:	4770      	bx	lr

08005308 <OTGD_FS_PCD_Init>:
{
  uint32_t i = 0;
  USB_OTG_EP *ep;

  ep = &USB_OTG_PCD_dev.ep0;
  USB_OTG_PCD_dev.ep0state = 0;
 8005308:	4b1b      	ldr	r3, [pc, #108]	; (8005378 <OTGD_FS_PCD_Init+0x70>)
 800530a:	2200      	movs	r2, #0
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void OTGD_FS_PCD_Init(void)
{
 800530c:	b530      	push	{r4, r5, lr}
  uint32_t i = 0;
  USB_OTG_EP *ep;

  ep = &USB_OTG_PCD_dev.ep0;
  USB_OTG_PCD_dev.ep0state = 0;
 800530e:	f883 2020 	strb.w	r2, [r3, #32]

  /* Init ep structure */
  ep->num = 0;
 8005312:	701a      	strb	r2, [r3, #0]
  ep->tx_fifo_num = 0;
 8005314:	605a      	str	r2, [r3, #4]

  /* Control until ep is actvated */
  ep->type = EP_TYPE_CTRL;
  ep->maxpacket = MAX_PACKET_SIZE;

  ep->xfer_buff = 0;
 8005316:	615a      	str	r2, [r3, #20]
  ep->xfer_len = 0;
 8005318:	619a      	str	r2, [r3, #24]
 800531a:	461c      	mov	r4, r3

  for (i = 1; i < MAX_TX_FIFOS ; i++)
 800531c:	2201      	movs	r2, #1
  {
    ep = &USB_OTG_PCD_dev.in_ep[i-1];

    /* Init ep structure */
    ep->is_in = 1;
 800531e:	2101      	movs	r1, #1
    ep->num = i;
 8005320:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    ep->tx_fifo_num = i;
 8005324:	629a      	str	r2, [r3, #40]	; 0x28
  ep->maxpacket = MAX_PACKET_SIZE;

  ep->xfer_buff = 0;
  ep->xfer_len = 0;

  for (i = 1; i < MAX_TX_FIFOS ; i++)
 8005326:	440a      	add	r2, r1
    ep->is_in = 1;
    ep->num = i;
    ep->tx_fifo_num = i;

    /* Control until ep is actvated */
    ep->type = EP_TYPE_CTRL;
 8005328:	2000      	movs	r0, #0
    ep->maxpacket = MAX_PACKET_SIZE;
 800532a:	f44f 6580 	mov.w	r5, #1024	; 0x400
  ep->maxpacket = MAX_PACKET_SIZE;

  ep->xfer_buff = 0;
  ep->xfer_len = 0;

  for (i = 1; i < MAX_TX_FIFOS ; i++)
 800532e:	2a04      	cmp	r2, #4
  {
    ep = &USB_OTG_PCD_dev.in_ep[i-1];

    /* Init ep structure */
    ep->is_in = 1;
 8005330:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
    ep->num = i;
    ep->tx_fifo_num = i;

    /* Control until ep is actvated */
    ep->type = EP_TYPE_CTRL;
 8005334:	62d8      	str	r0, [r3, #44]	; 0x2c
    ep->maxpacket = MAX_PACKET_SIZE;
 8005336:	635d      	str	r5, [r3, #52]	; 0x34
    ep->xfer_buff = 0;
 8005338:	6398      	str	r0, [r3, #56]	; 0x38
    ep->xfer_len = 0;
 800533a:	63d8      	str	r0, [r3, #60]	; 0x3c
 800533c:	f103 0320 	add.w	r3, r3, #32
  ep->maxpacket = MAX_PACKET_SIZE;

  ep->xfer_buff = 0;
  ep->xfer_len = 0;

  for (i = 1; i < MAX_TX_FIFOS ; i++)
 8005340:	d1ed      	bne.n	800531e <OTGD_FS_PCD_Init+0x16>
 8005342:	4b0d      	ldr	r3, [pc, #52]	; (8005378 <OTGD_FS_PCD_Init+0x70>)
  {
    ep = &USB_OTG_PCD_dev.out_ep[i-1];

    /* Init ep structure */
    ep->is_in = 0;
    ep->num = i;
 8005344:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
    ep->tx_fifo_num = i;
 8005348:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
    ep->maxpacket = MAX_PACKET_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }

  for (i = 1; i < MAX_TX_FIFOS; i++)
 800534c:	3101      	adds	r1, #1
  {
    ep = &USB_OTG_PCD_dev.out_ep[i-1];

    /* Init ep structure */
    ep->is_in = 0;
 800534e:	2200      	movs	r2, #0
    ep->num = i;
    ep->tx_fifo_num = i;

    /* Control until ep is activated */
    ep->type = EP_TYPE_CTRL;
    ep->maxpacket = MAX_PACKET_SIZE;
 8005350:	f44f 6080 	mov.w	r0, #1024	; 0x400
    ep->maxpacket = MAX_PACKET_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }

  for (i = 1; i < MAX_TX_FIFOS; i++)
 8005354:	2904      	cmp	r1, #4
  {
    ep = &USB_OTG_PCD_dev.out_ep[i-1];

    /* Init ep structure */
    ep->is_in = 0;
 8005356:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
    ep->num = i;
    ep->tx_fifo_num = i;

    /* Control until ep is activated */
    ep->type = EP_TYPE_CTRL;
 800535a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    ep->maxpacket = MAX_PACKET_SIZE;
 800535e:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
    ep->xfer_buff = 0;
 8005362:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    ep->xfer_len = 0;
 8005366:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 800536a:	f103 0320 	add.w	r3, r3, #32
    ep->maxpacket = MAX_PACKET_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }

  for (i = 1; i < MAX_TX_FIFOS; i++)
 800536e:	d1e9      	bne.n	8005344 <OTGD_FS_PCD_Init+0x3c>
    ep->maxpacket = MAX_PACKET_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }

  USB_OTG_PCD_dev.ep0.maxpacket = MAX_EP0_SIZE;
 8005370:	2340      	movs	r3, #64	; 0x40
 8005372:	6123      	str	r3, [r4, #16]
  USB_OTG_PCD_dev.ep0.type = EP_TYPE_CTRL;
 8005374:	60a2      	str	r2, [r4, #8]
 8005376:	bd30      	pop	{r4, r5, pc}
 8005378:	20000aa0 	.word	0x20000aa0

0800537c <OTGD_FS_PCD_EP_SetAddress>:
  USB_OTG_dev_cfg_data dcfg;

  dcfg.d32 = 0;
  
  dcfg.b.devaddr = address;
  MODIFY_REG32( &core_regs.dev_regs->dev_cfg, 0, dcfg.d32);
 800537c:	4a04      	ldr	r2, [pc, #16]	; (8005390 <OTGD_FS_PCD_EP_SetAddress+0x14>)
void  OTGD_FS_PCD_EP_SetAddress (uint8_t address)
{

  USB_OTG_dev_cfg_data dcfg;

  dcfg.d32 = 0;
 800537e:	2300      	movs	r3, #0
  
  dcfg.b.devaddr = address;
  MODIFY_REG32( &core_regs.dev_regs->dev_cfg, 0, dcfg.d32);
 8005380:	6852      	ldr	r2, [r2, #4]

  USB_OTG_dev_cfg_data dcfg;

  dcfg.d32 = 0;
  
  dcfg.b.devaddr = address;
 8005382:	f360 130a 	bfi	r3, r0, #4, #7
  MODIFY_REG32( &core_regs.dev_regs->dev_cfg, 0, dcfg.d32);
 8005386:	6811      	ldr	r1, [r2, #0]
 8005388:	430b      	orrs	r3, r1
 800538a:	6013      	str	r3, [r2, #0]
 800538c:	4770      	bx	lr
 800538e:	bf00      	nop
 8005390:	20000bb8 	.word	0x20000bb8

08005394 <OTGD_FS_PCD_GetInEP>:
* Input          : Endpoint Number.
* Output         : None
* Return         : status
*******************************************************************************/
USB_OTG_EP* OTGD_FS_PCD_GetInEP(uint32_t ep_num)
{
 8005394:	4b09      	ldr	r3, [pc, #36]	; (80053bc <OTGD_FS_PCD_GetInEP+0x28>)
  uint32_t i = 0;
  
  if (ep_num == 0)
 8005396:	b178      	cbz	r0, 80053b8 <OTGD_FS_PCD_GetInEP+0x24>
  }
  else
  {
    for (i = 0; i < MAX_TX_FIFOS; ++i)
    {
      if (USB_OTG_PCD_dev.in_ep[i].num == ep_num)
 8005398:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800539c:	4282      	cmp	r2, r0
 800539e:	d006      	beq.n	80053ae <OTGD_FS_PCD_GetInEP+0x1a>
 80053a0:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
  {
    return &USB_OTG_PCD_dev.ep0;
  }
  else
  {
    for (i = 0; i < MAX_TX_FIFOS; ++i)
 80053a4:	4282      	cmp	r2, r0
 80053a6:	bf14      	ite	ne
 80053a8:	2002      	movne	r0, #2
 80053aa:	2001      	moveq	r0, #1
 80053ac:	e000      	b.n	80053b0 <OTGD_FS_PCD_GetInEP+0x1c>
    {
      if (USB_OTG_PCD_dev.in_ep[i].num == ep_num)
 80053ae:	2000      	movs	r0, #0
 80053b0:	eb03 1040 	add.w	r0, r3, r0, lsl #5
 80053b4:	3024      	adds	r0, #36	; 0x24
 80053b6:	4770      	bx	lr
{
  uint32_t i = 0;
  
  if (ep_num == 0)
  {
    return &USB_OTG_PCD_dev.ep0;
 80053b8:	4618      	mov	r0, r3
      if (USB_OTG_PCD_dev.in_ep[i].num == ep_num)
        return &USB_OTG_PCD_dev.in_ep[i];
    }
    return 0;
  }
}
 80053ba:	4770      	bx	lr
 80053bc:	20000aa0 	.word	0x20000aa0

080053c0 <OTGD_FS_PCD_EP_Write>:
* Input          : ep
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t  OTGD_FS_PCD_EP_Write (uint8_t ep_addr, uint8_t *pbuf, uint32_t buf_len)
{
 80053c0:	b570      	push	{r4, r5, r6, lr}
  USB_OTG_EP *ep;

  ep = OTGD_FS_PCD_GetInEP(ep_addr & 0x7f);
 80053c2:	f000 047f 	and.w	r4, r0, #127	; 0x7f
 80053c6:	4620      	mov	r0, r4
* Input          : ep
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t  OTGD_FS_PCD_EP_Write (uint8_t ep_addr, uint8_t *pbuf, uint32_t buf_len)
{
 80053c8:	4616      	mov	r6, r2
 80053ca:	460d      	mov	r5, r1
  USB_OTG_EP *ep;

  ep = OTGD_FS_PCD_GetInEP(ep_addr & 0x7f);
 80053cc:	f7ff ffe2 	bl	8005394 <OTGD_FS_PCD_GetInEP>

  /* assign data to EP structure buffer */
  ep->xfer_buff = pbuf;

  /* Setup and start the Transfer */
  ep->xfer_count = 0;
 80053d0:	2200      	movs	r2, #0
 80053d2:	61c2      	str	r2, [r0, #28]
  ep->xfer_len = buf_len;
  ep->is_in = 1;
 80053d4:	2201      	movs	r2, #1
  USB_OTG_EP *ep;

  ep = OTGD_FS_PCD_GetInEP(ep_addr & 0x7f);

  /* assign data to EP structure buffer */
  ep->xfer_buff = pbuf;
 80053d6:	6145      	str	r5, [r0, #20]

  /* Setup and start the Transfer */
  ep->xfer_count = 0;
  ep->xfer_len = buf_len;
 80053d8:	6186      	str	r6, [r0, #24]
  ep->is_in = 1;
 80053da:	7042      	strb	r2, [r0, #1]
  ep->num = ep_addr & 0x7F;
 80053dc:	7004      	strb	r4, [r0, #0]
  
  if ( ep->num == 0 )
 80053de:	b914      	cbnz	r4, 80053e6 <OTGD_FS_PCD_EP_Write+0x26>
  {
    OTGD_FS_EP0StartXfer(ep);
 80053e0:	f000 fc46 	bl	8005c70 <OTGD_FS_EP0StartXfer>
 80053e4:	e005      	b.n	80053f2 <OTGD_FS_PCD_EP_Write+0x32>
  }
  else if (USB_OTG_PCD_dev.ep0state == 0)
 80053e6:	4b04      	ldr	r3, [pc, #16]	; (80053f8 <OTGD_FS_PCD_EP_Write+0x38>)
 80053e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053ec:	b90b      	cbnz	r3, 80053f2 <OTGD_FS_PCD_EP_Write+0x32>
  {
    OTGD_FS_EPStartXfer( ep );
 80053ee:	f000 fbcb 	bl	8005b88 <OTGD_FS_EPStartXfer>
  }

  return 0;
}
 80053f2:	2000      	movs	r0, #0
 80053f4:	bd70      	pop	{r4, r5, r6, pc}
 80053f6:	bf00      	nop
 80053f8:	20000aa0 	.word	0x20000aa0

080053fc <OTGD_FS_PCD_GetOutEP>:
* Input          : Endpoint Number.
* Output         : None
* Return         : USBF_EP
*******************************************************************************/
USB_OTG_EP* OTGD_FS_PCD_GetOutEP(uint32_t ep_num)
{
 80053fc:	4b09      	ldr	r3, [pc, #36]	; (8005424 <OTGD_FS_PCD_GetOutEP+0x28>)
  uint32_t i = 0;
  
  if (ep_num == 0)
 80053fe:	b178      	cbz	r0, 8005420 <OTGD_FS_PCD_GetOutEP+0x24>
  }
  else
  {
    for (i = 0; i < MAX_TX_FIFOS; ++i)
    {
      if (USB_OTG_PCD_dev.out_ep[i].num == ep_num)
 8005400:	f893 2084 	ldrb.w	r2, [r3, #132]	; 0x84
 8005404:	4282      	cmp	r2, r0
 8005406:	d006      	beq.n	8005416 <OTGD_FS_PCD_GetOutEP+0x1a>
 8005408:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
  {
    return &USB_OTG_PCD_dev.ep0;
  }
  else
  {
    for (i = 0; i < MAX_TX_FIFOS; ++i)
 800540c:	4282      	cmp	r2, r0
 800540e:	bf14      	ite	ne
 8005410:	2002      	movne	r0, #2
 8005412:	2001      	moveq	r0, #1
 8005414:	e000      	b.n	8005418 <OTGD_FS_PCD_GetOutEP+0x1c>
    {
      if (USB_OTG_PCD_dev.out_ep[i].num == ep_num)
 8005416:	2000      	movs	r0, #0
 8005418:	eb03 1040 	add.w	r0, r3, r0, lsl #5
 800541c:	3084      	adds	r0, #132	; 0x84
 800541e:	4770      	bx	lr
{
  uint32_t i = 0;
  
  if (ep_num == 0)
  {
    return &USB_OTG_PCD_dev.ep0;
 8005420:	4618      	mov	r0, r3
      if (USB_OTG_PCD_dev.out_ep[i].num == ep_num)
        return &USB_OTG_PCD_dev.out_ep[i];
    }
    return 0;
  }
}
 8005422:	4770      	bx	lr
 8005424:	20000aa0 	.word	0x20000aa0

08005428 <OTGD_FS_PCD_EP_Open>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_PCD_EP_Open(EP_DESCRIPTOR *epdesc)
{
 8005428:	b510      	push	{r4, lr}
 800542a:	4604      	mov	r4, r0
  USB_OTG_EP *ep;


  if ((0x80 & epdesc->bEndpointAddress) != 0)
 800542c:	7880      	ldrb	r0, [r0, #2]
 800542e:	0603      	lsls	r3, r0, #24
 8005430:	d505      	bpl.n	800543e <OTGD_FS_PCD_EP_Open+0x16>
  {
    ep = OTGD_FS_PCD_GetInEP(epdesc->bEndpointAddress & 0x7F);
 8005432:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8005436:	f7ff ffad 	bl	8005394 <OTGD_FS_PCD_GetInEP>
    ep->is_in = 1;
 800543a:	2301      	movs	r3, #1
 800543c:	e002      	b.n	8005444 <OTGD_FS_PCD_EP_Open+0x1c>
  }
  else
  {
    ep = OTGD_FS_PCD_GetOutEP(epdesc->bEndpointAddress & 0x7F);
 800543e:	f7ff ffdd 	bl	80053fc <OTGD_FS_PCD_GetOutEP>
    ep->is_in = 0;
 8005442:	2300      	movs	r3, #0
 8005444:	7043      	strb	r3, [r0, #1]
  }

  ep->num   = epdesc->bEndpointAddress & 0x7F;
 8005446:	78a3      	ldrb	r3, [r4, #2]
 8005448:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800544c:	7003      	strb	r3, [r0, #0]
  ep->maxpacket = epdesc->wMaxPacketSize;
 800544e:	88a2      	ldrh	r2, [r4, #4]
 8005450:	6102      	str	r2, [r0, #16]
  ep->type = epdesc->bmAttributes & USB_ENDPOINT_XFERTYPE_MASK;
 8005452:	78e2      	ldrb	r2, [r4, #3]
 8005454:	f002 0203 	and.w	r2, r2, #3
 8005458:	6082      	str	r2, [r0, #8]

  if (ep->is_in)
 800545a:	7842      	ldrb	r2, [r0, #1]
 800545c:	b102      	cbz	r2, 8005460 <OTGD_FS_PCD_EP_Open+0x38>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800545e:	6043      	str	r3, [r0, #4]
  }
  
  /* Set initial data PID. */
  if ((epdesc->bmAttributes & USB_ENDPOINT_XFERTYPE_MASK) == USB_ENDPOINT_XFER_BULK )
 8005460:	78e3      	ldrb	r3, [r4, #3]
 8005462:	f003 0303 	and.w	r3, r3, #3
 8005466:	2b02      	cmp	r3, #2
  {
    ep->data_pid_start = 0;
 8005468:	bf04      	itt	eq
 800546a:	2300      	moveq	r3, #0
 800546c:	7303      	strbeq	r3, [r0, #12]
  }

  OTGD_FS_EPActivate(ep );
 800546e:	f000 fb39 	bl	8005ae4 <OTGD_FS_EPActivate>

  return 0;
}
 8005472:	2000      	movs	r0, #0
 8005474:	bd10      	pop	{r4, pc}

08005476 <OTGD_FS_PCD_EP_Close>:
* Input          : Endpoint address.
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_PCD_EP_Close(uint8_t  ep_addr)
{
 8005476:	b538      	push	{r3, r4, r5, lr}

  USB_OTG_EP *ep;

  if ((0x80 & ep_addr) != 0)
 8005478:	b2c4      	uxtb	r4, r0
 800547a:	f014 0f80 	tst.w	r4, #128	; 0x80
 800547e:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 8005482:	d003      	beq.n	800548c <OTGD_FS_PCD_EP_Close+0x16>
  {
    ep = OTGD_FS_PCD_GetInEP(ep_addr & 0x7F);
 8005484:	4628      	mov	r0, r5
 8005486:	f7ff ff85 	bl	8005394 <OTGD_FS_PCD_GetInEP>
 800548a:	e001      	b.n	8005490 <OTGD_FS_PCD_EP_Close+0x1a>
  }
  else
  {
    ep = OTGD_FS_PCD_GetOutEP(ep_addr & 0x7F);
 800548c:	f7ff ffb6 	bl	80053fc <OTGD_FS_PCD_GetOutEP>
  }

  ep->num   = ep_addr & 0x7F;
  ep->is_in = (0x80 & ep_addr) != 0;
 8005490:	09e4      	lsrs	r4, r4, #7
  else
  {
    ep = OTGD_FS_PCD_GetOutEP(ep_addr & 0x7F);
  }

  ep->num   = ep_addr & 0x7F;
 8005492:	7005      	strb	r5, [r0, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8005494:	7044      	strb	r4, [r0, #1]

  OTGD_FS_EPDeactivate(ep );
 8005496:	f000 fb55 	bl	8005b44 <OTGD_FS_EPDeactivate>
  return 0;
}
 800549a:	2000      	movs	r0, #0
 800549c:	bd38      	pop	{r3, r4, r5, pc}

0800549e <OTGD_FS_PCD_EP_Read>:
* Input          : Endpoint address.
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_PCD_EP_Read (uint8_t ep_addr, uint8_t *pbuf, uint32_t buf_len)
{
 800549e:	b570      	push	{r4, r5, r6, lr}
  USB_OTG_EP *ep;
  uint32_t i = 0;

  ep = OTGD_FS_PCD_GetOutEP(ep_addr & 0x7F);
 80054a0:	f000 047f 	and.w	r4, r0, #127	; 0x7f
 80054a4:	4620      	mov	r0, r4
* Input          : Endpoint address.
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_PCD_EP_Read (uint8_t ep_addr, uint8_t *pbuf, uint32_t buf_len)
{
 80054a6:	460d      	mov	r5, r1
 80054a8:	4616      	mov	r6, r2
  USB_OTG_EP *ep;
  uint32_t i = 0;

  ep = OTGD_FS_PCD_GetOutEP(ep_addr & 0x7F);
 80054aa:	f7ff ffa7 	bl	80053fc <OTGD_FS_PCD_GetOutEP>

  /* copy received data into application buffer */
  for (i = 0 ; i < buf_len ; i++)
 80054ae:	2300      	movs	r3, #0
 80054b0:	42b3      	cmp	r3, r6
 80054b2:	d004      	beq.n	80054be <OTGD_FS_PCD_EP_Read+0x20>
  {
    pbuf[i] = ep->xfer_buff[i];
 80054b4:	6941      	ldr	r1, [r0, #20]
 80054b6:	5cca      	ldrb	r2, [r1, r3]
 80054b8:	54ea      	strb	r2, [r5, r3]
  uint32_t i = 0;

  ep = OTGD_FS_PCD_GetOutEP(ep_addr & 0x7F);

  /* copy received data into application buffer */
  for (i = 0 ; i < buf_len ; i++)
 80054ba:	3301      	adds	r3, #1
 80054bc:	e7f8      	b.n	80054b0 <OTGD_FS_PCD_EP_Read+0x12>
    pbuf[i] = ep->xfer_buff[i];
  }

  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;
  ep->xfer_len = buf_len;
 80054be:	6183      	str	r3, [r0, #24]
  ep->xfer_count = 0;
 80054c0:	2300      	movs	r3, #0
  {
    pbuf[i] = ep->xfer_buff[i];
  }

  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;
 80054c2:	6145      	str	r5, [r0, #20]
  ep->xfer_len = buf_len;
  ep->xfer_count = 0;
 80054c4:	61c3      	str	r3, [r0, #28]
  ep->is_in = 0;
 80054c6:	7043      	strb	r3, [r0, #1]
  ep->num = ep_addr & 0x7F;
 80054c8:	7004      	strb	r4, [r0, #0]

  if ( ep->num == 0 )
 80054ca:	b914      	cbnz	r4, 80054d2 <OTGD_FS_PCD_EP_Read+0x34>
  {
    OTGD_FS_EP0StartXfer(ep);
 80054cc:	f000 fbd0 	bl	8005c70 <OTGD_FS_EP0StartXfer>
 80054d0:	e005      	b.n	80054de <OTGD_FS_PCD_EP_Read+0x40>
  }
  else if (USB_OTG_PCD_dev.ep0state == 0)
 80054d2:	4b04      	ldr	r3, [pc, #16]	; (80054e4 <OTGD_FS_PCD_EP_Read+0x46>)
 80054d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054d8:	b90b      	cbnz	r3, 80054de <OTGD_FS_PCD_EP_Read+0x40>
  {
    OTGD_FS_EPStartXfer( ep );
 80054da:	f000 fb55 	bl	8005b88 <OTGD_FS_EPStartXfer>
  }

  return 0;
}
 80054de:	2000      	movs	r0, #0
 80054e0:	bd70      	pop	{r4, r5, r6, pc}
 80054e2:	bf00      	nop
 80054e4:	20000aa0 	.word	0x20000aa0

080054e8 <OTGD_FS_PCD_EP_Stall>:
* Input          : Endpoint Address.
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t  OTGD_FS_PCD_EP_Stall (uint8_t ep_addr)
{
 80054e8:	b538      	push	{r3, r4, r5, lr}
  USB_OTG_EP *ep;

  if ((0x80 & ep_addr) != 0)
 80054ea:	b2c4      	uxtb	r4, r0
 80054ec:	f014 0f80 	tst.w	r4, #128	; 0x80
 80054f0:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 80054f4:	d003      	beq.n	80054fe <OTGD_FS_PCD_EP_Stall+0x16>
  {
    ep = OTGD_FS_PCD_GetInEP(ep_addr & 0x7F);
 80054f6:	4628      	mov	r0, r5
 80054f8:	f7ff ff4c 	bl	8005394 <OTGD_FS_PCD_GetInEP>
 80054fc:	e001      	b.n	8005502 <OTGD_FS_PCD_EP_Stall+0x1a>
  }
  else
  {
    ep = OTGD_FS_PCD_GetOutEP(ep_addr & 0x7F);
 80054fe:	f7ff ff7d 	bl	80053fc <OTGD_FS_PCD_GetOutEP>
  }

  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80) ? 1 : 0;
 8005502:	09e4      	lsrs	r4, r4, #7
  else
  {
    ep = OTGD_FS_PCD_GetOutEP(ep_addr & 0x7F);
  }

  ep->num   = ep_addr & 0x7F;
 8005504:	7005      	strb	r5, [r0, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80) ? 1 : 0;
 8005506:	7044      	strb	r4, [r0, #1]

  OTGD_FS_EPSetStall(ep);
 8005508:	f000 fc16 	bl	8005d38 <OTGD_FS_EPSetStall>
  return (0);
}
 800550c:	2000      	movs	r0, #0
 800550e:	bd38      	pop	{r3, r4, r5, pc}

08005510 <OTGD_FS_PCD_EP_ClrStall>:
* Input          : Endpoint Address.
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t  OTGD_FS_PCD_EP_ClrStall (uint8_t ep_addr)
{
 8005510:	b538      	push	{r3, r4, r5, lr}

  USB_OTG_EP *ep;

  if ((0x80 & ep_addr) != 0)
 8005512:	b2c4      	uxtb	r4, r0
 8005514:	f014 0f80 	tst.w	r4, #128	; 0x80
 8005518:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 800551c:	d003      	beq.n	8005526 <OTGD_FS_PCD_EP_ClrStall+0x16>
  {
    ep = OTGD_FS_PCD_GetInEP(ep_addr & 0x7F);
 800551e:	4628      	mov	r0, r5
 8005520:	f7ff ff38 	bl	8005394 <OTGD_FS_PCD_GetInEP>
 8005524:	e001      	b.n	800552a <OTGD_FS_PCD_EP_ClrStall+0x1a>
  }
  else
  {
    ep = OTGD_FS_PCD_GetOutEP(ep_addr & 0x7F);
 8005526:	f7ff ff69 	bl	80053fc <OTGD_FS_PCD_GetOutEP>
  }

  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80) ? 1 : 0;
 800552a:	09e4      	lsrs	r4, r4, #7
  else
  {
    ep = OTGD_FS_PCD_GetOutEP(ep_addr & 0x7F);
  }

  ep->num   = ep_addr & 0x7F;
 800552c:	7005      	strb	r5, [r0, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80) ? 1 : 0;
 800552e:	7044      	strb	r4, [r0, #1]

  OTGD_FS_EPClearStall(ep);
 8005530:	f000 fc1a 	bl	8005d68 <OTGD_FS_EPClearStall>

  return (0);
}
 8005534:	2000      	movs	r0, #0
 8005536:	bd38      	pop	{r3, r4, r5, pc}

08005538 <OTGD_FS_PCD_EP_Flush>:
  uint8_t  ep_nbr = 0;

  ep_nbr   = ep_addr & 0x7F;
  is_out = ((ep_addr & 0x80) == 0x80) ? 0 : 1;

  if (is_out == 0)
 8005538:	0603      	lsls	r3, r0, #24
* Input          : Endpoint Address.
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t  OTGD_FS_PCD_EP_Flush (uint8_t ep_addr)
{
 800553a:	b510      	push	{r4, lr}
 800553c:	4604      	mov	r4, r0
  uint8_t  ep_nbr = 0;

  ep_nbr   = ep_addr & 0x7F;
  is_out = ((ep_addr & 0x80) == 0x80) ? 0 : 1;

  if (is_out == 0)
 800553e:	d504      	bpl.n	800554a <OTGD_FS_PCD_EP_Flush+0x12>
  {
    OTGD_FS_FlushTxFifo(ep_nbr);
 8005540:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8005544:	f000 f954 	bl	80057f0 <OTGD_FS_FlushTxFifo>
 8005548:	e001      	b.n	800554e <OTGD_FS_PCD_EP_Flush+0x16>
  }
  else
  {
    OTGD_FS_FlushRxFifo();
 800554a:	f000 f973 	bl	8005834 <OTGD_FS_FlushRxFifo>
  }
  OTGD_FS_PCD_EP_ClrStall(ep_addr);
 800554e:	4620      	mov	r0, r4
 8005550:	f7ff ffde 	bl	8005510 <OTGD_FS_PCD_EP_ClrStall>
  return (0);
}
 8005554:	2000      	movs	r0, #0
 8005556:	bd10      	pop	{r4, pc}

08005558 <OTGD_FS_PCD_DevConnect>:

  USB_OTG_dev_ctl_data dctl;
  
  dctl.d32 = 0;

  dctl.d32 = READ_REG32(&core_regs.dev_regs->dev_ctl);
 8005558:	4b04      	ldr	r3, [pc, #16]	; (800556c <OTGD_FS_PCD_DevConnect+0x14>)

  /* Connect device */
  dctl.b.sftdiscon  = 0;
  WRITE_REG32(&core_regs.dev_regs->dev_ctl, dctl.d32);
  //NutSleep(25);
  mDELAY(25);
 800555a:	f246 10a8 	movw	r0, #25000	; 0x61a8

  USB_OTG_dev_ctl_data dctl;
  
  dctl.d32 = 0;

  dctl.d32 = READ_REG32(&core_regs.dev_regs->dev_ctl);
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	685a      	ldr	r2, [r3, #4]

  /* Connect device */
  dctl.b.sftdiscon  = 0;
 8005562:	f36f 0241 	bfc	r2, #1, #1
  WRITE_REG32(&core_regs.dev_regs->dev_ctl, dctl.d32);
 8005566:	605a      	str	r2, [r3, #4]
  //NutSleep(25);
  mDELAY(25);
 8005568:	f000 b86c 	b.w	8005644 <udelay>
 800556c:	20000bb8 	.word	0x20000bb8

08005570 <OTGD_FS_PCD_DevDisconnect>:

  USB_OTG_dev_ctl_data dctl;

  dctl.d32 = 0;
  
  dctl.d32 = READ_REG32(&core_regs.dev_regs->dev_ctl);
 8005570:	4b04      	ldr	r3, [pc, #16]	; (8005584 <OTGD_FS_PCD_DevDisconnect+0x14>)

  /* Disconnect device for 20ms */
  dctl.b.sftdiscon  = 1;
  WRITE_REG32(&core_regs.dev_regs->dev_ctl, dctl.d32);
//  NutSleep(25);
  mDELAY(25);
 8005572:	f246 10a8 	movw	r0, #25000	; 0x61a8

  USB_OTG_dev_ctl_data dctl;

  dctl.d32 = 0;
  
  dctl.d32 = READ_REG32(&core_regs.dev_regs->dev_ctl);
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	685a      	ldr	r2, [r3, #4]

  /* Disconnect device for 20ms */
  dctl.b.sftdiscon  = 1;
 800557a:	f042 0202 	orr.w	r2, r2, #2
  WRITE_REG32(&core_regs.dev_regs->dev_ctl, dctl.d32);
 800557e:	605a      	str	r2, [r3, #4]
//  NutSleep(25);
  mDELAY(25);
 8005580:	f000 b860 	b.w	8005644 <udelay>
 8005584:	20000bb8 	.word	0x20000bb8

08005588 <OTGD_FS_PCD_EP0_OutStart>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void OTGD_FS_PCD_EP0_OutStart(void)
{
 8005588:	b082      	sub	sp, #8

  USB_OTG_dev_ep_txfer_size0_data doeptsize0;
  doeptsize0.d32 = 0;
 800558a:	2300      	movs	r3, #0
 800558c:	9300      	str	r3, [sp, #0]
  
  
  doeptsize0.b.supcnt = 3;
 800558e:	2360      	movs	r3, #96	; 0x60
 8005590:	f88d 3003 	strb.w	r3, [sp, #3]
  doeptsize0.b.pktcnt = 1;
 8005594:	2308      	movs	r3, #8
 8005596:	f88d 3002 	strb.w	r3, [sp, #2]
  doeptsize0.b.xfersize = 8 * 3;
 800559a:	2318      	movs	r3, #24
 800559c:	f88d 3000 	strb.w	r3, [sp]

  WRITE_REG32( &core_regs.outep_regs[0]->dev_out_ep_txfer_siz, doeptsize0.d32 );
 80055a0:	4b02      	ldr	r3, [pc, #8]	; (80055ac <OTGD_FS_PCD_EP0_OutStart+0x24>)
 80055a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055a4:	9b00      	ldr	r3, [sp, #0]
 80055a6:	6113      	str	r3, [r2, #16]

}
 80055a8:	b002      	add	sp, #8
 80055aa:	4770      	bx	lr
 80055ac:	20000bb8 	.word	0x20000bb8

080055b0 <USB_Init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
 80055b0:	b508      	push	{r3, lr}
  nvic_enable_irq( NVIC_OTG_FS_IRQ );
 80055b2:	2043      	movs	r0, #67	; 0x43
 80055b4:	f7ff fc66 	bl	8004e84 <nvic_enable_irq>
  pInformation = &Device_Info;
 80055b8:	4b05      	ldr	r3, [pc, #20]	; (80055d0 <USB_Init+0x20>)
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 80055ba:	4906      	ldr	r1, [pc, #24]	; (80055d4 <USB_Init+0x24>)
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  nvic_enable_irq( NVIC_OTG_FS_IRQ );
  pInformation = &Device_Info;
 80055bc:	1d1a      	adds	r2, r3, #4
 80055be:	601a      	str	r2, [r3, #0]
  pInformation->ControlState = 2;
 80055c0:	2202      	movs	r2, #2
 80055c2:	731a      	strb	r2, [r3, #12]
  pProperty = &Device_Property;
 80055c4:	4a04      	ldr	r2, [pc, #16]	; (80055d8 <USB_Init+0x28>)
  pUser_Standard_Requests = &User_Standard_Requests;
 80055c6:	6259      	str	r1, [r3, #36]	; 0x24
void USB_Init(void)
{
  nvic_enable_irq( NVIC_OTG_FS_IRQ );
  pInformation = &Device_Info;
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
 80055c8:	621a      	str	r2, [r3, #32]
  pUser_Standard_Requests = &User_Standard_Requests;
  /* Initialize devices one by one */
  pProperty->Init();
 80055ca:	6813      	ldr	r3, [r2, #0]
 80055cc:	4798      	blx	r3
 80055ce:	bd08      	pop	{r3, pc}
 80055d0:	20000b84 	.word	0x20000b84
 80055d4:	200009f0 	.word	0x200009f0
 80055d8:	20000a14 	.word	0x20000a14

080055dc <Suspend>:
  /* power reduction */
  /* ... on connected devices */

  /* switch-off the clocks */
  /* ... */
  Enter_LowPowerMode();
 80055dc:	f000 bd46 	b.w	800606c <Enter_LowPowerMode>

080055e0 <Resume_Init>:
  /* restart the clocks */
  /* ...  */

  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 80055e0:	f000 bd4a 	b.w	8006078 <Leave_LowPowerMode>

080055e4 <Resume>:
*                  decrementing of the ESOF counter in different states.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
 80055e4:	b510      	push	{r4, lr}
 80055e6:	4c16      	ldr	r4, [pc, #88]	; (8005640 <Resume+0x5c>)

  if (eResumeSetVal != RESUME_ESOF)
 80055e8:	2807      	cmp	r0, #7
    ResumeS.eState = eResumeSetVal;
 80055ea:	bf18      	it	ne
 80055ec:	7020      	strbne	r0, [r4, #0]

  switch (ResumeS.eState)
 80055ee:	7823      	ldrb	r3, [r4, #0]
 80055f0:	2b05      	cmp	r3, #5
 80055f2:	d822      	bhi.n	800563a <Resume+0x56>
 80055f4:	e8df f003 	tbb	[pc, r3]
 80055f8:	0e0a0603 	.word	0x0e0a0603
 80055fc:	1f18      	.short	0x1f18
  /* restart the clocks */
  /* ...  */

  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 80055fe:	f000 fd3b 	bl	8006078 <Leave_LowPowerMode>
 8005602:	e01a      	b.n	800563a <Resume+0x56>
 8005604:	f000 fd38 	bl	8006078 <Leave_LowPowerMode>
      Resume_Init();
      ResumeS.eState = RESUME_OFF;
      break;
    case RESUME_INTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_START;
 8005608:	2304      	movs	r3, #4
 800560a:	e017      	b.n	800563c <Resume+0x58>
      break;
    case RESUME_LATER:
      ResumeS.bESOFcnt = 2;
 800560c:	2302      	movs	r3, #2
 800560e:	7063      	strb	r3, [r4, #1]
      ResumeS.eState = RESUME_WAIT;
 8005610:	2303      	movs	r3, #3
 8005612:	e013      	b.n	800563c <Resume+0x58>
      break;
    case RESUME_WAIT:
      ResumeS.bESOFcnt--;
 8005614:	7863      	ldrb	r3, [r4, #1]
 8005616:	3b01      	subs	r3, #1
 8005618:	b2db      	uxtb	r3, r3
 800561a:	7063      	strb	r3, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 800561c:	7863      	ldrb	r3, [r4, #1]
 800561e:	b973      	cbnz	r3, 800563e <Resume+0x5a>
        ResumeS.eState = RESUME_START;
 8005620:	4b07      	ldr	r3, [pc, #28]	; (8005640 <Resume+0x5c>)
 8005622:	2204      	movs	r2, #4
 8005624:	701a      	strb	r2, [r3, #0]
 8005626:	bd10      	pop	{r4, pc}
      break;
    case RESUME_START:
      OTGD_FS_Dev_SetRemoteWakeup();
 8005628:	f000 fc3e 	bl	8005ea8 <OTGD_FS_Dev_SetRemoteWakeup>
      ResumeS.eState = RESUME_ON;
 800562c:	2305      	movs	r3, #5
 800562e:	7023      	strb	r3, [r4, #0]
      ResumeS.bESOFcnt = 10;
 8005630:	230a      	movs	r3, #10
 8005632:	7063      	strb	r3, [r4, #1]
      break;
 8005634:	bd10      	pop	{r4, pc}
    case RESUME_ON:
        OTGD_FS_Dev_ResetRemoteWakeup();
 8005636:	f000 fc41 	bl	8005ebc <OTGD_FS_Dev_ResetRemoteWakeup>
        ResumeS.eState = RESUME_OFF;
      break;
    case RESUME_OFF:
    case RESUME_ESOF:
    default:
      ResumeS.eState = RESUME_OFF;
 800563a:	2306      	movs	r3, #6
 800563c:	7023      	strb	r3, [r4, #0]
 800563e:	bd10      	pop	{r4, pc}
 8005640:	20000bb4 	.word	0x20000bb4

08005644 <udelay>:
  * \todo change to real timebase
  */
void udelay(const uint32_t usec)
{
  uint32_t count = 0;
  const uint32_t utime = usec * 10;
 8005644:	230a      	movs	r3, #10
 8005646:	4358      	muls	r0, r3
  * \param usec -- number of microseconds to delay
  * \todo change to real timebase
  */
void udelay(const uint32_t usec)
{
  uint32_t count = 0;
 8005648:	2300      	movs	r3, #0
  const uint32_t utime = usec * 10;
  do
  {
    if ( ++count > utime )
 800564a:	3301      	adds	r3, #1
 800564c:	4283      	cmp	r3, r0
 800564e:	d9fc      	bls.n	800564a <udelay+0x6>
    {
      return ;
    }
  }
  while (1);
}
 8005650:	4770      	bx	lr
	...

08005654 <OTGD_FS_CoreReset>:
* Input          : None
* Output         : None
* Return         : Status
*******************************************************************************/
static USB_OTG_Status OTGD_FS_CoreReset(void)
{
 8005654:	b513      	push	{r0, r1, r4, lr}
  USB_OTG_Status status = USB_OTG_OK;
  __IO USB_OTG_rst_ctl_data greset;
  uint32_t count = 0;

  greset.d32 = 0;
 8005656:	2300      	movs	r3, #0
 8005658:	4c10      	ldr	r4, [pc, #64]	; (800569c <OTGD_FS_CoreReset+0x48>)
 800565a:	9301      	str	r3, [sp, #4]
  
  /* Wait for AHB master IDLE state. */
  do
  {
    
    uDELAY(3);
 800565c:	2003      	movs	r0, #3
 800565e:	f7ff fff1 	bl	8005644 <udelay>
    //NutMicroDelay(3);
    greset.d32 = READ_REG32(&core_regs.common_regs->rst_ctl);
 8005662:	4b0f      	ldr	r3, [pc, #60]	; (80056a0 <OTGD_FS_CoreReset+0x4c>)
    if (++count > 200000)
 8005664:	3c01      	subs	r4, #1
  do
  {
    
    uDELAY(3);
    //NutMicroDelay(3);
    greset.d32 = READ_REG32(&core_regs.common_regs->rst_ctl);
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	691a      	ldr	r2, [r3, #16]
 800566a:	9201      	str	r2, [sp, #4]
    if (++count > 200000)
 800566c:	d013      	beq.n	8005696 <OTGD_FS_CoreReset+0x42>
    {
      return USB_OTG_OK;
    }
  }
  while (greset.b.ahbidle == 0);
 800566e:	9a01      	ldr	r2, [sp, #4]
 8005670:	2a00      	cmp	r2, #0
 8005672:	daf3      	bge.n	800565c <OTGD_FS_CoreReset+0x8>

  /* Core Soft Reset */
  count = 0;
  greset.b.csftrst = 1;
 8005674:	9a01      	ldr	r2, [sp, #4]
 8005676:	f042 0201 	orr.w	r2, r2, #1
 800567a:	9201      	str	r2, [sp, #4]
  WRITE_REG32(&core_regs.common_regs->rst_ctl, greset.d32 );
 800567c:	9a01      	ldr	r2, [sp, #4]
 800567e:	611a      	str	r2, [r3, #16]
 8005680:	4a06      	ldr	r2, [pc, #24]	; (800569c <OTGD_FS_CoreReset+0x48>)
  
  do
  {
    greset.d32 = READ_REG32(&core_regs.common_regs->rst_ctl);
 8005682:	6919      	ldr	r1, [r3, #16]
    if (++count > 200000)
 8005684:	3a01      	subs	r2, #1
  greset.b.csftrst = 1;
  WRITE_REG32(&core_regs.common_regs->rst_ctl, greset.d32 );
  
  do
  {
    greset.d32 = READ_REG32(&core_regs.common_regs->rst_ctl);
 8005686:	9101      	str	r1, [sp, #4]
    if (++count > 200000)
 8005688:	d002      	beq.n	8005690 <OTGD_FS_CoreReset+0x3c>
    {
      break;
    }
  }
  while (greset.b.csftrst == 1);
 800568a:	9901      	ldr	r1, [sp, #4]
 800568c:	07c9      	lsls	r1, r1, #31
 800568e:	d4f8      	bmi.n	8005682 <OTGD_FS_CoreReset+0x2e>

  /* Wait for 3 PHY Clocks*/
  uDELAY(10);
 8005690:	200a      	movs	r0, #10
 8005692:	f7ff ffd7 	bl	8005644 <udelay>
  //NutMicroDelay(10);
  return status;
}
 8005696:	2000      	movs	r0, #0
 8005698:	b002      	add	sp, #8
 800569a:	bd10      	pop	{r4, pc}
 800569c:	00030d41 	.word	0x00030d41
 80056a0:	20000bb8 	.word	0x20000bb8

080056a4 <OTGD_FS_PhyInit>:
* Input          : None
* Output         : None
* Return         : Status
*******************************************************************************/
USB_OTG_Status OTGD_FS_PhyInit(void)
{
 80056a4:	b538      	push	{r3, r4, r5, lr}
  /* Enable the I2C interface and deactivate the power down*/
  gpioctl.d32 = 0;
  gpioctl.b.vbussensingB = 1;
  gpioctl.b.pwdn = 1;
  gpioctl.b.i2cifen = 0;
  WRITE_REG32 (&core_regs.common_regs->gpio, gpioctl.d32);
 80056a6:	4d09      	ldr	r5, [pc, #36]	; (80056cc <OTGD_FS_PhyInit+0x28>)
  gpioctl.d32 = 0;
  usbcfg.d32 = 0;
  
  /* Enable the I2C interface and deactivate the power down*/
  gpioctl.d32 = 0;
  gpioctl.b.vbussensingB = 1;
 80056a8:	2400      	movs	r4, #0
  gpioctl.b.pwdn = 1;
  gpioctl.b.i2cifen = 0;
  WRITE_REG32 (&core_regs.common_regs->gpio, gpioctl.d32);
 80056aa:	682a      	ldr	r2, [r5, #0]
  usbcfg.d32 = 0;
  
  /* Enable the I2C interface and deactivate the power down*/
  gpioctl.d32 = 0;
  gpioctl.b.vbussensingB = 1;
  gpioctl.b.pwdn = 1;
 80056ac:	f44f 2310 	mov.w	r3, #589824	; 0x90000
  gpioctl.b.i2cifen = 0;
 80056b0:	f364 4351 	bfi	r3, r4, #17, #1
  WRITE_REG32 (&core_regs.common_regs->gpio, gpioctl.d32);
 80056b4:	6393      	str	r3, [r2, #56]	; 0x38
  mDELAY(200);
 80056b6:	4806      	ldr	r0, [pc, #24]	; (80056d0 <OTGD_FS_PhyInit+0x2c>)
 80056b8:	f7ff ffc4 	bl	8005644 <udelay>

  /* Program GUSBCFG.OtgUtmifsSel to I2C*/
  usbcfg.d32 = READ_REG32(&core_regs.common_regs->usb_cfg);
 80056bc:	682b      	ldr	r3, [r5, #0]
  usbcfg.b.otgutmifssel = 0;
  WRITE_REG32 (&core_regs.common_regs->usb_cfg, usbcfg.d32);

  return status;
}
 80056be:	4620      	mov	r0, r4
  gpioctl.b.i2cifen = 0;
  WRITE_REG32 (&core_regs.common_regs->gpio, gpioctl.d32);
  mDELAY(200);

  /* Program GUSBCFG.OtgUtmifsSel to I2C*/
  usbcfg.d32 = READ_REG32(&core_regs.common_regs->usb_cfg);
 80056c0:	68da      	ldr	r2, [r3, #12]
  usbcfg.b.otgutmifssel = 0;
 80056c2:	f364 4210 	bfi	r2, r4, #16, #1
  WRITE_REG32 (&core_regs.common_regs->usb_cfg, usbcfg.d32);
 80056c6:	60da      	str	r2, [r3, #12]

  return status;
}
 80056c8:	bd38      	pop	{r3, r4, r5, pc}
 80056ca:	bf00      	nop
 80056cc:	20000bb8 	.word	0x20000bb8
 80056d0:	00030d40 	.word	0x00030d40

080056d4 <OTGD_FS_WritePacket>:

  /* Find the DWORD length, padded by extra bytes as neccessary if MPS
   * is not a multiple of DWORD */
  dword_count =  (bytes + 3) / 4;

  fifo = core_regs.data_fifo[ch_ep_num];
 80056d4:	4b08      	ldr	r3, [pc, #32]	; (80056f8 <OTGD_FS_WritePacket+0x24>)
  uint32_t dword_count = 0 , i = 0;
  __IO uint32_t *fifo;

  /* Find the DWORD length, padded by extra bytes as neccessary if MPS
   * is not a multiple of DWORD */
  dword_count =  (bytes + 3) / 4;
 80056d6:	3203      	adds	r2, #3

  fifo = core_regs.data_fifo[ch_ep_num];
 80056d8:	311c      	adds	r1, #28
* Input          : None
* Output         : None
* Return         : Status
*******************************************************************************/
USB_OTG_Status OTGD_FS_WritePacket(uint8_t *src, uint8_t ch_ep_num, uint16_t bytes)
{
 80056da:	b510      	push	{r4, lr}
  uint32_t dword_count = 0 , i = 0;
  __IO uint32_t *fifo;

  /* Find the DWORD length, padded by extra bytes as neccessary if MPS
   * is not a multiple of DWORD */
  dword_count =  (bytes + 3) / 4;
 80056dc:	1092      	asrs	r2, r2, #2

  fifo = core_regs.data_fifo[ch_ep_num];
 80056de:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]

  for (i = 0; i < dword_count; i++, src += 4)
 80056e2:	2300      	movs	r3, #0
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d004      	beq.n	80056f2 <OTGD_FS_WritePacket+0x1e>
  {
    WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 80056e8:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
   * is not a multiple of DWORD */
  dword_count =  (bytes + 3) / 4;

  fifo = core_regs.data_fifo[ch_ep_num];

  for (i = 0; i < dword_count; i++, src += 4)
 80056ec:	3301      	adds	r3, #1
  {
    WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 80056ee:	6021      	str	r1, [r4, #0]
 80056f0:	e7f8      	b.n	80056e4 <OTGD_FS_WritePacket+0x10>
  }

  return status;
}
 80056f2:	2000      	movs	r0, #0
 80056f4:	bd10      	pop	{r4, pc}
 80056f6:	bf00      	nop
 80056f8:	20000bb8 	.word	0x20000bb8

080056fc <OTGD_FS_ReadPacket>:
void* OTGD_FS_ReadPacket(uint8_t *dest, uint16_t bytes)
{
  uint32_t i = 0;
  uint32_t word_count = (bytes + 3) / 4;

  __IO uint32_t *fifo = core_regs.data_fifo[0];
 80056fc:	4b08      	ldr	r3, [pc, #32]	; (8005720 <OTGD_FS_ReadPacket+0x24>)
* Return         : status
*******************************************************************************/
void* OTGD_FS_ReadPacket(uint8_t *dest, uint16_t bytes)
{
  uint32_t i = 0;
  uint32_t word_count = (bytes + 3) / 4;
 80056fe:	3103      	adds	r1, #3
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
void* OTGD_FS_ReadPacket(uint8_t *dest, uint16_t bytes)
{
 8005700:	b510      	push	{r4, lr}
  uint32_t i = 0;
  uint32_t word_count = (bytes + 3) / 4;
 8005702:	1089      	asrs	r1, r1, #2

  __IO uint32_t *fifo = core_regs.data_fifo[0];
 8005704:	6f1c      	ldr	r4, [r3, #112]	; 0x70
  uint32_t *data_buff = (uint32_t *)dest;

  for (i = 0; i < word_count; i++, data_buff++)
 8005706:	2300      	movs	r3, #0
 8005708:	428b      	cmp	r3, r1
 800570a:	ea4f 0283 	mov.w	r2, r3, lsl #2
 800570e:	d004      	beq.n	800571a <OTGD_FS_ReadPacket+0x1e>
  {
    *data_buff = READ_REG32(fifo);
 8005710:	6822      	ldr	r2, [r4, #0]
 8005712:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  uint32_t word_count = (bytes + 3) / 4;

  __IO uint32_t *fifo = core_regs.data_fifo[0];
  uint32_t *data_buff = (uint32_t *)dest;

  for (i = 0; i < word_count; i++, data_buff++)
 8005716:	3301      	adds	r3, #1
 8005718:	e7f6      	b.n	8005708 <OTGD_FS_ReadPacket+0xc>
  }

  /* Return the buffer pointer because if the transfer is composed of several packets,
     the data of the next packet must be stored following the previous packet's data         */
  return ((void *)data_buff);
}
 800571a:	4410      	add	r0, r2
 800571c:	bd10      	pop	{r4, pc}
 800571e:	bf00      	nop
 8005720:	20000bb8 	.word	0x20000bb8

08005724 <OTGD_FS_SetAddress>:
*******************************************************************************/
USB_OTG_Status OTGD_FS_SetAddress(uint32_t BaseAddress)
{
  uint32_t i = 0;
  USB_OTG_Status status = USB_OTG_OK;
  core_regs.common_regs = (USB_OTG_common_regs *)(BaseAddress + USB_OTG_CORE_GLOBAL_REGS_OFFSET);
 8005724:	4b1a      	ldr	r3, [pc, #104]	; (8005790 <OTGD_FS_SetAddress+0x6c>)
  core_regs.dev_regs =  (USB_OTG_dev_regs  *)  (BaseAddress + USB_OTG_DEV_GLOBAL_REG_OFFSET);
 8005726:	f500 6200 	add.w	r2, r0, #2048	; 0x800
* Input          : BaseAddress
* Output         : None
* Return         : status
*******************************************************************************/
USB_OTG_Status OTGD_FS_SetAddress(uint32_t BaseAddress)
{
 800572a:	b530      	push	{r4, r5, lr}
 800572c:	f103 0108 	add.w	r1, r3, #8
  uint32_t i = 0;
  USB_OTG_Status status = USB_OTG_OK;
  core_regs.common_regs = (USB_OTG_common_regs *)(BaseAddress + USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  core_regs.dev_regs =  (USB_OTG_dev_regs  *)  (BaseAddress + USB_OTG_DEV_GLOBAL_REG_OFFSET);
 8005730:	605a      	str	r2, [r3, #4]
*******************************************************************************/
USB_OTG_Status OTGD_FS_SetAddress(uint32_t BaseAddress)
{
  uint32_t i = 0;
  USB_OTG_Status status = USB_OTG_OK;
  core_regs.common_regs = (USB_OTG_common_regs *)(BaseAddress + USB_OTG_CORE_GLOBAL_REGS_OFFSET);
 8005732:	6018      	str	r0, [r3, #0]
 8005734:	f500 6410 	add.w	r4, r0, #2304	; 0x900
 8005738:	f103 0528 	add.w	r5, r3, #40	; 0x28
 800573c:	461a      	mov	r2, r3
  core_regs.dev_regs =  (USB_OTG_dev_regs  *)  (BaseAddress + USB_OTG_DEV_GLOBAL_REG_OFFSET);

  for (i = 0; i < MAX_EPS_CHANNELS; i++)
  {
    core_regs.inep_regs[i]  = (USB_OTG_dev_in_ep_regs *)  (BaseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + (i * USB_OTG_EP_REG_OFFSET));
 800573e:	f841 4f04 	str.w	r4, [r1, #4]!
 8005742:	f504 7300 	add.w	r3, r4, #512	; 0x200
  uint32_t i = 0;
  USB_OTG_Status status = USB_OTG_OK;
  core_regs.common_regs = (USB_OTG_common_regs *)(BaseAddress + USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  core_regs.dev_regs =  (USB_OTG_dev_regs  *)  (BaseAddress + USB_OTG_DEV_GLOBAL_REG_OFFSET);

  for (i = 0; i < MAX_EPS_CHANNELS; i++)
 8005746:	42a9      	cmp	r1, r5
  {
    core_regs.inep_regs[i]  = (USB_OTG_dev_in_ep_regs *)  (BaseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + (i * USB_OTG_EP_REG_OFFSET));
    core_regs.outep_regs[i] = (USB_OTG_dev_out_ep_regs *) (BaseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + (i * USB_OTG_EP_REG_OFFSET));
 8005748:	620b      	str	r3, [r1, #32]
 800574a:	f104 0420 	add.w	r4, r4, #32
  uint32_t i = 0;
  USB_OTG_Status status = USB_OTG_OK;
  core_regs.common_regs = (USB_OTG_common_regs *)(BaseAddress + USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  core_regs.dev_regs =  (USB_OTG_dev_regs  *)  (BaseAddress + USB_OTG_DEV_GLOBAL_REG_OFFSET);

  for (i = 0; i < MAX_EPS_CHANNELS; i++)
 800574e:	d1f6      	bne.n	800573e <OTGD_FS_SetAddress+0x1a>
  {
    core_regs.inep_regs[i]  = (USB_OTG_dev_in_ep_regs *)  (BaseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + (i * USB_OTG_EP_REG_OFFSET));
    core_regs.outep_regs[i] = (USB_OTG_dev_out_ep_regs *) (BaseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + (i * USB_OTG_EP_REG_OFFSET));
  }

  core_regs.host_regs = (USB_OTG_host_regs *)(BaseAddress + USB_OTG_HOST_GLOBAL_REG_OFFSET);
 8005750:	f500 6380 	add.w	r3, r0, #1024	; 0x400
 8005754:	6093      	str	r3, [r2, #8]
  core_regs.hprt0 = (uint32_t *)(BaseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
 8005756:	f500 6388 	add.w	r3, r0, #1088	; 0x440
 800575a:	66d3      	str	r3, [r2, #108]	; 0x6c
 800575c:	f500 61a0 	add.w	r1, r0, #1280	; 0x500
 8005760:	2300      	movs	r3, #0
 8005762:	18d4      	adds	r4, r2, r3
 8005764:	3304      	adds	r3, #4

  for (i = 0; i < MAX_EPS_CHANNELS; i++)
 8005766:	2b20      	cmp	r3, #32
  {
    core_regs.hc_regs[i] = (USB_OTG_hc_regs *)(BaseAddress + USB_OTG_HOST_CHAN_REGS_OFFSET + (i * USB_OTG_CHAN_REGS_OFFSET));
 8005768:	64e1      	str	r1, [r4, #76]	; 0x4c
 800576a:	f101 0120 	add.w	r1, r1, #32
  }

  core_regs.host_regs = (USB_OTG_host_regs *)(BaseAddress + USB_OTG_HOST_GLOBAL_REG_OFFSET);
  core_regs.hprt0 = (uint32_t *)(BaseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);

  for (i = 0; i < MAX_EPS_CHANNELS; i++)
 800576e:	d1f8      	bne.n	8005762 <OTGD_FS_SetAddress+0x3e>
 8005770:	2301      	movs	r3, #1
 8005772:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8005776:	eb00 3403 	add.w	r4, r0, r3, lsl #12
 800577a:	3301      	adds	r3, #1
  {
    core_regs.hc_regs[i] = (USB_OTG_hc_regs *)(BaseAddress + USB_OTG_HOST_CHAN_REGS_OFFSET + (i * USB_OTG_CHAN_REGS_OFFSET));
  }


  for (i = 0; i < MAX_EPS_CHANNELS; i++)
 800577c:	2b09      	cmp	r3, #9
  {
    core_regs.data_fifo[i] = (uint32_t *)(BaseAddress + USB_OTG_DATA_FIFO_OFFSET + (i * USB_OTG_DATA_FIFO_SIZE));
 800577e:	66cc      	str	r4, [r1, #108]	; 0x6c
  {
    core_regs.hc_regs[i] = (USB_OTG_hc_regs *)(BaseAddress + USB_OTG_HOST_CHAN_REGS_OFFSET + (i * USB_OTG_CHAN_REGS_OFFSET));
  }


  for (i = 0; i < MAX_EPS_CHANNELS; i++)
 8005780:	d1f7      	bne.n	8005772 <OTGD_FS_SetAddress+0x4e>
  {
    core_regs.data_fifo[i] = (uint32_t *)(BaseAddress + USB_OTG_DATA_FIFO_OFFSET + (i * USB_OTG_DATA_FIFO_SIZE));
  }

  core_regs.pcgcctl = (uint32_t *)(BaseAddress + USB_OTG_PCGCCTL_OFFSET);
 8005782:	4b03      	ldr	r3, [pc, #12]	; (8005790 <OTGD_FS_SetAddress+0x6c>)
 8005784:	f500 6060 	add.w	r0, r0, #3584	; 0xe00
 8005788:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90

  return status;
}
 800578c:	2000      	movs	r0, #0
 800578e:	bd30      	pop	{r4, r5, pc}
 8005790:	20000bb8 	.word	0x20000bb8

08005794 <OTGD_FS_CoreInit>:
* Input          : None
* Output         : None
* Return         : Status
*******************************************************************************/
USB_OTG_Status OTGD_FS_CoreInit(void)
{
 8005794:	b510      	push	{r4, lr}
  usbcfg.d32 = 0;

  /* Reset the Controller */
  OTGD_FS_CoreReset();

  usbcfg.d32 = READ_REG32(&core_regs.common_regs->usb_cfg);
 8005796:	4c0b      	ldr	r4, [pc, #44]	; (80057c4 <OTGD_FS_CoreInit+0x30>)
  USB_OTG_usb_cfg_data usbcfg;
  
  usbcfg.d32 = 0;

  /* Reset the Controller */
  OTGD_FS_CoreReset();
 8005798:	f7ff ff5c 	bl	8005654 <OTGD_FS_CoreReset>

  usbcfg.d32 = READ_REG32(&core_regs.common_regs->usb_cfg);
 800579c:	6823      	ldr	r3, [r4, #0]
 800579e:	68da      	ldr	r2, [r3, #12]
  usbcfg.b.physel = 1;
 80057a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  WRITE_REG32 (&core_regs.common_regs->usb_cfg, usbcfg.d32);
 80057a4:	60da      	str	r2, [r3, #12]

  /* init and configure the phy */
  OTGD_FS_PhyInit();
 80057a6:	f7ff ff7d 	bl	80056a4 <OTGD_FS_PhyInit>

  /* Reset after a PHY select and set Host mode */
  OTGD_FS_CoreReset();
 80057aa:	f7ff ff53 	bl	8005654 <OTGD_FS_CoreReset>
  USB_OTG_Status status = USB_OTG_OK;
  USB_OTG_usb_cfg_data usbcfg ;
  
  usbcfg.d32 = 0;

  usbcfg.d32 = READ_REG32(&core_regs.common_regs->usb_cfg);
 80057ae:	6823      	ldr	r3, [r4, #0]

  usbcfg.b.force_dev = 1;

  WRITE_REG32(&core_regs.common_regs->usb_cfg, usbcfg.d32);

  mDELAY(50);
 80057b0:	f24c 3050 	movw	r0, #50000	; 0xc350
  USB_OTG_Status status = USB_OTG_OK;
  USB_OTG_usb_cfg_data usbcfg ;
  
  usbcfg.d32 = 0;

  usbcfg.d32 = READ_REG32(&core_regs.common_regs->usb_cfg);
 80057b4:	68da      	ldr	r2, [r3, #12]

  usbcfg.b.force_dev = 1;
 80057b6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000

  WRITE_REG32(&core_regs.common_regs->usb_cfg, usbcfg.d32);
 80057ba:	60da      	str	r2, [r3, #12]

  mDELAY(50);
 80057bc:	f7ff ff42 	bl	8005644 <udelay>

  /* Set Host or Device Mode */
  SetID();

  return status;
}
 80057c0:	2000      	movs	r0, #0
 80057c2:	bd10      	pop	{r4, pc}
 80057c4:	20000bb8 	.word	0x20000bb8

080057c8 <OTGD_FS_EnableGlobalInt>:
  USB_OTG_ahb_cfg_data ahb_cfg;

  ahb_cfg.d32 = 0;
  
  ahb_cfg.b.glblintrmsk = 1; /* Enable interrupts */
  MODIFY_REG32(&core_regs.common_regs->ahb_cfg, 0, ahb_cfg.d32);
 80057c8:	4b03      	ldr	r3, [pc, #12]	; (80057d8 <OTGD_FS_EnableGlobalInt+0x10>)
  return status;
}
 80057ca:	2000      	movs	r0, #0
  USB_OTG_ahb_cfg_data ahb_cfg;

  ahb_cfg.d32 = 0;
  
  ahb_cfg.b.glblintrmsk = 1; /* Enable interrupts */
  MODIFY_REG32(&core_regs.common_regs->ahb_cfg, 0, ahb_cfg.d32);
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	689a      	ldr	r2, [r3, #8]
 80057d0:	f042 0201 	orr.w	r2, r2, #1
 80057d4:	609a      	str	r2, [r3, #8]
  return status;
}
 80057d6:	4770      	bx	lr
 80057d8:	20000bb8 	.word	0x20000bb8

080057dc <OTGD_FS_DisableGlobalInt>:
  USB_OTG_Status status = USB_OTG_OK;
  USB_OTG_ahb_cfg_data ahbcfg;

  ahbcfg.d32 = 0;
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
  MODIFY_REG32(&core_regs.common_regs->ahb_cfg, ahbcfg.d32, 0);
 80057dc:	4b03      	ldr	r3, [pc, #12]	; (80057ec <OTGD_FS_DisableGlobalInt+0x10>)
  return status;
}
 80057de:	2000      	movs	r0, #0
  USB_OTG_Status status = USB_OTG_OK;
  USB_OTG_ahb_cfg_data ahbcfg;

  ahbcfg.d32 = 0;
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
  MODIFY_REG32(&core_regs.common_regs->ahb_cfg, ahbcfg.d32, 0);
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	689a      	ldr	r2, [r3, #8]
 80057e4:	f022 0201 	bic.w	r2, r2, #1
 80057e8:	609a      	str	r2, [r3, #8]
  return status;
}
 80057ea:	4770      	bx	lr
 80057ec:	20000bb8 	.word	0x20000bb8

080057f0 <OTGD_FS_FlushTxFifo>:
* Input          : FIFO num
* Output         : None
* Return         : status
*******************************************************************************/
USB_OTG_Status OTGD_FS_FlushTxFifo (uint32_t num )
{
 80057f0:	b507      	push	{r0, r1, r2, lr}

  USB_OTG_Status status = USB_OTG_OK;
  __IO USB_OTG_rst_ctl_data greset;
  uint32_t count = 0;

  greset.d32 = 0;
 80057f2:	2300      	movs	r3, #0
 80057f4:	9301      	str	r3, [sp, #4]
    
  greset.b.txfflsh = 1;
 80057f6:	9b01      	ldr	r3, [sp, #4]
 80057f8:	f043 0320 	orr.w	r3, r3, #32
 80057fc:	9301      	str	r3, [sp, #4]
  greset.b.txfnum  = num;
 80057fe:	9b01      	ldr	r3, [sp, #4]
 8005800:	f360 138a 	bfi	r3, r0, #6, #5
 8005804:	9301      	str	r3, [sp, #4]
  WRITE_REG32( &core_regs.common_regs->rst_ctl, greset.d32 );
 8005806:	4b09      	ldr	r3, [pc, #36]	; (800582c <OTGD_FS_FlushTxFifo+0x3c>)
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	9b01      	ldr	r3, [sp, #4]
 800580c:	6113      	str	r3, [r2, #16]
 800580e:	4b08      	ldr	r3, [pc, #32]	; (8005830 <OTGD_FS_FlushTxFifo+0x40>)

  do
  {
    greset.d32 = READ_REG32( &core_regs.common_regs->rst_ctl);
 8005810:	6911      	ldr	r1, [r2, #16]
    if (++count > 200000)
 8005812:	3b01      	subs	r3, #1
  greset.b.txfnum  = num;
  WRITE_REG32( &core_regs.common_regs->rst_ctl, greset.d32 );

  do
  {
    greset.d32 = READ_REG32( &core_regs.common_regs->rst_ctl);
 8005814:	9101      	str	r1, [sp, #4]
    if (++count > 200000)
 8005816:	d002      	beq.n	800581e <OTGD_FS_FlushTxFifo+0x2e>
    {
      break;
    }
  }
  while (greset.b.txfflsh == 1);
 8005818:	9901      	ldr	r1, [sp, #4]
 800581a:	0689      	lsls	r1, r1, #26
 800581c:	d4f8      	bmi.n	8005810 <OTGD_FS_FlushTxFifo+0x20>

  /* Wait for 3 PHY Clocks*/
  uDELAY(3);
 800581e:	2003      	movs	r0, #3
 8005820:	f7ff ff10 	bl	8005644 <udelay>

  return status;
}
 8005824:	2000      	movs	r0, #0
 8005826:	b003      	add	sp, #12
 8005828:	f85d fb04 	ldr.w	pc, [sp], #4
 800582c:	20000bb8 	.word	0x20000bb8
 8005830:	00030d41 	.word	0x00030d41

08005834 <OTGD_FS_FlushRxFifo>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
USB_OTG_Status OTGD_FS_FlushRxFifo( void )
{
 8005834:	b507      	push	{r0, r1, r2, lr}
  USB_OTG_Status status = USB_OTG_OK;
  __IO USB_OTG_rst_ctl_data greset;
  uint32_t count = 0;

  greset.d32 = 0;
 8005836:	2300      	movs	r3, #0
 8005838:	9301      	str	r3, [sp, #4]
  
  greset.b.rxfflsh = 1;
 800583a:	9b01      	ldr	r3, [sp, #4]
 800583c:	f043 0310 	orr.w	r3, r3, #16
 8005840:	9301      	str	r3, [sp, #4]
  WRITE_REG32( &core_regs.common_regs->rst_ctl, greset.d32 );
 8005842:	4b09      	ldr	r3, [pc, #36]	; (8005868 <OTGD_FS_FlushRxFifo+0x34>)
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	9b01      	ldr	r3, [sp, #4]
 8005848:	6113      	str	r3, [r2, #16]
 800584a:	4b08      	ldr	r3, [pc, #32]	; (800586c <OTGD_FS_FlushRxFifo+0x38>)

  do
  {
    greset.d32 = READ_REG32( &core_regs.common_regs->rst_ctl);
 800584c:	6911      	ldr	r1, [r2, #16]
    if (++count > 200000)
 800584e:	3b01      	subs	r3, #1
  greset.b.rxfflsh = 1;
  WRITE_REG32( &core_regs.common_regs->rst_ctl, greset.d32 );

  do
  {
    greset.d32 = READ_REG32( &core_regs.common_regs->rst_ctl);
 8005850:	9101      	str	r1, [sp, #4]
    if (++count > 200000)
 8005852:	d002      	beq.n	800585a <OTGD_FS_FlushRxFifo+0x26>
    {
      break;
    }
  }
  while (greset.b.rxfflsh == 1);
 8005854:	9901      	ldr	r1, [sp, #4]
 8005856:	06c9      	lsls	r1, r1, #27
 8005858:	d4f8      	bmi.n	800584c <OTGD_FS_FlushRxFifo+0x18>

  /* Wait for 3 PHY Clocks*/
  uDELAY(3);
 800585a:	2003      	movs	r0, #3
 800585c:	f7ff fef2 	bl	8005644 <udelay>

  return status;
}
 8005860:	2000      	movs	r0, #0
 8005862:	b003      	add	sp, #12
 8005864:	f85d fb04 	ldr.w	pc, [sp], #4
 8005868:	20000bb8 	.word	0x20000bb8
 800586c:	00030d41 	.word	0x00030d41

08005870 <IsDeviceMode>:
* Output         : None
* Return         : current mode
*******************************************************************************/
static uint32_t GetMode(void)
{
  return (READ_REG32(&core_regs.common_regs->int_sts ) & 0x1);
 8005870:	4b03      	ldr	r3, [pc, #12]	; (8005880 <IsDeviceMode+0x10>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6958      	ldr	r0, [r3, #20]
 8005876:	f000 0001 	and.w	r0, r0, #1
* Return         : num_in_ep
*******************************************************************************/
uint8_t IsDeviceMode(void)
{
  return (GetMode() != HOST_MODE);
}
 800587a:	f080 0001 	eor.w	r0, r0, #1
 800587e:	4770      	bx	lr
 8005880:	20000bb8 	.word	0x20000bb8

08005884 <IsHostMode>:
* Output         : None
* Return         : current mode
*******************************************************************************/
static uint32_t GetMode(void)
{
  return (READ_REG32(&core_regs.common_regs->int_sts ) & 0x1);
 8005884:	4b02      	ldr	r3, [pc, #8]	; (8005890 <IsHostMode+0xc>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	6958      	ldr	r0, [r3, #20]
* Return         : num_in_ep
*******************************************************************************/
uint8_t IsHostMode(void)
{
  return (GetMode() == HOST_MODE);
}
 800588a:	f000 0001 	and.w	r0, r0, #1
 800588e:	4770      	bx	lr
 8005890:	20000bb8 	.word	0x20000bb8

08005894 <OTGD_FS_ReadCoreItr>:
*******************************************************************************/
uint32_t OTGD_FS_ReadCoreItr(void)
{
  uint32_t v = 0;

  v = READ_REG32(&core_regs.common_regs->int_sts);
 8005894:	4b02      	ldr	r3, [pc, #8]	; (80058a0 <OTGD_FS_ReadCoreItr+0xc>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	695a      	ldr	r2, [r3, #20]
  v &= READ_REG32(&core_regs.common_regs->int_msk);
 800589a:	6998      	ldr	r0, [r3, #24]

  return v;
}
 800589c:	4010      	ands	r0, r2
 800589e:	4770      	bx	lr
 80058a0:	20000bb8 	.word	0x20000bb8

080058a4 <OTGD_FS_ReadOtgItr>:
* Output         : None
* Return         : None
*******************************************************************************/
uint32_t OTGD_FS_ReadOtgItr (void)
{
  return (READ_REG32 (&core_regs.common_regs->otg_int));
 80058a4:	4b01      	ldr	r3, [pc, #4]	; (80058ac <OTGD_FS_ReadOtgItr+0x8>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	6858      	ldr	r0, [r3, #4]
}
 80058aa:	4770      	bx	lr
 80058ac:	20000bb8 	.word	0x20000bb8

080058b0 <OTGD_FS_EnableDevInt>:
  USB_OTG_int_msk_data intr_mask;
  
  intr_mask.d32 = 0;

  /* Disable all interrupts. */
  WRITE_REG32( &core_regs.common_regs->int_msk, 0);
 80058b0:	4a37      	ldr	r2, [pc, #220]	; (8005990 <OTGD_FS_EnableDevInt+0xe0>)

  /* Clear any pending interrupts */
  WRITE_REG32( &core_regs.common_regs->int_sts, 0xFFFFFFFF);
 80058b2:	f04f 31ff 	mov.w	r1, #4294967295
  USB_OTG_int_msk_data intr_mask;
  
  intr_mask.d32 = 0;

  /* Disable all interrupts. */
  WRITE_REG32( &core_regs.common_regs->int_msk, 0);
 80058b6:	6812      	ldr	r2, [r2, #0]
{

  USB_OTG_Status status = USB_OTG_OK;
  USB_OTG_int_msk_data intr_mask;
  
  intr_mask.d32 = 0;
 80058b8:	2300      	movs	r3, #0

  /* Disable all interrupts. */
  WRITE_REG32( &core_regs.common_regs->int_msk, 0);
 80058ba:	6193      	str	r3, [r2, #24]

  /* Clear any pending interrupts */
  WRITE_REG32( &core_regs.common_regs->int_sts, 0xFFFFFFFF);
 80058bc:	6151      	str	r1, [r2, #20]
  USB_OTG_int_msk_data int_mask;
  
  int_mask.d32 = 0;

  /* Clear any pending USB_OTG Interrupts */
  WRITE_REG32( &core_regs.common_regs->otg_int, 0xFFFFFFFF);
 80058be:	6051      	str	r1, [r2, #4]

  /* Clear any pending common interrupts */
  WRITE_REG32( &core_regs.common_regs->int_sts, 0xFFFFFFFF);
 80058c0:	6151      	str	r1, [r2, #20]

  WRITE_REG32( &core_regs.common_regs->int_msk, int_mask.d32);
 80058c2:	6193      	str	r3, [r2, #24]

  /* Enable the common interrupts */
  EnableCommonInt();
  
  /* Enable the defined interrupts*/
  if(INTR_MODEMISMATCH) intr_mask.b.modemismatch = 1;
 80058c4:	4b33      	ldr	r3, [pc, #204]	; (8005994 <OTGD_FS_EnableDevInt+0xe4>)
  if(INTR_SOFINTR) intr_mask.b.sofintr = 1;
 80058c6:	4934      	ldr	r1, [pc, #208]	; (8005998 <OTGD_FS_EnableDevInt+0xe8>)

  /* Enable the common interrupts */
  EnableCommonInt();
  
  /* Enable the defined interrupts*/
  if(INTR_MODEMISMATCH) intr_mask.b.modemismatch = 1;
 80058c8:	781b      	ldrb	r3, [r3, #0]
  if(INTR_SOFINTR) intr_mask.b.sofintr = 1;
 80058ca:	7809      	ldrb	r1, [r1, #0]

  /* Enable the common interrupts */
  EnableCommonInt();
  
  /* Enable the defined interrupts*/
  if(INTR_MODEMISMATCH) intr_mask.b.modemismatch = 1;
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	bf0c      	ite	eq
 80058d0:	2300      	moveq	r3, #0
 80058d2:	2302      	movne	r3, #2
  if(INTR_SOFINTR) intr_mask.b.sofintr = 1;
 80058d4:	b109      	cbz	r1, 80058da <OTGD_FS_EnableDevInt+0x2a>
 80058d6:	f043 0308 	orr.w	r3, r3, #8
  if(INTR_RXSTSQLVL) intr_mask.b.rxstsqlvl = 1;
 80058da:	4930      	ldr	r1, [pc, #192]	; (800599c <OTGD_FS_EnableDevInt+0xec>)
 80058dc:	7809      	ldrb	r1, [r1, #0]
 80058de:	b109      	cbz	r1, 80058e4 <OTGD_FS_EnableDevInt+0x34>
 80058e0:	f043 0310 	orr.w	r3, r3, #16
  if( INTR_NPTXFEMPTY ) intr_mask.b.nptxfempty = 1;
 80058e4:	492e      	ldr	r1, [pc, #184]	; (80059a0 <OTGD_FS_EnableDevInt+0xf0>)
 80058e6:	7809      	ldrb	r1, [r1, #0]
 80058e8:	b109      	cbz	r1, 80058ee <OTGD_FS_EnableDevInt+0x3e>
 80058ea:	f043 0320 	orr.w	r3, r3, #32
  if( INTR_GINNAKEFF ) intr_mask.b.ginnakeff = 1;
 80058ee:	492d      	ldr	r1, [pc, #180]	; (80059a4 <OTGD_FS_EnableDevInt+0xf4>)
 80058f0:	7809      	ldrb	r1, [r1, #0]
 80058f2:	b109      	cbz	r1, 80058f8 <OTGD_FS_EnableDevInt+0x48>
 80058f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  if( INTR_GOUTNAKEFF ) intr_mask.b.goutnakeff = 1;
 80058f8:	492b      	ldr	r1, [pc, #172]	; (80059a8 <OTGD_FS_EnableDevInt+0xf8>)
 80058fa:	7809      	ldrb	r1, [r1, #0]
 80058fc:	b109      	cbz	r1, 8005902 <OTGD_FS_EnableDevInt+0x52>
 80058fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  if( INTR_ERLYSUSPEND ) intr_mask.b.erlysuspend = 1;
 8005902:	492a      	ldr	r1, [pc, #168]	; (80059ac <OTGD_FS_EnableDevInt+0xfc>)
 8005904:	7809      	ldrb	r1, [r1, #0]
 8005906:	b109      	cbz	r1, 800590c <OTGD_FS_EnableDevInt+0x5c>
 8005908:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  if( INTR_USBSUSPEND ) intr_mask.b.usbsuspend = 1;
 800590c:	4928      	ldr	r1, [pc, #160]	; (80059b0 <OTGD_FS_EnableDevInt+0x100>)
 800590e:	7809      	ldrb	r1, [r1, #0]
 8005910:	b109      	cbz	r1, 8005916 <OTGD_FS_EnableDevInt+0x66>
 8005912:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  if( INTR_USBRESET ) intr_mask.b.usbreset = 1;
 8005916:	4927      	ldr	r1, [pc, #156]	; (80059b4 <OTGD_FS_EnableDevInt+0x104>)
 8005918:	7809      	ldrb	r1, [r1, #0]
 800591a:	b109      	cbz	r1, 8005920 <OTGD_FS_EnableDevInt+0x70>
 800591c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  if( INTR_ENUMDONE ) intr_mask.b.enumdone = 1;
 8005920:	4925      	ldr	r1, [pc, #148]	; (80059b8 <OTGD_FS_EnableDevInt+0x108>)
 8005922:	7809      	ldrb	r1, [r1, #0]
 8005924:	b109      	cbz	r1, 800592a <OTGD_FS_EnableDevInt+0x7a>
 8005926:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  if( INTR_ISOOUTDROP ) intr_mask.b.isooutdrop = 1;
 800592a:	4924      	ldr	r1, [pc, #144]	; (80059bc <OTGD_FS_EnableDevInt+0x10c>)
 800592c:	7809      	ldrb	r1, [r1, #0]
 800592e:	b109      	cbz	r1, 8005934 <OTGD_FS_EnableDevInt+0x84>
 8005930:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  if( INTR_EOPFRAME ) intr_mask.b.eopframe = 1;
 8005934:	4922      	ldr	r1, [pc, #136]	; (80059c0 <OTGD_FS_EnableDevInt+0x110>)
 8005936:	7809      	ldrb	r1, [r1, #0]
 8005938:	b109      	cbz	r1, 800593e <OTGD_FS_EnableDevInt+0x8e>
 800593a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  if( INTR_EPMISMATCH ) intr_mask.b.epmismatch = 1;
 800593e:	4921      	ldr	r1, [pc, #132]	; (80059c4 <OTGD_FS_EnableDevInt+0x114>)
 8005940:	7809      	ldrb	r1, [r1, #0]
 8005942:	b109      	cbz	r1, 8005948 <OTGD_FS_EnableDevInt+0x98>
 8005944:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  if( INTR_INEPINTR ) intr_mask.b.inepintr = 1;
 8005948:	491f      	ldr	r1, [pc, #124]	; (80059c8 <OTGD_FS_EnableDevInt+0x118>)
 800594a:	7809      	ldrb	r1, [r1, #0]
 800594c:	b109      	cbz	r1, 8005952 <OTGD_FS_EnableDevInt+0xa2>
 800594e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  if( INTR_OUTEPINTR ) intr_mask.b.outepintr = 1;
 8005952:	491e      	ldr	r1, [pc, #120]	; (80059cc <OTGD_FS_EnableDevInt+0x11c>)
 8005954:	7809      	ldrb	r1, [r1, #0]
 8005956:	b109      	cbz	r1, 800595c <OTGD_FS_EnableDevInt+0xac>
 8005958:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
  if( INTR_INCOMPLISOIN ) intr_mask.b.incomplisoin = 1;
 800595c:	491c      	ldr	r1, [pc, #112]	; (80059d0 <OTGD_FS_EnableDevInt+0x120>)
 800595e:	7809      	ldrb	r1, [r1, #0]
 8005960:	b109      	cbz	r1, 8005966 <OTGD_FS_EnableDevInt+0xb6>
 8005962:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  if( INTR_INCOMPLISOOUT ) intr_mask.b.incomplisoout = 1;
 8005966:	491b      	ldr	r1, [pc, #108]	; (80059d4 <OTGD_FS_EnableDevInt+0x124>)
 8005968:	7809      	ldrb	r1, [r1, #0]
 800596a:	b109      	cbz	r1, 8005970 <OTGD_FS_EnableDevInt+0xc0>
 800596c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
  if( INTR_DISCONNECT ) intr_mask.b.disconnect = 1;
 8005970:	4919      	ldr	r1, [pc, #100]	; (80059d8 <OTGD_FS_EnableDevInt+0x128>)
 8005972:	7809      	ldrb	r1, [r1, #0]
 8005974:	b109      	cbz	r1, 800597a <OTGD_FS_EnableDevInt+0xca>
 8005976:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  if( INTR_WKUPINTR ) intr_mask.b.wkupintr = 1;
 800597a:	4918      	ldr	r1, [pc, #96]	; (80059dc <OTGD_FS_EnableDevInt+0x12c>)
 800597c:	7809      	ldrb	r1, [r1, #0]
 800597e:	b109      	cbz	r1, 8005984 <OTGD_FS_EnableDevInt+0xd4>
 8005980:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000

  MODIFY_REG32( &core_regs.common_regs->int_msk, intr_mask.d32, intr_mask.d32);
 8005984:	6991      	ldr	r1, [r2, #24]
  return status;
  
}
 8005986:	2000      	movs	r0, #0
  if( INTR_INCOMPLISOIN ) intr_mask.b.incomplisoin = 1;
  if( INTR_INCOMPLISOOUT ) intr_mask.b.incomplisoout = 1;
  if( INTR_DISCONNECT ) intr_mask.b.disconnect = 1;
  if( INTR_WKUPINTR ) intr_mask.b.wkupintr = 1;

  MODIFY_REG32( &core_regs.common_regs->int_msk, intr_mask.d32, intr_mask.d32);
 8005988:	430b      	orrs	r3, r1
 800598a:	6193      	str	r3, [r2, #24]
  return status;
  
}
 800598c:	4770      	bx	lr
 800598e:	bf00      	nop
 8005990:	20000bb8 	.word	0x20000bb8
 8005994:	080074da 	.word	0x080074da
 8005998:	080074d9 	.word	0x080074d9
 800599c:	080074d8 	.word	0x080074d8
 80059a0:	080074d7 	.word	0x080074d7
 80059a4:	080074d6 	.word	0x080074d6
 80059a8:	080074d5 	.word	0x080074d5
 80059ac:	080074d4 	.word	0x080074d4
 80059b0:	080074d3 	.word	0x080074d3
 80059b4:	080074d2 	.word	0x080074d2
 80059b8:	080074d1 	.word	0x080074d1
 80059bc:	080074d0 	.word	0x080074d0
 80059c0:	080074cf 	.word	0x080074cf
 80059c4:	080074ce 	.word	0x080074ce
 80059c8:	080074cd 	.word	0x080074cd
 80059cc:	080074cc 	.word	0x080074cc
 80059d0:	080074cb 	.word	0x080074cb
 80059d4:	080074ca 	.word	0x080074ca
 80059d8:	080074c8 	.word	0x080074c8
 80059dc:	080074c9 	.word	0x080074c9

080059e0 <OTGD_FS_CoreInitDev>:
* Input          : None
* Output         : None
* Return         : Status
*******************************************************************************/
USB_OTG_Status OTGD_FS_CoreInitDev (void)
{
 80059e0:	b570      	push	{r4, r5, r6, lr}
{
  USB_OTG_dev_cfg_data  dcfg;

  dcfg.d32 = 0;
  
  dcfg.d32 = READ_REG32(&core_regs.dev_regs->dev_cfg);
 80059e2:	4c2f      	ldr	r4, [pc, #188]	; (8005aa0 <OTGD_FS_CoreInitDev+0xc0>)
  USB_OTG_dev_in_ep_msk_data msk;
  uint32_t i = 0;
  
  depctl.d32 = 0;
  dcfg.d32 = 0;
  nptxfifosize.d32 = 0;
 80059e4:	2300      	movs	r3, #0
{
  USB_OTG_dev_cfg_data  dcfg;

  dcfg.d32 = 0;
  
  dcfg.d32 = READ_REG32(&core_regs.dev_regs->dev_cfg);
 80059e6:	6861      	ldr	r1, [r4, #4]
  
  /* set Rx FIFO size */
  WRITE_REG32( &core_regs.common_regs->rx_fifo_siz, RX_FIFO_SIZE);

  /* EP0 TX*/
  nptxfifosize.b.depth     = TX0_FIFO_SIZE;
 80059e8:	4e2e      	ldr	r6, [pc, #184]	; (8005aa4 <OTGD_FS_CoreInitDev+0xc4>)
{
  USB_OTG_dev_cfg_data  dcfg;

  dcfg.d32 = 0;
  
  dcfg.d32 = READ_REG32(&core_regs.dev_regs->dev_cfg);
 80059ea:	6808      	ldr	r0, [r1, #0]
  
  /* set Rx FIFO size */
  WRITE_REG32( &core_regs.common_regs->rx_fifo_siz, RX_FIFO_SIZE);

  /* EP0 TX*/
  nptxfifosize.b.depth     = TX0_FIFO_SIZE;
 80059ec:	8836      	ldrh	r6, [r6, #0]
  USB_OTG_dev_cfg_data  dcfg;

  dcfg.d32 = 0;
  
  dcfg.d32 = READ_REG32(&core_regs.dev_regs->dev_cfg);
  dcfg.b.devspd = 0x3;  /* Full speed PHY */
 80059ee:	f040 0003 	orr.w	r0, r0, #3
  WRITE_REG32(&core_regs.dev_regs->dev_cfg, dcfg.d32);
 80059f2:	6008      	str	r0, [r1, #0]
  
  /* Set device speed */
  InitDevSpeed ();

  /* Restart the Phy Clock */
  WRITE_REG32(core_regs.pcgcctl, 0);
 80059f4:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 80059f8:	461d      	mov	r5, r3
 80059fa:	6003      	str	r3, [r0, #0]

  /* Device configuration register */
  dcfg.d32 = READ_REG32( &core_regs.dev_regs->dev_cfg);
 80059fc:	6808      	ldr	r0, [r1, #0]
  uint32_t i = 0;
  
  depctl.d32 = 0;
  dcfg.d32 = 0;
  nptxfifosize.d32 = 0;
  txfifosize.d32 = 0;
 80059fe:	461a      	mov	r2, r3
  /* Restart the Phy Clock */
  WRITE_REG32(core_regs.pcgcctl, 0);

  /* Device configuration register */
  dcfg.d32 = READ_REG32( &core_regs.dev_regs->dev_cfg);
  dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
 8005a00:	f363 20cc 	bfi	r0, r3, #11, #2
  WRITE_REG32( &core_regs.dev_regs->dev_cfg, dcfg.d32 );
 8005a04:	6008      	str	r0, [r1, #0]
  
  /* set Rx FIFO size */
  WRITE_REG32( &core_regs.common_regs->rx_fifo_siz, RX_FIFO_SIZE);
 8005a06:	4828      	ldr	r0, [pc, #160]	; (8005aa8 <OTGD_FS_CoreInitDev+0xc8>)
 8005a08:	6821      	ldr	r1, [r4, #0]
 8005a0a:	6800      	ldr	r0, [r0, #0]

  /* EP0 TX*/
  nptxfifosize.b.depth     = TX0_FIFO_SIZE;
 8005a0c:	f366 431f 	bfi	r3, r6, #16, #16
  dcfg.d32 = READ_REG32( &core_regs.dev_regs->dev_cfg);
  dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
  WRITE_REG32( &core_regs.dev_regs->dev_cfg, dcfg.d32 );
  
  /* set Rx FIFO size */
  WRITE_REG32( &core_regs.common_regs->rx_fifo_siz, RX_FIFO_SIZE);
 8005a10:	6248      	str	r0, [r1, #36]	; 0x24

  /* EP0 TX*/
  nptxfifosize.b.depth     = TX0_FIFO_SIZE;
  nptxfifosize.b.startaddr = RX_FIFO_SIZE;
 8005a12:	b280      	uxth	r0, r0
 8005a14:	f360 030f 	bfi	r3, r0, #0, #16
  WRITE_REG32( &core_regs.common_regs->np_tx_fifo_siz, nptxfifosize.d32 );
 8005a18:	628b      	str	r3, [r1, #40]	; 0x28

  
  /* EP1 TX*/
  txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
  txfifosize.b.depth = TX1_FIFO_SIZE;
 8005a1a:	4b24      	ldr	r3, [pc, #144]	; (8005aac <OTGD_FS_CoreInitDev+0xcc>)
  nptxfifosize.b.startaddr = RX_FIFO_SIZE;
  WRITE_REG32( &core_regs.common_regs->np_tx_fifo_siz, nptxfifosize.d32 );

  
  /* EP1 TX*/
  txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 8005a1c:	4430      	add	r0, r6
 8005a1e:	b280      	uxth	r0, r0
  txfifosize.b.depth = TX1_FIFO_SIZE;
 8005a20:	881b      	ldrh	r3, [r3, #0]
  nptxfifosize.b.startaddr = RX_FIFO_SIZE;
  WRITE_REG32( &core_regs.common_regs->np_tx_fifo_siz, nptxfifosize.d32 );

  
  /* EP1 TX*/
  txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 8005a22:	f360 020f 	bfi	r2, r0, #0, #16
  txfifosize.b.depth = TX1_FIFO_SIZE;
 8005a26:	f363 421f 	bfi	r2, r3, #16, #16
//  txfifosize.b.depth = TX2_FIFO_SIZE;
//  WRITE_REG32( &core_regs.common_regs->dev_p_tx_fsiz_dieptxf[1], txfifosize.d32 );

  
  /* EP3 TX*/  
  txfifosize.b.startaddr += txfifosize.b.depth;
 8005a2a:	4403      	add	r3, r0

  
  /* EP1 TX*/
  txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
  txfifosize.b.depth = TX1_FIFO_SIZE;
  WRITE_REG32( &core_regs.common_regs->dev_p_tx_fsiz_dieptxf[0], txfifosize.d32 );
 8005a2c:	f8c1 2104 	str.w	r2, [r1, #260]	; 0x104
//  txfifosize.b.depth = TX2_FIFO_SIZE;
//  WRITE_REG32( &core_regs.common_regs->dev_p_tx_fsiz_dieptxf[1], txfifosize.d32 );

  
  /* EP3 TX*/  
  txfifosize.b.startaddr += txfifosize.b.depth;
 8005a30:	f363 020f 	bfi	r2, r3, #0, #16
  txfifosize.b.depth = TX3_FIFO_SIZE;
 8005a34:	4b1e      	ldr	r3, [pc, #120]	; (8005ab0 <OTGD_FS_CoreInitDev+0xd0>)
  WRITE_REG32( &core_regs.common_regs->dev_p_tx_fsiz_dieptxf[2], txfifosize.d32 );

  
  /* Flush the FIFOs */
  OTGD_FS_FlushTxFifo(0x10); /* all Tx FIFOs */
 8005a36:	2010      	movs	r0, #16
//  WRITE_REG32( &core_regs.common_regs->dev_p_tx_fsiz_dieptxf[1], txfifosize.d32 );

  
  /* EP3 TX*/  
  txfifosize.b.startaddr += txfifosize.b.depth;
  txfifosize.b.depth = TX3_FIFO_SIZE;
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f363 421f 	bfi	r2, r3, #16, #16
  WRITE_REG32( &core_regs.common_regs->dev_p_tx_fsiz_dieptxf[2], txfifosize.d32 );
 8005a3e:	f8c1 210c 	str.w	r2, [r1, #268]	; 0x10c

  
  /* Flush the FIFOs */
  OTGD_FS_FlushTxFifo(0x10); /* all Tx FIFOs */
 8005a42:	f7ff fed5 	bl	80057f0 <OTGD_FS_FlushTxFifo>
  OTGD_FS_FlushRxFifo();
 8005a46:	f7ff fef5 	bl	8005834 <OTGD_FS_FlushRxFifo>

  /* Clear all pending Device Interrupts */
  WRITE_REG32( &core_regs.dev_regs->dev_in_ep_msk, 0 );
 8005a4a:	6863      	ldr	r3, [r4, #4]
  WRITE_REG32( &core_regs.dev_regs->dev_out_ep_msk, 0 );
  WRITE_REG32( &core_regs.dev_regs->dev_all_int, 0xFFFFFFFF );
 8005a4c:	f04f 32ff 	mov.w	r2, #4294967295
  /* Flush the FIFOs */
  OTGD_FS_FlushTxFifo(0x10); /* all Tx FIFOs */
  OTGD_FS_FlushRxFifo();

  /* Clear all pending Device Interrupts */
  WRITE_REG32( &core_regs.dev_regs->dev_in_ep_msk, 0 );
 8005a50:	611d      	str	r5, [r3, #16]
  WRITE_REG32( &core_regs.dev_regs->dev_out_ep_msk, 0 );
 8005a52:	615d      	str	r5, [r3, #20]
  WRITE_REG32( &core_regs.dev_regs->dev_all_int, 0xFFFFFFFF );
 8005a54:	619a      	str	r2, [r3, #24]
  WRITE_REG32( &core_regs.dev_regs->dev_all_int_msk, 0 );
 8005a56:	61dd      	str	r5, [r3, #28]
 8005a58:	1963      	adds	r3, r4, r5

  for (i = 0; i <= MAX_TX_FIFOS; i++)
  {
    depctl.d32 = READ_REG32(&core_regs.inep_regs[i]->dev_in_ep_ctl);
 8005a5a:	68da      	ldr	r2, [r3, #12]
 8005a5c:	2600      	movs	r6, #0
 8005a5e:	6813      	ldr	r3, [r2, #0]
 8005a60:	3504      	adds	r5, #4
    if (depctl.b.epena)
    {
      depctl.d32 = 0;
      depctl.b.epdis = 1;
      depctl.b.snak = 1;
 8005a62:	42b3      	cmp	r3, r6
 8005a64:	bfac      	ite	ge
 8005a66:	4633      	movge	r3, r6
 8005a68:	f04f 4390 	movlt.w	r3, #1207959552	; 0x48000000

    WRITE_REG32( &core_regs.inep_regs[i]->dev_in_ep_ctl, depctl.d32);


    WRITE_REG32( &core_regs.inep_regs[i]->dev_in_ep_txfer_siz, 0);
    WRITE_REG32( &core_regs.inep_regs[i]->dev_in_ep_int, 0xFF);
 8005a6c:	21ff      	movs	r1, #255	; 0xff
  WRITE_REG32( &core_regs.dev_regs->dev_in_ep_msk, 0 );
  WRITE_REG32( &core_regs.dev_regs->dev_out_ep_msk, 0 );
  WRITE_REG32( &core_regs.dev_regs->dev_all_int, 0xFFFFFFFF );
  WRITE_REG32( &core_regs.dev_regs->dev_all_int_msk, 0 );

  for (i = 0; i <= MAX_TX_FIFOS; i++)
 8005a6e:	2d14      	cmp	r5, #20
    else
    {
      depctl.d32 = 0;
    }

    WRITE_REG32( &core_regs.inep_regs[i]->dev_in_ep_ctl, depctl.d32);
 8005a70:	6013      	str	r3, [r2, #0]


    WRITE_REG32( &core_regs.inep_regs[i]->dev_in_ep_txfer_siz, 0);
 8005a72:	6116      	str	r6, [r2, #16]
    WRITE_REG32( &core_regs.inep_regs[i]->dev_in_ep_int, 0xFF);
 8005a74:	6091      	str	r1, [r2, #8]
  WRITE_REG32( &core_regs.dev_regs->dev_in_ep_msk, 0 );
  WRITE_REG32( &core_regs.dev_regs->dev_out_ep_msk, 0 );
  WRITE_REG32( &core_regs.dev_regs->dev_all_int, 0xFFFFFFFF );
  WRITE_REG32( &core_regs.dev_regs->dev_all_int_msk, 0 );

  for (i = 0; i <= MAX_TX_FIFOS; i++)
 8005a76:	d1ef      	bne.n	8005a58 <OTGD_FS_CoreInitDev+0x78>
    WRITE_REG32( &core_regs.inep_regs[i]->dev_in_ep_int, 0xFF);
  }

  for (i = 0; i < 1/* NUM_OUT_EPS*/; i++)
  {
    depctl.d32 = READ_REG32(&core_regs.outep_regs[i]->dev_out_ep_ctl);
 8005a78:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005a7a:	6813      	ldr	r3, [r2, #0]
    if (depctl.b.epena)
    {
      depctl.d32 = 0;
      depctl.b.epdis = 1;
      depctl.b.snak = 1;
 8005a7c:	42b3      	cmp	r3, r6
 8005a7e:	bfac      	ite	ge
 8005a80:	4633      	movge	r3, r6
 8005a82:	f04f 4390 	movlt.w	r3, #1207959552	; 0x48000000
    else
    {
      depctl.d32 = 0;
    }

    WRITE_REG32( &core_regs.outep_regs[i]->dev_out_ep_ctl, depctl.d32);
 8005a86:	6013      	str	r3, [r2, #0]
    WRITE_REG32( &core_regs.outep_regs[i]->dev_out_ep_int, 0xFF);
  }

  msk.d32 = 0;
  msk.b.txfifoundrn = 1;
  MODIFY_REG32(&core_regs.dev_regs->dev_in_ep_msk, msk.d32, msk.d32);
 8005a88:	6863      	ldr	r3, [r4, #4]
      depctl.d32 = 0;
    }

    WRITE_REG32( &core_regs.outep_regs[i]->dev_out_ep_ctl, depctl.d32);

    WRITE_REG32( &core_regs.outep_regs[i]->dev_out_ep_txfer_siz, 0);
 8005a8a:	6116      	str	r6, [r2, #16]
    WRITE_REG32( &core_regs.outep_regs[i]->dev_out_ep_int, 0xFF);
 8005a8c:	6091      	str	r1, [r2, #8]
  }

  msk.d32 = 0;
  msk.b.txfifoundrn = 1;
  MODIFY_REG32(&core_regs.dev_regs->dev_in_ep_msk, msk.d32, msk.d32);
 8005a8e:	691a      	ldr	r2, [r3, #16]
 8005a90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a94:	611a      	str	r2, [r3, #16]

  OTGD_FS_EnableDevInt();
 8005a96:	f7ff ff0b 	bl	80058b0 <OTGD_FS_EnableDevInt>

  return status;
}
 8005a9a:	4630      	mov	r0, r6
 8005a9c:	bd70      	pop	{r4, r5, r6, pc}
 8005a9e:	bf00      	nop
 8005aa0:	20000bb8 	.word	0x20000bb8
 8005aa4:	080074e8 	.word	0x080074e8
 8005aa8:	080074ec 	.word	0x080074ec
 8005aac:	080074e4 	.word	0x080074e4
 8005ab0:	080074dc 	.word	0x080074dc

08005ab4 <OTGD_FS_EP0Activate>:
  dsts.d32 = 0;
  diepctl.d32 = 0;
  dctl.d32 = 0;
  
  /* Read the Device Status and Endpoint 0 Control registers */
  dsts.d32 = READ_REG32(&core_regs.dev_regs->dev_sts);
 8005ab4:	4a0a      	ldr	r2, [pc, #40]	; (8005ae0 <OTGD_FS_EP0Activate+0x2c>)
 8005ab6:	6853      	ldr	r3, [r2, #4]
  diepctl.d32 = READ_REG32(&core_regs.inep_regs[0]->dev_in_ep_ctl);
 8005ab8:	68d1      	ldr	r1, [r2, #12]
  dsts.d32 = 0;
  diepctl.d32 = 0;
  dctl.d32 = 0;
  
  /* Read the Device Status and Endpoint 0 Control registers */
  dsts.d32 = READ_REG32(&core_regs.dev_regs->dev_sts);
 8005aba:	6898      	ldr	r0, [r3, #8]
  diepctl.d32 = READ_REG32(&core_regs.inep_regs[0]->dev_in_ep_ctl);
 8005abc:	680a      	ldr	r2, [r1, #0]

  /* Set the MPS of the IN EP based on the enumeration speed */
  switch (dsts.b.enumspd)
 8005abe:	f3c0 0041 	ubfx	r0, r0, #1, #2
 8005ac2:	2802      	cmp	r0, #2
    case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
    case DSTS_ENUMSPD_FS_PHY_48MHZ:
      diepctl.b.mps = DEP0CTL_MPS_64;
      break;
    case DSTS_ENUMSPD_LS_PHY_6MHZ:
      diepctl.b.mps = DEP0CTL_MPS_8;
 8005ac4:	bf06      	itte	eq
 8005ac6:	2003      	moveq	r0, #3
 8005ac8:	f360 020a 	bfieq	r2, r0, #0, #11
  switch (dsts.b.enumspd)
  {
    case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
    case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
    case DSTS_ENUMSPD_FS_PHY_48MHZ:
      diepctl.b.mps = DEP0CTL_MPS_64;
 8005acc:	f36f 020a 	bfcne	r2, #0, #11
    case DSTS_ENUMSPD_LS_PHY_6MHZ:
      diepctl.b.mps = DEP0CTL_MPS_8;
      break;
  }

  WRITE_REG32(&core_regs.inep_regs[0]->dev_in_ep_ctl, diepctl.d32);
 8005ad0:	600a      	str	r2, [r1, #0]
  dctl.b.cgnpinnak = 1;
  MODIFY_REG32(&core_regs.dev_regs->dev_ctl, dctl.d32, dctl.d32);
 8005ad2:	685a      	ldr	r2, [r3, #4]
  
  return status;
}
 8005ad4:	2000      	movs	r0, #0
      break;
  }

  WRITE_REG32(&core_regs.inep_regs[0]->dev_in_ep_ctl, diepctl.d32);
  dctl.b.cgnpinnak = 1;
  MODIFY_REG32(&core_regs.dev_regs->dev_ctl, dctl.d32, dctl.d32);
 8005ad6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ada:	605a      	str	r2, [r3, #4]
  
  return status;
}
 8005adc:	4770      	bx	lr
 8005ade:	bf00      	nop
 8005ae0:	20000bb8 	.word	0x20000bb8

08005ae4 <OTGD_FS_EPActivate>:
* Input          : ep
* Output         : None
* Return         : num_in_ep
*******************************************************************************/
USB_OTG_Status OTGD_FS_EPActivate(USB_OTG_EP *ep)
{
 8005ae4:	b530      	push	{r4, r5, lr}

  depctl.d32 = 0;
  daintmsk.d32 = 0;
  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8005ae6:	7845      	ldrb	r5, [r0, #1]
 8005ae8:	7803      	ldrb	r3, [r0, #0]
 8005aea:	4915      	ldr	r1, [pc, #84]	; (8005b40 <OTGD_FS_EPActivate+0x5c>)
 8005aec:	2d01      	cmp	r5, #1
  USB_OTG_dev_ep_ctl_data depctl;
  __IO uint32_t *addr;
  USB_OTG_dev_all_int_data daintmsk;

  depctl.d32 = 0;
  daintmsk.d32 = 0;
 8005aee:	f04f 0200 	mov.w	r2, #0
  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
  {
    addr = &core_regs.inep_regs[ep->num]->dev_in_ep_ctl;
 8005af2:	eb01 0483 	add.w	r4, r1, r3, lsl #2

  depctl.d32 = 0;
  daintmsk.d32 = 0;
  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8005af6:	d105      	bne.n	8005b04 <OTGD_FS_EPActivate+0x20>
  {
    addr = &core_regs.inep_regs[ep->num]->dev_in_ep_ctl;
    daintmsk.ep.in = 1 << ep->num;
 8005af8:	fa05 f303 	lsl.w	r3, r5, r3
  daintmsk.d32 = 0;
  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
  {
    addr = &core_regs.inep_regs[ep->num]->dev_in_ep_ctl;
 8005afc:	68e4      	ldr	r4, [r4, #12]
    daintmsk.ep.in = 1 << ep->num;
 8005afe:	f363 020f 	bfi	r2, r3, #0, #16
 8005b02:	e005      	b.n	8005b10 <OTGD_FS_EPActivate+0x2c>
  }
  else
  {
    addr = &core_regs.outep_regs[ep->num]->dev_out_ep_ctl;
    daintmsk.ep.out = 1 << ep->num;
 8005b04:	2501      	movs	r5, #1
 8005b06:	fa05 f303 	lsl.w	r3, r5, r3
    addr = &core_regs.inep_regs[ep->num]->dev_in_ep_ctl;
    daintmsk.ep.in = 1 << ep->num;
  }
  else
  {
    addr = &core_regs.outep_regs[ep->num]->dev_out_ep_ctl;
 8005b0a:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
    daintmsk.ep.out = 1 << ep->num;
 8005b0c:	f363 421f 	bfi	r2, r3, #16, #16
  }

  /* If the EP is already active don't change the EP Control
   * register. */
  depctl.d32 = READ_REG32(addr);
 8005b10:	6823      	ldr	r3, [r4, #0]
  if (!depctl.b.usbactep)
 8005b12:	041d      	lsls	r5, r3, #16
 8005b14:	d40d      	bmi.n	8005b32 <OTGD_FS_EPActivate+0x4e>
  {
    depctl.b.mps    = ep->maxpacket;
 8005b16:	6905      	ldr	r5, [r0, #16]
 8005b18:	f365 030a 	bfi	r3, r5, #0, #11
    depctl.b.eptype = ep->type;
 8005b1c:	6885      	ldr	r5, [r0, #8]
    depctl.b.txfnum = ep->tx_fifo_num;
 8005b1e:	6840      	ldr	r0, [r0, #4]
   * register. */
  depctl.d32 = READ_REG32(addr);
  if (!depctl.b.usbactep)
  {
    depctl.b.mps    = ep->maxpacket;
    depctl.b.eptype = ep->type;
 8005b20:	f365 4393 	bfi	r3, r5, #18, #2
    depctl.b.txfnum = ep->tx_fifo_num;
 8005b24:	f360 5399 	bfi	r3, r0, #22, #4
    depctl.b.setd0pid = 1;
    depctl.b.usbactep = 1;
 8005b28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    WRITE_REG32(addr, depctl.d32);
 8005b30:	6023      	str	r3, [r4, #0]
  }

  /* Enable the Interrupt for this EP */
  MODIFY_REG32(&core_regs.dev_regs->dev_all_int_msk, 0, daintmsk.d32);
 8005b32:	684b      	ldr	r3, [r1, #4]
  return status;
}
 8005b34:	2000      	movs	r0, #0
    depctl.b.usbactep = 1;
    WRITE_REG32(addr, depctl.d32);
  }

  /* Enable the Interrupt for this EP */
  MODIFY_REG32(&core_regs.dev_regs->dev_all_int_msk, 0, daintmsk.d32);
 8005b36:	69d9      	ldr	r1, [r3, #28]
 8005b38:	430a      	orrs	r2, r1
 8005b3a:	61da      	str	r2, [r3, #28]
  return status;
}
 8005b3c:	bd30      	pop	{r4, r5, pc}
 8005b3e:	bf00      	nop
 8005b40:	20000bb8 	.word	0x20000bb8

08005b44 <OTGD_FS_EPDeactivate>:
* Input          : ep
* Output         : None
* Return         : num_in_ep
*******************************************************************************/
USB_OTG_Status OTGD_FS_EPDeactivate(USB_OTG_EP *ep)
{
 8005b44:	b530      	push	{r4, r5, lr}

  depctl.d32 = 0;
  daintmsk.d32 = 0;
  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8005b46:	7845      	ldrb	r5, [r0, #1]
 8005b48:	7803      	ldrb	r3, [r0, #0]
 8005b4a:	490e      	ldr	r1, [pc, #56]	; (8005b84 <OTGD_FS_EPDeactivate+0x40>)
  USB_OTG_Status status = USB_OTG_OK;
  USB_OTG_dev_ep_ctl_data depctl;
  __IO uint32_t *addr;
  USB_OTG_dev_all_int_data daintmsk;

  depctl.d32 = 0;
 8005b4c:	2400      	movs	r4, #0
  daintmsk.d32 = 0;
  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8005b4e:	2d01      	cmp	r5, #1
  USB_OTG_dev_ep_ctl_data depctl;
  __IO uint32_t *addr;
  USB_OTG_dev_all_int_data daintmsk;

  depctl.d32 = 0;
  daintmsk.d32 = 0;
 8005b50:	4622      	mov	r2, r4
  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
  {
    addr = &core_regs.inep_regs[ep->num]->dev_in_ep_ctl;
 8005b52:	eb01 0083 	add.w	r0, r1, r3, lsl #2

  depctl.d32 = 0;
  daintmsk.d32 = 0;
  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8005b56:	d105      	bne.n	8005b64 <OTGD_FS_EPDeactivate+0x20>
  {
    addr = &core_regs.inep_regs[ep->num]->dev_in_ep_ctl;
    daintmsk.ep.in = 1 << ep->num;
 8005b58:	fa05 f303 	lsl.w	r3, r5, r3
  daintmsk.d32 = 0;
  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
  {
    addr = &core_regs.inep_regs[ep->num]->dev_in_ep_ctl;
 8005b5c:	68c0      	ldr	r0, [r0, #12]
    daintmsk.ep.in = 1 << ep->num;
 8005b5e:	f363 020f 	bfi	r2, r3, #0, #16
 8005b62:	e005      	b.n	8005b70 <OTGD_FS_EPDeactivate+0x2c>
  }
  else
  {
    addr = &core_regs.outep_regs[ep->num]->dev_out_ep_ctl;
    daintmsk.ep.out = 1 << ep->num;
 8005b64:	2501      	movs	r5, #1
 8005b66:	fa05 f303 	lsl.w	r3, r5, r3
    addr = &core_regs.inep_regs[ep->num]->dev_in_ep_ctl;
    daintmsk.ep.in = 1 << ep->num;
  }
  else
  {
    addr = &core_regs.outep_regs[ep->num]->dev_out_ep_ctl;
 8005b6a:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    daintmsk.ep.out = 1 << ep->num;
 8005b6c:	f363 421f 	bfi	r2, r3, #16, #16

  depctl.b.usbactep = 0;
  WRITE_REG32(addr, depctl.d32);

  /* Disable the Interrupt for this EP */
  MODIFY_REG32(&core_regs.dev_regs->dev_all_int_msk, daintmsk.d32, 0);
 8005b70:	684b      	ldr	r3, [r1, #4]
  {
    addr = &core_regs.outep_regs[ep->num]->dev_out_ep_ctl;
    daintmsk.ep.out = 1 << ep->num;
  }

  depctl.b.usbactep = 0;
 8005b72:	f36f 34cf 	bfc	r4, #15, #1
  WRITE_REG32(addr, depctl.d32);
 8005b76:	6004      	str	r4, [r0, #0]

  /* Disable the Interrupt for this EP */
  MODIFY_REG32(&core_regs.dev_regs->dev_all_int_msk, daintmsk.d32, 0);
 8005b78:	69d9      	ldr	r1, [r3, #28]
  return status;
}
 8005b7a:	2000      	movs	r0, #0

  depctl.b.usbactep = 0;
  WRITE_REG32(addr, depctl.d32);

  /* Disable the Interrupt for this EP */
  MODIFY_REG32(&core_regs.dev_regs->dev_all_int_msk, daintmsk.d32, 0);
 8005b7c:	ea21 0202 	bic.w	r2, r1, r2
 8005b80:	61da      	str	r2, [r3, #28]
  return status;
}
 8005b82:	bd30      	pop	{r4, r5, pc}
 8005b84:	20000bb8 	.word	0x20000bb8

08005b88 <OTGD_FS_EPStartXfer>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
USB_OTG_Status OTGD_FS_EPStartXfer(USB_OTG_EP *ep)
{
 8005b88:	b573      	push	{r0, r1, r4, r5, r6, lr}

  USB_OTG_Status status = USB_OTG_OK;
  __IO USB_OTG_dev_ep_ctl_data depctl;
  USB_OTG_dev_ep_txfer_siz_data deptsiz;

  depctl.d32 = 0;
 8005b8a:	2300      	movs	r3, #0
  deptsiz.d32 = 0;
  
  /* IN endpoint */
  if (ep->is_in == 1)
 8005b8c:	7845      	ldrb	r5, [r0, #1]

  USB_OTG_Status status = USB_OTG_OK;
  __IO USB_OTG_dev_ep_ctl_data depctl;
  USB_OTG_dev_ep_txfer_siz_data deptsiz;

  depctl.d32 = 0;
 8005b8e:	9301      	str	r3, [sp, #4]
 8005b90:	4a36      	ldr	r2, [pc, #216]	; (8005c6c <OTGD_FS_EPStartXfer+0xe4>)
 8005b92:	7803      	ldrb	r3, [r0, #0]
  deptsiz.d32 = 0;
  
  /* IN endpoint */
  if (ep->is_in == 1)
 8005b94:	2d01      	cmp	r5, #1
 8005b96:	6981      	ldr	r1, [r0, #24]
 8005b98:	6886      	ldr	r6, [r0, #8]
  {

    depctl.d32  = READ_REG32(&(core_regs.inep_regs[ep->num]->dev_in_ep_ctl));
 8005b9a:	eb02 0383 	add.w	r3, r2, r3, lsl #2

  depctl.d32 = 0;
  deptsiz.d32 = 0;
  
  /* IN endpoint */
  if (ep->is_in == 1)
 8005b9e:	d12f      	bne.n	8005c00 <OTGD_FS_EPStartXfer+0x78>
  {

    depctl.d32  = READ_REG32(&(core_regs.inep_regs[ep->num]->dev_in_ep_ctl));
 8005ba0:	68dc      	ldr	r4, [r3, #12]
 8005ba2:	6823      	ldr	r3, [r4, #0]
 8005ba4:	9301      	str	r3, [sp, #4]
    deptsiz.d32 = READ_REG32(&(core_regs.inep_regs[ep->num]->dev_in_ep_txfer_siz));
 8005ba6:	6923      	ldr	r3, [r4, #16]

    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
    {
      deptsiz.b.xfersize = 0;
 8005ba8:	f361 0312 	bfi	r3, r1, #0, #19

    depctl.d32  = READ_REG32(&(core_regs.inep_regs[ep->num]->dev_in_ep_ctl));
    deptsiz.d32 = READ_REG32(&(core_regs.inep_regs[ep->num]->dev_in_ep_txfer_siz));

    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 8005bac:	b121      	cbz	r1, 8005bb8 <OTGD_FS_EPStartXfer+0x30>
       * as follows: xfersize = N * maxpacket +
       * short_packet pktcnt = N + (short_packet
       * exist ? 1 : 0)
       */
      deptsiz.b.xfersize = ep->xfer_len;
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 8005bae:	6905      	ldr	r5, [r0, #16]
 8005bb0:	4429      	add	r1, r5
 8005bb2:	3901      	subs	r1, #1
 8005bb4:	fbb1 f5f5 	udiv	r5, r1, r5
 8005bb8:	f365 43dc 	bfi	r3, r5, #19, #10
    }
    WRITE_REG32(&core_regs.inep_regs[ep->num]->dev_in_ep_txfer_siz, deptsiz.d32);

    if (ep->type != EP_TYPE_ISOC)
 8005bbc:	2e01      	cmp	r6, #1
       * exist ? 1 : 0)
       */
      deptsiz.b.xfersize = ep->xfer_len;
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
    }
    WRITE_REG32(&core_regs.inep_regs[ep->num]->dev_in_ep_txfer_siz, deptsiz.d32);
 8005bbe:	6123      	str	r3, [r4, #16]

    if (ep->type != EP_TYPE_ISOC)
 8005bc0:	d007      	beq.n	8005bd2 <OTGD_FS_EPStartXfer+0x4a>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      uint32_t fifoemptymsk = 0;
      fifoemptymsk = 1 << ep->num;
 8005bc2:	7801      	ldrb	r1, [r0, #0]
 8005bc4:	2501      	movs	r5, #1
 8005bc6:	fa05 f101 	lsl.w	r1, r5, r1
      MODIFY_REG32(&core_regs.dev_regs->dev_fifo_empty_msk, 0, fifoemptymsk);
 8005bca:	6853      	ldr	r3, [r2, #4]
 8005bcc:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 8005bce:	4321      	orrs	r1, r4
 8005bd0:	6359      	str	r1, [r3, #52]	; 0x34
    }
   
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
 8005bd2:	9b01      	ldr	r3, [sp, #4]
 8005bd4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005bd8:	9301      	str	r3, [sp, #4]
    depctl.b.epena = 1;
 8005bda:	9b01      	ldr	r3, [sp, #4]
 8005bdc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005be0:	9301      	str	r3, [sp, #4]
    WRITE_REG32(&core_regs.inep_regs[ep->num]->dev_in_ep_ctl, depctl.d32);
 8005be2:	7803      	ldrb	r3, [r0, #0]
 8005be4:	9901      	ldr	r1, [sp, #4]
 8005be6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	6019      	str	r1, [r3, #0]
    
    depctl.d32 = READ_REG32 (&core_regs.inep_regs[0]->dev_in_ep_ctl);
 8005bee:	68d3      	ldr	r3, [r2, #12]
    depctl.b.nextep = ep->num;
 8005bf0:	7801      	ldrb	r1, [r0, #0]
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
    WRITE_REG32(&core_regs.inep_regs[ep->num]->dev_in_ep_ctl, depctl.d32);
    
    depctl.d32 = READ_REG32 (&core_regs.inep_regs[0]->dev_in_ep_ctl);
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	9201      	str	r2, [sp, #4]
    depctl.b.nextep = ep->num;
 8005bf6:	9a01      	ldr	r2, [sp, #4]
 8005bf8:	f361 22ce 	bfi	r2, r1, #11, #4
 8005bfc:	9201      	str	r2, [sp, #4]
 8005bfe:	e02f      	b.n	8005c60 <OTGD_FS_EPStartXfer+0xd8>
    WRITE_REG32 (&core_regs.inep_regs[0]->dev_in_ep_ctl, depctl.d32);    
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = READ_REG32(&(core_regs.outep_regs[ep->num]->dev_out_ep_ctl));
 8005c00:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8005c02:	6904      	ldr	r4, [r0, #16]
 8005c04:	682b      	ldr	r3, [r5, #0]
 8005c06:	9301      	str	r3, [sp, #4]
    deptsiz.d32 = READ_REG32(&(core_regs.outep_regs[ep->num]->dev_out_ep_txfer_siz));
 8005c08:	692b      	ldr	r3, [r5, #16]

    /* Program the transfer size and packet count as follows:
     * pktcnt = N
     * xfersize = N * maxpacket
     */
    if (ep->xfer_len == 0)
 8005c0a:	b929      	cbnz	r1, 8005c18 <OTGD_FS_EPStartXfer+0x90>
    {
      deptsiz.b.xfersize = ep->maxpacket;
 8005c0c:	f364 0312 	bfi	r3, r4, #0, #19
      deptsiz.b.pktcnt = 1;
 8005c10:	2101      	movs	r1, #1
 8005c12:	f361 43dc 	bfi	r3, r1, #19, #10
 8005c16:	e00a      	b.n	8005c2e <OTGD_FS_EPStartXfer+0xa6>
    }
    else
    {
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
 8005c18:	4421      	add	r1, r4
 8005c1a:	3901      	subs	r1, #1
 8005c1c:	fbb1 f1f4 	udiv	r1, r1, r4
 8005c20:	f361 43dc 	bfi	r3, r1, #19, #10
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 8005c24:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8005c28:	434c      	muls	r4, r1
 8005c2a:	f364 0312 	bfi	r3, r4, #0, #19
    }
    WRITE_REG32(&core_regs.outep_regs[ep->num]->dev_out_ep_txfer_siz, deptsiz.d32);

    if (ep->type == EP_TYPE_ISOC)
 8005c2e:	2e01      	cmp	r6, #1
    else
    {
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
    }
    WRITE_REG32(&core_regs.outep_regs[ep->num]->dev_out_ep_txfer_siz, deptsiz.d32);
 8005c30:	612b      	str	r3, [r5, #16]

    if (ep->type == EP_TYPE_ISOC)
 8005c32:	d109      	bne.n	8005c48 <OTGD_FS_EPStartXfer+0xc0>
    {

      if (ep->even_odd_frame)
 8005c34:	7b43      	ldrb	r3, [r0, #13]
 8005c36:	b11b      	cbz	r3, 8005c40 <OTGD_FS_EPStartXfer+0xb8>
      {
        depctl.b.setd1pid = 1;
 8005c38:	9b01      	ldr	r3, [sp, #4]
 8005c3a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005c3e:	e002      	b.n	8005c46 <OTGD_FS_EPStartXfer+0xbe>
      }
      else
      {
        depctl.b.setd0pid = 1;
 8005c40:	9b01      	ldr	r3, [sp, #4]
 8005c42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c46:	9301      	str	r3, [sp, #4]
      }
    }

    /* EP enable */
    depctl.b.cnak = 1;
 8005c48:	9b01      	ldr	r3, [sp, #4]
 8005c4a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005c4e:	9301      	str	r3, [sp, #4]
    depctl.b.epena = 1;
 8005c50:	9b01      	ldr	r3, [sp, #4]
 8005c52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005c56:	9301      	str	r3, [sp, #4]

    WRITE_REG32(&core_regs.outep_regs[ep->num]->dev_out_ep_ctl, depctl.d32);
 8005c58:	7803      	ldrb	r3, [r0, #0]
 8005c5a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8005c5e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005c60:	9a01      	ldr	r2, [sp, #4]

  }
  return status;
}
 8005c62:	2000      	movs	r0, #0

    /* EP enable */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;

    WRITE_REG32(&core_regs.outep_regs[ep->num]->dev_out_ep_ctl, depctl.d32);
 8005c64:	601a      	str	r2, [r3, #0]

  }
  return status;
}
 8005c66:	b002      	add	sp, #8
 8005c68:	bd70      	pop	{r4, r5, r6, pc}
 8005c6a:	bf00      	nop
 8005c6c:	20000bb8 	.word	0x20000bb8

08005c70 <OTGD_FS_EP0StartXfer>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
USB_OTG_Status OTGD_FS_EP0StartXfer(USB_OTG_EP *ep)
{
 8005c70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  depctl.d32 = 0;
  deptsiz.d32 = 0;
  
  /* IN endpoint */
  if (ep->is_in == 1)
 8005c72:	7843      	ldrb	r3, [r0, #1]
 8005c74:	492f      	ldr	r1, [pc, #188]	; (8005d34 <OTGD_FS_EP0StartXfer+0xc4>)
 8005c76:	2b01      	cmp	r3, #1
 8005c78:	6982      	ldr	r2, [r0, #24]
 8005c7a:	d127      	bne.n	8005ccc <OTGD_FS_EP0StartXfer+0x5c>
  {
    in_regs = core_regs.inep_regs[0];
 8005c7c:	68cc      	ldr	r4, [r1, #12]
    depctl.d32  = READ_REG32(&in_regs->dev_in_ep_ctl);
 8005c7e:	6823      	ldr	r3, [r4, #0]
    deptsiz.d32 = READ_REG32(&in_regs->dev_in_ep_txfer_siz);
 8005c80:	6926      	ldr	r6, [r4, #16]
 8005c82:	9600      	str	r6, [sp, #0]
 8005c84:	b2f5      	uxtb	r5, r6
 8005c86:	f3c6 4707 	ubfx	r7, r6, #16, #8

    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 8005c8a:	b132      	cbz	r2, 8005c9a <OTGD_FS_EP0StartXfer+0x2a>
      deptsiz.b.xfersize = 0;
      deptsiz.b.pktcnt = 1;
    }
    else
    {
      if (ep->xfer_len > ep->maxpacket)
 8005c8c:	6906      	ldr	r6, [r0, #16]
 8005c8e:	42b2      	cmp	r2, r6
 8005c90:	d903      	bls.n	8005c9a <OTGD_FS_EP0StartXfer+0x2a>
      {
        ep->xfer_len = ep->maxpacket;
 8005c92:	6186      	str	r6, [r0, #24]
        deptsiz.b.xfersize = ep->maxpacket;
 8005c94:	f366 0506 	bfi	r5, r6, #0, #7
 8005c98:	e001      	b.n	8005c9e <OTGD_FS_EP0StartXfer+0x2e>
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
 8005c9a:	f362 0506 	bfi	r5, r2, #0, #7
      }
      deptsiz.b.pktcnt = 1;
 8005c9e:	f047 0708 	orr.w	r7, r7, #8
        ep->xfer_len = ep->maxpacket;
        deptsiz.b.xfersize = ep->maxpacket;
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
 8005ca2:	f88d 5000 	strb.w	r5, [sp]
      }
      deptsiz.b.pktcnt = 1;
 8005ca6:	f88d 7002 	strb.w	r7, [sp, #2]

    }
    WRITE_REG32(&in_regs->dev_in_ep_txfer_siz, deptsiz.d32);
 8005caa:	9a00      	ldr	r2, [sp, #0]

    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
 8005cac:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
        deptsiz.b.xfersize = ep->xfer_len;
      }
      deptsiz.b.pktcnt = 1;

    }
    WRITE_REG32(&in_regs->dev_in_ep_txfer_siz, deptsiz.d32);
 8005cb0:	6122      	str	r2, [r4, #16]

    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
    WRITE_REG32(&in_regs->dev_in_ep_ctl, depctl.d32);
 8005cb2:	6023      	str	r3, [r4, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0)
 8005cb4:	6983      	ldr	r3, [r0, #24]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d038      	beq.n	8005d2c <OTGD_FS_EP0StartXfer+0xbc>
    {
      fifoemptymsk |= 1 << ep->num;
 8005cba:	7802      	ldrb	r2, [r0, #0]
 8005cbc:	2001      	movs	r0, #1
 8005cbe:	fa00 f202 	lsl.w	r2, r0, r2
      MODIFY_REG32(&core_regs.dev_regs->dev_fifo_empty_msk, 0, fifoemptymsk);
 8005cc2:	684b      	ldr	r3, [r1, #4]
 8005cc4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005cc6:	430a      	orrs	r2, r1
 8005cc8:	635a      	str	r2, [r3, #52]	; 0x34
 8005cca:	e02f      	b.n	8005d2c <OTGD_FS_EP0StartXfer+0xbc>
    }
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = READ_REG32(&core_regs.outep_regs[ep->num]->dev_out_ep_ctl);
 8005ccc:	7803      	ldrb	r3, [r0, #0]
 8005cce:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8005cd2:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8005cd4:	682b      	ldr	r3, [r5, #0]
    deptsiz.d32 = READ_REG32(&core_regs.outep_regs[ep->num]->dev_out_ep_txfer_siz);
 8005cd6:	692c      	ldr	r4, [r5, #16]
 8005cd8:	9400      	str	r4, [sp, #0]
 8005cda:	b2e6      	uxtb	r6, r4
 8005cdc:	f3c4 4707 	ubfx	r7, r4, #16, #8
 8005ce0:	6904      	ldr	r4, [r0, #16]

    /* Program the transfer size and packet count as follows:
     * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
     * pktcnt = N           */
    if (ep->xfer_len == 0)
 8005ce2:	b942      	cbnz	r2, 8005cf6 <OTGD_FS_EP0StartXfer+0x86>
    {
      deptsiz.b.xfersize = ep->maxpacket;
 8005ce4:	f364 0606 	bfi	r6, r4, #0, #7
      deptsiz.b.pktcnt = 1;
 8005ce8:	f047 0708 	orr.w	r7, r7, #8
    /* Program the transfer size and packet count as follows:
     * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
     * pktcnt = N           */
    if (ep->xfer_len == 0)
    {
      deptsiz.b.xfersize = ep->maxpacket;
 8005cec:	f88d 6000 	strb.w	r6, [sp]
      deptsiz.b.pktcnt = 1;
 8005cf0:	f88d 7002 	strb.w	r7, [sp, #2]
 8005cf4:	e011      	b.n	8005d1a <OTGD_FS_EP0StartXfer+0xaa>
    }
    else
    {
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
 8005cf6:	4422      	add	r2, r4
 8005cf8:	3a01      	subs	r2, #1
 8005cfa:	fbb2 f2f4 	udiv	r2, r2, r4
 8005cfe:	f362 07c3 	bfi	r7, r2, #3, #1
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 8005d02:	f004 047f 	and.w	r4, r4, #127	; 0x7f
 8005d06:	f002 0201 	and.w	r2, r2, #1
 8005d0a:	4354      	muls	r4, r2
 8005d0c:	4632      	mov	r2, r6
 8005d0e:	f364 0206 	bfi	r2, r4, #0, #7
      deptsiz.b.xfersize = ep->maxpacket;
      deptsiz.b.pktcnt = 1;
    }
    else
    {
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
 8005d12:	f88d 7002 	strb.w	r7, [sp, #2]
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 8005d16:	f88d 2000 	strb.w	r2, [sp]
    }

    WRITE_REG32(&core_regs.outep_regs[ep->num]->dev_out_ep_txfer_siz, deptsiz.d32);
 8005d1a:	9a00      	ldr	r2, [sp, #0]

    /* EP enable */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
 8005d1c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
    {
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
    }

    WRITE_REG32(&core_regs.outep_regs[ep->num]->dev_out_ep_txfer_siz, deptsiz.d32);
 8005d20:	612a      	str	r2, [r5, #16]

    /* EP enable */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
    WRITE_REG32 (&(core_regs.outep_regs[ep->num]->dev_out_ep_ctl), depctl.d32);
 8005d22:	7802      	ldrb	r2, [r0, #0]
 8005d24:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005d28:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005d2a:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 8005d2c:	2000      	movs	r0, #0
 8005d2e:	b003      	add	sp, #12
 8005d30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d32:	bf00      	nop
 8005d34:	20000bb8 	.word	0x20000bb8

08005d38 <OTGD_FS_EPSetStall>:
  __IO uint32_t *depctl_addr;

  depctl.d32 = 0;
  
  
  if (ep->is_in == 1)
 8005d38:	7843      	ldrb	r3, [r0, #1]
 8005d3a:	7802      	ldrb	r2, [r0, #0]
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	4b09      	ldr	r3, [pc, #36]	; (8005d64 <OTGD_FS_EPSetStall+0x2c>)
  {
    depctl_addr = &(core_regs.inep_regs[ep->num]->dev_in_ep_ctl);
 8005d40:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  __IO uint32_t *depctl_addr;

  depctl.d32 = 0;
  
  
  if (ep->is_in == 1)
 8005d44:	d106      	bne.n	8005d54 <OTGD_FS_EPSetStall+0x1c>
  {
    depctl_addr = &(core_regs.inep_regs[ep->num]->dev_in_ep_ctl);
 8005d46:	68da      	ldr	r2, [r3, #12]
    depctl.d32 = READ_REG32(depctl_addr);
 8005d48:	6813      	ldr	r3, [r2, #0]

    /* set the disable and stall bits */
    if (depctl.b.epena)
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	da04      	bge.n	8005d58 <OTGD_FS_EPSetStall+0x20>
    {
      depctl.b.epdis = 1;
 8005d4e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005d52:	e001      	b.n	8005d58 <OTGD_FS_EPSetStall+0x20>
    depctl.b.stall = 1;
    WRITE_REG32(depctl_addr, depctl.d32);
  }
  else
  {
    depctl_addr = &(core_regs.outep_regs[ep->num]->dev_out_ep_ctl);
 8005d54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    depctl.d32 = READ_REG32(depctl_addr);
 8005d56:	6813      	ldr	r3, [r2, #0]

    /* set the stall bit */
    depctl.b.stall = 1;
 8005d58:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    WRITE_REG32(depctl_addr, depctl.d32);
 8005d5c:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 8005d5e:	2000      	movs	r0, #0
 8005d60:	4770      	bx	lr
 8005d62:	bf00      	nop
 8005d64:	20000bb8 	.word	0x20000bb8

08005d68 <OTGD_FS_EPClearStall>:
  __IO uint32_t *depctl_addr;

  
  depctl.d32 = 0;
  
  if (ep->is_in == 1)
 8005d68:	7843      	ldrb	r3, [r0, #1]
 8005d6a:	7802      	ldrb	r2, [r0, #0]
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	4b09      	ldr	r3, [pc, #36]	; (8005d94 <OTGD_FS_EPClearStall+0x2c>)
  depctl.d32 = READ_REG32(depctl_addr);
   
  /* clear the stall bits */
  depctl.b.stall = 0;

  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8005d70:	6881      	ldr	r1, [r0, #8]
  
  depctl.d32 = 0;
  
  if (ep->is_in == 1)
  {
    depctl_addr = &(core_regs.inep_regs[ep->num]->dev_in_ep_ctl);
 8005d72:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8005d76:	bf0c      	ite	eq
 8005d78:	68da      	ldreq	r2, [r3, #12]
  }
  else
  {
    depctl_addr = &(core_regs.outep_regs[ep->num]->dev_out_ep_ctl);
 8005d7a:	6ada      	ldrne	r2, [r3, #44]	; 0x2c
  depctl.d32 = READ_REG32(depctl_addr);
   
  /* clear the stall bits */
  depctl.b.stall = 0;

  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8005d7c:	3902      	subs	r1, #2
  {
    depctl_addr = &(core_regs.outep_regs[ep->num]->dev_out_ep_ctl);
  }

  
  depctl.d32 = READ_REG32(depctl_addr);
 8005d7e:	6813      	ldr	r3, [r2, #0]
   
  /* clear the stall bits */
  depctl.b.stall = 0;

  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8005d80:	2901      	cmp	r1, #1

  
  depctl.d32 = READ_REG32(depctl_addr);
   
  /* clear the stall bits */
  depctl.b.stall = 0;
 8005d82:	f36f 5355 	bfc	r3, #21, #1

  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
  {
    depctl.b.setd0pid = 1; /* DATA0 */
 8005d86:	bf98      	it	ls
 8005d88:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
  }

  WRITE_REG32(depctl_addr, depctl.d32);
 8005d8c:	6013      	str	r3, [r2, #0]
  return status;
}
 8005d8e:	2000      	movs	r0, #0
 8005d90:	4770      	bx	lr
 8005d92:	bf00      	nop
 8005d94:	20000bb8 	.word	0x20000bb8

08005d98 <OTGD_FS_ReadDevAllOutEp_itr>:
*******************************************************************************/
uint32_t OTGD_FS_ReadDevAllOutEp_itr(void)
{
  uint32_t v = 0;
  
  v  = READ_REG32(&core_regs.dev_regs->dev_all_int);
 8005d98:	4b03      	ldr	r3, [pc, #12]	; (8005da8 <OTGD_FS_ReadDevAllOutEp_itr+0x10>)
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	699a      	ldr	r2, [r3, #24]
  v &= READ_REG32(&core_regs.dev_regs->dev_all_int_msk);
 8005d9e:	69d8      	ldr	r0, [r3, #28]
 8005da0:	4010      	ands	r0, r2
  return ((v & 0xffff0000) >> 16);
}
 8005da2:	0c00      	lsrs	r0, r0, #16
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop
 8005da8:	20000bb8 	.word	0x20000bb8

08005dac <OTGD_FS_ReadDevOutEP_itr>:
*******************************************************************************/
uint32_t OTGD_FS_ReadDevOutEP_itr(USB_OTG_EP *ep)
{
  uint32_t v = 0;
  
  v  = READ_REG32(&core_regs.outep_regs[ep->num]->dev_out_ep_int);
 8005dac:	7802      	ldrb	r2, [r0, #0]
 8005dae:	4b04      	ldr	r3, [pc, #16]	; (8005dc0 <OTGD_FS_ReadDevOutEP_itr+0x14>)
 8005db0:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8005db4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  v &= READ_REG32(&core_regs.dev_regs->dev_out_ep_msk);
 8005db6:	685b      	ldr	r3, [r3, #4]
*******************************************************************************/
uint32_t OTGD_FS_ReadDevOutEP_itr(USB_OTG_EP *ep)
{
  uint32_t v = 0;
  
  v  = READ_REG32(&core_regs.outep_regs[ep->num]->dev_out_ep_int);
 8005db8:	6892      	ldr	r2, [r2, #8]
  v &= READ_REG32(&core_regs.dev_regs->dev_out_ep_msk);
 8005dba:	6958      	ldr	r0, [r3, #20]
  return v;
}
 8005dbc:	4010      	ands	r0, r2
 8005dbe:	4770      	bx	lr
 8005dc0:	20000bb8 	.word	0x20000bb8

08005dc4 <OTGD_FS_ReadDevAllInEPItr>:
*******************************************************************************/
uint32_t OTGD_FS_ReadDevAllInEPItr(void)
{
  uint32_t v = 0;
  
  v = READ_REG32(&core_regs.dev_regs->dev_all_int);
 8005dc4:	4b03      	ldr	r3, [pc, #12]	; (8005dd4 <OTGD_FS_ReadDevAllInEPItr+0x10>)
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	6998      	ldr	r0, [r3, #24]
  v &= READ_REG32(&core_regs.dev_regs->dev_all_int_msk);
 8005dca:	69db      	ldr	r3, [r3, #28]
 8005dcc:	4018      	ands	r0, r3
  return (v & 0xffff);
}
 8005dce:	b280      	uxth	r0, r0
 8005dd0:	4770      	bx	lr
 8005dd2:	bf00      	nop
 8005dd4:	20000bb8 	.word	0x20000bb8

08005dd8 <OTGD_FS_Dev_GetEPStatus>:
  __IO uint32_t *depctl_addr;
  uint32_t Status = 0;
  
  depctl.d32 = 0;

  if (ep->is_in == 1)
 8005dd8:	7842      	ldrb	r2, [r0, #1]
 8005dda:	4b11      	ldr	r3, [pc, #68]	; (8005e20 <OTGD_FS_Dev_GetEPStatus+0x48>)
 8005ddc:	7801      	ldrb	r1, [r0, #0]
 8005dde:	2a01      	cmp	r2, #1
  {
    depctl_addr = &(core_regs.inep_regs[ep->num]->dev_in_ep_ctl);
 8005de0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8005de4:	bf0c      	ite	eq
 8005de6:	68db      	ldreq	r3, [r3, #12]
  }
  else
  {
    depctl_addr = &(core_regs.outep_regs[ep->num]->dev_out_ep_ctl);
 8005de8:	6adb      	ldrne	r3, [r3, #44]	; 0x2c
  }

  depctl.d32 = READ_REG32(depctl_addr);

  /* Process for IN endpoint */
  if (ep->is_in == 1)
 8005dea:	2a01      	cmp	r2, #1
  else
  {
    depctl_addr = &(core_regs.outep_regs[ep->num]->dev_out_ep_ctl);
  }

  depctl.d32 = READ_REG32(depctl_addr);
 8005dec:	681b      	ldr	r3, [r3, #0]

  /* Process for IN endpoint */
  if (ep->is_in == 1)
 8005dee:	d107      	bne.n	8005e00 <OTGD_FS_Dev_GetEPStatus+0x28>
  {
    if (depctl.b.stall == 1)  
 8005df0:	0299      	lsls	r1, r3, #10
 8005df2:	d40f      	bmi.n	8005e14 <OTGD_FS_Dev_GetEPStatus+0x3c>
      Status = DEV_EP_TX_STALL;
    else if (depctl.b.naksts == 1)
 8005df4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      Status = DEV_EP_TX_NAK;
 8005df8:	bf0c      	ite	eq
 8005dfa:	2030      	moveq	r0, #48	; 0x30
 8005dfc:	2020      	movne	r0, #32
 8005dfe:	4770      	bx	lr
      Status = DEV_EP_TX_VALID; 
  } 
  /* Process for OUT endpoint */
  else 
  {
    if (depctl.b.stall == 1)  
 8005e00:	029a      	lsls	r2, r3, #10
 8005e02:	d409      	bmi.n	8005e18 <OTGD_FS_Dev_GetEPStatus+0x40>
      Status = DEV_EP_RX_STALL;
    else if (depctl.b.naksts == 1)
 8005e04:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      Status = DEV_EP_RX_NAK;
 8005e08:	bf0c      	ite	eq
 8005e0a:	f44f 5040 	moveq.w	r0, #12288	; 0x3000
 8005e0e:	f44f 5000 	movne.w	r0, #8192	; 0x2000
 8005e12:	4770      	bx	lr

  /* Process for IN endpoint */
  if (ep->is_in == 1)
  {
    if (depctl.b.stall == 1)  
      Status = DEV_EP_TX_STALL;
 8005e14:	2010      	movs	r0, #16
 8005e16:	4770      	bx	lr
  } 
  /* Process for OUT endpoint */
  else 
  {
    if (depctl.b.stall == 1)  
      Status = DEV_EP_RX_STALL;
 8005e18:	f44f 5080 	mov.w	r0, #4096	; 0x1000
      Status = DEV_EP_RX_VALID; 
  }
  
  /* Return the current status */
  return Status;
}
 8005e1c:	4770      	bx	lr
 8005e1e:	bf00      	nop
 8005e20:	20000bb8 	.word	0x20000bb8

08005e24 <OTGD_FS_Dev_SetEPStatus>:
*                  - Status: new status to be set
* Output         : None
* Return         : None
*******************************************************************************/
void OTGD_FS_Dev_SetEPStatus(USB_OTG_EP *ep, uint32_t Status)
{
 8005e24:	b510      	push	{r4, lr}
 8005e26:	4b1f      	ldr	r3, [pc, #124]	; (8005ea4 <OTGD_FS_Dev_SetEPStatus+0x80>)
 8005e28:	7802      	ldrb	r2, [r0, #0]
  __IO uint32_t *depctl_addr;

  depctl.d32 = 0;
  
  
  if (ep->is_in == 1)
 8005e2a:	7844      	ldrb	r4, [r0, #1]
  {
    depctl_addr = &(core_regs.inep_regs[ep->num]->dev_in_ep_ctl);
 8005e2c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  __IO uint32_t *depctl_addr;

  depctl.d32 = 0;
  
  
  if (ep->is_in == 1)
 8005e30:	2c01      	cmp	r4, #1
  {
    depctl_addr = &(core_regs.inep_regs[ep->num]->dev_in_ep_ctl);
 8005e32:	bf0c      	ite	eq
 8005e34:	68da      	ldreq	r2, [r3, #12]
  }
  else
  {
    depctl_addr = &(core_regs.outep_regs[ep->num]->dev_out_ep_ctl);
 8005e36:	6ada      	ldrne	r2, [r3, #44]	; 0x2c
  }

  depctl.d32 = READ_REG32(depctl_addr);

  /* Process for IN endpoint */
  if (ep->is_in == 1)
 8005e38:	2c01      	cmp	r4, #1
  else
  {
    depctl_addr = &(core_regs.outep_regs[ep->num]->dev_out_ep_ctl);
  }

  depctl.d32 = READ_REG32(depctl_addr);
 8005e3a:	6813      	ldr	r3, [r2, #0]

  /* Process for IN endpoint */
  if (ep->is_in == 1)
 8005e3c:	d11d      	bne.n	8005e7a <OTGD_FS_Dev_SetEPStatus+0x56>
  {
    if (Status == DEV_EP_TX_STALL)  
 8005e3e:	2910      	cmp	r1, #16
 8005e40:	d103      	bne.n	8005e4a <OTGD_FS_Dev_SetEPStatus+0x26>
  {
    depctl.b.setd0pid = 1; /* DATA0 */
  }

  WRITE_REG32(depctl_addr, depctl.d32); 
}
 8005e42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* Process for IN endpoint */
  if (ep->is_in == 1)
  {
    if (Status == DEV_EP_TX_STALL)  
    {
      OTGD_FS_EPSetStall(ep); return;
 8005e46:	f7ff bf77 	b.w	8005d38 <OTGD_FS_EPSetStall>
    }
    else if (Status == DEV_EP_TX_NAK)
 8005e4a:	2920      	cmp	r1, #32
 8005e4c:	d102      	bne.n	8005e54 <OTGD_FS_Dev_SetEPStatus+0x30>
      depctl.b.snak = 1;
 8005e4e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005e52:	e01e      	b.n	8005e92 <OTGD_FS_Dev_SetEPStatus+0x6e>
    else if (Status == DEV_EP_TX_VALID)
 8005e54:	2930      	cmp	r1, #48	; 0x30
 8005e56:	d10c      	bne.n	8005e72 <OTGD_FS_Dev_SetEPStatus+0x4e>
    {
      if (depctl.b.stall == 1)
 8005e58:	0299      	lsls	r1, r3, #10
 8005e5a:	d505      	bpl.n	8005e68 <OTGD_FS_Dev_SetEPStatus+0x44>
      {  
        ep->even_odd_frame = 0;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	7343      	strb	r3, [r0, #13]
  {
    depctl.b.setd0pid = 1; /* DATA0 */
  }

  WRITE_REG32(depctl_addr, depctl.d32); 
}
 8005e60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    else if (Status == DEV_EP_TX_VALID)
    {
      if (depctl.b.stall == 1)
      {  
        ep->even_odd_frame = 0;
        OTGD_FS_EPClearStall(ep);
 8005e64:	f7ff bf80 	b.w	8005d68 <OTGD_FS_EPClearStall>
        return;
      }      
      depctl.b.cnak = 1;
      depctl.b.usbactep = 1; 
      depctl.b.epena = 1;
 8005e68:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005e6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e70:	e00f      	b.n	8005e92 <OTGD_FS_Dev_SetEPStatus+0x6e>
    }
    else if (Status == DEV_EP_TX_DIS)
 8005e72:	b971      	cbnz	r1, 8005e92 <OTGD_FS_Dev_SetEPStatus+0x6e>
      depctl.b.usbactep = 0;
 8005e74:	f361 33cf 	bfi	r3, r1, #15, #1
 8005e78:	e00b      	b.n	8005e92 <OTGD_FS_Dev_SetEPStatus+0x6e>
  } 
  else /* Process for OUT endpoint */
  {
    if (Status == DEV_EP_RX_STALL)  
 8005e7a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8005e7e:	d102      	bne.n	8005e86 <OTGD_FS_Dev_SetEPStatus+0x62>
      depctl.b.stall = 1;
 8005e80:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005e84:	e005      	b.n	8005e92 <OTGD_FS_Dev_SetEPStatus+0x6e>
    else if (Status == DEV_EP_RX_NAK)
 8005e86:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8005e8a:	d0e0      	beq.n	8005e4e <OTGD_FS_Dev_SetEPStatus+0x2a>
      depctl.b.snak = 1;
    else if (Status == DEV_EP_RX_VALID)
 8005e8c:	f5b1 5f40 	cmp.w	r1, #12288	; 0x3000
 8005e90:	e7e1      	b.n	8005e56 <OTGD_FS_Dev_SetEPStatus+0x32>
    {
      depctl.b.usbactep = 0;    
    }
  }

  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8005e92:	6881      	ldr	r1, [r0, #8]
 8005e94:	3902      	subs	r1, #2
 8005e96:	2901      	cmp	r1, #1
  {
    depctl.b.setd0pid = 1; /* DATA0 */
 8005e98:	bf98      	it	ls
 8005e9a:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
  }

  WRITE_REG32(depctl_addr, depctl.d32); 
 8005e9e:	6013      	str	r3, [r2, #0]
 8005ea0:	bd10      	pop	{r4, pc}
 8005ea2:	bf00      	nop
 8005ea4:	20000bb8 	.word	0x20000bb8

08005ea8 <OTGD_FS_Dev_SetRemoteWakeup>:
 USB_OTG_dev_ctl_data devctl;
 __IO uint32_t *dctl_addr;
 
 devctl.d32 = 0;
 
 dctl_addr = &(core_regs.dev_regs->dev_ctl);
 8005ea8:	4b03      	ldr	r3, [pc, #12]	; (8005eb8 <OTGD_FS_Dev_SetRemoteWakeup+0x10>)
 8005eaa:	685b      	ldr	r3, [r3, #4]
 
 devctl.d32 = READ_REG32( dctl_addr);
 8005eac:	685a      	ldr	r2, [r3, #4]
 
 /* Enable the Remote Wakeup signal */
 devctl.b.rmtwkupsig = 1;
 8005eae:	f042 0201 	orr.w	r2, r2, #1
 
 WRITE_REG32(dctl_addr, devctl.d32);
 8005eb2:	605a      	str	r2, [r3, #4]
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop
 8005eb8:	20000bb8 	.word	0x20000bb8

08005ebc <OTGD_FS_Dev_ResetRemoteWakeup>:
 __IO uint32_t *dctl_addr;
 
 
 devctl.d32 = 0;
 
 dctl_addr = &(core_regs.dev_regs->dev_ctl);
 8005ebc:	4b03      	ldr	r3, [pc, #12]	; (8005ecc <OTGD_FS_Dev_ResetRemoteWakeup+0x10>)
 8005ebe:	685b      	ldr	r3, [r3, #4]
 
 devctl.d32 = READ_REG32( dctl_addr);
 8005ec0:	685a      	ldr	r2, [r3, #4]
 
 /* Disable the Remote Wakeup signal */
 devctl.b.rmtwkupsig = 0;
 8005ec2:	f36f 0200 	bfc	r2, #0, #1
 
 
 WRITE_REG32(dctl_addr, devctl.d32);
 8005ec6:	605a      	str	r2, [r3, #4]
 8005ec8:	4770      	bx	lr
 8005eca:	bf00      	nop
 8005ecc:	20000bb8 	.word	0x20000bb8

08005ed0 <Virtual_Com_Port_SetConfiguration>:
*******************************************************************************/
void Virtual_Com_Port_SetConfiguration(void)
{
  DEVICE_INFO *pInfo = &Device_Info;

  if (pInfo->Current_Configuration != 0)
 8005ed0:	4b03      	ldr	r3, [pc, #12]	; (8005ee0 <Virtual_Com_Port_SetConfiguration+0x10>)
 8005ed2:	7a9b      	ldrb	r3, [r3, #10]
 8005ed4:	b113      	cbz	r3, 8005edc <Virtual_Com_Port_SetConfiguration+0xc>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8005ed6:	4b03      	ldr	r3, [pc, #12]	; (8005ee4 <Virtual_Com_Port_SetConfiguration+0x14>)
 8005ed8:	2205      	movs	r2, #5
 8005eda:	701a      	strb	r2, [r3, #0]
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	20000b88 	.word	0x20000b88
 8005ee4:	20000bb6 	.word	0x20000bb6

08005ee8 <Virtual_Com_Port_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8005ee8:	4b01      	ldr	r3, [pc, #4]	; (8005ef0 <Virtual_Com_Port_SetDeviceAddress+0x8>)
 8005eea:	2204      	movs	r2, #4
 8005eec:	701a      	strb	r2, [r3, #0]
 8005eee:	4770      	bx	lr
 8005ef0:	20000bb6 	.word	0x20000bb6

08005ef4 <Virtual_Com_Port_Status_In>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_In(void)
{
  if (Request == SET_LINE_CODING)
 8005ef4:	4b03      	ldr	r3, [pc, #12]	; (8005f04 <Virtual_Com_Port_Status_In+0x10>)
 8005ef6:	781a      	ldrb	r2, [r3, #0]
 8005ef8:	2a20      	cmp	r2, #32
  {
//    USART_Config();
    Request = 0;
 8005efa:	bf04      	itt	eq
 8005efc:	2200      	moveq	r2, #0
 8005efe:	701a      	strbeq	r2, [r3, #0]
 8005f00:	4770      	bx	lr
 8005f02:	bf00      	nop
 8005f04:	20000c4c 	.word	0x20000c4c

08005f08 <Virtual_Com_Port_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_Out(void)
{}
 8005f08:	4770      	bx	lr

08005f0a <Virtual_Com_Port_Data_Setup>:
{
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8005f0a:	2821      	cmp	r0, #33	; 0x21
* Input          : Request Nb.
* Output         : None.
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
RESULT Virtual_Com_Port_Data_Setup(uint8_t RequestNo)
{
 8005f0c:	b510      	push	{r4, lr}
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8005f0e:	d108      	bne.n	8005f22 <Virtual_Com_Port_Data_Setup+0x18>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8005f10:	4b10      	ldr	r3, [pc, #64]	; (8005f54 <Virtual_Com_Port_Data_Setup+0x4a>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f1a:	2b21      	cmp	r3, #33	; 0x21
 8005f1c:	d010      	beq.n	8005f40 <Virtual_Com_Port_Data_Setup+0x36>
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8005f1e:	2002      	movs	r0, #2
 8005f20:	bd10      	pop	{r4, pc}
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
 8005f22:	2820      	cmp	r0, #32
 8005f24:	d1fb      	bne.n	8005f1e <Virtual_Com_Port_Data_Setup+0x14>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8005f26:	4b0b      	ldr	r3, [pc, #44]	; (8005f54 <Virtual_Com_Port_Data_Setup+0x4a>)
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8005f28:	4a0b      	ldr	r2, [pc, #44]	; (8005f58 <Virtual_Com_Port_Data_Setup+0x4e>)
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	781b      	ldrb	r3, [r3, #0]
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8005f2e:	7010      	strb	r0, [r2, #0]
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8005f30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
*******************************************************************************/
RESULT Virtual_Com_Port_Data_Setup(uint8_t RequestNo)
{
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
 8005f34:	2b21      	cmp	r3, #33	; 0x21
 8005f36:	4b09      	ldr	r3, [pc, #36]	; (8005f5c <Virtual_Com_Port_Data_Setup+0x52>)
 8005f38:	bf18      	it	ne
 8005f3a:	2300      	movne	r3, #0
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
 8005f3c:	b90b      	cbnz	r3, 8005f42 <Virtual_Com_Port_Data_Setup+0x38>
 8005f3e:	e7ee      	b.n	8005f1e <Virtual_Com_Port_Data_Setup+0x14>

  if (RequestNo == GET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
 8005f40:	4b07      	ldr	r3, [pc, #28]	; (8005f60 <Virtual_Com_Port_Data_Setup+0x56>)
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8005f42:	4a04      	ldr	r2, [pc, #16]	; (8005f54 <Virtual_Com_Port_Data_Setup+0x4a>)
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8005f44:	2400      	movs	r4, #0
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8005f46:	6812      	ldr	r2, [r2, #0]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);
 8005f48:	4620      	mov	r0, r4
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8005f4a:	6193      	str	r3, [r2, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8005f4c:	8254      	strh	r4, [r2, #18]
  (*CopyRoutine)(0);
 8005f4e:	4798      	blx	r3
  return USB_SUCCESS;
 8005f50:	4620      	mov	r0, r4
}
 8005f52:	bd10      	pop	{r4, pc}
 8005f54:	20000b84 	.word	0x20000b84
 8005f58:	20000c4c 	.word	0x20000c4c
 8005f5c:	08005fc5 	.word	0x08005fc5
 8005f60:	08005fad 	.word	0x08005fad

08005f64 <Virtual_Com_Port_NoData_Setup>:
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
RESULT Virtual_Com_Port_NoData_Setup(uint8_t RequestNo)
{

  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8005f64:	4b0b      	ldr	r3, [pc, #44]	; (8005f94 <Virtual_Com_Port_NoData_Setup+0x30>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	781a      	ldrb	r2, [r3, #0]
 8005f6a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005f6e:	2a21      	cmp	r2, #33	; 0x21
 8005f70:	d10d      	bne.n	8005f8e <Virtual_Com_Port_NoData_Setup+0x2a>
  {
    if (RequestNo == SET_COMM_FEATURE)
 8005f72:	2802      	cmp	r0, #2
 8005f74:	d009      	beq.n	8005f8a <Virtual_Com_Port_NoData_Setup+0x26>
    {
      return USB_SUCCESS;
    }
    else if (RequestNo == SET_CONTROL_LINE_STATE)
 8005f76:	2822      	cmp	r0, #34	; 0x22
 8005f78:	d109      	bne.n	8005f8e <Virtual_Com_Port_NoData_Setup+0x2a>
    {
      DTR=pInformation->USBwValues.bw.bb0 & (1<<0);
 8005f7a:	78da      	ldrb	r2, [r3, #3]
 8005f7c:	4b06      	ldr	r3, [pc, #24]	; (8005f98 <Virtual_Com_Port_NoData_Setup+0x34>)
 8005f7e:	f002 0101 	and.w	r1, r2, #1
      RTS=pInformation->USBwValues.bw.bb0 & (1<<1);
 8005f82:	f002 0202 	and.w	r2, r2, #2
    {
      return USB_SUCCESS;
    }
    else if (RequestNo == SET_CONTROL_LINE_STATE)
    {
      DTR=pInformation->USBwValues.bw.bb0 & (1<<0);
 8005f86:	7059      	strb	r1, [r3, #1]
      RTS=pInformation->USBwValues.bw.bb0 & (1<<1);
 8005f88:	709a      	strb	r2, [r3, #2]

  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
  {
    if (RequestNo == SET_COMM_FEATURE)
    {
      return USB_SUCCESS;
 8005f8a:	2000      	movs	r0, #0
 8005f8c:	4770      	bx	lr
      RTS=pInformation->USBwValues.bw.bb0 & (1<<1);
      return USB_SUCCESS;
    }
  }

  return USB_UNSUPPORT;
 8005f8e:	2002      	movs	r0, #2
}
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop
 8005f94:	20000b84 	.word	0x20000b84
 8005f98:	20000c4c 	.word	0x20000c4c

08005f9c <Virtual_Com_Port_Get_Interface_Setting>:
* Output         : None.
* Return         : The address of the string descriptors.
*******************************************************************************/
RESULT Virtual_Com_Port_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
 8005f9c:	b921      	cbnz	r1, 8005fa8 <Virtual_Com_Port_Get_Interface_Setting+0xc>
  {
    return USB_UNSUPPORT;
 8005f9e:	2802      	cmp	r0, #2
 8005fa0:	bf34      	ite	cc
 8005fa2:	2000      	movcc	r0, #0
 8005fa4:	2002      	movcs	r0, #2
 8005fa6:	4770      	bx	lr
 8005fa8:	2002      	movs	r0, #2
  else if (Interface > 1)
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
}
 8005faa:	4770      	bx	lr

08005fac <Virtual_Com_Port_GetLineCoding>:
* Output         : None.
* Return         : Inecoding structure base address.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetLineCoding(uint16_t Length)
{
  if (Length == 0)
 8005fac:	b920      	cbnz	r0, 8005fb8 <Virtual_Com_Port_GetLineCoding+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8005fae:	4b03      	ldr	r3, [pc, #12]	; (8005fbc <Virtual_Com_Port_GetLineCoding+0x10>)
 8005fb0:	2208      	movs	r2, #8
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	821a      	strh	r2, [r3, #16]
    return NULL;
 8005fb6:	4770      	bx	lr
  }
  return(uint8_t *)&linecoding;
 8005fb8:	4801      	ldr	r0, [pc, #4]	; (8005fc0 <Virtual_Com_Port_GetLineCoding+0x14>)
}
 8005fba:	4770      	bx	lr
 8005fbc:	20000b84 	.word	0x20000b84
 8005fc0:	200009b8 	.word	0x200009b8

08005fc4 <Virtual_Com_Port_SetLineCoding>:
* Output         : None.
* Return         : Linecoding structure base address.
*******************************************************************************/
uint8_t *Virtual_Com_Port_SetLineCoding(uint16_t Length)
{
  if (Length == 0)
 8005fc4:	b920      	cbnz	r0, 8005fd0 <Virtual_Com_Port_SetLineCoding+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8005fc6:	4b03      	ldr	r3, [pc, #12]	; (8005fd4 <Virtual_Com_Port_SetLineCoding+0x10>)
 8005fc8:	2208      	movs	r2, #8
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	821a      	strh	r2, [r3, #16]
    return NULL;
 8005fce:	4770      	bx	lr
  }
  return(uint8_t *)&linecoding;
 8005fd0:	4801      	ldr	r0, [pc, #4]	; (8005fd8 <Virtual_Com_Port_SetLineCoding+0x14>)
}
 8005fd2:	4770      	bx	lr
 8005fd4:	20000b84 	.word	0x20000b84
 8005fd8:	200009b8 	.word	0x200009b8

08005fdc <Virtual_Com_Port_init>:

  /* Update the serial number string descriptor with the data from the unique
  ID*/
//  Get_SerialNum();

  pInformation->Current_Configuration = 0;
 8005fdc:	4b04      	ldr	r3, [pc, #16]	; (8005ff0 <Virtual_Com_Port_init+0x14>)
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_init(void)
{
 8005fde:	b510      	push	{r4, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
//  Get_SerialNum();

  pInformation->Current_Configuration = 0;
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	2400      	movs	r4, #0
 8005fe4:	729c      	strb	r4, [r3, #10]

  /* Perform basic device initialization operations */
  OTG_DEV_Init();
 8005fe6:	f7ff f8e3 	bl	80051b0 <OTG_DEV_Init>
//  USB_SIL_Init();

  /* configure the USART to the default settings */

  bDeviceState = UNCONNECTED;
 8005fea:	4b02      	ldr	r3, [pc, #8]	; (8005ff4 <Virtual_Com_Port_init+0x18>)
 8005fec:	701c      	strb	r4, [r3, #0]
 8005fee:	bd10      	pop	{r4, pc}
 8005ff0:	20000b84 	.word	0x20000b84
 8005ff4:	20000bb6 	.word	0x20000bb6

08005ff8 <Virtual_Com_Port_Reset>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
 8005ff8:	b508      	push	{r3, lr}
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8005ffa:	490b      	ldr	r1, [pc, #44]	; (8006028 <Virtual_Com_Port_Reset+0x30>)
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8005ffc:	4b0b      	ldr	r3, [pc, #44]	; (800602c <Virtual_Com_Port_Reset+0x34>)

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8005ffe:	79c9      	ldrb	r1, [r1, #7]
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	2200      	movs	r2, #0
 8006004:	729a      	strb	r2, [r3, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8006006:	7259      	strb	r1, [r3, #9]

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;
 8006008:	72da      	strb	r2, [r3, #11]

  /* EP0 is already configured by USB_SIL_Init() function */
  
  /* Init EP1 IN as Bulk endpoint */
  OTG_DEV_EP_Init(EP1_IN, OTG_DEV_EP_TYPE_BULK, VIRTUAL_COM_PORT_DATA_SIZE);
 800600a:	2081      	movs	r0, #129	; 0x81
 800600c:	2102      	movs	r1, #2
 800600e:	2240      	movs	r2, #64	; 0x40
 8006010:	f7ff f91b 	bl	800524a <OTG_DEV_EP_Init>
  /* Init EP3 OUT as Bulk endpoint */
  OTG_DEV_EP_Init(EP3_OUT, OTG_DEV_EP_TYPE_BULK, VIRTUAL_COM_PORT_DATA_SIZE);  
 8006014:	2240      	movs	r2, #64	; 0x40
 8006016:	2003      	movs	r0, #3
 8006018:	2102      	movs	r1, #2
 800601a:	f7ff f916 	bl	800524a <OTG_DEV_EP_Init>

  bDeviceState = ATTACHED;
 800601e:	4b04      	ldr	r3, [pc, #16]	; (8006030 <Virtual_Com_Port_Reset+0x38>)
 8006020:	2201      	movs	r2, #1
 8006022:	701a      	strb	r2, [r3, #0]
 8006024:	bd08      	pop	{r3, pc}
 8006026:	bf00      	nop
 8006028:	0800754c 	.word	0x0800754c
 800602c:	20000b84 	.word	0x20000b84
 8006030:	20000bb6 	.word	0x20000bb6

08006034 <Virtual_Com_Port_GetDeviceDescriptor>:
* Output         : None.
* Return         : The address of the device descriptor.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetDeviceDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, &Device_Descriptor);
 8006034:	4901      	ldr	r1, [pc, #4]	; (800603c <Virtual_Com_Port_GetDeviceDescriptor+0x8>)
 8006036:	f000 bad3 	b.w	80065e0 <Standard_GetDescriptorData>
 800603a:	bf00      	nop
 800603c:	200009c0 	.word	0x200009c0

08006040 <Virtual_Com_Port_GetConfigDescriptor>:
* Output         : None.
* Return         : The address of the configuration descriptor.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetConfigDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, &Config_Descriptor);
 8006040:	4901      	ldr	r1, [pc, #4]	; (8006048 <Virtual_Com_Port_GetConfigDescriptor+0x8>)
 8006042:	f000 bacd 	b.w	80065e0 <Standard_GetDescriptorData>
 8006046:	bf00      	nop
 8006048:	200009c8 	.word	0x200009c8

0800604c <Virtual_Com_Port_GetStringDescriptor>:
* Output         : None.
* Return         : The address of the string descriptors.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetStringDescriptor(uint16_t Length)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 800604c:	4b05      	ldr	r3, [pc, #20]	; (8006064 <Virtual_Com_Port_GetStringDescriptor+0x18>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	78db      	ldrb	r3, [r3, #3]
  if (wValue0 > 4)
 8006052:	2b04      	cmp	r3, #4
 8006054:	d804      	bhi.n	8006060 <Virtual_Com_Port_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
 8006056:	4904      	ldr	r1, [pc, #16]	; (8006068 <Virtual_Com_Port_GetStringDescriptor+0x1c>)
 8006058:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800605c:	f000 bac0 	b.w	80065e0 <Standard_GetDescriptorData>
  }
}
 8006060:	2000      	movs	r0, #0
 8006062:	4770      	bx	lr
 8006064:	20000b84 	.word	0x20000b84
 8006068:	200009d0 	.word	0x200009d0

0800606c <Enter_LowPowerMode>:
* Return         : None.
*******************************************************************************/
void Enter_LowPowerMode(void)
{
  /* Set the device state to suspend */
  bDeviceState = SUSPENDED;
 800606c:	4b01      	ldr	r3, [pc, #4]	; (8006074 <Enter_LowPowerMode+0x8>)
 800606e:	2203      	movs	r2, #3
 8006070:	701a      	strb	r2, [r3, #0]
 8006072:	4770      	bx	lr
 8006074:	20000bb6 	.word	0x20000bb6

08006078 <Leave_LowPowerMode>:
void Leave_LowPowerMode(void)
{
  DEVICE_INFO *pInfo = &Device_Info;

  /* Set the device state to the correct state */
  if (pInfo->Current_Configuration != 0)
 8006078:	4b04      	ldr	r3, [pc, #16]	; (800608c <Leave_LowPowerMode+0x14>)
 800607a:	7a9a      	ldrb	r2, [r3, #10]
 800607c:	4b04      	ldr	r3, [pc, #16]	; (8006090 <Leave_LowPowerMode+0x18>)
 800607e:	b10a      	cbz	r2, 8006084 <Leave_LowPowerMode+0xc>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8006080:	2205      	movs	r2, #5
 8006082:	e000      	b.n	8006086 <Leave_LowPowerMode+0xe>
  }
  else
  {
    bDeviceState = ATTACHED;
 8006084:	2201      	movs	r2, #1
 8006086:	701a      	strb	r2, [r3, #0]
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop
 800608c:	20000b88 	.word	0x20000b88
 8006090:	20000bb6 	.word	0x20000bb6

08006094 <USB_Cable_Config>:
* Input          : None.
* Return         : Status
*******************************************************************************/
void USB_Cable_Config (FunctionalState NewState)
{
  if (NewState != DISABLE)
 8006094:	b108      	cbz	r0, 800609a <USB_Cable_Config+0x6>
  {
    USB_DevConnect();
 8006096:	f7ff b906 	b.w	80052a6 <USB_DevConnect>
  }
  else
  {
    USB_DevDisconnect();
 800609a:	f7ff b902 	b.w	80052a2 <USB_DevDisconnect>

0800609e <Get_SerialNum>:
*******************************************************************************/
void Get_SerialNum(void)
{
  uint32_t Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO uint32_t*)(0x1FFFF7E8);
 800609e:	4b11      	ldr	r3, [pc, #68]	; (80060e4 <Get_SerialNum+0x46>)
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Get_SerialNum(void)
{
 80060a0:	b510      	push	{r4, lr}
  uint32_t Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO uint32_t*)(0x1FFFF7E8);
 80060a2:	681a      	ldr	r2, [r3, #0]
  Device_Serial1 = *(__IO uint32_t*)(0x1FFFF7EC);
 80060a4:	6858      	ldr	r0, [r3, #4]
  Device_Serial2 = *(__IO uint32_t*)(0x1FFFF7F0);
 80060a6:	6899      	ldr	r1, [r3, #8]

  if (Device_Serial0 != 0)
 80060a8:	b1da      	cbz	r2, 80060e2 <Get_SerialNum+0x44>
  {
    Virtual_Com_Port_StringSerial[2] = (uint8_t)(Device_Serial0 & 0x000000FF);
 80060aa:	4b0f      	ldr	r3, [pc, #60]	; (80060e8 <Get_SerialNum+0x4a>)
    Virtual_Com_Port_StringSerial[4] = (uint8_t)((Device_Serial0 & 0x0000FF00) >> 8);
 80060ac:	f3c2 2407 	ubfx	r4, r2, #8, #8
  Device_Serial1 = *(__IO uint32_t*)(0x1FFFF7EC);
  Device_Serial2 = *(__IO uint32_t*)(0x1FFFF7F0);

  if (Device_Serial0 != 0)
  {
    Virtual_Com_Port_StringSerial[2] = (uint8_t)(Device_Serial0 & 0x000000FF);
 80060b0:	709a      	strb	r2, [r3, #2]
    Virtual_Com_Port_StringSerial[4] = (uint8_t)((Device_Serial0 & 0x0000FF00) >> 8);
 80060b2:	711c      	strb	r4, [r3, #4]
    Virtual_Com_Port_StringSerial[6] = (uint8_t)((Device_Serial0 & 0x00FF0000) >> 16);
 80060b4:	f3c2 4407 	ubfx	r4, r2, #16, #8
    Virtual_Com_Port_StringSerial[8] = (uint8_t)((Device_Serial0 & 0xFF000000) >> 24);
 80060b8:	0e12      	lsrs	r2, r2, #24
 80060ba:	721a      	strb	r2, [r3, #8]

    Virtual_Com_Port_StringSerial[10] = (uint8_t)(Device_Serial1 & 0x000000FF);
    Virtual_Com_Port_StringSerial[12] = (uint8_t)((Device_Serial1 & 0x0000FF00) >> 8);
 80060bc:	f3c0 2207 	ubfx	r2, r0, #8, #8
 80060c0:	731a      	strb	r2, [r3, #12]
    Virtual_Com_Port_StringSerial[14] = (uint8_t)((Device_Serial1 & 0x00FF0000) >> 16);
 80060c2:	f3c0 4207 	ubfx	r2, r0, #16, #8
 80060c6:	739a      	strb	r2, [r3, #14]
    Virtual_Com_Port_StringSerial[16] = (uint8_t)((Device_Serial1 & 0xFF000000) >> 24);

    Virtual_Com_Port_StringSerial[18] = (uint8_t)(Device_Serial2 & 0x000000FF);
    Virtual_Com_Port_StringSerial[20] = (uint8_t)((Device_Serial2 & 0x0000FF00) >> 8);
 80060c8:	f3c1 2207 	ubfx	r2, r1, #8, #8
    Virtual_Com_Port_StringSerial[2] = (uint8_t)(Device_Serial0 & 0x000000FF);
    Virtual_Com_Port_StringSerial[4] = (uint8_t)((Device_Serial0 & 0x0000FF00) >> 8);
    Virtual_Com_Port_StringSerial[6] = (uint8_t)((Device_Serial0 & 0x00FF0000) >> 16);
    Virtual_Com_Port_StringSerial[8] = (uint8_t)((Device_Serial0 & 0xFF000000) >> 24);

    Virtual_Com_Port_StringSerial[10] = (uint8_t)(Device_Serial1 & 0x000000FF);
 80060cc:	7298      	strb	r0, [r3, #10]
    Virtual_Com_Port_StringSerial[12] = (uint8_t)((Device_Serial1 & 0x0000FF00) >> 8);
    Virtual_Com_Port_StringSerial[14] = (uint8_t)((Device_Serial1 & 0x00FF0000) >> 16);
    Virtual_Com_Port_StringSerial[16] = (uint8_t)((Device_Serial1 & 0xFF000000) >> 24);

    Virtual_Com_Port_StringSerial[18] = (uint8_t)(Device_Serial2 & 0x000000FF);
 80060ce:	7499      	strb	r1, [r3, #18]
    Virtual_Com_Port_StringSerial[8] = (uint8_t)((Device_Serial0 & 0xFF000000) >> 24);

    Virtual_Com_Port_StringSerial[10] = (uint8_t)(Device_Serial1 & 0x000000FF);
    Virtual_Com_Port_StringSerial[12] = (uint8_t)((Device_Serial1 & 0x0000FF00) >> 8);
    Virtual_Com_Port_StringSerial[14] = (uint8_t)((Device_Serial1 & 0x00FF0000) >> 16);
    Virtual_Com_Port_StringSerial[16] = (uint8_t)((Device_Serial1 & 0xFF000000) >> 24);
 80060d0:	0e00      	lsrs	r0, r0, #24

    Virtual_Com_Port_StringSerial[18] = (uint8_t)(Device_Serial2 & 0x000000FF);
    Virtual_Com_Port_StringSerial[20] = (uint8_t)((Device_Serial2 & 0x0000FF00) >> 8);
 80060d2:	751a      	strb	r2, [r3, #20]
    Virtual_Com_Port_StringSerial[22] = (uint8_t)((Device_Serial2 & 0x00FF0000) >> 16);
 80060d4:	f3c1 4207 	ubfx	r2, r1, #16, #8
    Virtual_Com_Port_StringSerial[24] = (uint8_t)((Device_Serial2 & 0xFF000000) >> 24);
 80060d8:	0e09      	lsrs	r1, r1, #24

  if (Device_Serial0 != 0)
  {
    Virtual_Com_Port_StringSerial[2] = (uint8_t)(Device_Serial0 & 0x000000FF);
    Virtual_Com_Port_StringSerial[4] = (uint8_t)((Device_Serial0 & 0x0000FF00) >> 8);
    Virtual_Com_Port_StringSerial[6] = (uint8_t)((Device_Serial0 & 0x00FF0000) >> 16);
 80060da:	719c      	strb	r4, [r3, #6]
    Virtual_Com_Port_StringSerial[8] = (uint8_t)((Device_Serial0 & 0xFF000000) >> 24);

    Virtual_Com_Port_StringSerial[10] = (uint8_t)(Device_Serial1 & 0x000000FF);
    Virtual_Com_Port_StringSerial[12] = (uint8_t)((Device_Serial1 & 0x0000FF00) >> 8);
    Virtual_Com_Port_StringSerial[14] = (uint8_t)((Device_Serial1 & 0x00FF0000) >> 16);
    Virtual_Com_Port_StringSerial[16] = (uint8_t)((Device_Serial1 & 0xFF000000) >> 24);
 80060dc:	7418      	strb	r0, [r3, #16]

    Virtual_Com_Port_StringSerial[18] = (uint8_t)(Device_Serial2 & 0x000000FF);
    Virtual_Com_Port_StringSerial[20] = (uint8_t)((Device_Serial2 & 0x0000FF00) >> 8);
    Virtual_Com_Port_StringSerial[22] = (uint8_t)((Device_Serial2 & 0x00FF0000) >> 16);
 80060de:	759a      	strb	r2, [r3, #22]
    Virtual_Com_Port_StringSerial[24] = (uint8_t)((Device_Serial2 & 0xFF000000) >> 24);
 80060e0:	7619      	strb	r1, [r3, #24]
 80060e2:	bd10      	pop	{r4, pc}
 80060e4:	1ffff7e8 	.word	0x1ffff7e8
 80060e8:	20000a48 	.word	0x20000a48

080060ec <console_transmit_partial>:
  * \sa VIRTUAL_COM_PORT_DATA_SIZE
  * \sa console_transmit
  * \todo Optimize, to increase transmit speed
  */
unsigned int console_transmit_partial(const unsigned char* data, unsigned int length)
{
 80060ec:	b510      	push	{r4, lr}
 80060ee:	4602      	mov	r2, r0
  unsigned int l;
  if (!length) return 0;
 80060f0:	b181      	cbz	r1, 8006114 <console_transmit_partial+0x28>
  l = length <= VIRTUAL_COM_PORT_DATA_SIZE ? length : VIRTUAL_COM_PORT_DATA_SIZE;
 80060f2:	2940      	cmp	r1, #64	; 0x40
 80060f4:	bf34      	ite	cc
 80060f6:	460c      	movcc	r4, r1
 80060f8:	2440      	movcs	r4, #64	; 0x40
  while (tx_in_progress);
 80060fa:	4b07      	ldr	r3, [pc, #28]	; (8006118 <console_transmit_partial+0x2c>)
 80060fc:	7819      	ldrb	r1, [r3, #0]
 80060fe:	2900      	cmp	r1, #0
 8006100:	d1fb      	bne.n	80060fa <console_transmit_partial+0xe>
  tx_in_progress = TRUE;
 8006102:	2101      	movs	r1, #1
 8006104:	7019      	strb	r1, [r3, #0]
  USB_SIL_Write(EP1_IN, (uint8_t*) data, l);
 8006106:	2081      	movs	r0, #129	; 0x81
 8006108:	4611      	mov	r1, r2
 800610a:	4622      	mov	r2, r4
 800610c:	f000 fca3 	bl	8006a56 <USB_SIL_Write>
  return l;
 8006110:	4620      	mov	r0, r4
 8006112:	bd10      	pop	{r4, pc}
  * \todo Optimize, to increase transmit speed
  */
unsigned int console_transmit_partial(const unsigned char* data, unsigned int length)
{
  unsigned int l;
  if (!length) return 0;
 8006114:	4608      	mov	r0, r1
  l = length <= VIRTUAL_COM_PORT_DATA_SIZE ? length : VIRTUAL_COM_PORT_DATA_SIZE;
  while (tx_in_progress);
  tx_in_progress = TRUE;
  USB_SIL_Write(EP1_IN, (uint8_t*) data, l);
  return l;
}
 8006116:	bd10      	pop	{r4, pc}
 8006118:	20000c50 	.word	0x20000c50

0800611c <console_transmit>:
  * \param data -- data to send
  * \param length -- the length of data array
  * \sa console_transmit_partial
  */
void console_transmit(const unsigned char* data, unsigned int length)
{
 800611c:	b538      	push	{r3, r4, r5, lr}
 800611e:	4605      	mov	r5, r0
 8006120:	460c      	mov	r4, r1
  while (length)
 8006122:	b134      	cbz	r4, 8006132 <console_transmit+0x16>
  {
    unsigned int l;
    l = console_transmit_partial(data, length);
 8006124:	4628      	mov	r0, r5
 8006126:	4621      	mov	r1, r4
 8006128:	f7ff ffe0 	bl	80060ec <console_transmit_partial>
    data += l;
 800612c:	4405      	add	r5, r0
    length -= l;
 800612e:	1a24      	subs	r4, r4, r0
 8006130:	e7f7      	b.n	8006122 <console_transmit+0x6>
  }
}
 8006132:	bd38      	pop	{r3, r4, r5, pc}

08006134 <ep3_start_receive>:

/** \brief Enables receiving of data from EP3_OUT
  *
  * This works as a flow control measure (in direction from HOST to device)
  */
void ep3_start_receive(void){
 8006134:	b508      	push	{r3, lr}
  USB_OTG_EP *ep;
  ep = OTGD_FS_PCD_GetOutEP(EP3_OUT);
 8006136:	2003      	movs	r0, #3
 8006138:	f7ff f960 	bl	80053fc <OTGD_FS_PCD_GetOutEP>
  ep->xfer_len = VIRTUAL_COM_PORT_DATA_SIZE;
 800613c:	2240      	movs	r2, #64	; 0x40
 800613e:	6182      	str	r2, [r0, #24]
  ep->xfer_count = 0;
 8006140:	2200      	movs	r2, #0
 8006142:	61c2      	str	r2, [r0, #28]
  ep->is_in = 0;
 8006144:	7042      	strb	r2, [r0, #1]
  ep->num = EP3_OUT & 0x7F;
  if (USB_OTG_PCD_dev.ep0state == 0)
 8006146:	4b05      	ldr	r3, [pc, #20]	; (800615c <ep3_start_receive+0x28>)
  USB_OTG_EP *ep;
  ep = OTGD_FS_PCD_GetOutEP(EP3_OUT);
  ep->xfer_len = VIRTUAL_COM_PORT_DATA_SIZE;
  ep->xfer_count = 0;
  ep->is_in = 0;
  ep->num = EP3_OUT & 0x7F;
 8006148:	2203      	movs	r2, #3
 800614a:	7002      	strb	r2, [r0, #0]
  if (USB_OTG_PCD_dev.ep0state == 0)
 800614c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006150:	b91b      	cbnz	r3, 800615a <ep3_start_receive+0x26>
  {
    OTGD_FS_EPStartXfer( ep );
  }
};
 8006152:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  ep->xfer_count = 0;
  ep->is_in = 0;
  ep->num = EP3_OUT & 0x7F;
  if (USB_OTG_PCD_dev.ep0state == 0)
  {
    OTGD_FS_EPStartXfer( ep );
 8006156:	f7ff bd17 	b.w	8005b88 <OTGD_FS_EPStartXfer>
 800615a:	bd08      	pop	{r3, pc}
 800615c:	20000aa0 	.word	0x20000aa0

08006160 <EP1_IN_Callback>:
  * \sa tx_in_progress
  * \note Executed from interrupt
  */
void EP1_IN_Callback(void)				
{
  tx_in_progress = FALSE;
 8006160:	4b01      	ldr	r3, [pc, #4]	; (8006168 <EP1_IN_Callback+0x8>)
 8006162:	2200      	movs	r2, #0
 8006164:	701a      	strb	r2, [r3, #0]
 8006166:	4770      	bx	lr
 8006168:	20000c50 	.word	0x20000c50

0800616c <EP3_OUT_Callback>:
 *  Actually rx buffer is the pipe between the USB and stdio.
 * \todo Check for possible race condition.
 * \todo Optimize code.
 */
void EP3_OUT_Callback(void)
{
 800616c:	b510      	push	{r4, lr}
  USB_OTG_EP *ep;
  ep = OTGD_FS_PCD_GetOutEP(EP3_OUT);
 800616e:	2003      	movs	r0, #3
 8006170:	f7ff f944 	bl	80053fc <OTGD_FS_PCD_GetOutEP>
  if ( ep->xfer_len ) {
 8006174:	6982      	ldr	r2, [r0, #24]
 * \todo Optimize code.
 */
void EP3_OUT_Callback(void)
{
  USB_OTG_EP *ep;
  ep = OTGD_FS_PCD_GetOutEP(EP3_OUT);
 8006176:	4604      	mov	r4, r0
  if ( ep->xfer_len ) {
 8006178:	b11a      	cbz	r2, 8006182 <EP3_OUT_Callback+0x16>
	  memcpy(rx_buffer,ep->xfer_buff,ep->xfer_len);
 800617a:	4806      	ldr	r0, [pc, #24]	; (8006194 <EP3_OUT_Callback+0x28>)
 800617c:	6961      	ldr	r1, [r4, #20]
 800617e:	f7fd f85f 	bl	8003240 <memcpy>
  };
  rx_buffer_count=ep->xfer_len;
 8006182:	4b05      	ldr	r3, [pc, #20]	; (8006198 <EP3_OUT_Callback+0x2c>)
 8006184:	69a2      	ldr	r2, [r4, #24]
 8006186:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  rx_buffer_index=0;
 800618a:	2200      	movs	r2, #0
 800618c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 8006190:	bd10      	pop	{r4, pc}
 8006192:	bf00      	nop
 8006194:	20000c51 	.word	0x20000c51
 8006198:	20000c50 	.word	0x20000c50

0800619c <console_receive_non_blocking>:
 *  -# receive buffer contains less or equal count than length. Copy data and start xfer. \sa ep3_start_receive()
 */
unsigned int console_receive_non_blocking(unsigned char* data, unsigned int length)
{
  unsigned int l;
  if (rx_buffer_index >= rx_buffer_count)
 800619c:	4a12      	ldr	r2, [pc, #72]	; (80061e8 <console_receive_non_blocking+0x4c>)
 *  -# receive buffer is empty. We should start xfer and return with zero length read. \sa ep3_start_receive()
 *  -# receive buffer contains more data than function requires. Just copy data.
 *  -# receive buffer contains less or equal count than length. Copy data and start xfer. \sa ep3_start_receive()
 */
unsigned int console_receive_non_blocking(unsigned char* data, unsigned int length)
{
 800619e:	b570      	push	{r4, r5, r6, lr}
  unsigned int l;
  if (rx_buffer_index >= rx_buffer_count)
 80061a0:	f8b2 3042 	ldrh.w	r3, [r2, #66]	; 0x42
 80061a4:	f8b2 5044 	ldrh.w	r5, [r2, #68]	; 0x44
 80061a8:	4616      	mov	r6, r2
 80061aa:	429d      	cmp	r5, r3
 80061ac:	f04f 0400 	mov.w	r4, #0
 80061b0:	d307      	bcc.n	80061c2 <console_receive_non_blocking+0x26>
  {
    //no data in rx_buffer - clean the counters and start receive
    rx_buffer_count = 0;
 80061b2:	f8a2 4042 	strh.w	r4, [r2, #66]	; 0x42
    rx_buffer_index = 0;
 80061b6:	f8a2 4044 	strh.w	r4, [r2, #68]	; 0x44
    ep3_start_receive();
 80061ba:	f7ff ffbb 	bl	8006134 <ep3_start_receive>
    return 0;
 80061be:	4620      	mov	r0, r4
 80061c0:	bd70      	pop	{r4, r5, r6, pc}
  }
  //How much data we have in buffer
  l = rx_buffer_count - rx_buffer_index;
 80061c2:	1b5b      	subs	r3, r3, r5
 80061c4:	4299      	cmp	r1, r3
 80061c6:	bf28      	it	cs
 80061c8:	4619      	movcs	r1, r3
  if (l > length) {
	  //we have more than we need - take only what we need
	  l = length;
  }
  length = l;
  while (l--) {//Copy data from rx_buffer to the data area
 80061ca:	4623      	mov	r3, r4
 80061cc:	18ea      	adds	r2, r5, r3
 80061ce:	428b      	cmp	r3, r1
 80061d0:	b294      	uxth	r4, r2
 80061d2:	d004      	beq.n	80061de <console_receive_non_blocking+0x42>
	  *data++ = rx_buffer[rx_buffer_index++];
 80061d4:	4434      	add	r4, r6
 80061d6:	7862      	ldrb	r2, [r4, #1]
 80061d8:	54c2      	strb	r2, [r0, r3]
 80061da:	3301      	adds	r3, #1
 80061dc:	e7f6      	b.n	80061cc <console_receive_non_blocking+0x30>
 80061de:	f8a6 2044 	strh.w	r2, [r6, #68]	; 0x44
  if (l > length) {
	  //we have more than we need - take only what we need
	  l = length;
  }
  length = l;
  while (l--) {//Copy data from rx_buffer to the data area
 80061e2:	4618      	mov	r0, r3
	  *data++ = rx_buffer[rx_buffer_index++];
  }
  return length;
}
 80061e4:	bd70      	pop	{r4, r5, r6, pc}
 80061e6:	bf00      	nop
 80061e8:	20000c50 	.word	0x20000c50

080061ec <console_receive>:
  * \param length -- length of data to receive
  * \return length of received data
  * \sa console_receive_non_blocking()
  */
int console_receive(unsigned char* data, unsigned int length)
{
 80061ec:	b538      	push	{r3, r4, r5, lr}
 80061ee:	4605      	mov	r5, r0
  unsigned int l;
  if (!length) return 0;
 80061f0:	460c      	mov	r4, r1
 80061f2:	b131      	cbz	r1, 8006202 <console_receive+0x16>
  do l = console_receive_non_blocking(data, length);
 80061f4:	4628      	mov	r0, r5
 80061f6:	4621      	mov	r1, r4
 80061f8:	f7ff ffd0 	bl	800619c <console_receive_non_blocking>
  while (!l);
 80061fc:	2800      	cmp	r0, #0
 80061fe:	d0f9      	beq.n	80061f4 <console_receive+0x8>
  return l;
 8006200:	bd38      	pop	{r3, r4, r5, pc}
  * \sa console_receive_non_blocking()
  */
int console_receive(unsigned char* data, unsigned int length)
{
  unsigned int l;
  if (!length) return 0;
 8006202:	4608      	mov	r0, r1
  do l = console_receive_non_blocking(data, length);
  while (!l);
  return l;
}
 8006204:	bd38      	pop	{r3, r4, r5, pc}
 8006206:	bf00      	nop

08006208 <conio_init>:
  * \param tx_function -- function for transmitting data from stm32
  * \param rx_function -- function for receiving data into stm32
  * \note This function must be called before using printf/scanf
  */
void conio_init(transmit_callback tx_function,receive_callback rx_function){
	cons_transmit=tx_function;
 8006208:	4b01      	ldr	r3, [pc, #4]	; (8006210 <conio_init+0x8>)
	cons_receive=rx_function;
 800620a:	e883 0003 	stmia.w	r3, {r0, r1}
 800620e:	4770      	bx	lr
 8006210:	20000c98 	.word	0x20000c98

08006214 <_isatty>:
int _isatty( int file )
{
  file = 0;

  return 1;
}
 8006214:	2001      	movs	r0, #1
 8006216:	4770      	bx	lr

08006218 <_read>:

int _read( int file, char *ptr, int len )
{
  file = 0;

  if( len < 0 )
 8006218:	2a00      	cmp	r2, #0

  return 1;
}

int _read( int file, char *ptr, int len )
{
 800621a:	b508      	push	{r3, lr}
  file = 0;

  if( len < 0 )
 800621c:	db06      	blt.n	800622c <_read+0x14>
    return -1;
  if(cons_receive==NULL) return -1;
 800621e:	4b05      	ldr	r3, [pc, #20]	; (8006234 <_read+0x1c>)
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	b11b      	cbz	r3, 800622c <_read+0x14>
  return cons_receive((unsigned char*) ptr, len);
 8006224:	4608      	mov	r0, r1
 8006226:	4611      	mov	r1, r2
 8006228:	4798      	blx	r3
 800622a:	bd08      	pop	{r3, pc}
int _read( int file, char *ptr, int len )
{
  file = 0;

  if( len < 0 )
    return -1;
 800622c:	f04f 30ff 	mov.w	r0, #4294967295
  if(cons_receive==NULL) return -1;
  return cons_receive((unsigned char*) ptr, len);
}
 8006230:	bd08      	pop	{r3, pc}
 8006232:	bf00      	nop
 8006234:	20000c98 	.word	0x20000c98

08006238 <_write>:

int _write( int file, char *ptr, int len )
{
 8006238:	b510      	push	{r4, lr}
  file = 0;

  if( len < 0 )
 800623a:	1e14      	subs	r4, r2, #0
 800623c:	db07      	blt.n	800624e <_write+0x16>
    return -1;

  if(cons_transmit==NULL) return -1;
 800623e:	4b05      	ldr	r3, [pc, #20]	; (8006254 <_write+0x1c>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	b123      	cbz	r3, 800624e <_write+0x16>
  cons_transmit((unsigned char*) ptr, len);
 8006244:	4608      	mov	r0, r1
 8006246:	4621      	mov	r1, r4
 8006248:	4798      	blx	r3
  return len;
 800624a:	4620      	mov	r0, r4
 800624c:	bd10      	pop	{r4, pc}
int _write( int file, char *ptr, int len )
{
  file = 0;

  if( len < 0 )
    return -1;
 800624e:	f04f 30ff 	mov.w	r0, #4294967295

  if(cons_transmit==NULL) return -1;
  cons_transmit((unsigned char*) ptr, len);
  return len;
}
 8006252:	bd10      	pop	{r4, pc}
 8006254:	20000c98 	.word	0x20000c98

08006258 <_fstat>:

int _fstat( int fd, struct stat *buf )
{
  fd = ( int ) buf;
  return 0;
}
 8006258:	2000      	movs	r0, #0
 800625a:	4770      	bx	lr

0800625c <_lseek>:
off_t _lseek( int fd, off_t offset, int whence )
{
  fd = whence;
  fd = offset;
  return 0;
}
 800625c:	2000      	movs	r0, #0
 800625e:	4770      	bx	lr

08006260 <_close>:

int _close( int fd )
{
  fd = 0;
  return 0;
}
 8006260:	2000      	movs	r0, #0
 8006262:	4770      	bx	lr

08006264 <_open>:
int _open(const char* path,int flags)
{
  path=NULL;
  flags=0;
  return 0;
};
 8006264:	2000      	movs	r0, #0
 8006266:	4770      	bx	lr

08006268 <_sbrk>:
    extern char end;
    extern char _estack;
    static char *heap_end = 0;
    char *prev_heap_end;

    if (heap_end == 0) {
 8006268:	4b0c      	ldr	r3, [pc, #48]	; (800629c <_sbrk+0x34>)
/*
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
caddr_t _sbrk(int incr) {
 800626a:	b510      	push	{r4, lr}
    extern char end;
    extern char _estack;
    static char *heap_end = 0;
    char *prev_heap_end;

    if (heap_end == 0) {
 800626c:	689a      	ldr	r2, [r3, #8]
/*
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
caddr_t _sbrk(int incr) {
 800626e:	4604      	mov	r4, r0
    extern char end;
    extern char _estack;
    static char *heap_end = 0;
    char *prev_heap_end;

    if (heap_end == 0) {
 8006270:	b182      	cbz	r2, 8006294 <_sbrk+0x2c>
 8006272:	4610      	mov	r0, r2
        heap_end = &end;
    }
    prev_heap_end = heap_end;

//     char * stack = (char*) __get_MSP();
     if ((heap_end+ incr) > (_estack-1024*4))
 8006274:	490a      	ldr	r1, [pc, #40]	; (80062a0 <_sbrk+0x38>)
 8006276:	1902      	adds	r2, r0, r4
 8006278:	7809      	ldrb	r1, [r1, #0]
 800627a:	f5a1 5180 	sub.w	r1, r1, #4096	; 0x1000
 800627e:	428a      	cmp	r2, r1
 8006280:	d801      	bhi.n	8006286 <_sbrk+0x1e>
         errno = ENOMEM;
         return  (caddr_t) -1;
         //abort ();
     }

    heap_end += incr;
 8006282:	609a      	str	r2, [r3, #8]
    return (caddr_t) prev_heap_end;

}
 8006284:	bd10      	pop	{r4, pc}
    prev_heap_end = heap_end;

//     char * stack = (char*) __get_MSP();
     if ((heap_end+ incr) > (_estack-1024*4))
     {
         errno = ENOMEM;
 8006286:	f000 f80f 	bl	80062a8 <__errno>
 800628a:	230c      	movs	r3, #12
 800628c:	6003      	str	r3, [r0, #0]
         return  (caddr_t) -1;
 800628e:	f04f 30ff 	mov.w	r0, #4294967295
 8006292:	bd10      	pop	{r4, pc}
    extern char _estack;
    static char *heap_end = 0;
    char *prev_heap_end;

    if (heap_end == 0) {
        heap_end = &end;
 8006294:	4803      	ldr	r0, [pc, #12]	; (80062a4 <_sbrk+0x3c>)
 8006296:	6098      	str	r0, [r3, #8]
 8006298:	e7ec      	b.n	8006274 <_sbrk+0xc>
 800629a:	bf00      	nop
 800629c:	20000c98 	.word	0x20000c98
 80062a0:	08007104 	.word	0x08007104
 80062a4:	20000d90 	.word	0x20000d90

080062a8 <__errno>:
 80062a8:	4b01      	ldr	r3, [pc, #4]	; (80062b0 <__errno+0x8>)
 80062aa:	6818      	ldr	r0, [r3, #0]
 80062ac:	4770      	bx	lr
 80062ae:	46c0      	nop			; (mov r8, r8)
 80062b0:	20000580 	.word	0x20000580

080062b4 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetConfiguration(uint16_t Length)
{
 80062b4:	b510      	push	{r4, lr}
 80062b6:	4c06      	ldr	r4, [pc, #24]	; (80062d0 <Standard_GetConfiguration+0x1c>)
  if (Length == 0)
 80062b8:	b918      	cbnz	r0, 80062c2 <Standard_GetConfiguration+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 80062ba:	6823      	ldr	r3, [r4, #0]
 80062bc:	2201      	movs	r2, #1
 80062be:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 80062c0:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetConfiguration();
 80062c2:	4b04      	ldr	r3, [pc, #16]	; (80062d4 <Standard_GetConfiguration+0x20>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4798      	blx	r3
  return (uint8_t *)&pInformation->Current_Configuration;
 80062ca:	6820      	ldr	r0, [r4, #0]
 80062cc:	300a      	adds	r0, #10
}
 80062ce:	bd10      	pop	{r4, pc}
 80062d0:	20000b84 	.word	0x20000b84
 80062d4:	20000ba8 	.word	0x20000ba8

080062d8 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetInterface(uint16_t Length)
{
 80062d8:	b510      	push	{r4, lr}
 80062da:	4c06      	ldr	r4, [pc, #24]	; (80062f4 <Standard_GetInterface+0x1c>)
  if (Length == 0)
 80062dc:	b918      	cbnz	r0, 80062e6 <Standard_GetInterface+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 80062de:	6823      	ldr	r3, [r4, #0]
 80062e0:	2201      	movs	r2, #1
 80062e2:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 80062e4:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetInterface();
 80062e6:	4b04      	ldr	r3, [pc, #16]	; (80062f8 <Standard_GetInterface+0x20>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	4798      	blx	r3
  return (uint8_t *)&pInformation->Current_AlternateSetting;
 80062ee:	6820      	ldr	r0, [r4, #0]
 80062f0:	300c      	adds	r0, #12
}
 80062f2:	bd10      	pop	{r4, pc}
 80062f4:	20000b84 	.word	0x20000b84
 80062f8:	20000ba8 	.word	0x20000ba8

080062fc <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
 80062fc:	b510      	push	{r4, lr}
 80062fe:	4b1d      	ldr	r3, [pc, #116]	; (8006374 <Standard_GetStatus+0x78>)
  if (Length == 0)
 8006300:	b918      	cbnz	r0, 800630a <Standard_GetStatus+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	2202      	movs	r2, #2
 8006306:	821a      	strh	r2, [r3, #16]
    return 0;
 8006308:	bd10      	pop	{r4, pc}
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 800630a:	4c1b      	ldr	r4, [pc, #108]	; (8006378 <Standard_GetStatus+0x7c>)
 800630c:	2000      	movs	r0, #0

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 800630e:	681a      	ldr	r2, [r3, #0]
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8006310:	8020      	strh	r0, [r4, #0]

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8006312:	7811      	ldrb	r1, [r2, #0]
 8006314:	f011 017f 	ands.w	r1, r1, #127	; 0x7f
 8006318:	d10e      	bne.n	8006338 <Standard_GetStatus+0x3c>
  {
    /*Get Device Status */
    uint8_t Feature = pInformation->Current_Feature;
 800631a:	7a52      	ldrb	r2, [r2, #9]

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
 800631c:	0691      	lsls	r1, r2, #26
    {
      SetBit(StatusInfo0, 1);
 800631e:	bf44      	itt	mi
 8006320:	2102      	movmi	r1, #2
 8006322:	7021      	strbmi	r1, [r4, #0]
    {
      ClrBit(StatusInfo0, 1);
    }      

    /* Bus-powered */
    if (ValBit(Feature, 6))
 8006324:	f012 0f40 	tst.w	r2, #64	; 0x40
    {
      SetBit(StatusInfo0, 0);
 8006328:	7822      	ldrb	r2, [r4, #0]
 800632a:	bf14      	ite	ne
 800632c:	f042 0201 	orrne.w	r2, r2, #1
    }
    else /* Self-powered */
    {
      ClrBit(StatusInfo0, 0);
 8006330:	f022 0201 	biceq.w	r2, r2, #1
 8006334:	7022      	strb	r2, [r4, #0]
 8006336:	e015      	b.n	8006364 <Standard_GetStatus+0x68>
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8006338:	2901      	cmp	r1, #1
 800633a:	d019      	beq.n	8006370 <Standard_GetStatus+0x74>
  {
    return (uint8_t *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 800633c:	2902      	cmp	r1, #2
 800633e:	d118      	bne.n	8006372 <Standard_GetStatus+0x76>
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;
 8006340:	7953      	ldrb	r3, [r2, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 8006342:	f003 000f 	and.w	r0, r3, #15
    if (ValBit(wIndex0, 7))
 8006346:	061b      	lsls	r3, r3, #24
 8006348:	d503      	bpl.n	8006352 <Standard_GetStatus+0x56>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 800634a:	f7fe ff5a 	bl	8005202 <OTG_DEV_GetEPTxStatus>
 800634e:	2810      	cmp	r0, #16
 8006350:	e003      	b.n	800635a <Standard_GetStatus+0x5e>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8006352:	f7fe ff5f 	bl	8005214 <OTG_DEV_GetEPRxStatus>
 8006356:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800635a:	d103      	bne.n	8006364 <Standard_GetStatus+0x68>
      {
        SetBit(StatusInfo0, 0); /* OUT Endpoint stalled */
 800635c:	7823      	ldrb	r3, [r4, #0]
 800635e:	f043 0301 	orr.w	r3, r3, #1
 8006362:	7023      	strb	r3, [r4, #0]
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 8006364:	4b05      	ldr	r3, [pc, #20]	; (800637c <Standard_GetStatus+0x80>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	691b      	ldr	r3, [r3, #16]
 800636a:	4798      	blx	r3
  return (uint8_t *)&StatusInfo;
 800636c:	4802      	ldr	r0, [pc, #8]	; (8006378 <Standard_GetStatus+0x7c>)
 800636e:	bd10      	pop	{r4, pc}
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
  {
    return (uint8_t *)&StatusInfo;
 8006370:	4620      	mov	r0, r4
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
  return (uint8_t *)&StatusInfo;
}
 8006372:	bd10      	pop	{r4, pc}
 8006374:	20000b84 	.word	0x20000b84
 8006378:	20000ca4 	.word	0x20000ca4
 800637c:	20000ba8 	.word	0x20000ba8

08006380 <DataStageIn>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8006380:	4b22      	ldr	r3, [pc, #136]	; (800640c <DataStageIn+0x8c>)
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8006382:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8006386:	681c      	ldr	r4, [r3, #0]
 8006388:	4698      	mov	r8, r3
  uint32_t save_wLength = pEPinfo->Usb_wLength;
 800638a:	8a25      	ldrh	r5, [r4, #16]
  uint32_t ControlState = pInformation->ControlState;
 800638c:	7a27      	ldrb	r7, [r4, #8]

  uint8_t *DataBuffer;
  uint32_t Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 800638e:	b9ad      	cbnz	r5, 80063bc <DataStageIn+0x3c>
 8006390:	2f04      	cmp	r7, #4
 8006392:	d113      	bne.n	80063bc <DataStageIn+0x3c>
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8006394:	4c1e      	ldr	r4, [pc, #120]	; (8006410 <DataStageIn+0x90>)
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8006396:	4628      	mov	r0, r5
  uint8_t *DataBuffer;
  uint32_t Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8006398:	78a3      	ldrb	r3, [r4, #2]
 800639a:	2b01      	cmp	r3, #1
 800639c:	d108      	bne.n	80063b0 <DataStageIn+0x30>
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 800639e:	462a      	mov	r2, r5
 80063a0:	4629      	mov	r1, r5
 80063a2:	f7ff f80d 	bl	80053c0 <OTGD_FS_PCD_EP_Write>
 80063a6:	4b1b      	ldr	r3, [pc, #108]	; (8006414 <DataStageIn+0x94>)
 80063a8:	2230      	movs	r2, #48	; 0x30
 80063aa:	801a      	strh	r2, [r3, #0]
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 80063ac:	70a5      	strb	r5, [r4, #2]
 80063ae:	e027      	b.n	8006400 <DataStageIn+0x80>
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;

      OTGD_FS_PCD_EP_Read (ENDP0, 0, 0);
 80063b0:	4629      	mov	r1, r5
 80063b2:	462a      	mov	r2, r5
 80063b4:	f7ff f873 	bl	800549e <OTGD_FS_PCD_EP_Read>
      Data_Mul_MaxPacketSize = FALSE;
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
 80063b8:	2707      	movs	r7, #7
 80063ba:	e021      	b.n	8006400 <DataStageIn+0x80>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 80063bc:	8aa3      	ldrh	r3, [r4, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 80063be:	429d      	cmp	r5, r3
 80063c0:	bf8c      	ite	hi
 80063c2:	2702      	movhi	r7, #2
 80063c4:	2704      	movls	r7, #4
 80063c6:	42ab      	cmp	r3, r5
 80063c8:	bf38      	it	cc
 80063ca:	461d      	movcc	r5, r3
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 80063cc:	b2ae      	uxth	r6, r5
 80063ce:	69a3      	ldr	r3, [r4, #24]
 80063d0:	4630      	mov	r0, r6
 80063d2:	4798      	blx	r3

  OTGD_FS_PCD_EP_Write (ENDP0, DataBuffer, Length);
 80063d4:	462a      	mov	r2, r5
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 80063d6:	4601      	mov	r1, r0

  OTGD_FS_PCD_EP_Write (ENDP0, DataBuffer, Length);
 80063d8:	2000      	movs	r0, #0
 80063da:	f7fe fff1 	bl	80053c0 <OTGD_FS_PCD_EP_Write>

  SetEPTxCount(ENDP0, Length);
 80063de:	4631      	mov	r1, r6
 80063e0:	2000      	movs	r0, #0
 80063e2:	f7fe ff87 	bl	80052f4 <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
 80063e6:	8a23      	ldrh	r3, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);
 80063e8:	2230      	movs	r2, #48	; 0x30

  OTGD_FS_PCD_EP_Write (ENDP0, DataBuffer, Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 80063ea:	1b9b      	subs	r3, r3, r6
 80063ec:	8223      	strh	r3, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
 80063ee:	8a63      	ldrh	r3, [r4, #18]
 80063f0:	441e      	add	r6, r3
  vSetEPTxStatus(EP_TX_VALID);
 80063f2:	4b08      	ldr	r3, [pc, #32]	; (8006414 <DataStageIn+0x94>)
  OTGD_FS_PCD_EP_Write (ENDP0, DataBuffer, Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
 80063f4:	8266      	strh	r6, [r4, #18]
  vSetEPTxStatus(EP_TX_VALID);
 80063f6:	801a      	strh	r2, [r3, #0]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 80063f8:	4b07      	ldr	r3, [pc, #28]	; (8006418 <DataStageIn+0x98>)
 80063fa:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80063fe:	801a      	strh	r2, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8006400:	f8d8 3000 	ldr.w	r3, [r8]
 8006404:	721f      	strb	r7, [r3, #8]
 8006406:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800640a:	bf00      	nop
 800640c:	20000b84 	.word	0x20000b84
 8006410:	20000ca4 	.word	0x20000ca4
 8006414:	20000d50 	.word	0x20000d50
 8006418:	20000d4e 	.word	0x20000d4e

0800641c <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 800641c:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
 800641e:	4b0a      	ldr	r3, [pc, #40]	; (8006448 <Standard_SetConfiguration+0x2c>)
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8006420:	490a      	ldr	r1, [pc, #40]	; (800644c <Standard_SetConfiguration+0x30>)
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	7849      	ldrb	r1, [r1, #1]
 8006426:	78da      	ldrb	r2, [r3, #3]
 8006428:	4291      	cmp	r1, r2
 800642a:	d30a      	bcc.n	8006442 <Standard_SetConfiguration+0x26>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 800642c:	7899      	ldrb	r1, [r3, #2]
 800642e:	b941      	cbnz	r1, 8006442 <Standard_SetConfiguration+0x26>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8006430:	889c      	ldrh	r4, [r3, #4]
 8006432:	b934      	cbnz	r4, 8006442 <Standard_SetConfiguration+0x26>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8006434:	729a      	strb	r2, [r3, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8006436:	4b06      	ldr	r3, [pc, #24]	; (8006450 <Standard_SetConfiguration+0x34>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	4798      	blx	r3
    return USB_SUCCESS;
 800643e:	4620      	mov	r0, r4
 8006440:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USB_UNSUPPORT;
 8006442:	2002      	movs	r0, #2
  }
}
 8006444:	bd10      	pop	{r4, pc}
 8006446:	bf00      	nop
 8006448:	20000b84 	.word	0x20000b84
 800644c:	20000a44 	.word	0x20000a44
 8006450:	20000ba8 	.word	0x20000ba8

08006454 <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 8006454:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8006456:	4a0e      	ldr	r2, [pc, #56]	; (8006490 <Standard_SetInterface+0x3c>)
 8006458:	4c0e      	ldr	r4, [pc, #56]	; (8006494 <Standard_SetInterface+0x40>)
 800645a:	6812      	ldr	r2, [r2, #0]
 800645c:	6823      	ldr	r3, [r4, #0]
 800645e:	6992      	ldr	r2, [r2, #24]
 8006460:	7958      	ldrb	r0, [r3, #5]
 8006462:	78d9      	ldrb	r1, [r3, #3]
 8006464:	4790      	blx	r2

  if (pInformation->Current_Configuration != 0)
 8006466:	6823      	ldr	r3, [r4, #0]
 8006468:	7a9a      	ldrb	r2, [r3, #10]
 800646a:	b17a      	cbz	r2, 800648c <Standard_SetInterface+0x38>
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 800646c:	b970      	cbnz	r0, 800648c <Standard_SetInterface+0x38>
 800646e:	791a      	ldrb	r2, [r3, #4]
 8006470:	b962      	cbnz	r2, 800648c <Standard_SetInterface+0x38>
        || (pInformation->USBwValue1 != 0))
 8006472:	789d      	ldrb	r5, [r3, #2]
 8006474:	b955      	cbnz	r5, 800648c <Standard_SetInterface+0x38>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 8006476:	4b08      	ldr	r3, [pc, #32]	; (8006498 <Standard_SetInterface+0x44>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 800647e:	6823      	ldr	r3, [r4, #0]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
      return USB_SUCCESS;
 8006480:	4628      	mov	r0, r5
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8006482:	795a      	ldrb	r2, [r3, #5]
 8006484:	72da      	strb	r2, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8006486:	78da      	ldrb	r2, [r3, #3]
 8006488:	731a      	strb	r2, [r3, #12]
      return USB_SUCCESS;
 800648a:	bd38      	pop	{r3, r4, r5, pc}
    }

  }

  return USB_UNSUPPORT;
 800648c:	2002      	movs	r0, #2
}
 800648e:	bd38      	pop	{r3, r4, r5, pc}
 8006490:	20000ba4 	.word	0x20000ba4
 8006494:	20000b84 	.word	0x20000b84
 8006498:	20000ba8 	.word	0x20000ba8

0800649c <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 800649c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t     Type_Rec = Type_Recipient;
 800649e:	4a28      	ldr	r2, [pc, #160]	; (8006540 <Standard_ClearFeature+0xa4>)
 80064a0:	6813      	ldr	r3, [r2, #0]
 80064a2:	4617      	mov	r7, r2
 80064a4:	7818      	ldrb	r0, [r3, #0]
  uint32_t     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80064a6:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 80064aa:	d104      	bne.n	80064b6 <Standard_ClearFeature+0x1a>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 80064ac:	7a5a      	ldrb	r2, [r3, #9]
 80064ae:	f022 0220 	bic.w	r2, r2, #32
 80064b2:	725a      	strb	r2, [r3, #9]
    return USB_SUCCESS;
 80064b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 80064b6:	2802      	cmp	r0, #2
 80064b8:	d001      	beq.n	80064be <Standard_ClearFeature+0x22>
    }
    pUser_Standard_Requests->User_ClearFeature();
    return USB_SUCCESS;
  }

  return USB_UNSUPPORT;
 80064ba:	2002      	movs	r0, #2
 80064bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    DEVICE* pDev;
    uint32_t Related_Endpoint;
    uint32_t wIndex0;
    uint32_t rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 80064be:	885a      	ldrh	r2, [r3, #2]
 80064c0:	2a00      	cmp	r2, #0
 80064c2:	d1fa      	bne.n	80064ba <Standard_ClearFeature+0x1e>
        || (pInformation->USBwIndex1 != 0))
 80064c4:	791a      	ldrb	r2, [r3, #4]
 80064c6:	2a00      	cmp	r2, #0
 80064c8:	d1f7      	bne.n	80064ba <Standard_ClearFeature+0x1e>
    {
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 80064ca:	795e      	ldrb	r6, [r3, #5]
    rEP = wIndex0 & ~0x80;
 80064cc:	f026 0580 	bic.w	r5, r6, #128	; 0x80
 80064d0:	b2ec      	uxtb	r4, r5
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 80064d2:	f016 0f80 	tst.w	r6, #128	; 0x80
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 80064d6:	4620      	mov	r0, r4
    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 80064d8:	d002      	beq.n	80064e0 <Standard_ClearFeature+0x44>
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 80064da:	f7fe fe92 	bl	8005202 <OTG_DEV_GetEPTxStatus>
 80064de:	e001      	b.n	80064e4 <Standard_ClearFeature+0x48>
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 80064e0:	f7fe fe98 	bl	8005214 <OTG_DEV_GetEPRxStatus>
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 80064e4:	4b17      	ldr	r3, [pc, #92]	; (8006544 <Standard_ClearFeature+0xa8>)
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 80064e6:	b280      	uxth	r0, r0
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 80064e8:	781b      	ldrb	r3, [r3, #0]
 80064ea:	429d      	cmp	r5, r3
 80064ec:	d2e5      	bcs.n	80064ba <Standard_ClearFeature+0x1e>
 80064ee:	2800      	cmp	r0, #0
 80064f0:	d0e3      	beq.n	80064ba <Standard_ClearFeature+0x1e>
        || (pInformation->Current_Configuration == 0))
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	7a9b      	ldrb	r3, [r3, #10]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d0df      	beq.n	80064ba <Standard_ClearFeature+0x1e>
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 80064fa:	0633      	lsls	r3, r6, #24
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 80064fc:	4620      	mov	r0, r4
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 80064fe:	d508      	bpl.n	8006512 <Standard_ClearFeature+0x76>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8006500:	f7fe fe7f 	bl	8005202 <OTG_DEV_GetEPTxStatus>
 8006504:	2810      	cmp	r0, #16
 8006506:	d115      	bne.n	8006534 <Standard_ClearFeature+0x98>
      {
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8006508:	4620      	mov	r0, r4
 800650a:	2130      	movs	r1, #48	; 0x30
 800650c:	f7fe fecd 	bl	80052aa <SetEPTxStatus>
 8006510:	e010      	b.n	8006534 <Standard_ClearFeature+0x98>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8006512:	f7fe fe7f 	bl	8005214 <OTG_DEV_GetEPRxStatus>
 8006516:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800651a:	d10b      	bne.n	8006534 <Standard_ClearFeature+0x98>
      {
        if (Related_Endpoint == ENDP0)
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 800651c:	4620      	mov	r0, r4
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
      {
        if (Related_Endpoint == ENDP0)
 800651e:	b92d      	cbnz	r5, 800652c <Standard_ClearFeature+0x90>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 8006520:	4b09      	ldr	r3, [pc, #36]	; (8006548 <Standard_ClearFeature+0xac>)
 8006522:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8006526:	f7fe fee6 	bl	80052f6 <SetEPRxCount>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 800652a:	4620      	mov	r0, r4
        }
        else
        {
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 800652c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006530:	f7fe feac 	bl	800528c <OTG_DEV_SetEPRxStatus>
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 8006534:	4b05      	ldr	r3, [pc, #20]	; (800654c <Standard_ClearFeature+0xb0>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	695b      	ldr	r3, [r3, #20]
 800653a:	4798      	blx	r3
    return USB_SUCCESS;
 800653c:	2000      	movs	r0, #0
  }

  return USB_UNSUPPORT;
}
 800653e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006540:	20000b84 	.word	0x20000b84
 8006544:	20000a44 	.word	0x20000a44
 8006548:	20000a14 	.word	0x20000a14
 800654c:	20000ba8 	.word	0x20000ba8

08006550 <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8006550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t    wIndex0;
  uint32_t    Related_Endpoint;
  uint32_t    rEP;
  uint32_t    Status;

  wIndex0 = pInformation->USBwIndex0;
 8006552:	4b17      	ldr	r3, [pc, #92]	; (80065b0 <Standard_SetEndPointFeature+0x60>)
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	461f      	mov	r7, r3
 8006558:	7955      	ldrb	r5, [r2, #5]
  rEP = wIndex0 & ~0x80;
 800655a:	f025 0680 	bic.w	r6, r5, #128	; 0x80
 800655e:	b2f4      	uxtb	r4, r6
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8006560:	f015 0f80 	tst.w	r5, #128	; 0x80
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8006564:	4620      	mov	r0, r4

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8006566:	d002      	beq.n	800656e <Standard_SetEndPointFeature+0x1e>
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8006568:	f7fe fe4b 	bl	8005202 <OTG_DEV_GetEPTxStatus>
 800656c:	e001      	b.n	8006572 <Standard_SetEndPointFeature+0x22>
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 800656e:	f7fe fe51 	bl	8005214 <OTG_DEV_GetEPRxStatus>
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8006572:	4b10      	ldr	r3, [pc, #64]	; (80065b4 <Standard_SetEndPointFeature+0x64>)
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 8006574:	b280      	uxth	r0, r0
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	429e      	cmp	r6, r3
 800657a:	d216      	bcs.n	80065aa <Standard_SetEndPointFeature+0x5a>
      || pInformation->USBwValue != 0 || Status == 0
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	885a      	ldrh	r2, [r3, #2]
 8006580:	b99a      	cbnz	r2, 80065aa <Standard_SetEndPointFeature+0x5a>
 8006582:	b190      	cbz	r0, 80065aa <Standard_SetEndPointFeature+0x5a>
      || pInformation->Current_Configuration == 0)
 8006584:	7a9b      	ldrb	r3, [r3, #10]
 8006586:	b183      	cbz	r3, 80065aa <Standard_SetEndPointFeature+0x5a>
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8006588:	062b      	lsls	r3, r5, #24
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 800658a:	4620      	mov	r0, r4
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 800658c:	d503      	bpl.n	8006596 <Standard_SetEndPointFeature+0x46>
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 800658e:	2110      	movs	r1, #16
 8006590:	f7fe fe49 	bl	8005226 <OTG_DEV_SetEPTxStatus>
 8006594:	e003      	b.n	800659e <Standard_SetEndPointFeature+0x4e>
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8006596:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800659a:	f7fe fe77 	bl	800528c <OTG_DEV_SetEPRxStatus>
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 800659e:	4b06      	ldr	r3, [pc, #24]	; (80065b8 <Standard_SetEndPointFeature+0x68>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	699b      	ldr	r3, [r3, #24]
 80065a4:	4798      	blx	r3
  return USB_SUCCESS;
 80065a6:	2000      	movs	r0, #0
 80065a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  if (Related_Endpoint >= Device_Table.Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 80065aa:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 80065ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065ae:	bf00      	nop
 80065b0:	20000b84 	.word	0x20000b84
 80065b4:	20000a44 	.word	0x20000a44
 80065b8:	20000ba8 	.word	0x20000ba8

080065bc <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 80065bc:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 80065be:	4b06      	ldr	r3, [pc, #24]	; (80065d8 <Standard_SetDeviceFeature+0x1c>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	7a5a      	ldrb	r2, [r3, #9]
 80065c4:	f042 0220 	orr.w	r2, r2, #32
 80065c8:	725a      	strb	r2, [r3, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 80065ca:	4b04      	ldr	r3, [pc, #16]	; (80065dc <Standard_SetDeviceFeature+0x20>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	69db      	ldr	r3, [r3, #28]
 80065d0:	4798      	blx	r3
  return USB_SUCCESS;
}
 80065d2:	2000      	movs	r0, #0
 80065d4:	bd08      	pop	{r3, pc}
 80065d6:	bf00      	nop
 80065d8:	20000b84 	.word	0x20000b84
 80065dc:	20000ba8 	.word	0x20000ba8

080065e0 <Standard_GetDescriptorData>:
*******************************************************************************/
uint8_t *Standard_GetDescriptorData(uint16_t Length, ONE_DESCRIPTOR *pDesc)
{
  uint32_t  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 80065e0:	4b05      	ldr	r3, [pc, #20]	; (80065f8 <Standard_GetDescriptorData+0x18>)
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	8a53      	ldrh	r3, [r2, #18]
  if (Length == 0)
 80065e6:	b918      	cbnz	r0, 80065f0 <Standard_GetDescriptorData+0x10>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 80065e8:	8889      	ldrh	r1, [r1, #4]
 80065ea:	1acb      	subs	r3, r1, r3
 80065ec:	8213      	strh	r3, [r2, #16]
    return 0;
 80065ee:	4770      	bx	lr
  }

  return pDesc->Descriptor + wOffset;
 80065f0:	6808      	ldr	r0, [r1, #0]
 80065f2:	4418      	add	r0, r3
}
 80065f4:	4770      	bx	lr
 80065f6:	bf00      	nop
 80065f8:	20000b84 	.word	0x20000b84

080065fc <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
uint8_t Post0_Process(void)
{
 80065fc:	b510      	push	{r4, lr}
  USB_OTG_EP *ep;
      
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 80065fe:	4b18      	ldr	r3, [pc, #96]	; (8006660 <Post0_Process+0x64>)
 8006600:	2000      	movs	r0, #0
 8006602:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8006606:	f7fe fe76 	bl	80052f6 <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 800660a:	4a16      	ldr	r2, [pc, #88]	; (8006664 <Post0_Process+0x68>)
 800660c:	6813      	ldr	r3, [r2, #0]
 800660e:	4614      	mov	r4, r2
 8006610:	7a1b      	ldrb	r3, [r3, #8]
 8006612:	2b08      	cmp	r3, #8
 8006614:	d105      	bne.n	8006622 <Post0_Process+0x26>
  {
    vSetEPRxStatus(EP_RX_STALL);
 8006616:	4b14      	ldr	r3, [pc, #80]	; (8006668 <Post0_Process+0x6c>)
 8006618:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800661c:	801a      	strh	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
 800661e:	2210      	movs	r2, #16
 8006620:	e00b      	b.n	800663a <Post0_Process+0x3e>
  }

  else if ((pInformation->ControlState == OUT_DATA) ||
 8006622:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
 8006626:	2b03      	cmp	r3, #3
 8006628:	d10a      	bne.n	8006640 <Post0_Process+0x44>
      (pInformation->ControlState == WAIT_STATUS_OUT))
  {
    ep = OTGD_FS_PCD_GetInEP(0);
 800662a:	2000      	movs	r0, #0
 800662c:	f7fe feb2 	bl	8005394 <OTGD_FS_PCD_GetInEP>
    ep->is_in = 0;
 8006630:	2200      	movs	r2, #0
 8006632:	7042      	strb	r2, [r0, #1]
    OTGD_FS_EP0StartXfer(ep);
 8006634:	f7ff fb1c 	bl	8005c70 <OTGD_FS_EP0StartXfer>
    
    vSetEPTxStatus(EP_TX_VALID);
 8006638:	2230      	movs	r2, #48	; 0x30
 800663a:	4b0c      	ldr	r3, [pc, #48]	; (800666c <Post0_Process+0x70>)
 800663c:	801a      	strh	r2, [r3, #0]
 800663e:	e008      	b.n	8006652 <Post0_Process+0x56>
  }
  
  else if ((pInformation->ControlState == IN_DATA) || 
 8006640:	2b02      	cmp	r3, #2
 8006642:	d106      	bne.n	8006652 <Post0_Process+0x56>
      (pInformation->ControlState == WAIT_STATUS_IN))
  {
    ep = OTGD_FS_PCD_GetInEP(0);
 8006644:	2000      	movs	r0, #0
 8006646:	f7fe fea5 	bl	8005394 <OTGD_FS_PCD_GetInEP>
    ep->is_in = 1;
 800664a:	2301      	movs	r3, #1
 800664c:	7043      	strb	r3, [r0, #1]
    OTGD_FS_EP0StartXfer(ep);    
 800664e:	f7ff fb0f 	bl	8005c70 <OTGD_FS_EP0StartXfer>
  }  

  return (pInformation->ControlState == PAUSE);
 8006652:	6823      	ldr	r3, [r4, #0]
 8006654:	7a18      	ldrb	r0, [r3, #8]
}
 8006656:	f1b0 0309 	subs.w	r3, r0, #9
 800665a:	4258      	negs	r0, r3
 800665c:	4158      	adcs	r0, r3
 800665e:	bd10      	pop	{r4, pc}
 8006660:	20000a14 	.word	0x20000a14
 8006664:	20000b84 	.word	0x20000b84
 8006668:	20000d4e 	.word	0x20000d4e
 800666c:	20000d50 	.word	0x20000d50

08006670 <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Out0_Process(void)
{
 8006670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t ControlState = pInformation->ControlState;
 8006672:	4e29      	ldr	r6, [pc, #164]	; (8006718 <Out0_Process+0xa8>)
 8006674:	6834      	ldr	r4, [r6, #0]
 8006676:	7a25      	ldrb	r5, [r4, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8006678:	2d02      	cmp	r5, #2
 800667a:	d046      	beq.n	800670a <Out0_Process+0x9a>
 800667c:	2d04      	cmp	r5, #4
 800667e:	d044      	beq.n	800670a <Out0_Process+0x9a>
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 8006680:	2d03      	cmp	r5, #3
 8006682:	d001      	beq.n	8006688 <Out0_Process+0x18>
 8006684:	2d05      	cmp	r5, #5
 8006686:	d139      	bne.n	80066fc <Out0_Process+0x8c>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  uint32_t save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 8006688:	69a3      	ldr	r3, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  uint32_t save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 800668a:	8a22      	ldrh	r2, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 800668c:	b193      	cbz	r3, 80066b4 <Out0_Process+0x44>
 800668e:	b18a      	cbz	r2, 80066b4 <Out0_Process+0x44>
  {
    uint8_t *Buffer;
    uint32_t Length;

    Length = pEPinfo->PacketSize;
 8006690:	8aa7      	ldrh	r7, [r4, #20]
 8006692:	4297      	cmp	r7, r2
 8006694:	bf28      	it	cs
 8006696:	4617      	movcs	r7, r2
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8006698:	b2bd      	uxth	r5, r7
 800669a:	4628      	mov	r0, r5
 800669c:	4798      	blx	r3
    pEPinfo->Usb_rLength -= Length;
 800669e:	8a23      	ldrh	r3, [r4, #16]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 80066a0:	4601      	mov	r1, r0
    pEPinfo->Usb_rLength -= Length;
 80066a2:	1b5b      	subs	r3, r3, r5
 80066a4:	8223      	strh	r3, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 80066a6:	8a63      	ldrh	r3, [r4, #18]

    OTGD_FS_PCD_EP_Read(ENDP0, Buffer, Length); 
 80066a8:	2000      	movs	r0, #0
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
    pEPinfo->Usb_rOffset += Length;
 80066aa:	441d      	add	r5, r3
 80066ac:	8265      	strh	r5, [r4, #18]

    OTGD_FS_PCD_EP_Read(ENDP0, Buffer, Length); 
 80066ae:	463a      	mov	r2, r7
 80066b0:	f7fe fef5 	bl	800549e <OTGD_FS_PCD_EP_Read>
  }

  if (pEPinfo->Usb_rLength != 0)
 80066b4:	8a23      	ldrh	r3, [r4, #16]
 80066b6:	b153      	cbz	r3, 80066ce <Out0_Process+0x5e>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 80066b8:	4b18      	ldr	r3, [pc, #96]	; (800671c <Out0_Process+0xac>)
    SetEPTxCount(ENDP0, 0);
 80066ba:	2000      	movs	r0, #0
    OTGD_FS_PCD_EP_Read(ENDP0, Buffer, Length); 
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 80066bc:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    SetEPTxCount(ENDP0, 0);
 80066c0:	4601      	mov	r1, r0
    OTGD_FS_PCD_EP_Read(ENDP0, Buffer, Length); 
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 80066c2:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 80066c4:	f7fe fe16 	bl	80052f4 <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 80066c8:	4b15      	ldr	r3, [pc, #84]	; (8006720 <Out0_Process+0xb0>)
 80066ca:	2230      	movs	r2, #48	; 0x30
 80066cc:	801a      	strh	r2, [r3, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 80066ce:	8aa3      	ldrh	r3, [r4, #20]
 80066d0:	8a20      	ldrh	r0, [r4, #16]
 80066d2:	4283      	cmp	r3, r0
  {
    pInformation->ControlState = OUT_DATA;
 80066d4:	6833      	ldr	r3, [r6, #0]
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 80066d6:	d801      	bhi.n	80066dc <Out0_Process+0x6c>
  {
    pInformation->ControlState = OUT_DATA;
 80066d8:	2203      	movs	r2, #3
 80066da:	e001      	b.n	80066e0 <Out0_Process+0x70>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 80066dc:	b110      	cbz	r0, 80066e4 <Out0_Process+0x74>
    {
      pInformation->ControlState = LAST_OUT_DATA;
 80066de:	2205      	movs	r2, #5
 80066e0:	721a      	strb	r2, [r3, #8]
 80066e2:	e008      	b.n	80066f6 <Out0_Process+0x86>
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 80066e4:	2206      	movs	r2, #6
 80066e6:	721a      	strb	r2, [r3, #8]
      USB_StatusIn();
 80066e8:	4601      	mov	r1, r0
 80066ea:	4602      	mov	r2, r0
 80066ec:	f7fe fe68 	bl	80053c0 <OTGD_FS_PCD_EP_Write>
 80066f0:	4b0b      	ldr	r3, [pc, #44]	; (8006720 <Out0_Process+0xb0>)
 80066f2:	2230      	movs	r2, #48	; 0x30
 80066f4:	801a      	strh	r2, [r3, #0]
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 80066f6:	6833      	ldr	r3, [r6, #0]
 80066f8:	7a1d      	ldrb	r5, [r3, #8]
 80066fa:	e007      	b.n	800670c <Out0_Process+0x9c>
  }

  else if (ControlState == WAIT_STATUS_OUT)
 80066fc:	2d07      	cmp	r5, #7
 80066fe:	d104      	bne.n	800670a <Out0_Process+0x9a>
  {
    (*pProperty->Process_Status_OUT)();
 8006700:	4b08      	ldr	r3, [pc, #32]	; (8006724 <Out0_Process+0xb4>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	68db      	ldr	r3, [r3, #12]
 8006706:	4798      	blx	r3
 8006708:	e000      	b.n	800670c <Out0_Process+0x9c>
  uint32_t ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
 800670a:	2508      	movs	r5, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 800670c:	6833      	ldr	r3, [r6, #0]
 800670e:	721d      	strb	r5, [r3, #8]

  return Post0_Process();
}
 8006710:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8006714:	f7ff bf72 	b.w	80065fc <Post0_Process>
 8006718:	20000b84 	.word	0x20000b84
 800671c:	20000d4e 	.word	0x20000d4e
 8006720:	20000d50 	.word	0x20000d50
 8006724:	20000ba4 	.word	0x20000ba4

08006728 <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Setup0_Process(void)
{
 8006728:	b573      	push	{r0, r1, r4, r5, r6, lr}
  } pBuf;

  USB_OTG_EP *ep;
  uint16_t offset = 0;
 
  ep = OTGD_FS_PCD_GetOutEP(ENDP0);
 800672a:	2000      	movs	r0, #0
 800672c:	f7fe fe66 	bl	80053fc <OTGD_FS_PCD_GetOutEP>
  pBuf.b = ep->xfer_buff;
  
  OTGD_FS_EP0StartXfer(ep);

  if (pInformation->ControlState != PAUSE)
 8006730:	4d94      	ldr	r5, [pc, #592]	; (8006984 <Setup0_Process+0x25c>)

  USB_OTG_EP *ep;
  uint16_t offset = 0;
 
  ep = OTGD_FS_PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
 8006732:	6944      	ldr	r4, [r0, #20]
  
  OTGD_FS_EP0StartXfer(ep);
 8006734:	f7ff fa9c 	bl	8005c70 <OTGD_FS_EP0StartXfer>

  if (pInformation->ControlState != PAUSE)
 8006738:	682e      	ldr	r6, [r5, #0]
 800673a:	7a33      	ldrb	r3, [r6, #8]
 800673c:	2b09      	cmp	r3, #9
 800673e:	d00f      	beq.n	8006760 <Setup0_Process+0x38>
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8006740:	7823      	ldrb	r3, [r4, #0]
 8006742:	7033      	strb	r3, [r6, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8006744:	7863      	ldrb	r3, [r4, #1]
 8006746:	7073      	strb	r3, [r6, #1]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8006748:	8860      	ldrh	r0, [r4, #2]
 800674a:	f7fe fdd8 	bl	80052fe <ByteSwap>
 800674e:	8070      	strh	r0, [r6, #2]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8006750:	88a0      	ldrh	r0, [r4, #4]
 8006752:	682e      	ldr	r6, [r5, #0]
 8006754:	f7fe fdd3 	bl	80052fe <ByteSwap>
 8006758:	80b0      	strh	r0, [r6, #4]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 800675a:	88e2      	ldrh	r2, [r4, #6]
 800675c:	682b      	ldr	r3, [r5, #0]
 800675e:	80da      	strh	r2, [r3, #6]
  }

  pInformation->ControlState = SETTING_UP;
 8006760:	682b      	ldr	r3, [r5, #0]
 8006762:	2201      	movs	r2, #1
 8006764:	721a      	strb	r2, [r3, #8]
  if (pInformation->USBwLength == 0)
 8006766:	88da      	ldrh	r2, [r3, #6]
 8006768:	785c      	ldrb	r4, [r3, #1]
 800676a:	2a00      	cmp	r2, #0
 800676c:	d160      	bne.n	8006830 <Setup0_Process+0x108>
{
  RESULT Result = USB_UNSUPPORT;
  uint32_t RequestNo = pInformation->USBbRequest;
  uint32_t ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 800676e:	781a      	ldrb	r2, [r3, #0]
 8006770:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8006774:	d13b      	bne.n	80067ee <Setup0_Process+0xc6>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 8006776:	2c09      	cmp	r4, #9
 8006778:	d102      	bne.n	8006780 <Setup0_Process+0x58>
    {
      Result = Standard_SetConfiguration();
 800677a:	f7ff fe4f 	bl	800641c <Standard_SetConfiguration>
 800677e:	e045      	b.n	800680c <Setup0_Process+0xe4>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8006780:	2c05      	cmp	r4, #5
 8006782:	d110      	bne.n	80067a6 <Setup0_Process+0x7e>
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8006784:	78d8      	ldrb	r0, [r3, #3]
 8006786:	0602      	lsls	r2, r0, #24
 8006788:	d501      	bpl.n	800678e <Setup0_Process+0x66>
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
        /* Device Address should be 127 or less*/
      {
        ControlState = STALLED;
 800678a:	2308      	movs	r3, #8
 800678c:	e04d      	b.n	800682a <Setup0_Process+0x102>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 800678e:	789a      	ldrb	r2, [r3, #2]
 8006790:	2a00      	cmp	r2, #0
 8006792:	d1fa      	bne.n	800678a <Setup0_Process+0x62>
          || (pInformation->USBwIndex != 0)
 8006794:	889a      	ldrh	r2, [r3, #4]
 8006796:	2a00      	cmp	r2, #0
 8006798:	d1f7      	bne.n	800678a <Setup0_Process+0x62>
          || (pInformation->Current_Configuration != 0))
 800679a:	7a9b      	ldrb	r3, [r3, #10]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d1f4      	bne.n	800678a <Setup0_Process+0x62>
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(uint8_t Val)
{
  OTGD_FS_PCD_EP_SetAddress ((uint8_t)Val);
 80067a0:	f7fe fdec 	bl	800537c <OTGD_FS_PCD_EP_SetAddress>
 80067a4:	e036      	b.n	8006814 <Setup0_Process+0xec>

         SetDeviceAddress(pInformation->USBwValue0);
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 80067a6:	2c03      	cmp	r4, #3
 80067a8:	d113      	bne.n	80067d2 <Setup0_Process+0xaa>
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 80067aa:	78da      	ldrb	r2, [r3, #3]
 80067ac:	2a01      	cmp	r2, #1
 80067ae:	d007      	beq.n	80067c0 <Setup0_Process+0x98>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 80067b0:	4b75      	ldr	r3, [pc, #468]	; (8006988 <Setup0_Process+0x260>)
 80067b2:	4620      	mov	r0, r4
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	695b      	ldr	r3, [r3, #20]
 80067b8:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 80067ba:	2803      	cmp	r0, #3
 80067bc:	d128      	bne.n	8006810 <Setup0_Process+0xe8>
 80067be:	e033      	b.n	8006828 <Setup0_Process+0x100>
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
          && (pInformation->USBwIndex == 0)
 80067c0:	889a      	ldrh	r2, [r3, #4]
 80067c2:	2a00      	cmp	r2, #0
 80067c4:	d1f4      	bne.n	80067b0 <Setup0_Process+0x88>
          && (ValBit(pInformation->Current_Feature, 5)))
 80067c6:	7a5b      	ldrb	r3, [r3, #9]
 80067c8:	069e      	lsls	r6, r3, #26
 80067ca:	d5f1      	bpl.n	80067b0 <Setup0_Process+0x88>
      {
        Result = Standard_SetDeviceFeature();
 80067cc:	f7ff fef6 	bl	80065bc <Standard_SetDeviceFeature>
 80067d0:	e01c      	b.n	800680c <Setup0_Process+0xe4>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 80067d2:	2c01      	cmp	r4, #1
 80067d4:	d1ec      	bne.n	80067b0 <Setup0_Process+0x88>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 80067d6:	78da      	ldrb	r2, [r3, #3]
 80067d8:	2a01      	cmp	r2, #1
 80067da:	d1e9      	bne.n	80067b0 <Setup0_Process+0x88>
          && pInformation->USBwIndex == 0
 80067dc:	889a      	ldrh	r2, [r3, #4]
 80067de:	2a00      	cmp	r2, #0
 80067e0:	d1e6      	bne.n	80067b0 <Setup0_Process+0x88>
          && ValBit(pInformation->Current_Feature, 5))
 80067e2:	7a5b      	ldrb	r3, [r3, #9]
 80067e4:	0698      	lsls	r0, r3, #26
 80067e6:	d5e3      	bpl.n	80067b0 <Setup0_Process+0x88>
      {
        Result = Standard_ClearFeature();
 80067e8:	f7ff fe58 	bl	800649c <Standard_ClearFeature>
 80067ec:	e00e      	b.n	800680c <Setup0_Process+0xe4>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 80067ee:	2a01      	cmp	r2, #1
 80067f0:	d104      	bne.n	80067fc <Setup0_Process+0xd4>
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 80067f2:	2c0b      	cmp	r4, #11
 80067f4:	d1dc      	bne.n	80067b0 <Setup0_Process+0x88>
    {
      Result = Standard_SetInterface();
 80067f6:	f7ff fe2d 	bl	8006454 <Standard_SetInterface>
 80067fa:	e007      	b.n	800680c <Setup0_Process+0xe4>
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 80067fc:	2a02      	cmp	r2, #2
 80067fe:	d1d7      	bne.n	80067b0 <Setup0_Process+0x88>
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 8006800:	2c01      	cmp	r4, #1
 8006802:	d0f1      	beq.n	80067e8 <Setup0_Process+0xc0>
    {
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 8006804:	2c03      	cmp	r4, #3
 8006806:	d1d3      	bne.n	80067b0 <Setup0_Process+0x88>
    {
      Result = Standard_SetEndPointFeature();
 8006808:	f7ff fea2 	bl	8006550 <Standard_SetEndPointFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 800680c:	b110      	cbz	r0, 8006814 <Setup0_Process+0xec>
 800680e:	e7cf      	b.n	80067b0 <Setup0_Process+0x88>
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8006810:	2800      	cmp	r0, #0
 8006812:	d1ba      	bne.n	800678a <Setup0_Process+0x62>
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8006814:	2000      	movs	r0, #0
 8006816:	4602      	mov	r2, r0
 8006818:	4601      	mov	r1, r0
 800681a:	f7fe fdd1 	bl	80053c0 <OTGD_FS_PCD_EP_Write>
 800681e:	4b5b      	ldr	r3, [pc, #364]	; (800698c <Setup0_Process+0x264>)
 8006820:	2230      	movs	r2, #48	; 0x30
 8006822:	801a      	strh	r2, [r3, #0]
  {
    ControlState = STALLED;
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */
 8006824:	2306      	movs	r3, #6
 8006826:	e000      	b.n	800682a <Setup0_Process+0x102>
  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
    {
      ControlState = PAUSE;
 8006828:	2309      	movs	r3, #9
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 800682a:	682a      	ldr	r2, [r5, #0]
 800682c:	7213      	strb	r3, [r2, #8]
 800682e:	e0c6      	b.n	80069be <Setup0_Process+0x296>

  CopyRoutine = NULL;
  wOffset = 0;

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
 8006830:	2c06      	cmp	r4, #6
 8006832:	d113      	bne.n	800685c <Setup0_Process+0x134>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8006834:	781a      	ldrb	r2, [r3, #0]
 8006836:	0651      	lsls	r1, r2, #25
 8006838:	d174      	bne.n	8006924 <Setup0_Process+0x1fc>
    {
      uint8_t wValue1 = pInformation->USBwValue1;
 800683a:	789a      	ldrb	r2, [r3, #2]
 800683c:	4b52      	ldr	r3, [pc, #328]	; (8006988 <Setup0_Process+0x260>)
      if (wValue1 == DEVICE_DESCRIPTOR)
 800683e:	2a01      	cmp	r2, #1
 8006840:	d102      	bne.n	8006848 <Setup0_Process+0x120>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	69db      	ldr	r3, [r3, #28]
 8006846:	e064      	b.n	8006912 <Setup0_Process+0x1ea>
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 8006848:	2a02      	cmp	r2, #2
 800684a:	d102      	bne.n	8006852 <Setup0_Process+0x12a>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	6a1b      	ldr	r3, [r3, #32]
 8006850:	e05f      	b.n	8006912 <Setup0_Process+0x1ea>
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 8006852:	2a03      	cmp	r2, #3
 8006854:	d166      	bne.n	8006924 <Setup0_Process+0x1fc>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800685a:	e05a      	b.n	8006912 <Setup0_Process+0x1ea>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 800685c:	2c00      	cmp	r4, #0
 800685e:	d139      	bne.n	80068d4 <Setup0_Process+0x1ac>
 8006860:	8859      	ldrh	r1, [r3, #2]
 8006862:	2900      	cmp	r1, #0
 8006864:	d15e      	bne.n	8006924 <Setup0_Process+0x1fc>
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 8006866:	685a      	ldr	r2, [r3, #4]
 8006868:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800686c:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8006870:	d158      	bne.n	8006924 <Setup0_Process+0x1fc>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8006872:	781a      	ldrb	r2, [r3, #0]
 8006874:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8006878:	d104      	bne.n	8006884 <Setup0_Process+0x15c>
        && (pInformation->USBwIndex == 0))
 800687a:	889b      	ldrh	r3, [r3, #4]
 800687c:	2b00      	cmp	r3, #0
 800687e:	f000 80a2 	beq.w	80069c6 <Setup0_Process+0x29e>
 8006882:	e04f      	b.n	8006924 <Setup0_Process+0x1fc>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8006884:	2a01      	cmp	r2, #1
 8006886:	d10d      	bne.n	80068a4 <Setup0_Process+0x17c>
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 8006888:	4a3f      	ldr	r2, [pc, #252]	; (8006988 <Setup0_Process+0x260>)
 800688a:	7958      	ldrb	r0, [r3, #5]
 800688c:	6812      	ldr	r2, [r2, #0]
 800688e:	6992      	ldr	r2, [r2, #24]
 8006890:	4790      	blx	r2
 8006892:	2800      	cmp	r0, #0
 8006894:	d146      	bne.n	8006924 <Setup0_Process+0x1fc>
          && (pInformation->Current_Configuration != 0))
 8006896:	4b3b      	ldr	r3, [pc, #236]	; (8006984 <Setup0_Process+0x25c>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	7a9b      	ldrb	r3, [r3, #10]
 800689c:	2b00      	cmp	r3, #0
 800689e:	f040 8092 	bne.w	80069c6 <Setup0_Process+0x29e>
 80068a2:	e03f      	b.n	8006924 <Setup0_Process+0x1fc>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 80068a4:	2a02      	cmp	r2, #2
 80068a6:	d13d      	bne.n	8006924 <Setup0_Process+0x1fc>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 80068a8:	795c      	ldrb	r4, [r3, #5]
 80068aa:	f004 060f 	and.w	r6, r4, #15
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 80068ae:	0622      	lsls	r2, r4, #24
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 80068b0:	4630      	mov	r0, r6
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 80068b2:	d502      	bpl.n	80068ba <Setup0_Process+0x192>
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 80068b4:	f7fe fca5 	bl	8005202 <OTG_DEV_GetEPTxStatus>
 80068b8:	e001      	b.n	80068be <Setup0_Process+0x196>
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 80068ba:	f7fe fcab 	bl	8005214 <OTG_DEV_GetEPRxStatus>
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 80068be:	4b34      	ldr	r3, [pc, #208]	; (8006990 <Setup0_Process+0x268>)
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 80068c0:	b280      	uxth	r0, r0
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	42b3      	cmp	r3, r6
 80068c6:	d92d      	bls.n	8006924 <Setup0_Process+0x1fc>
 80068c8:	f014 0f70 	tst.w	r4, #112	; 0x70
 80068cc:	d12a      	bne.n	8006924 <Setup0_Process+0x1fc>
          && (Status != 0))
 80068ce:	2800      	cmp	r0, #0
 80068d0:	d179      	bne.n	80069c6 <Setup0_Process+0x29e>
 80068d2:	e027      	b.n	8006924 <Setup0_Process+0x1fc>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 80068d4:	2c08      	cmp	r4, #8
 80068d6:	d103      	bne.n	80068e0 <Setup0_Process+0x1b8>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80068d8:	781b      	ldrb	r3, [r3, #0]
 80068da:	065b      	lsls	r3, r3, #25
 80068dc:	d075      	beq.n	80069ca <Setup0_Process+0x2a2>
 80068de:	e021      	b.n	8006924 <Setup0_Process+0x1fc>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 80068e0:	2c0a      	cmp	r4, #10
 80068e2:	d11f      	bne.n	8006924 <Setup0_Process+0x1fc>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 80068e4:	781a      	ldrb	r2, [r3, #0]
 80068e6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80068ea:	2a01      	cmp	r2, #1
 80068ec:	d11a      	bne.n	8006924 <Setup0_Process+0x1fc>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 80068ee:	7a9a      	ldrb	r2, [r3, #10]
 80068f0:	b1c2      	cbz	r2, 8006924 <Setup0_Process+0x1fc>
 80068f2:	8859      	ldrh	r1, [r3, #2]
 80068f4:	b9b1      	cbnz	r1, 8006924 <Setup0_Process+0x1fc>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 80068f6:	685a      	ldr	r2, [r3, #4]
 80068f8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80068fc:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006900:	d110      	bne.n	8006924 <Setup0_Process+0x1fc>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8006902:	4a21      	ldr	r2, [pc, #132]	; (8006988 <Setup0_Process+0x260>)
 8006904:	7958      	ldrb	r0, [r3, #5]
 8006906:	6812      	ldr	r2, [r2, #0]
 8006908:	6992      	ldr	r2, [r2, #24]
 800690a:	4790      	blx	r2
 800690c:	2800      	cmp	r0, #0
 800690e:	d05e      	beq.n	80069ce <Setup0_Process+0x2a6>
 8006910:	e008      	b.n	8006924 <Setup0_Process+0x1fc>
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 8006912:	b13b      	cbz	r3, 8006924 <Setup0_Process+0x1fc>
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8006914:	682a      	ldr	r2, [r5, #0]
 8006916:	2400      	movs	r4, #0
 8006918:	8254      	strh	r4, [r2, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 800691a:	6193      	str	r3, [r2, #24]
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 800691c:	4620      	mov	r0, r4
 800691e:	4798      	blx	r3
    Result = USB_SUCCESS;
 8006920:	4620      	mov	r0, r4
 8006922:	e00a      	b.n	800693a <Setup0_Process+0x212>
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 8006924:	4b18      	ldr	r3, [pc, #96]	; (8006988 <Setup0_Process+0x260>)
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	682b      	ldr	r3, [r5, #0]
 800692a:	6912      	ldr	r2, [r2, #16]
 800692c:	7858      	ldrb	r0, [r3, #1]
 800692e:	4790      	blx	r2
    if (Result == USB_NOT_READY)
 8006930:	2803      	cmp	r0, #3
 8006932:	d102      	bne.n	800693a <Setup0_Process+0x212>
    {
      pInformation->ControlState = PAUSE;
 8006934:	4b13      	ldr	r3, [pc, #76]	; (8006984 <Setup0_Process+0x25c>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	e005      	b.n	8006946 <Setup0_Process+0x21e>
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 800693a:	682b      	ldr	r3, [r5, #0]
 800693c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006940:	8a1a      	ldrh	r2, [r3, #16]
 8006942:	428a      	cmp	r2, r1
 8006944:	d101      	bne.n	800694a <Setup0_Process+0x222>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 8006946:	2209      	movs	r2, #9
 8006948:	e003      	b.n	8006952 <Setup0_Process+0x22a>
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 800694a:	2802      	cmp	r0, #2
 800694c:	d000      	beq.n	8006950 <Setup0_Process+0x228>
 800694e:	b912      	cbnz	r2, 8006956 <Setup0_Process+0x22e>
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 8006950:	2208      	movs	r2, #8
 8006952:	721a      	strb	r2, [r3, #8]
 8006954:	e033      	b.n	80069be <Setup0_Process+0x296>
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 8006956:	f993 1000 	ldrsb.w	r1, [r3]
 800695a:	2900      	cmp	r1, #0
 800695c:	da29      	bge.n	80069b2 <Setup0_Process+0x28a>
  {
    /* Device ==> Host */
    __IO uint32_t wLength = pInformation->USBwLength;
 800695e:	88d9      	ldrh	r1, [r3, #6]
 8006960:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 8006962:	9801      	ldr	r0, [sp, #4]
 8006964:	4282      	cmp	r2, r0
 8006966:	4808      	ldr	r0, [pc, #32]	; (8006988 <Setup0_Process+0x260>)
 8006968:	d902      	bls.n	8006970 <Setup0_Process+0x248>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 800696a:	9a01      	ldr	r2, [sp, #4]
 800696c:	821a      	strh	r2, [r3, #16]
 800696e:	e019      	b.n	80069a4 <Setup0_Process+0x27c>
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 8006970:	428a      	cmp	r2, r1
 8006972:	d217      	bcs.n	80069a4 <Setup0_Process+0x27c>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 8006974:	6801      	ldr	r1, [r0, #0]
 8006976:	f891 102c 	ldrb.w	r1, [r1, #44]	; 0x2c
 800697a:	428a      	cmp	r2, r1
 800697c:	d20a      	bcs.n	8006994 <Setup0_Process+0x26c>
      {
        Data_Mul_MaxPacketSize = FALSE;
 800697e:	2100      	movs	r1, #0
 8006980:	e00e      	b.n	80069a0 <Setup0_Process+0x278>
 8006982:	bf00      	nop
 8006984:	20000b84 	.word	0x20000b84
 8006988:	20000ba4 	.word	0x20000ba4
 800698c:	20000d50 	.word	0x20000d50
 8006990:	20000a44 	.word	0x20000a44
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 8006994:	fb92 f4f1 	sdiv	r4, r2, r1
 8006998:	fb01 2214 	mls	r2, r1, r4, r2
 800699c:	b912      	cbnz	r2, 80069a4 <Setup0_Process+0x27c>
      {
        Data_Mul_MaxPacketSize = TRUE;
 800699e:	2101      	movs	r1, #1
 80069a0:	4a0c      	ldr	r2, [pc, #48]	; (80069d4 <Setup0_Process+0x2ac>)
 80069a2:	7091      	strb	r1, [r2, #2]
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 80069a4:	6802      	ldr	r2, [r0, #0]
 80069a6:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 80069aa:	829a      	strh	r2, [r3, #20]
    DataStageIn();
 80069ac:	f7ff fce8 	bl	8006380 <DataStageIn>
 80069b0:	e005      	b.n	80069be <Setup0_Process+0x296>
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 80069b2:	2203      	movs	r2, #3
 80069b4:	721a      	strb	r2, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 80069b6:	4b08      	ldr	r3, [pc, #32]	; (80069d8 <Setup0_Process+0x2b0>)
 80069b8:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80069bc:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 80069be:	f7ff fe1d 	bl	80065fc <Post0_Process>
}
 80069c2:	b002      	add	sp, #8
 80069c4:	bd70      	pop	{r4, r5, r6, pc}
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
        && (pInformation->USBwIndex == 0))
    {
      CopyRoutine = Standard_GetStatus;
 80069c6:	4b05      	ldr	r3, [pc, #20]	; (80069dc <Setup0_Process+0x2b4>)
 80069c8:	e7a4      	b.n	8006914 <Setup0_Process+0x1ec>
  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      CopyRoutine = Standard_GetConfiguration;
 80069ca:	4b05      	ldr	r3, [pc, #20]	; (80069e0 <Setup0_Process+0x2b8>)
 80069cc:	e7a2      	b.n	8006914 <Setup0_Process+0x1ec>
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
    {
      CopyRoutine = Standard_GetInterface;
 80069ce:	4b05      	ldr	r3, [pc, #20]	; (80069e4 <Setup0_Process+0x2bc>)
 80069d0:	e7a0      	b.n	8006914 <Setup0_Process+0x1ec>
 80069d2:	bf00      	nop
 80069d4:	20000ca4 	.word	0x20000ca4
 80069d8:	20000d4e 	.word	0x20000d4e
 80069dc:	080062fd 	.word	0x080062fd
 80069e0:	080062b5 	.word	0x080062b5
 80069e4:	080062d9 	.word	0x080062d9

080069e8 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t In0_Process(void)
{
 80069e8:	b510      	push	{r4, lr}
  uint32_t ControlState = pInformation->ControlState;
 80069ea:	4c13      	ldr	r4, [pc, #76]	; (8006a38 <In0_Process+0x50>)
 80069ec:	6823      	ldr	r3, [r4, #0]
 80069ee:	7a1a      	ldrb	r2, [r3, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 80069f0:	2a02      	cmp	r2, #2
 80069f2:	d001      	beq.n	80069f8 <In0_Process+0x10>
 80069f4:	2a04      	cmp	r2, #4
 80069f6:	d104      	bne.n	8006a02 <In0_Process+0x1a>
  {
    DataStageIn();
 80069f8:	f7ff fcc2 	bl	8006380 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 80069fc:	6823      	ldr	r3, [r4, #0]
 80069fe:	7a1b      	ldrb	r3, [r3, #8]
 8006a00:	e013      	b.n	8006a2a <In0_Process+0x42>
  }

  else if (ControlState == WAIT_STATUS_IN)
 8006a02:	2a06      	cmp	r2, #6
 8006a04:	d110      	bne.n	8006a28 <In0_Process+0x40>
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8006a06:	785a      	ldrb	r2, [r3, #1]
 8006a08:	2a05      	cmp	r2, #5
 8006a0a:	d109      	bne.n	8006a20 <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 8006a0c:	781a      	ldrb	r2, [r3, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8006a0e:	0652      	lsls	r2, r2, #25
 8006a10:	d106      	bne.n	8006a20 <In0_Process+0x38>
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(uint8_t Val)
{
  OTGD_FS_PCD_EP_SetAddress ((uint8_t)Val);
 8006a12:	78d8      	ldrb	r0, [r3, #3]
 8006a14:	f7fe fcb2 	bl	800537c <OTGD_FS_PCD_EP_SetAddress>
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
      pUser_Standard_Requests->User_SetDeviceAddress();
 8006a18:	4b08      	ldr	r3, [pc, #32]	; (8006a3c <In0_Process+0x54>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	6a1b      	ldr	r3, [r3, #32]
 8006a1e:	4798      	blx	r3
    }
    (*pProperty->Process_Status_IN)();
 8006a20:	4b07      	ldr	r3, [pc, #28]	; (8006a40 <In0_Process+0x58>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	4798      	blx	r3
    ControlState = STALLED;
  }

  else
  {
    ControlState = STALLED;
 8006a28:	2308      	movs	r3, #8
  }

  pInformation->ControlState = ControlState;
 8006a2a:	6822      	ldr	r2, [r4, #0]
 8006a2c:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8006a2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8006a32:	f7ff bde3 	b.w	80065fc <Post0_Process>
 8006a36:	bf00      	nop
 8006a38:	20000b84 	.word	0x20000b84
 8006a3c:	20000ba8 	.word	0x20000ba8
 8006a40:	20000ba4 	.word	0x20000ba4

08006a44 <SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(uint8_t Val)
{
  OTGD_FS_PCD_EP_SetAddress ((uint8_t)Val);
 8006a44:	f7fe bc9a 	b.w	800537c <OTGD_FS_PCD_EP_SetAddress>

08006a48 <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop

08006a4c <USB_SIL_Init>:
* Input          : None.
* Output         : None.
* Return         : Status.
*******************************************************************************/
uint32_t USB_SIL_Init(void)
{
 8006a4c:	b508      	push	{r3, lr}
  
  /* Perform OTG Device initialization procedure (including EP0 init) */
  OTG_DEV_Init();
 8006a4e:	f7fe fbaf 	bl	80051b0 <OTG_DEV_Init>
  

  return 0;
}
 8006a52:	2000      	movs	r0, #0
 8006a54:	bd08      	pop	{r3, pc}

08006a56 <USB_SIL_Write>:
*                  - wBufferSize: Number of data to be written (in bytes).
* Output         : None.
* Return         : Status.
*******************************************************************************/
uint32_t USB_SIL_Write(uint8_t bEpAddr, uint8_t* pBufferPointer, uint32_t wBufferSize)
{
 8006a56:	b508      	push	{r3, lr}
  
   /* Use the PCD interface layer function to write to the selected endpoint */
   OTGD_FS_PCD_EP_Write (bEpAddr, pBufferPointer, wBufferSize); 
 8006a58:	f7fe fcb2 	bl	80053c0 <OTGD_FS_PCD_EP_Write>
   //FIXME:    ?

  return 0;
}
 8006a5c:	2000      	movs	r0, #0
 8006a5e:	bd08      	pop	{r3, pc}

08006a60 <USB_SIL_Read>:
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
uint32_t USB_SIL_Read(uint8_t bEpAddr, uint8_t* pBufferPointer)
{
 8006a60:	b570      	push	{r4, r5, r6, lr}
 8006a62:	4605      	mov	r5, r0
 8006a64:	460e      	mov	r6, r1
  uint32_t DataLength = 0;

  USB_OTG_EP *ep;

  /* Get the structure pointer of the selected Endpoint */
  ep = OTGD_FS_PCD_GetOutEP(bEpAddr);
 8006a66:	f7fe fcc9 	bl	80053fc <OTGD_FS_PCD_GetOutEP>
  
  /* Get the number of received data */
  DataLength = ep->xfer_len;
 8006a6a:	6984      	ldr	r4, [r0, #24]
  
  /* Use the PCD interface layer function to read the selected endpoint */
  OTGD_FS_PCD_EP_Read (bEpAddr, pBufferPointer, DataLength);
 8006a6c:	4631      	mov	r1, r6
 8006a6e:	4628      	mov	r0, r5
 8006a70:	4622      	mov	r2, r4
 8006a72:	f7fe fd14 	bl	800549e <OTGD_FS_PCD_EP_Read>
  

  /* Return the number of received data */
  return DataLength;
}
 8006a76:	4620      	mov	r0, r4
 8006a78:	bd70      	pop	{r4, r5, r6, pc}
	...

08006a7c <OTGD_FS_Handle_ModeMismatch_ISR>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_ModeMismatch_ISR(void)
{
 8006a7c:	b508      	push	{r3, lr}
  USB_OTG_int_sts_data gintsts;
  gintsts.d32 = 0 ;
  
  INTR_MODEMISMATCH_Callback();
 8006a7e:	f3af 8000 	nop.w
  
  /* Clear interrupt */
  gintsts.b.modemismatch = 1;
  WRITE_REG32(&core_regs.common_regs->int_sts, gintsts.d32);
 8006a82:	4b03      	ldr	r3, [pc, #12]	; (8006a90 <OTGD_FS_Handle_ModeMismatch_ISR+0x14>)
 8006a84:	2202      	movs	r2, #2
 8006a86:	681b      	ldr	r3, [r3, #0]
  
  return 1;
}
 8006a88:	2001      	movs	r0, #1
  
  INTR_MODEMISMATCH_Callback();
  
  /* Clear interrupt */
  gintsts.b.modemismatch = 1;
  WRITE_REG32(&core_regs.common_regs->int_sts, gintsts.d32);
 8006a8a:	615a      	str	r2, [r3, #20]
  
  return 1;
}
 8006a8c:	bd08      	pop	{r3, pc}
 8006a8e:	bf00      	nop
 8006a90:	20000bb8 	.word	0x20000bb8

08006a94 <OTGD_FS_Handle_Sof_ISR>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_Sof_ISR(void)
{
 8006a94:	b508      	push	{r3, lr}
  USB_OTG_int_sts_data int_sts ;
  int_sts.d32 = 0;
  
  /* Call user function */
  INTR_SOFINTR_Callback();
 8006a96:	f3af 8000 	nop.w
    
  /* Clear interrupt */
  int_sts.b.sofintr = 1;
  WRITE_REG32 (&core_regs.common_regs->int_sts, int_sts.d32);
 8006a9a:	4b03      	ldr	r3, [pc, #12]	; (8006aa8 <OTGD_FS_Handle_Sof_ISR+0x14>)
 8006a9c:	2208      	movs	r2, #8
 8006a9e:	681b      	ldr	r3, [r3, #0]

  return 1;
}
 8006aa0:	2001      	movs	r0, #1
  /* Call user function */
  INTR_SOFINTR_Callback();
    
  /* Clear interrupt */
  int_sts.b.sofintr = 1;
  WRITE_REG32 (&core_regs.common_regs->int_sts, int_sts.d32);
 8006aa2:	615a      	str	r2, [r3, #20]

  return 1;
}
 8006aa4:	bd08      	pop	{r3, pc}
 8006aa6:	bf00      	nop
 8006aa8:	20000bb8 	.word	0x20000bb8

08006aac <OTGD_FS_Handle_RxStatusQueueLevel_ISR>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_RxStatusQueueLevel_ISR(void)
{
 8006aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  int_mask.d32 = 0;
  status.d32 = 0;
  
  /* Disable the Rx Status Queue Level interrupt */
  int_mask.b.rxstsqlvl = 1;
  MODIFY_REG32( &core_regs.common_regs->int_msk, int_mask.d32, 0);
 8006ab0:	4d27      	ldr	r5, [pc, #156]	; (8006b50 <OTGD_FS_Handle_RxStatusQueueLevel_ISR+0xa4>)
 8006ab2:	682b      	ldr	r3, [r5, #0]
 8006ab4:	46a8      	mov	r8, r5
 8006ab6:	699a      	ldr	r2, [r3, #24]
 8006ab8:	f022 0210 	bic.w	r2, r2, #16
 8006abc:	619a      	str	r2, [r3, #24]

  /* Get the Status from the top of the FIFO */
  status.d32 = READ_REG32( &core_regs.common_regs->rx_stsp );
 8006abe:	6a1e      	ldr	r6, [r3, #32]

  /* Get the related endpoint structure */
  ep = OTGD_FS_PCD_GetOutEP(status.b.epnum);
 8006ac0:	f006 000f 	and.w	r0, r6, #15
 8006ac4:	f7fe fc9a 	bl	80053fc <OTGD_FS_PCD_GetOutEP>

  switch (status.b.pktsts)
 8006ac8:	f3c6 4343 	ubfx	r3, r6, #17, #4
 8006acc:	2b02      	cmp	r3, #2

  /* Get the Status from the top of the FIFO */
  status.d32 = READ_REG32( &core_regs.common_regs->rx_stsp );

  /* Get the related endpoint structure */
  ep = OTGD_FS_PCD_GetOutEP(status.b.epnum);
 8006ace:	4604      	mov	r4, r0

  switch (status.b.pktsts)
 8006ad0:	d00e      	beq.n	8006af0 <OTGD_FS_Handle_RxStatusQueueLevel_ISR+0x44>
 8006ad2:	2b06      	cmp	r3, #6
 8006ad4:	d131      	bne.n	8006b3a <OTGD_FS_Handle_RxStatusQueueLevel_ISR+0x8e>
      break;
    case STS_SETUP_COMP:
      break;
    case STS_SETUP_UPDT:
      /* Copy the setup packet received in Fifo into the setup buffer in RAM */
      OTGD_FS_ReadPacket(USBD_Data_Buffer, 8); 
 8006ad6:	4d1f      	ldr	r5, [pc, #124]	; (8006b54 <OTGD_FS_Handle_RxStatusQueueLevel_ISR+0xa8>)
 8006ad8:	2108      	movs	r1, #8
 8006ada:	4628      	mov	r0, r5
 8006adc:	f7fe fe0e 	bl	80056fc <OTGD_FS_ReadPacket>
      ep->xfer_buff = USBD_Data_Buffer;
      ep->xfer_count += status.b.bcnt;
 8006ae0:	69e3      	ldr	r3, [r4, #28]
 8006ae2:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8006ae6:	4433      	add	r3, r6
    case STS_SETUP_COMP:
      break;
    case STS_SETUP_UPDT:
      /* Copy the setup packet received in Fifo into the setup buffer in RAM */
      OTGD_FS_ReadPacket(USBD_Data_Buffer, 8); 
      ep->xfer_buff = USBD_Data_Buffer;
 8006ae8:	6165      	str	r5, [r4, #20]
      ep->xfer_count += status.b.bcnt;
 8006aea:	61e3      	str	r3, [r4, #28]
      ep->xfer_len  = status.b.bcnt;
 8006aec:	61a6      	str	r6, [r4, #24]
      break;
 8006aee:	e024      	b.n	8006b3a <OTGD_FS_Handle_RxStatusQueueLevel_ISR+0x8e>
  switch (status.b.pktsts)
  {
    case STS_GOUT_NAK:
      break;
    case STS_DATA_UPDT:
      if (status.b.bcnt)
 8006af0:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8006af4:	b30e      	cbz	r6, 8006b3a <OTGD_FS_Handle_RxStatusQueueLevel_ISR+0x8e>
      {
        if (ep->type == EP_TYPE_ISOC)
 8006af6:	6883      	ldr	r3, [r0, #8]
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	d114      	bne.n	8006b26 <OTGD_FS_Handle_RxStatusQueueLevel_ISR+0x7a>
        {
          /* Call user function */
          INTR_RXSTSQLVL_ISODU_Callback();         
          
          /* Copy the received buffer to the RAM */
          OTGD_FS_ReadPacket((uint8_t*)(IsocBuff + (ISOC_BUFFER_SZE * IsocBufferIdx)), status.b.bcnt);
 8006afc:	4d16      	ldr	r5, [pc, #88]	; (8006b58 <OTGD_FS_Handle_RxStatusQueueLevel_ISR+0xac>)
      if (status.b.bcnt)
      {
        if (ep->type == EP_TYPE_ISOC)
        {
          /* Call user function */
          INTR_RXSTSQLVL_ISODU_Callback();         
 8006afe:	f3af 8000 	nop.w
          
          /* Copy the received buffer to the RAM */
          OTGD_FS_ReadPacket((uint8_t*)(IsocBuff + (ISOC_BUFFER_SZE * IsocBufferIdx)), status.b.bcnt);
 8006b02:	462f      	mov	r7, r5
 8006b04:	f857 0b04 	ldr.w	r0, [r7], #4
 8006b08:	4631      	mov	r1, r6
 8006b0a:	4438      	add	r0, r7
 8006b0c:	f7fe fdf6 	bl	80056fc <OTGD_FS_ReadPacket>
          ep->xfer_buff = (uint8_t*)(IsocBuff + (ISOC_BUFFER_SZE * IsocBufferIdx));  
 8006b10:	682b      	ldr	r3, [r5, #0]
 8006b12:	441f      	add	r7, r3
          
          /* Check if the end of the global buffer has been reached */
          if (IsocBufferIdx == (NUM_SUB_BUFFERS - 1))
 8006b14:	682b      	ldr	r3, [r5, #0]
          /* Call user function */
          INTR_RXSTSQLVL_ISODU_Callback();         
          
          /* Copy the received buffer to the RAM */
          OTGD_FS_ReadPacket((uint8_t*)(IsocBuff + (ISOC_BUFFER_SZE * IsocBufferIdx)), status.b.bcnt);
          ep->xfer_buff = (uint8_t*)(IsocBuff + (ISOC_BUFFER_SZE * IsocBufferIdx));  
 8006b16:	6167      	str	r7, [r4, #20]
          
          /* Check if the end of the global buffer has been reached */
          if (IsocBufferIdx == (NUM_SUB_BUFFERS - 1))
 8006b18:	2b01      	cmp	r3, #1
            IsocBufferIdx = 0;                         
          }
          else
          {
            /* Increment the buffer index */
            IsocBufferIdx ++;
 8006b1a:	bf16      	itet	ne
 8006b1c:	682b      	ldrne	r3, [r5, #0]
          
          /* Check if the end of the global buffer has been reached */
          if (IsocBufferIdx == (NUM_SUB_BUFFERS - 1))
          {
            /* Reset the buffer index */
            IsocBufferIdx = 0;                         
 8006b1e:	2300      	moveq	r3, #0
          }
          else
          {
            /* Increment the buffer index */
            IsocBufferIdx ++;
 8006b20:	3301      	addne	r3, #1
 8006b22:	602b      	str	r3, [r5, #0]
 8006b24:	e005      	b.n	8006b32 <OTGD_FS_Handle_RxStatusQueueLevel_ISR+0x86>
          }          
        }
        else
        {
          /* Copy the received buffer to the RAM */
          OTGD_FS_ReadPacket(USBD_Data_Buffer, status.b.bcnt);
 8006b26:	4d0b      	ldr	r5, [pc, #44]	; (8006b54 <OTGD_FS_Handle_RxStatusQueueLevel_ISR+0xa8>)
 8006b28:	4631      	mov	r1, r6
 8006b2a:	4628      	mov	r0, r5
 8006b2c:	f7fe fde6 	bl	80056fc <OTGD_FS_ReadPacket>
          ep->xfer_buff = USBD_Data_Buffer;
 8006b30:	6165      	str	r5, [r4, #20]
        }
        
        /* Update the endpoint structure */
        ep->xfer_len  = status.b.bcnt;
        ep->xfer_count += status.b.bcnt;        
 8006b32:	69e3      	ldr	r3, [r4, #28]
          OTGD_FS_ReadPacket(USBD_Data_Buffer, status.b.bcnt);
          ep->xfer_buff = USBD_Data_Buffer;
        }
        
        /* Update the endpoint structure */
        ep->xfer_len  = status.b.bcnt;
 8006b34:	61a6      	str	r6, [r4, #24]
        ep->xfer_count += status.b.bcnt;        
 8006b36:	441e      	add	r6, r3
 8006b38:	61e6      	str	r6, [r4, #28]
    default:
      break;
  }

  /* Call the user function */
  INTR_RXSTSQLVL_Callback();
 8006b3a:	f3af 8000 	nop.w
  
  /* Enable the Rx Status Queue Level interrupt */
  MODIFY_REG32( &core_regs.common_regs->int_msk, 0, int_mask.d32);
 8006b3e:	f8d8 3000 	ldr.w	r3, [r8]
  
  /* Clear interrupt: this is a read only bit, it cannot be cleared by register 
     access */

  return 1;
}
 8006b42:	2001      	movs	r0, #1

  /* Call the user function */
  INTR_RXSTSQLVL_Callback();
  
  /* Enable the Rx Status Queue Level interrupt */
  MODIFY_REG32( &core_regs.common_regs->int_msk, 0, int_mask.d32);
 8006b44:	699a      	ldr	r2, [r3, #24]
 8006b46:	f042 0210 	orr.w	r2, r2, #16
 8006b4a:	619a      	str	r2, [r3, #24]
  
  /* Clear interrupt: this is a read only bit, it cannot be cleared by register 
     access */

  return 1;
}
 8006b4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b50:	20000bb8 	.word	0x20000bb8
 8006b54:	20000cae 	.word	0x20000cae
 8006b58:	20000ca8 	.word	0x20000ca8

08006b5c <OTGD_FS_Handle_NPTxFE_ISR>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_NPTxFE_ISR(void )
{
 8006b5c:	b508      	push	{r3, lr}
  USB_OTG_int_msk_data gintmsk;
  gintmsk.d32 = 0; 
  
  /* Call the user function */
  INTR_NPTXFEMPTY_Callback();
 8006b5e:	f3af 8000 	nop.w
  
  gintmsk.b.nptxfempty = 1;
  MODIFY_REG32(&core_regs.common_regs->int_msk, gintmsk.d32, 0 );
 8006b62:	4b04      	ldr	r3, [pc, #16]	; (8006b74 <OTGD_FS_Handle_NPTxFE_ISR+0x18>)
  
  /* Clear interrupt: This bit is a read only bit, cannot be cleared 
     by register access */
  return 1;
}
 8006b64:	2001      	movs	r0, #1
  
  /* Call the user function */
  INTR_NPTXFEMPTY_Callback();
  
  gintmsk.b.nptxfempty = 1;
  MODIFY_REG32(&core_regs.common_regs->int_msk, gintmsk.d32, 0 );
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	699a      	ldr	r2, [r3, #24]
 8006b6a:	f022 0220 	bic.w	r2, r2, #32
 8006b6e:	619a      	str	r2, [r3, #24]
  
  /* Clear interrupt: This bit is a read only bit, cannot be cleared 
     by register access */
  return 1;
}
 8006b70:	bd08      	pop	{r3, pc}
 8006b72:	bf00      	nop
 8006b74:	20000bb8 	.word	0x20000bb8

08006b78 <OTGD_FS_Handle_GInNakEff_ISR>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_GInNakEff_ISR(void)
{
 8006b78:	b508      	push	{r3, lr}
 
  /* Call user function */
  INTR_GINNAKEFF_Callback();
 8006b7a:	f3af 8000 	nop.w
  
  /* Clear interrupt: This is a read only bit, it cannot be cleared by register 
     access */
  
  return 1;
}
 8006b7e:	2001      	movs	r0, #1
 8006b80:	bd08      	pop	{r3, pc}

08006b82 <OTGD_FS_Handle_GOutNakEff_ISR>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_GOutNakEff_ISR(void)
{
 8006b82:	b508      	push	{r3, lr}
  /* Call user function */
  INTR_GOUTNAKEFF_Callback();  
 8006b84:	f3af 8000 	nop.w
  
  /* Clear interrupt: This is a read only bit, it cannot be cleared by register 
     access */

  return 1;
}
 8006b88:	2001      	movs	r0, #1
 8006b8a:	bd08      	pop	{r3, pc}

08006b8c <OTGD_FS_Handle_EarlySuspend_ISR>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_EarlySuspend_ISR(void )
{
 8006b8c:	b508      	push	{r3, lr}
  gintsts.d32 = 0;
  gintmsk.d32 = 0;
  
  
  /* Call user function */
  INTR_ERLYSUSPEND_Callback();  
 8006b8e:	f3af 8000 	nop.w
  
  gintmsk.b.erlysuspend = 1;
  MODIFY_REG32(&core_regs.common_regs->int_msk, gintmsk.d32, 0 );
 8006b92:	4b05      	ldr	r3, [pc, #20]	; (8006ba8 <OTGD_FS_Handle_EarlySuspend_ISR+0x1c>)

  /* Clear interrupt */
  gintsts.b.erlysuspend = 1;
  WRITE_REG32(&core_regs.common_regs->int_sts, gintsts.d32);
  return 1;
}
 8006b94:	2001      	movs	r0, #1
  
  /* Call user function */
  INTR_ERLYSUSPEND_Callback();  
  
  gintmsk.b.erlysuspend = 1;
  MODIFY_REG32(&core_regs.common_regs->int_msk, gintmsk.d32, 0 );
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	699a      	ldr	r2, [r3, #24]
 8006b9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b9e:	619a      	str	r2, [r3, #24]

  /* Clear interrupt */
  gintsts.b.erlysuspend = 1;
  WRITE_REG32(&core_regs.common_regs->int_sts, gintsts.d32);
 8006ba0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006ba4:	615a      	str	r2, [r3, #20]
  return 1;
}
 8006ba6:	bd08      	pop	{r3, pc}
 8006ba8:	20000bb8 	.word	0x20000bb8

08006bac <OTGD_FS_Handle_USBSuspend_ISR>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_USBSuspend_ISR(void)
{
 8006bac:	b508      	push	{r3, lr}
  USB_OTG_int_sts_data gintsts;  
  
  gintsts.d32 = 0;
  /* Call user function */
  INTR_USBSUSPEND_Callback();
 8006bae:	f3af 8000 	nop.w
  
  /* Clear interrupt */
  gintsts.b.usbsuspend = 1;
  WRITE_REG32(&core_regs.common_regs->int_sts, gintsts.d32);
 8006bb2:	4b03      	ldr	r3, [pc, #12]	; (8006bc0 <OTGD_FS_Handle_USBSuspend_ISR+0x14>)
 8006bb4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006bb8:	681b      	ldr	r3, [r3, #0]
  
  return 1;
}
 8006bba:	2001      	movs	r0, #1
  /* Call user function */
  INTR_USBSUSPEND_Callback();
  
  /* Clear interrupt */
  gintsts.b.usbsuspend = 1;
  WRITE_REG32(&core_regs.common_regs->int_sts, gintsts.d32);
 8006bbc:	615a      	str	r2, [r3, #20]
  
  return 1;
}
 8006bbe:	bd08      	pop	{r3, pc}
 8006bc0:	20000bb8 	.word	0x20000bb8

08006bc4 <OTGD_FS_Handle_UsbReset_ISR>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_UsbReset_ISR(void)
{
 8006bc4:	b510      	push	{r4, lr}
  dctl.d32 = 0;
  gintsts.d32 = 0;

  /* Clear the Remote Wakeup Signalling */
  dctl.b.rmtwkupsig = 1;
  MODIFY_REG32(&core_regs.dev_regs->dev_ctl, dctl.d32, 0 );
 8006bc6:	4c11      	ldr	r4, [pc, #68]	; (8006c0c <OTGD_FS_Handle_UsbReset_ISR+0x48>)

  /* Flush the NP Tx FIFO */
  OTGD_FS_FlushTxFifo( 0 );
 8006bc8:	2000      	movs	r0, #0
  dctl.d32 = 0;
  gintsts.d32 = 0;

  /* Clear the Remote Wakeup Signalling */
  dctl.b.rmtwkupsig = 1;
  MODIFY_REG32(&core_regs.dev_regs->dev_ctl, dctl.d32, 0 );
 8006bca:	6863      	ldr	r3, [r4, #4]
 8006bcc:	685a      	ldr	r2, [r3, #4]
 8006bce:	f022 0201 	bic.w	r2, r2, #1
 8006bd2:	605a      	str	r2, [r3, #4]

  /* Flush the NP Tx FIFO */
  OTGD_FS_FlushTxFifo( 0 );
 8006bd4:	f7fe fe0c 	bl	80057f0 <OTGD_FS_FlushTxFifo>

  daintmsk.b.inep0 = 1;
  daintmsk.b.outep0 = 1;
  WRITE_REG32( &core_regs.dev_regs->dev_all_int_msk, daintmsk.d32 );
 8006bd8:	6863      	ldr	r3, [r4, #4]
 8006bda:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8006bde:	61da      	str	r2, [r3, #28]

  doepmsk.b.setup = 1;
  doepmsk.b.xfercompl = 1;
  doepmsk.b.ahberr = 1;
  doepmsk.b.epdisabled = 1;
 8006be0:	220f      	movs	r2, #15
  WRITE_REG32( &core_regs.dev_regs->dev_out_ep_msk, doepmsk.d32 );
 8006be2:	615a      	str	r2, [r3, #20]

  diepmsk.b.xfercompl = 1;
  diepmsk.b.timeout = 1;
  diepmsk.b.epdisabled = 1;
  diepmsk.b.ahberr = 1;
  diepmsk.b.intknepmis = 1;
 8006be4:	222f      	movs	r2, #47	; 0x2f
  WRITE_REG32( &core_regs.dev_regs->dev_in_ep_msk, diepmsk.d32 );
 8006be6:	611a      	str	r2, [r3, #16]

  /* Reset Device Address */
  dcfg.d32 = READ_REG32( &core_regs.dev_regs->dev_cfg);
 8006be8:	681a      	ldr	r2, [r3, #0]
  dcfg.b.devaddr = 0;
 8006bea:	f36f 120a 	bfc	r2, #4, #7
  WRITE_REG32( &core_regs.dev_regs->dev_cfg, dcfg.d32);
 8006bee:	601a      	str	r2, [r3, #0]

  /* setup EP0 to receive SETUP packets */
  OTGD_FS_PCD_EP0_OutStart();
 8006bf0:	f7fe fcca 	bl	8005588 <OTGD_FS_PCD_EP0_OutStart>

  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.usbreset = 1;
  WRITE_REG32 (&core_regs.common_regs->int_sts, gintsts.d32);
 8006bf4:	6823      	ldr	r3, [r4, #0]
 8006bf6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006bfa:	615a      	str	r2, [r3, #20]

  /* Call the user reset function */
  OTGD_FS_DEVICE_RESET; 
 8006bfc:	4b04      	ldr	r3, [pc, #16]	; (8006c10 <OTGD_FS_Handle_UsbReset_ISR+0x4c>)
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	4798      	blx	r3
  
  /* Call user function */
  INTR_USBRESET_Callback();  
 8006c02:	f3af 8000 	nop.w
  
  return 1;
}
 8006c06:	2001      	movs	r0, #1
 8006c08:	bd10      	pop	{r4, pc}
 8006c0a:	bf00      	nop
 8006c0c:	20000bb8 	.word	0x20000bb8
 8006c10:	20000a14 	.word	0x20000a14

08006c14 <OTGD_FS_Handle_EnumDone_ISR>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_EnumDone_ISR(void)
{
 8006c14:	b510      	push	{r4, lr}
  USB_OTG_usb_cfg_data gusbcfg;

  gintsts.d32 = 0;
  gusbcfg.d32 = 0;
  
  OTGD_FS_EP0Activate();
 8006c16:	f7fe ff4d 	bl	8005ab4 <OTGD_FS_EP0Activate>

  /* Set USB turnaround time based on device speed and PHY interface. */
  gusbcfg.d32 = READ_REG32(&core_regs.common_regs->usb_cfg);
 8006c1a:	4a0d      	ldr	r2, [pc, #52]	; (8006c50 <OTGD_FS_Handle_EnumDone_ISR+0x3c>)
 8006c1c:	6811      	ldr	r1, [r2, #0]
  USB_OTG_dev_sts_data dsts;
  enum usb_device_speed speed = USB_SPEED_UNKNOWN;
    
  dsts.d32 = 0;
    
  dsts.d32 = READ_REG32(&core_regs.dev_regs->dev_sts);
 8006c1e:	6853      	ldr	r3, [r2, #4]
  gusbcfg.d32 = 0;
  
  OTGD_FS_EP0Activate();

  /* Set USB turnaround time based on device speed and PHY interface. */
  gusbcfg.d32 = READ_REG32(&core_regs.common_regs->usb_cfg);
 8006c20:	68c8      	ldr	r0, [r1, #12]
  USB_OTG_dev_sts_data dsts;
  enum usb_device_speed speed = USB_SPEED_UNKNOWN;
    
  dsts.d32 = 0;
    
  dsts.d32 = READ_REG32(&core_regs.dev_regs->dev_sts);
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	4614      	mov	r4, r2

  switch (dsts.b.enumspd)
 8006c26:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8006c2a:	2b02      	cmp	r3, #2
 8006c2c:	d006      	beq.n	8006c3c <OTGD_FS_Handle_EnumDone_ISR+0x28>
 8006c2e:	2b03      	cmp	r3, #3
 8006c30:	d001      	beq.n	8006c36 <OTGD_FS_Handle_EnumDone_ISR+0x22>
 8006c32:	2b01      	cmp	r3, #1
 8006c34:	d102      	bne.n	8006c3c <OTGD_FS_Handle_EnumDone_ISR+0x28>
  gusbcfg.d32 = READ_REG32(&core_regs.common_regs->usb_cfg);

  /* Full or low speed */
  if ( OTGD_FS_PCD_GetDeviceSpeed() == USB_SPEED_FULL)
  {
    gusbcfg.b.usbtrdtim = 9;
 8006c36:	2309      	movs	r3, #9
 8006c38:	f363 208d 	bfi	r0, r3, #10, #4
  }
  WRITE_REG32(&core_regs.common_regs->usb_cfg, gusbcfg.d32);
 8006c3c:	60c8      	str	r0, [r1, #12]

  /* Call user function */
  INTR_ENUMDONE_Callback();
 8006c3e:	f3af 8000 	nop.w
  
  /* Clear interrupt */
  gintsts.b.enumdone = 1;
  WRITE_REG32( &core_regs.common_regs->int_sts, gintsts.d32 );
 8006c42:	6823      	ldr	r3, [r4, #0]
 8006c44:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006c48:	615a      	str	r2, [r3, #20]
  return 1;
}
 8006c4a:	2001      	movs	r0, #1
 8006c4c:	bd10      	pop	{r4, pc}
 8006c4e:	bf00      	nop
 8006c50:	20000bb8 	.word	0x20000bb8

08006c54 <OTGD_FS_Handle_IsoOutDrop_ISR>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_IsoOutDrop_ISR(void)
{
 8006c54:	b508      	push	{r3, lr}
  USB_OTG_int_sts_data gintsts;  

  gintsts.d32 = 0;
  /* Call user function */
  INTR_ISOOUTDROP_Callback();
 8006c56:	f3af 8000 	nop.w
  
  /* Clear interrupt */
  gintsts.b.isooutdrop = 1;
  WRITE_REG32(&core_regs.common_regs->int_sts, gintsts.d32);
 8006c5a:	4b03      	ldr	r3, [pc, #12]	; (8006c68 <OTGD_FS_Handle_IsoOutDrop_ISR+0x14>)
 8006c5c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006c60:	681b      	ldr	r3, [r3, #0]
  
  return 1;
}
 8006c62:	2001      	movs	r0, #1
  /* Call user function */
  INTR_ISOOUTDROP_Callback();
  
  /* Clear interrupt */
  gintsts.b.isooutdrop = 1;
  WRITE_REG32(&core_regs.common_regs->int_sts, gintsts.d32);
 8006c64:	615a      	str	r2, [r3, #20]
  
  return 1;
}
 8006c66:	bd08      	pop	{r3, pc}
 8006c68:	20000bb8 	.word	0x20000bb8

08006c6c <OTGD_FS_Handle_EOPF_ISR>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_EOPF_ISR(void )
{
 8006c6c:	b510      	push	{r4, lr}
  
  gintsts.d32 = 0;
  gintmsk.d32 = 0;
  
  gintmsk.b.eopframe = 1;
  MODIFY_REG32(&core_regs.common_regs->int_msk, gintmsk.d32, 0 );
 8006c6e:	4c07      	ldr	r4, [pc, #28]	; (8006c8c <OTGD_FS_Handle_EOPF_ISR+0x20>)
 8006c70:	6823      	ldr	r3, [r4, #0]
 8006c72:	699a      	ldr	r2, [r3, #24]
 8006c74:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006c78:	619a      	str	r2, [r3, #24]

  /* Call user function */
  INTR_EOPFRAME_Callback();
 8006c7a:	f3af 8000 	nop.w
  
  /* Clear interrupt */
  gintsts.b.eopframe = 1;
  WRITE_REG32(&core_regs.common_regs->int_sts, gintsts.d32);
 8006c7e:	6823      	ldr	r3, [r4, #0]
 8006c80:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006c84:	615a      	str	r2, [r3, #20]
  return 1;
}
 8006c86:	2001      	movs	r0, #1
 8006c88:	bd10      	pop	{r4, pc}
 8006c8a:	bf00      	nop
 8006c8c:	20000bb8 	.word	0x20000bb8

08006c90 <OTGD_FS_Handle_EPMismatch_ISR>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_EPMismatch_ISR(void)
{
 8006c90:	b508      	push	{r3, lr}
  USB_OTG_int_sts_data gintsts;  
  
  gintsts.d32 = 0;
  
  /* Call user function */
  INTR_EPMISMATCH_Callback();
 8006c92:	f3af 8000 	nop.w
  
  /* Clear interrupt */
  gintsts.b.epmismatch = 1;
  WRITE_REG32(&core_regs.common_regs->int_sts, gintsts.d32);
 8006c96:	4b03      	ldr	r3, [pc, #12]	; (8006ca4 <OTGD_FS_Handle_EPMismatch_ISR+0x14>)
 8006c98:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006c9c:	681b      	ldr	r3, [r3, #0]
  
  return 1;
}
 8006c9e:	2001      	movs	r0, #1
  /* Call user function */
  INTR_EPMISMATCH_Callback();
  
  /* Clear interrupt */
  gintsts.b.epmismatch = 1;
  WRITE_REG32(&core_regs.common_regs->int_sts, gintsts.d32);
 8006ca0:	615a      	str	r2, [r3, #20]
  
  return 1;
}
 8006ca2:	bd08      	pop	{r3, pc}
 8006ca4:	20000bb8 	.word	0x20000bb8

08006ca8 <OTGD_FS_Handle_InEP_ISR>:
* Description    : Handles all IN endpoints interrupts.
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_InEP_ISR(void)
{
 8006ca8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t epnum = 0;
  USB_OTG_EP *ep;
  uint32_t fifoemptymsk = 0;

  diepint.d32 = 0;  
  ep_intr = OTGD_FS_ReadDevAllInEPItr();
 8006cac:	f7ff f88a 	bl	8005dc4 <OTGD_FS_ReadDevAllInEPItr>
 8006cb0:	4d71      	ldr	r5, [pc, #452]	; (8006e78 <OTGD_FS_Handle_InEP_ISR+0x1d0>)
 8006cb2:	4607      	mov	r7, r0
uint32_t OTGD_FS_Handle_InEP_ISR(void)
{
  USB_OTG_dev_in_ep_int_data diepint;

  uint32_t ep_intr = 0;
  uint32_t epnum = 0;
 8006cb4:	2600      	movs	r6, #0
 8006cb6:	46a9      	mov	r9, r5
  USB_OTG_EP *ep;
  uint32_t fifoemptymsk = 0;

  diepint.d32 = 0;  
  ep_intr = OTGD_FS_ReadDevAllInEPItr();
  while ( ep_intr )
 8006cb8:	2f00      	cmp	r7, #0
 8006cba:	f000 80d7 	beq.w	8006e6c <OTGD_FS_Handle_InEP_ISR+0x1c4>
  {
    if (ep_intr&0x1) /* In ITR */
 8006cbe:	07fc      	lsls	r4, r7, #31
 8006cc0:	f140 80d0 	bpl.w	8006e64 <OTGD_FS_Handle_InEP_ISR+0x1bc>
    {
      ep = OTGD_FS_PCD_GetInEP(epnum);
 8006cc4:	4630      	mov	r0, r6
 8006cc6:	f7fe fb65 	bl	8005394 <OTGD_FS_PCD_GetInEP>
*******************************************************************************/
static uint32_t OTGD_FS_PCD_ReadDevInEP( USB_OTG_EP *ep)
{
  uint32_t v = 0, msk = 0, emp=0;
  
  msk = READ_REG32(&core_regs.dev_regs->dev_in_ep_msk);
 8006cca:	f8d9 3004 	ldr.w	r3, [r9, #4]
  ep_intr = OTGD_FS_ReadDevAllInEPItr();
  while ( ep_intr )
  {
    if (ep_intr&0x1) /* In ITR */
    {
      ep = OTGD_FS_PCD_GetInEP(epnum);
 8006cce:	4680      	mov	r8, r0
{
  uint32_t v = 0, msk = 0, emp=0;
  
  msk = READ_REG32(&core_regs.dev_regs->dev_in_ep_msk);
  emp = READ_REG32(&core_regs.dev_regs->dev_fifo_empty_msk);
  msk |= ((emp >> ep->num) & 0x1) << 7;
 8006cd0:	f898 2000 	ldrb.w	r2, [r8]
*******************************************************************************/
static uint32_t OTGD_FS_PCD_ReadDevInEP( USB_OTG_EP *ep)
{
  uint32_t v = 0, msk = 0, emp=0;
  
  msk = READ_REG32(&core_regs.dev_regs->dev_in_ep_msk);
 8006cd4:	6918      	ldr	r0, [r3, #16]
  emp = READ_REG32(&core_regs.dev_regs->dev_fifo_empty_msk);
 8006cd6:	6b5c      	ldr	r4, [r3, #52]	; 0x34
  msk |= ((emp >> ep->num) & 0x1) << 7;
  v = READ_REG32(&core_regs.inep_regs[ep->num]->dev_in_ep_int) & msk;
 8006cd8:	eb09 0182 	add.w	r1, r9, r2, lsl #2
{
  uint32_t v = 0, msk = 0, emp=0;
  
  msk = READ_REG32(&core_regs.dev_regs->dev_in_ep_msk);
  emp = READ_REG32(&core_regs.dev_regs->dev_fifo_empty_msk);
  msk |= ((emp >> ep->num) & 0x1) << 7;
 8006cdc:	40d4      	lsrs	r4, r2
  v = READ_REG32(&core_regs.inep_regs[ep->num]->dev_in_ep_int) & msk;
 8006cde:	68c9      	ldr	r1, [r1, #12]
{
  uint32_t v = 0, msk = 0, emp=0;
  
  msk = READ_REG32(&core_regs.dev_regs->dev_in_ep_msk);
  emp = READ_REG32(&core_regs.dev_regs->dev_fifo_empty_msk);
  msk |= ((emp >> ep->num) & 0x1) << 7;
 8006ce0:	01e4      	lsls	r4, r4, #7
  v = READ_REG32(&core_regs.inep_regs[ep->num]->dev_in_ep_int) & msk;
 8006ce2:	6889      	ldr	r1, [r1, #8]
{
  uint32_t v = 0, msk = 0, emp=0;
  
  msk = READ_REG32(&core_regs.dev_regs->dev_in_ep_msk);
  emp = READ_REG32(&core_regs.dev_regs->dev_fifo_empty_msk);
  msk |= ((emp >> ep->num) & 0x1) << 7;
 8006ce4:	b2e4      	uxtb	r4, r4
 8006ce6:	4304      	orrs	r4, r0
  v = READ_REG32(&core_regs.inep_regs[ep->num]->dev_in_ep_int) & msk;
 8006ce8:	400c      	ands	r4, r1
  {
    if (ep_intr&0x1) /* In ITR */
    {
      ep = OTGD_FS_PCD_GetInEP(epnum);
      diepint.d32 = OTGD_FS_PCD_ReadDevInEP(ep); /* Get In ITR status */
      if ( diepint.b.xfercompl )
 8006cea:	07e0      	lsls	r0, r4, #31
 8006cec:	d52e      	bpl.n	8006d4c <OTGD_FS_Handle_InEP_ISR+0xa4>
      {
        fifoemptymsk = 0x1 << ep->num;
 8006cee:	2401      	movs	r4, #1
 8006cf0:	fa04 f202 	lsl.w	r2, r4, r2
        MODIFY_REG32(&core_regs.dev_regs->dev_fifo_empty_msk, fifoemptymsk, 0);
 8006cf4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006cf6:	ea21 0202 	bic.w	r2, r1, r2
 8006cfa:	635a      	str	r2, [r3, #52]	; 0x34

        /* Clear the Interrupt flag */ 
        CLEAR_IN_EP_INTR(epnum, xfercompl);
 8006cfc:	68eb      	ldr	r3, [r5, #12]
 8006cfe:	609c      	str	r4, [r3, #8]
        
        if (epnum == 0)  
 8006d00:	b986      	cbnz	r6, 8006d24 <OTGD_FS_Handle_InEP_ISR+0x7c>
        {        
          /* Call the core IN process for EP0 */ 
          In0_Process();
          
          /* before terminate set Tx & Rx status */
          OTG_DEV_SetEPRxStatus(epnum, SaveRState);
 8006d02:	f8df a17c 	ldr.w	sl, [pc, #380]	; 8006e80 <OTGD_FS_Handle_InEP_ISR+0x1d8>
        CLEAR_IN_EP_INTR(epnum, xfercompl);
        
        if (epnum == 0)  
        {        
          /* Call the core IN process for EP0 */ 
          In0_Process();
 8006d06:	f7ff fe6f 	bl	80069e8 <In0_Process>
          
          /* before terminate set Tx & Rx status */
          OTG_DEV_SetEPRxStatus(epnum, SaveRState);
 8006d0a:	f8ba 10a6 	ldrh.w	r1, [sl, #166]	; 0xa6
 8006d0e:	4630      	mov	r0, r6
 8006d10:	b289      	uxth	r1, r1
 8006d12:	f7fe fabb 	bl	800528c <OTG_DEV_SetEPRxStatus>
          OTG_DEV_SetEPTxStatus(epnum, SaveTState);
 8006d16:	f8ba 10a8 	ldrh.w	r1, [sl, #168]	; 0xa8
 8006d1a:	4630      	mov	r0, r6
 8006d1c:	b289      	uxth	r1, r1
 8006d1e:	f7fe fa82 	bl	8005226 <OTG_DEV_SetEPTxStatus>
 8006d22:	e013      	b.n	8006d4c <OTGD_FS_Handle_InEP_ISR+0xa4>
        }
        else
        {
          OTG_DEV_SetEPTxStatus((epnum | 0x80 ), DEV_EP_TX_NAK);
 8006d24:	f066 007f 	orn	r0, r6, #127	; 0x7f
 8006d28:	b2c0      	uxtb	r0, r0
 8006d2a:	2120      	movs	r1, #32
 8006d2c:	f7fe fa7b 	bl	8005226 <OTG_DEV_SetEPTxStatus>
 8006d30:	4b52      	ldr	r3, [pc, #328]	; (8006e7c <OTGD_FS_Handle_InEP_ISR+0x1d4>)
 8006d32:	eb03 0386 	add.w	r3, r3, r6, lsl #2

          (*pEpInt_IN[epnum -1])();
 8006d36:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8006d3a:	4798      	blx	r3
          
          /* Toggle Endpoint frame ID */
          if (ep->even_odd_frame == 0)
 8006d3c:	f898 300d 	ldrb.w	r3, [r8, #13]
            ep->even_odd_frame = 1;
 8006d40:	f1d3 0301 	rsbs	r3, r3, #1
 8006d44:	bf38      	it	cc
 8006d46:	2300      	movcc	r3, #0
 8006d48:	f888 300d 	strb.w	r3, [r8, #13]
          else
            ep->even_odd_frame = 0;
        } 
      }
      if ( diepint.b.ahberr )
 8006d4c:	0761      	lsls	r1, r4, #29
 8006d4e:	d502      	bpl.n	8006d56 <OTGD_FS_Handle_InEP_ISR+0xae>
      {
        CLEAR_IN_EP_INTR(epnum, ahberr);
 8006d50:	68eb      	ldr	r3, [r5, #12]
 8006d52:	2404      	movs	r4, #4
 8006d54:	609c      	str	r4, [r3, #8]
      }
      if ( diepint.b.timeout )
 8006d56:	0722      	lsls	r2, r4, #28
 8006d58:	d502      	bpl.n	8006d60 <OTGD_FS_Handle_InEP_ISR+0xb8>
      {
        CLEAR_IN_EP_INTR(epnum, timeout);
 8006d5a:	68eb      	ldr	r3, [r5, #12]
 8006d5c:	2408      	movs	r4, #8
 8006d5e:	609c      	str	r4, [r3, #8]
      }
      if (diepint.b.intktxfemp)
 8006d60:	06e3      	lsls	r3, r4, #27
 8006d62:	d502      	bpl.n	8006d6a <OTGD_FS_Handle_InEP_ISR+0xc2>
      {
        CLEAR_IN_EP_INTR(epnum, intktxfemp);
 8006d64:	68eb      	ldr	r3, [r5, #12]
 8006d66:	2410      	movs	r4, #16
 8006d68:	609c      	str	r4, [r3, #8]
      }
      if (diepint.b.intknepmis)
 8006d6a:	06a0      	lsls	r0, r4, #26
 8006d6c:	d502      	bpl.n	8006d74 <OTGD_FS_Handle_InEP_ISR+0xcc>
      {
        CLEAR_IN_EP_INTR(epnum, intknepmis);
 8006d6e:	68eb      	ldr	r3, [r5, #12]
 8006d70:	2420      	movs	r4, #32
 8006d72:	609c      	str	r4, [r3, #8]
      }
      if (diepint.b.inepnakeff)
 8006d74:	0661      	lsls	r1, r4, #25
 8006d76:	d502      	bpl.n	8006d7e <OTGD_FS_Handle_InEP_ISR+0xd6>
      {
        CLEAR_IN_EP_INTR(epnum, inepnakeff);
 8006d78:	68eb      	ldr	r3, [r5, #12]
 8006d7a:	2440      	movs	r4, #64	; 0x40
 8006d7c:	609c      	str	r4, [r3, #8]
      }
      if (diepint.b.emptyintr)
 8006d7e:	0622      	lsls	r2, r4, #24
 8006d80:	d568      	bpl.n	8006e54 <OTGD_FS_Handle_InEP_ISR+0x1ac>
      {      
         if ((epnum == 0) || (OTG_DEV_GetEPTxStatus(epnum) == DEV_EP_TX_VALID))
 8006d82:	b99e      	cbnz	r6, 8006dac <OTGD_FS_Handle_InEP_ISR+0x104>
  
  
  txstatus.d32 = 0;
  depctl.d32 = 0;
  
  ep = OTGD_FS_PCD_GetInEP(epnum); 
 8006d84:	4630      	mov	r0, r6
 8006d86:	f7fe fb05 	bl	8005394 <OTGD_FS_PCD_GetInEP>
  
  len = ep->xfer_len - ep->xfer_count;
 8006d8a:	6983      	ldr	r3, [r0, #24]
 8006d8c:	69c2      	ldr	r2, [r0, #28]

  if (len > ep->maxpacket)
 8006d8e:	6901      	ldr	r1, [r0, #16]
  txstatus.d32 = 0;
  depctl.d32 = 0;
  
  ep = OTGD_FS_PCD_GetInEP(epnum); 
  
  len = ep->xfer_len - ep->xfer_count;
 8006d90:	ebc2 0b03 	rsb	fp, r2, r3
 8006d94:	458b      	cmp	fp, r1
 8006d96:	bf28      	it	cs
 8006d98:	468b      	movcs	fp, r1
  {
    len = ep->maxpacket;
  }
  
  dwords = (len + 3) / 4;
  txstatus.d32 = READ_REG32( &core_regs.inep_regs[epnum]->dev_tx_fifo_sts);
 8006d9a:	68e9      	ldr	r1, [r5, #12]
  if (len > ep->maxpacket)
  {
    len = ep->maxpacket;
  }
  
  dwords = (len + 3) / 4;
 8006d9c:	f10b 0b03 	add.w	fp, fp, #3
  
  
  txstatus.d32 = 0;
  depctl.d32 = 0;
  
  ep = OTGD_FS_PCD_GetInEP(epnum); 
 8006da0:	4604      	mov	r4, r0
  if (len > ep->maxpacket)
  {
    len = ep->maxpacket;
  }
  
  dwords = (len + 3) / 4;
 8006da2:	ea4f 0b9b 	mov.w	fp, fp, lsr #2
  txstatus.d32 = READ_REG32( &core_regs.inep_regs[epnum]->dev_tx_fifo_sts);
 8006da6:	6988      	ldr	r0, [r1, #24]

  /* Manage the case of 0-length data packets toggling data PID */
  if ((ep->xfer_len == 0) && (ep->xfer_count == 0))
 8006da8:	b133      	cbz	r3, 8006db8 <OTGD_FS_Handle_InEP_ISR+0x110>
 8006daa:	e03a      	b.n	8006e22 <OTGD_FS_Handle_InEP_ISR+0x17a>
      {
        CLEAR_IN_EP_INTR(epnum, inepnakeff);
      }
      if (diepint.b.emptyintr)
      {      
         if ((epnum == 0) || (OTG_DEV_GetEPTxStatus(epnum) == DEV_EP_TX_VALID))
 8006dac:	b2f0      	uxtb	r0, r6
 8006dae:	f7fe fa28 	bl	8005202 <OTG_DEV_GetEPTxStatus>
 8006db2:	2830      	cmp	r0, #48	; 0x30
 8006db4:	d14b      	bne.n	8006e4e <OTGD_FS_Handle_InEP_ISR+0x1a6>
 8006db6:	e7e5      	b.n	8006d84 <OTGD_FS_Handle_InEP_ISR+0xdc>
  
  dwords = (len + 3) / 4;
  txstatus.d32 = READ_REG32( &core_regs.inep_regs[epnum]->dev_tx_fifo_sts);

  /* Manage the case of 0-length data packets toggling data PID */
  if ((ep->xfer_len == 0) && (ep->xfer_count == 0))
 8006db8:	2a00      	cmp	r2, #0
 8006dba:	d132      	bne.n	8006e22 <OTGD_FS_Handle_InEP_ISR+0x17a>
  {
    if (ep->num > 0)
 8006dbc:	7823      	ldrb	r3, [r4, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d02f      	beq.n	8006e22 <OTGD_FS_Handle_InEP_ISR+0x17a>
    {
      depctl.d32 = READ_REG32( &core_regs.inep_regs[epnum]->dev_in_ep_ctl);      
      if (ep->even_odd_frame == 1)
 8006dc2:	f894 e00d 	ldrb.w	lr, [r4, #13]
  /* Manage the case of 0-length data packets toggling data PID */
  if ((ep->xfer_len == 0) && (ep->xfer_count == 0))
  {
    if (ep->num > 0)
    {
      depctl.d32 = READ_REG32( &core_regs.inep_regs[epnum]->dev_in_ep_ctl);      
 8006dc6:	680b      	ldr	r3, [r1, #0]
      if (ep->even_odd_frame == 1)
 8006dc8:	f1be 0f01 	cmp.w	lr, #1
      {
        depctl.b.setd0pid = 0;
 8006dcc:	bf0b      	itete	eq
 8006dce:	f362 731c 	bfieq	r3, r2, #28, #1
        depctl.b.setd1pid = 1;
      }
      else
      {
        depctl.b.setd0pid = 1;
 8006dd2:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
    {
      depctl.d32 = READ_REG32( &core_regs.inep_regs[epnum]->dev_in_ep_ctl);      
      if (ep->even_odd_frame == 1)
      {
        depctl.b.setd0pid = 0;
        depctl.b.setd1pid = 1;
 8006dd6:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
      }
      else
      {
        depctl.b.setd0pid = 1;
        depctl.b.setd1pid = 0;
 8006dda:	f362 735d 	bfine	r3, r2, #29, #1
      }      
      WRITE_REG32( &core_regs.inep_regs[epnum]->dev_in_ep_ctl, depctl.d32);           
 8006dde:	600b      	str	r3, [r1, #0]
 8006de0:	e01f      	b.n	8006e22 <OTGD_FS_Handle_InEP_ISR+0x17a>
    }
  }

  
  while  ((txstatus.b.txfspcavail > dwords) &&
          (ep->xfer_count < ep->xfer_len) &&
 8006de2:	69a2      	ldr	r2, [r4, #24]
      WRITE_REG32( &core_regs.inep_regs[epnum]->dev_in_ep_ctl, depctl.d32);           
    }
  }

  
  while  ((txstatus.b.txfspcavail > dwords) &&
 8006de4:	69e1      	ldr	r1, [r4, #28]
 8006de6:	4291      	cmp	r1, r2
 8006de8:	d231      	bcs.n	8006e4e <OTGD_FS_Handle_InEP_ISR+0x1a6>
          (ep->xfer_count < ep->xfer_len) &&
 8006dea:	2a00      	cmp	r2, #0
 8006dec:	d02f      	beq.n	8006e4e <OTGD_FS_Handle_InEP_ISR+0x1a6>
          (ep->xfer_len) != 0)
  {
    if (ep->num > 0)
 8006dee:	7823      	ldrb	r3, [r4, #0]
 8006df0:	b9db      	cbnz	r3, 8006e2a <OTGD_FS_Handle_InEP_ISR+0x182>
    }
    
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;

    if (len > ep->maxpacket)
 8006df2:	6923      	ldr	r3, [r4, #16]
      }      
      WRITE_REG32( &core_regs.inep_regs[epnum]->dev_in_ep_ctl, depctl.d32);           
    }
    
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006df4:	ebc1 0a02 	rsb	sl, r1, r2
 8006df8:	459a      	cmp	sl, r3
 8006dfa:	bf28      	it	cs
 8006dfc:	469a      	movcs	sl, r3
    {
      len = ep->maxpacket;
    }
    dwords = (len + 3) / 4;

    OTGD_FS_WritePacket(ep->xfer_buff, epnum, len);    
 8006dfe:	6960      	ldr	r0, [r4, #20]
 8006e00:	b2f1      	uxtb	r1, r6
 8006e02:	fa1f f28a 	uxth.w	r2, sl
 8006e06:	f7fe fc65 	bl	80056d4 <OTGD_FS_WritePacket>
    
    ep->xfer_count += len;
 8006e0a:	69e3      	ldr	r3, [r4, #28]

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    dwords = (len + 3) / 4;
 8006e0c:	f10a 0b03 	add.w	fp, sl, #3

    OTGD_FS_WritePacket(ep->xfer_buff, epnum, len);    
    
    ep->xfer_count += len;
 8006e10:	4453      	add	r3, sl
 8006e12:	61e3      	str	r3, [r4, #28]
    ep->xfer_buff += len; 
 8006e14:	6963      	ldr	r3, [r4, #20]

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    dwords = (len + 3) / 4;
 8006e16:	ea4f 0b9b 	mov.w	fp, fp, lsr #2

    OTGD_FS_WritePacket(ep->xfer_buff, epnum, len);    
    
    ep->xfer_count += len;
    ep->xfer_buff += len; 
 8006e1a:	4453      	add	r3, sl
 8006e1c:	6163      	str	r3, [r4, #20]

    txstatus.d32 = READ_REG32(&core_regs.inep_regs[epnum]->dev_tx_fifo_sts);   
 8006e1e:	68eb      	ldr	r3, [r5, #12]
 8006e20:	6998      	ldr	r0, [r3, #24]
      WRITE_REG32( &core_regs.inep_regs[epnum]->dev_in_ep_ctl, depctl.d32);           
    }
  }

  
  while  ((txstatus.b.txfspcavail > dwords) &&
 8006e22:	b280      	uxth	r0, r0
 8006e24:	4558      	cmp	r0, fp
 8006e26:	d8dc      	bhi.n	8006de2 <OTGD_FS_Handle_InEP_ISR+0x13a>
 8006e28:	e011      	b.n	8006e4e <OTGD_FS_Handle_InEP_ISR+0x1a6>
          (ep->xfer_count < ep->xfer_len) &&
          (ep->xfer_len) != 0)
  {
    if (ep->num > 0)
    {
      depctl.d32 = READ_REG32( &core_regs.inep_regs[epnum]->dev_in_ep_ctl);      
 8006e2a:	68e8      	ldr	r0, [r5, #12]
      if (ep->even_odd_frame == 0)
 8006e2c:	f894 e00d 	ldrb.w	lr, [r4, #13]
          (ep->xfer_count < ep->xfer_len) &&
          (ep->xfer_len) != 0)
  {
    if (ep->num > 0)
    {
      depctl.d32 = READ_REG32( &core_regs.inep_regs[epnum]->dev_in_ep_ctl);      
 8006e30:	6803      	ldr	r3, [r0, #0]
      if (ep->even_odd_frame == 0)
 8006e32:	f1be 0f00 	cmp.w	lr, #0
 8006e36:	d104      	bne.n	8006e42 <OTGD_FS_Handle_InEP_ISR+0x19a>
      {
        depctl.b.setd0pid = 1;
 8006e38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
        depctl.b.setd1pid = 0;
 8006e3c:	f36e 735d 	bfi	r3, lr, #29, #1
 8006e40:	e003      	b.n	8006e4a <OTGD_FS_Handle_InEP_ISR+0x1a2>
      }
      else
      {
        depctl.b.setd0pid = 0;
 8006e42:	f36f 731c 	bfc	r3, #28, #1
        depctl.b.setd1pid = 1;
 8006e46:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
      }      
      WRITE_REG32( &core_regs.inep_regs[epnum]->dev_in_ep_ctl, depctl.d32);           
 8006e4a:	6003      	str	r3, [r0, #0]
 8006e4c:	e7d1      	b.n	8006df2 <OTGD_FS_Handle_InEP_ISR+0x14a>
         if ((epnum == 0) || (OTG_DEV_GetEPTxStatus(epnum) == DEV_EP_TX_VALID))
        {
          OTGD_FS_PCD_WriteEmptyTxFifo(epnum);          
        }

        CLEAR_IN_EP_INTR(epnum, emptyintr);          
 8006e4e:	68eb      	ldr	r3, [r5, #12]
 8006e50:	2480      	movs	r4, #128	; 0x80
 8006e52:	609c      	str	r4, [r3, #8]
      }
      if ( diepint.b.epdisabled )
 8006e54:	07a3      	lsls	r3, r4, #30
 8006e56:	d505      	bpl.n	8006e64 <OTGD_FS_Handle_InEP_ISR+0x1bc>
      { 
        /* Reset Endpoint Frame ID to 0 */
        ep->even_odd_frame = 0;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	f888 300d 	strb.w	r3, [r8, #13]

        CLEAR_IN_EP_INTR(epnum, epdisabled);
 8006e5e:	68eb      	ldr	r3, [r5, #12]
 8006e60:	2402      	movs	r4, #2
 8006e62:	609c      	str	r4, [r3, #8]
      }      
    }
    epnum++;
 8006e64:	3601      	adds	r6, #1
    ep_intr >>= 1;
 8006e66:	087f      	lsrs	r7, r7, #1
 8006e68:	3504      	adds	r5, #4
 8006e6a:	e725      	b.n	8006cb8 <OTGD_FS_Handle_InEP_ISR+0x10>
  }

  /* Call user function */
  INTR_INEPINTR_Callback();
 8006e6c:	f3af 8000 	nop.w
  
  return 1;
}
 8006e70:	2001      	movs	r0, #1
 8006e72:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e76:	bf00      	nop
 8006e78:	20000bb8 	.word	0x20000bb8
 8006e7c:	20000a80 	.word	0x20000a80
 8006e80:	20000ca8 	.word	0x20000ca8

08006e84 <OTGD_FS_Handle_OutEP_ISR>:
* Input          : None
* Output         : None
* Return         : Status
*******************************************************************************/
uint32_t OTGD_FS_Handle_OutEP_ISR(void)
{
 8006e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USB_OTG_EP *ep;
  
  doepint.d32 = 0;

  /* Read in the device interrupt bits */
  ep_intr = OTGD_FS_ReadDevAllOutEp_itr();
 8006e86:	f7fe ff87 	bl	8005d98 <OTGD_FS_ReadDevAllOutEp_itr>
 8006e8a:	4e1e      	ldr	r6, [pc, #120]	; (8006f04 <OTGD_FS_Handle_OutEP_ISR+0x80>)
 8006e8c:	4607      	mov	r7, r0
*******************************************************************************/
uint32_t OTGD_FS_Handle_OutEP_ISR(void)
{
  uint32_t ep_intr = 0;
  USB_OTG_dev_out_ep_int_data doepint;
  uint32_t epnum = 0;
 8006e8e:	2500      	movs	r5, #0
  doepint.d32 = 0;

  /* Read in the device interrupt bits */
  ep_intr = OTGD_FS_ReadDevAllOutEp_itr();
  
  while ( ep_intr )
 8006e90:	2f00      	cmp	r7, #0
 8006e92:	d033      	beq.n	8006efc <OTGD_FS_Handle_OutEP_ISR+0x78>
  {
    if (ep_intr&0x1)
 8006e94:	07fc      	lsls	r4, r7, #31
 8006e96:	d52d      	bpl.n	8006ef4 <OTGD_FS_Handle_OutEP_ISR+0x70>
    {
      /* Get EP pointer */
      ep = OTGD_FS_PCD_GetOutEP(epnum);
 8006e98:	4628      	mov	r0, r5
 8006e9a:	f7fe faaf 	bl	80053fc <OTGD_FS_PCD_GetOutEP>
      doepint.d32 = OTGD_FS_ReadDevOutEP_itr(ep);
 8006e9e:	f7fe ff85 	bl	8005dac <OTGD_FS_ReadDevOutEP_itr>
 8006ea2:	4604      	mov	r4, r0

      /* Transfer complete */
      if ( doepint.b.xfercompl )
 8006ea4:	07e0      	lsls	r0, r4, #31
 8006ea6:	d50c      	bpl.n	8006ec2 <OTGD_FS_Handle_OutEP_ISR+0x3e>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
 8006ea8:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8006eaa:	2401      	movs	r4, #1
 8006eac:	609c      	str	r4, [r3, #8]
        
        if (epnum == 0)  
 8006eae:	b915      	cbnz	r5, 8006eb6 <OTGD_FS_Handle_OutEP_ISR+0x32>
        { 
          /* Call the OUT process for the EP0 */
          Out0_Process();
 8006eb0:	f7ff fbde 	bl	8006670 <Out0_Process>
 8006eb4:	e005      	b.n	8006ec2 <OTGD_FS_Handle_OutEP_ISR+0x3e>
 8006eb6:	4b14      	ldr	r3, [pc, #80]	; (8006f08 <OTGD_FS_Handle_OutEP_ISR+0x84>)
 8006eb8:	eb03 0385 	add.w	r3, r3, r5, lsl #2
        }
        else
        {
          (*pEpInt_OUT[epnum-1])();
 8006ebc:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8006ec0:	4798      	blx	r3
        }
      }
      /* Endpoint disable  */
      if ( doepint.b.epdisabled )
 8006ec2:	07a1      	lsls	r1, r4, #30
 8006ec4:	d502      	bpl.n	8006ecc <OTGD_FS_Handle_OutEP_ISR+0x48>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, epdisabled);
 8006ec6:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8006ec8:	2402      	movs	r4, #2
 8006eca:	609c      	str	r4, [r3, #8]
      }
      /* AHB Error */
      if ( doepint.b.ahberr )
 8006ecc:	0762      	lsls	r2, r4, #29
 8006ece:	d502      	bpl.n	8006ed6 <OTGD_FS_Handle_OutEP_ISR+0x52>
      {
        CLEAR_OUT_EP_INTR(epnum, ahberr);
 8006ed0:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8006ed2:	2404      	movs	r4, #4
 8006ed4:	609c      	str	r4, [r3, #8]
      }
      /* Setup Phase Done (control EPs) */
      if ( doepint.b.setup )
 8006ed6:	0723      	lsls	r3, r4, #28
 8006ed8:	d50c      	bpl.n	8006ef4 <OTGD_FS_Handle_OutEP_ISR+0x70>
      {
        if (epnum == 0)  
 8006eda:	b945      	cbnz	r5, 8006eee <OTGD_FS_Handle_OutEP_ISR+0x6a>
        {        
          /* Call the SETUP process for the EP0 */
          Setup0_Process();  
 8006edc:	f7ff fc24 	bl	8006728 <Setup0_Process>

          /* Before exit, update the Tx status */
          OTG_DEV_SetEPTxStatus(0x80, SaveTState);  
 8006ee0:	4b0a      	ldr	r3, [pc, #40]	; (8006f0c <OTGD_FS_Handle_OutEP_ISR+0x88>)
 8006ee2:	2080      	movs	r0, #128	; 0x80
 8006ee4:	f8b3 10a8 	ldrh.w	r1, [r3, #168]	; 0xa8
 8006ee8:	b289      	uxth	r1, r1
 8006eea:	f7fe f99c 	bl	8005226 <OTG_DEV_SetEPTxStatus>
        {
          /* Other control endpoints */
        }  
        
        /* Clear the EP Interrupt */
        CLEAR_OUT_EP_INTR(epnum, setup);
 8006eee:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8006ef0:	2408      	movs	r4, #8
 8006ef2:	609c      	str	r4, [r3, #8]
      }
    }
    epnum++;
 8006ef4:	3501      	adds	r5, #1
    ep_intr >>= 1;
 8006ef6:	087f      	lsrs	r7, r7, #1
 8006ef8:	3604      	adds	r6, #4
 8006efa:	e7c9      	b.n	8006e90 <OTGD_FS_Handle_OutEP_ISR+0xc>
  }

  /* Call user function */
  INTR_OUTEPINTR_Callback();  
 8006efc:	f3af 8000 	nop.w
  
  return 1;
}
 8006f00:	2001      	movs	r0, #1
 8006f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f04:	20000bb8 	.word	0x20000bb8
 8006f08:	20000a64 	.word	0x20000a64
 8006f0c:	20000ca8 	.word	0x20000ca8

08006f10 <OTGD_FS_Handle_IncomplIsoIn_ISR>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_IncomplIsoIn_ISR(void)
{
 8006f10:	b508      	push	{r3, lr}
  USB_OTG_int_sts_data gintsts;  
  
  gintsts.d32 = 0;

  /* Call user function */
  INTR_INCOMPLISOIN_Callback(); 
 8006f12:	f3af 8000 	nop.w
  
  /* Clear interrupt */
  gintsts.b.incomplisoin = 1;
  WRITE_REG32(&core_regs.common_regs->int_sts, gintsts.d32);
 8006f16:	4b03      	ldr	r3, [pc, #12]	; (8006f24 <OTGD_FS_Handle_IncomplIsoIn_ISR+0x14>)
 8006f18:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006f1c:	681b      	ldr	r3, [r3, #0]
  
  return 1;
}
 8006f1e:	2001      	movs	r0, #1
  /* Call user function */
  INTR_INCOMPLISOIN_Callback(); 
  
  /* Clear interrupt */
  gintsts.b.incomplisoin = 1;
  WRITE_REG32(&core_regs.common_regs->int_sts, gintsts.d32);
 8006f20:	615a      	str	r2, [r3, #20]
  
  return 1;
}
 8006f22:	bd08      	pop	{r3, pc}
 8006f24:	20000bb8 	.word	0x20000bb8

08006f28 <OTGD_FS_Handle_IncomplIsoOut_ISR>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_IncomplIsoOut_ISR(void)
{
 8006f28:	b508      	push	{r3, lr}
  USB_OTG_int_sts_data gintsts;  

  gintsts.d32 = 0;
  
  /* Call user function */
  INTR_INCOMPLISOOUT_Callback();
 8006f2a:	f3af 8000 	nop.w
  
  /* Clear interrupt */
  gintsts.b.outepintr = 1;
  WRITE_REG32(&core_regs.common_regs->int_sts, gintsts.d32);
 8006f2e:	4b03      	ldr	r3, [pc, #12]	; (8006f3c <OTGD_FS_Handle_IncomplIsoOut_ISR+0x14>)
 8006f30:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006f34:	681b      	ldr	r3, [r3, #0]
  
  return 1;
}
 8006f36:	2001      	movs	r0, #1
  /* Call user function */
  INTR_INCOMPLISOOUT_Callback();
  
  /* Clear interrupt */
  gintsts.b.outepintr = 1;
  WRITE_REG32(&core_regs.common_regs->int_sts, gintsts.d32);
 8006f38:	615a      	str	r2, [r3, #20]
  
  return 1;
}
 8006f3a:	bd08      	pop	{r3, pc}
 8006f3c:	20000bb8 	.word	0x20000bb8

08006f40 <OTGD_FS_Handle_Wakeup_ISR>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
uint32_t OTGD_FS_Handle_Wakeup_ISR(void)
{
 8006f40:	b508      	push	{r3, lr}
  USB_OTG_int_sts_data gintsts;

  gintsts.d32 = 0;
  /* Call user function */
  INTR_WKUPINTR_Callback();
 8006f42:	f3af 8000 	nop.w
  
  /* Clear interrupt */
  gintsts.b.wkupintr = 1;
  WRITE_REG32 (&core_regs.common_regs->int_sts, gintsts.d32);
 8006f46:	4b03      	ldr	r3, [pc, #12]	; (8006f54 <OTGD_FS_Handle_Wakeup_ISR+0x14>)
 8006f48:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006f4c:	681b      	ldr	r3, [r3, #0]

  return 1;
}
 8006f4e:	2001      	movs	r0, #1
  /* Call user function */
  INTR_WKUPINTR_Callback();
  
  /* Clear interrupt */
  gintsts.b.wkupintr = 1;
  WRITE_REG32 (&core_regs.common_regs->int_sts, gintsts.d32);
 8006f50:	615a      	str	r2, [r3, #20]

  return 1;
}
 8006f52:	bd08      	pop	{r3, pc}
 8006f54:	20000bb8 	.word	0x20000bb8

08006f58 <STM32_PCD_OTG_ISR_Handler>:
* Input          : None
* Output         : None
* Return         : status
*******************************************************************************/
unsigned int STM32_PCD_OTG_ISR_Handler (void)
{
 8006f58:	b538      	push	{r3, r4, r5, lr}
  USB_OTG_int_sts_data gintr_status;
  unsigned int retval = 0;

  if (IsDeviceMode()) /* ensure that we are in device mode */
 8006f5a:	f7fe fc89 	bl	8005870 <IsDeviceMode>
 8006f5e:	b908      	cbnz	r0, 8006f64 <STM32_PCD_OTG_ISR_Handler+0xc>
* Return         : status
*******************************************************************************/
unsigned int STM32_PCD_OTG_ISR_Handler (void)
{
  USB_OTG_int_sts_data gintr_status;
  unsigned int retval = 0;
 8006f60:	2000      	movs	r0, #0
 8006f62:	bd38      	pop	{r3, r4, r5, pc}

  if (IsDeviceMode()) /* ensure that we are in device mode */
  {
    gintr_status.d32 = OTGD_FS_ReadCoreItr();
 8006f64:	f7fe fc96 	bl	8005894 <OTGD_FS_ReadCoreItr>

   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
    
    /* If there is no interrupt pending exit the interrupt routine */
    if (!gintr_status.d32)
 8006f68:	4605      	mov	r5, r0
 8006f6a:	2800      	cmp	r0, #0
 8006f6c:	d0f8      	beq.n	8006f60 <STM32_PCD_OTG_ISR_Handler+0x8>
      return 0;
    }

   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/    
    /* Early Suspend interrupt */ 
    if( INTR_ERLYSUSPEND ) if (gintr_status.b.erlysuspend)
 8006f6e:	4b51      	ldr	r3, [pc, #324]	; (80070b4 <STM32_PCD_OTG_ISR_Handler+0x15c>)
 8006f70:	781c      	ldrb	r4, [r3, #0]
 8006f72:	b12c      	cbz	r4, 8006f80 <STM32_PCD_OTG_ISR_Handler+0x28>
 8006f74:	f3c0 2480 	ubfx	r4, r0, #10, #1
 8006f78:	b114      	cbz	r4, 8006f80 <STM32_PCD_OTG_ISR_Handler+0x28>
    {
      retval |= OTGD_FS_Handle_EarlySuspend_ISR();
 8006f7a:	f7ff fe07 	bl	8006b8c <OTGD_FS_Handle_EarlySuspend_ISR>
 8006f7e:	4604      	mov	r4, r0
    }
    
   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
    /* End of Periodic Frame interrupt */
    if( INTR_EOPFRAME ) if (gintr_status.b.eopframe)
 8006f80:	4b4d      	ldr	r3, [pc, #308]	; (80070b8 <STM32_PCD_OTG_ISR_Handler+0x160>)
 8006f82:	781b      	ldrb	r3, [r3, #0]
 8006f84:	b123      	cbz	r3, 8006f90 <STM32_PCD_OTG_ISR_Handler+0x38>
 8006f86:	0428      	lsls	r0, r5, #16
 8006f88:	d502      	bpl.n	8006f90 <STM32_PCD_OTG_ISR_Handler+0x38>
    {
      retval |= OTGD_FS_Handle_EOPF_ISR();
 8006f8a:	f7ff fe6f 	bl	8006c6c <OTGD_FS_Handle_EOPF_ISR>
 8006f8e:	4304      	orrs	r4, r0
    }
    
   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
    /* Non Periodic Tx FIFO Emty interrupt */
    if( INTR_NPTXFEMPTY ) if (gintr_status.b.nptxfempty)
 8006f90:	4b4a      	ldr	r3, [pc, #296]	; (80070bc <STM32_PCD_OTG_ISR_Handler+0x164>)
 8006f92:	781b      	ldrb	r3, [r3, #0]
 8006f94:	b123      	cbz	r3, 8006fa0 <STM32_PCD_OTG_ISR_Handler+0x48>
 8006f96:	06a9      	lsls	r1, r5, #26
 8006f98:	d502      	bpl.n	8006fa0 <STM32_PCD_OTG_ISR_Handler+0x48>
    {
      retval |= OTGD_FS_Handle_NPTxFE_ISR();
 8006f9a:	f7ff fddf 	bl	8006b5c <OTGD_FS_Handle_NPTxFE_ISR>
 8006f9e:	4304      	orrs	r4, r0
    }
    
   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/    
    /* Wakeup or RemoteWakeup interrupt */
    if( INTR_WKUPINTR ) if (gintr_status.b.wkupintr)
 8006fa0:	4b47      	ldr	r3, [pc, #284]	; (80070c0 <STM32_PCD_OTG_ISR_Handler+0x168>)
 8006fa2:	781b      	ldrb	r3, [r3, #0]
 8006fa4:	b123      	cbz	r3, 8006fb0 <STM32_PCD_OTG_ISR_Handler+0x58>
 8006fa6:	2d00      	cmp	r5, #0
 8006fa8:	da02      	bge.n	8006fb0 <STM32_PCD_OTG_ISR_Handler+0x58>
    {   
      retval |= OTGD_FS_Handle_Wakeup_ISR();
 8006faa:	f7ff ffc9 	bl	8006f40 <OTGD_FS_Handle_Wakeup_ISR>
 8006fae:	4304      	orrs	r4, r0
    }
    
   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
    /* Suspend interrupt */
    if( INTR_USBSUSPEND ) if (gintr_status.b.usbsuspend)
 8006fb0:	4b44      	ldr	r3, [pc, #272]	; (80070c4 <STM32_PCD_OTG_ISR_Handler+0x16c>)
 8006fb2:	781b      	ldrb	r3, [r3, #0]
 8006fb4:	b16b      	cbz	r3, 8006fd2 <STM32_PCD_OTG_ISR_Handler+0x7a>
 8006fb6:	052a      	lsls	r2, r5, #20
 8006fb8:	d50b      	bpl.n	8006fd2 <STM32_PCD_OTG_ISR_Handler+0x7a>
    { 
      /* check if SUSPEND is possible */
      if (fSuspendEnabled)
 8006fba:	4b43      	ldr	r3, [pc, #268]	; (80070c8 <STM32_PCD_OTG_ISR_Handler+0x170>)
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	b113      	cbz	r3, 8006fc6 <STM32_PCD_OTG_ISR_Handler+0x6e>
      {
        Suspend();
 8006fc0:	f7fe fb0c 	bl	80055dc <Suspend>
 8006fc4:	e002      	b.n	8006fcc <STM32_PCD_OTG_ISR_Handler+0x74>
      }
      else
      {
        /* if not possible then resume after xx ms */
        Resume(RESUME_LATER); /* This case shouldn't happen in OTG Device mode because 
 8006fc6:	2002      	movs	r0, #2
 8006fc8:	f7fe fb0c 	bl	80055e4 <Resume>
        there's no ESOF interrupt to increment the ResumeS.bESOFcnt in the Resume state machine */
      }
            
      retval |= OTGD_FS_Handle_USBSuspend_ISR();
 8006fcc:	f7ff fdee 	bl	8006bac <OTGD_FS_Handle_USBSuspend_ISR>
 8006fd0:	4304      	orrs	r4, r0
    }

   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
    /* Start of Frame interrupt */
    if( INTR_SOFINTR ) if (gintr_status.b.sofintr)
 8006fd2:	4b3e      	ldr	r3, [pc, #248]	; (80070cc <STM32_PCD_OTG_ISR_Handler+0x174>)
 8006fd4:	781b      	ldrb	r3, [r3, #0]
 8006fd6:	b14b      	cbz	r3, 8006fec <STM32_PCD_OTG_ISR_Handler+0x94>
 8006fd8:	072b      	lsls	r3, r5, #28
 8006fda:	d507      	bpl.n	8006fec <STM32_PCD_OTG_ISR_Handler+0x94>
    {
      /* Update the frame number variable */
      bIntPackSOF++;
 8006fdc:	4b3c      	ldr	r3, [pc, #240]	; (80070d0 <STM32_PCD_OTG_ISR_Handler+0x178>)
 8006fde:	781a      	ldrb	r2, [r3, #0]
 8006fe0:	3201      	adds	r2, #1
 8006fe2:	b2d2      	uxtb	r2, r2
 8006fe4:	701a      	strb	r2, [r3, #0]
      
      retval |= OTGD_FS_Handle_Sof_ISR();
 8006fe6:	f7ff fd55 	bl	8006a94 <OTGD_FS_Handle_Sof_ISR>
 8006fea:	4304      	orrs	r4, r0
    }
    
   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
    /* Receive FIFO Queue Status Level interrupt */
    if( INTR_RXSTSQLVL ) if (gintr_status.b.rxstsqlvl)
 8006fec:	4b39      	ldr	r3, [pc, #228]	; (80070d4 <STM32_PCD_OTG_ISR_Handler+0x17c>)
 8006fee:	781b      	ldrb	r3, [r3, #0]
 8006ff0:	b123      	cbz	r3, 8006ffc <STM32_PCD_OTG_ISR_Handler+0xa4>
 8006ff2:	06e8      	lsls	r0, r5, #27
 8006ff4:	d502      	bpl.n	8006ffc <STM32_PCD_OTG_ISR_Handler+0xa4>
    {
      retval |= OTGD_FS_Handle_RxStatusQueueLevel_ISR();
 8006ff6:	f7ff fd59 	bl	8006aac <OTGD_FS_Handle_RxStatusQueueLevel_ISR>
 8006ffa:	4304      	orrs	r4, r0
    }
    
   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
    /* Enumeration Done interrupt */
    if( INTR_ENUMDONE ) if (gintr_status.b.enumdone)
 8006ffc:	4b36      	ldr	r3, [pc, #216]	; (80070d8 <STM32_PCD_OTG_ISR_Handler+0x180>)
 8006ffe:	781b      	ldrb	r3, [r3, #0]
 8007000:	b123      	cbz	r3, 800700c <STM32_PCD_OTG_ISR_Handler+0xb4>
 8007002:	04a9      	lsls	r1, r5, #18
 8007004:	d502      	bpl.n	800700c <STM32_PCD_OTG_ISR_Handler+0xb4>
    {
      retval |= OTGD_FS_Handle_EnumDone_ISR();
 8007006:	f7ff fe05 	bl	8006c14 <OTGD_FS_Handle_EnumDone_ISR>
 800700a:	4304      	orrs	r4, r0
    }
    
   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
    /* Reset interrutp */
    if( INTR_USBRESET ) if (gintr_status.b.usbreset)
 800700c:	4b33      	ldr	r3, [pc, #204]	; (80070dc <STM32_PCD_OTG_ISR_Handler+0x184>)
 800700e:	781b      	ldrb	r3, [r3, #0]
 8007010:	b123      	cbz	r3, 800701c <STM32_PCD_OTG_ISR_Handler+0xc4>
 8007012:	04ea      	lsls	r2, r5, #19
 8007014:	d502      	bpl.n	800701c <STM32_PCD_OTG_ISR_Handler+0xc4>
    {
      retval |= OTGD_FS_Handle_UsbReset_ISR();
 8007016:	f7ff fdd5 	bl	8006bc4 <OTGD_FS_Handle_UsbReset_ISR>
 800701a:	4304      	orrs	r4, r0
    }    
    
   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
    /* IN Endpoint interrupt */
    if( INTR_INEPINTR ) if (gintr_status.b.inepint)
 800701c:	4b30      	ldr	r3, [pc, #192]	; (80070e0 <STM32_PCD_OTG_ISR_Handler+0x188>)
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	b123      	cbz	r3, 800702c <STM32_PCD_OTG_ISR_Handler+0xd4>
 8007022:	036b      	lsls	r3, r5, #13
 8007024:	d502      	bpl.n	800702c <STM32_PCD_OTG_ISR_Handler+0xd4>
    {
      retval |= OTGD_FS_Handle_InEP_ISR();
 8007026:	f7ff fe3f 	bl	8006ca8 <OTGD_FS_Handle_InEP_ISR>
 800702a:	4304      	orrs	r4, r0
    }
    
   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/    
    /* OUT Endpoint interrupt */
    if( INTR_OUTEPINTR ) if (gintr_status.b.outepintr)
 800702c:	4b2d      	ldr	r3, [pc, #180]	; (80070e4 <STM32_PCD_OTG_ISR_Handler+0x18c>)
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	b123      	cbz	r3, 800703c <STM32_PCD_OTG_ISR_Handler+0xe4>
 8007032:	0328      	lsls	r0, r5, #12
 8007034:	d502      	bpl.n	800703c <STM32_PCD_OTG_ISR_Handler+0xe4>
    {
      retval |= OTGD_FS_Handle_OutEP_ISR();
 8007036:	f7ff ff25 	bl	8006e84 <OTGD_FS_Handle_OutEP_ISR>
 800703a:	4304      	orrs	r4, r0
    }
 
   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/    
    /* Mode Mismatch interrupt */
    if( INTR_MODEMISMATCH ) if (gintr_status.b.modemismatch)
 800703c:	4b2a      	ldr	r3, [pc, #168]	; (80070e8 <STM32_PCD_OTG_ISR_Handler+0x190>)
 800703e:	781b      	ldrb	r3, [r3, #0]
 8007040:	b123      	cbz	r3, 800704c <STM32_PCD_OTG_ISR_Handler+0xf4>
 8007042:	07a9      	lsls	r1, r5, #30
 8007044:	d502      	bpl.n	800704c <STM32_PCD_OTG_ISR_Handler+0xf4>
    {
      retval |= OTGD_FS_Handle_ModeMismatch_ISR();
 8007046:	f7ff fd19 	bl	8006a7c <OTGD_FS_Handle_ModeMismatch_ISR>
 800704a:	4304      	orrs	r4, r0
    }

   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/    
    /* Global IN Endpoints NAK Effective interrupt */
    if( INTR_GINNAKEFF ) if (gintr_status.b.ginnakeff)
 800704c:	4b27      	ldr	r3, [pc, #156]	; (80070ec <STM32_PCD_OTG_ISR_Handler+0x194>)
 800704e:	781b      	ldrb	r3, [r3, #0]
 8007050:	b123      	cbz	r3, 800705c <STM32_PCD_OTG_ISR_Handler+0x104>
 8007052:	066a      	lsls	r2, r5, #25
 8007054:	d502      	bpl.n	800705c <STM32_PCD_OTG_ISR_Handler+0x104>
    {
      retval |= OTGD_FS_Handle_GInNakEff_ISR();
 8007056:	f7ff fd8f 	bl	8006b78 <OTGD_FS_Handle_GInNakEff_ISR>
 800705a:	4304      	orrs	r4, r0
    }

   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/    
    /* Global OUT Endpoints NAK effective interrupt */
    if( INTR_GOUTNAKEFF ) if (gintr_status.b.goutnakeff)
 800705c:	4b24      	ldr	r3, [pc, #144]	; (80070f0 <STM32_PCD_OTG_ISR_Handler+0x198>)
 800705e:	781b      	ldrb	r3, [r3, #0]
 8007060:	b123      	cbz	r3, 800706c <STM32_PCD_OTG_ISR_Handler+0x114>
 8007062:	062b      	lsls	r3, r5, #24
 8007064:	d502      	bpl.n	800706c <STM32_PCD_OTG_ISR_Handler+0x114>
    {
      retval |= OTGD_FS_Handle_GOutNakEff_ISR();
 8007066:	f7ff fd8c 	bl	8006b82 <OTGD_FS_Handle_GOutNakEff_ISR>
 800706a:	4304      	orrs	r4, r0
    }

   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/    
    /* Isochrounous Out packet Dropped interrupt */
    if( INTR_ISOOUTDROP ) if (gintr_status.b.isooutdrop)
 800706c:	4b21      	ldr	r3, [pc, #132]	; (80070f4 <STM32_PCD_OTG_ISR_Handler+0x19c>)
 800706e:	781b      	ldrb	r3, [r3, #0]
 8007070:	b123      	cbz	r3, 800707c <STM32_PCD_OTG_ISR_Handler+0x124>
 8007072:	0468      	lsls	r0, r5, #17
 8007074:	d502      	bpl.n	800707c <STM32_PCD_OTG_ISR_Handler+0x124>
    {
      retval |= OTGD_FS_Handle_IsoOutDrop_ISR();
 8007076:	f7ff fded 	bl	8006c54 <OTGD_FS_Handle_IsoOutDrop_ISR>
 800707a:	4304      	orrs	r4, r0
    }

   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/    
    /* Endpoint Mismatch error interrupt */
    if( INTR_EPMISMATCH ) if (gintr_status.b.epmismatch)
 800707c:	4b1e      	ldr	r3, [pc, #120]	; (80070f8 <STM32_PCD_OTG_ISR_Handler+0x1a0>)
 800707e:	781b      	ldrb	r3, [r3, #0]
 8007080:	b123      	cbz	r3, 800708c <STM32_PCD_OTG_ISR_Handler+0x134>
 8007082:	03a9      	lsls	r1, r5, #14
 8007084:	d502      	bpl.n	800708c <STM32_PCD_OTG_ISR_Handler+0x134>
    {
      retval |= OTGD_FS_Handle_EPMismatch_ISR();
 8007086:	f7ff fe03 	bl	8006c90 <OTGD_FS_Handle_EPMismatch_ISR>
 800708a:	4304      	orrs	r4, r0
    }

   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/    
    /* Incomplete Isochrous IN tranfer error interrupt */
    if( INTR_INCOMPLISOIN ) if (gintr_status.b.incomplisoin)
 800708c:	4b1b      	ldr	r3, [pc, #108]	; (80070fc <STM32_PCD_OTG_ISR_Handler+0x1a4>)
 800708e:	781b      	ldrb	r3, [r3, #0]
 8007090:	b123      	cbz	r3, 800709c <STM32_PCD_OTG_ISR_Handler+0x144>
 8007092:	02ea      	lsls	r2, r5, #11
 8007094:	d502      	bpl.n	800709c <STM32_PCD_OTG_ISR_Handler+0x144>
    {
      retval |= OTGD_FS_Handle_IncomplIsoIn_ISR();
 8007096:	f7ff ff3b 	bl	8006f10 <OTGD_FS_Handle_IncomplIsoIn_ISR>
 800709a:	4304      	orrs	r4, r0
    }

   /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/    
    /* Incomplete Isochrous OUT tranfer error interrupt */
    if( INTR_INCOMPLISOOUT ) if (gintr_status.b.outepintr)
 800709c:	4b18      	ldr	r3, [pc, #96]	; (8007100 <STM32_PCD_OTG_ISR_Handler+0x1a8>)
 800709e:	781b      	ldrb	r3, [r3, #0]
 80070a0:	b12b      	cbz	r3, 80070ae <STM32_PCD_OTG_ISR_Handler+0x156>
 80070a2:	032b      	lsls	r3, r5, #12
 80070a4:	d503      	bpl.n	80070ae <STM32_PCD_OTG_ISR_Handler+0x156>
    {
      retval |= OTGD_FS_Handle_IncomplIsoOut_ISR();
 80070a6:	f7ff ff3f 	bl	8006f28 <OTGD_FS_Handle_IncomplIsoOut_ISR>
 80070aa:	4320      	orrs	r0, r4
 80070ac:	bd38      	pop	{r3, r4, r5, pc}
 80070ae:	4620      	mov	r0, r4
    }
  
  }
  return retval;
}
 80070b0:	bd38      	pop	{r3, r4, r5, pc}
 80070b2:	bf00      	nop
 80070b4:	080074d4 	.word	0x080074d4
 80070b8:	080074cf 	.word	0x080074cf
 80070bc:	080074d7 	.word	0x080074d7
 80070c0:	080074c9 	.word	0x080074c9
 80070c4:	080074d3 	.word	0x080074d3
 80070c8:	200009b4 	.word	0x200009b4
 80070cc:	080074d9 	.word	0x080074d9
 80070d0:	20000d54 	.word	0x20000d54
 80070d4:	080074d8 	.word	0x080074d8
 80070d8:	080074d1 	.word	0x080074d1
 80070dc:	080074d2 	.word	0x080074d2
 80070e0:	080074cd 	.word	0x080074cd
 80070e4:	080074cc 	.word	0x080074cc
 80070e8:	080074da 	.word	0x080074da
 80070ec:	080074d6 	.word	0x080074d6
 80070f0:	080074d5 	.word	0x080074d5
 80070f4:	080074d0 	.word	0x080074d0
 80070f8:	080074ce 	.word	0x080074ce
 80070fc:	080074cb 	.word	0x080074cb
 8007100:	080074ca 	.word	0x080074ca

08007104 <_estack>:
 8007104:	20010000 20202070 6f725020 6d617267     ... p    Program
 8007114:	47504620 72662041 44206d6f 66617461      FPGA from Dataf
 8007124:	6873616c 20660a0d 41202020 73656363     lash..f    Acces
 8007134:	50462073 72204147 73696765 73726574     s FPGA registers
 8007144:	7257202e 3a657469 3c662720 3c203e61     . Write: 'f<a> <
 8007154:	2e273e64 61655220 27203a64 3e613c66     d>'. Read: 'f<a>
 8007164:	690a0d27 20202020 65636341 4c207373     '..i    Access L
 8007174:	72205549 73696765 73726574 6f46202e     IU registers. Fo
 8007184:	74616d72 20736920 656d6173 20736120     rmat is same as 
 8007194:	27206e69 0a0d2766 20202053 69725020     in 'f'..S    Pri
 80071a4:	6c20746e 70207569 7374726f 6f687320     nt liu ports sho
 80071b4:	73207472 75746174 6e692073 6d756820     rt status in hum
 80071c4:	72206e61 61646165 20656c62 6d726f66     an readable form
 80071d4:	0a0d7461 20202061 69725020 7020746e     at..a    Print p
 80071e4:	65736c75 61687320 66206570 206d6f72     ulse shape from 
 80071f4:	41475046 6854202e 69207369 68742073     FPGA. This is th
 8007204:	65742065 6f207473 44412066 630a0d43     e test of ADC..c
 8007214:	20202020 65636341 43207373 6365646f         Access Codec
 8007224:	67657220 65747369 28207372 74697277      registers (writ
 8007234:	72202c65 29646165 726f6620 3a74616d     e, read) format:
 8007244:	6d617320 73612065 0a0d6620 20202076      same as f..v   
 8007254:	72755420 6e6f206e 66666f2f 776f7020      Turn on/off pow
 8007264:	74207265 6874206f 6f622065 2e647261     er to the board.
 8007274:	726f4620 2074616d 7c305b76 0a0d5d31      Format v[0|1]..
 8007284:	2020206c 63634120 20737365 7364656c     l    Access leds
 8007294:	6f46202e 74616d72 3c6c203a 626d756e     . Format: l<numb
 80072a4:	203e7265 317c303c 720a0d3e 20202020     er> <0|1>..r    
 80072b4:	65636341 74207373 6f6c206f 732f6461     Access to load/s
 80072c4:	74726f68 73657220 6f747369 202e7372     hort resistors. 
 80072d4:	6d726f46 203a7461 7c6c3c72 703c3e73     Format: r<l|s><p
 80072e4:	3e74726f 7c305b20 0a0d5d31 20202044     ort> [0|1]..D   
 80072f4:	6d754420 6c612070 6572206c 74736967      Dump all regist
 8007304:	20737265 67706628 6c202c61 202c7569     ers (fpga, liu, 
 8007314:	65646f63 0a0d2963 20202068 69725020     codec)..h    Pri
 8007324:	6820746e 20706c65 69687428 63732073     nt help (this sc
 8007334:	6e656572 000a0d29 452d3542 000a0d31     reen)...B5-E1...
 8007344:	4f525245 6e692052 696c6176 6f632064     ERROR invalid co
 8007354:	6e616d6d 000a0d64 2c09203a 00000000     mmand...: .,....
 8007364:	52450d0a 0a524f52 0000000d 4b4f0d0a     ..ERROR.......OK
 8007374:	00000d0a 0000000d 50460d0a 000d4147     ..........FPGA..
 8007384:	494c0d0a 00000d55 4f430d0a 0d434544     ..LIU.....CODEC.
 8007394:	00000000 0000000d 7c303030 00000000     ........000|....
 80073a4:	69726553 63206c61 6f736e6f 0000656c     Serial console..
 80073b4:	0000007c 00004b4f 00000d0a 72616f42     |...OK......Boar
 80073c4:	6f702064 00726577 4c494146 00000000     d power.FAIL....
 80073d4:	7364654c 00000000 61746144 73616c46     Leds....DataFlas
 80073e4:	3e2d2068 47504620 00000041 41475046     h -> FPGA...FPGA
 80073f4:	67655220 65747369 63612072 73736563      Register access
 8007404:	00000000 2055494c 69676552 72657473     ....LIU Register
 8007414:	63612073 73736563 00000000 45444f43     s access....CODE
 8007424:	65522043 74736967 20737265 65636361     C Registers acce
 8007434:	00007373 0000000d 00000043              ss......C...

08007440 <_global_impure_ptr>:
 8007440:	20000158 0000000a 03d09000 00009c40     X.. ........@...
 8007450:	03d09000 01e84800 03d09000 03d09000     .....H..........
 8007460:	03d09000 007a1200 044aa200 00009c40     ......z...J.@...
 8007470:	044aa200 02255100 044aa200 044aa200     ..J..Q%...J...J.
 8007480:	044aa200 00895440 02dc6c00 00009c40     ..J.@T...l..@...
 8007490:	02dc6c00 016e3600 02dc6c00 02dc6c00     .l...6n..l...l..
 80074a0:	02dc6c00 005b8d80 03567e00 00009c40     .l....[..~V.@...
 80074b0:	03567e00 01ab3f00 03567e00 03567e00     .~V..?...~V..~V.
 80074c0:	03567e00 006acfc0                       .~V...j.

080074c8 <INTR_DISCONNECT>:
	...

080074c9 <INTR_WKUPINTR>:
 80074c9:	01000001                                         .

080074ca <INTR_INCOMPLISOOUT>:
	...

080074cb <INTR_INCOMPLISOIN>:
	...

080074cc <INTR_OUTEPINTR>:
 80074cc:	00000101                                         .

080074cd <INTR_INEPINTR>:
 80074cd:	00000001                                         .

080074ce <INTR_EPMISMATCH>:
	...

080074cf <INTR_EOPFRAME>:
	...

080074d0 <INTR_ISOOUTDROP>:
	...

080074d1 <INTR_ENUMDONE>:
 80074d1:	00010101                                         .

080074d2 <INTR_USBRESET>:
 80074d2:	00000101                                         .

080074d3 <INTR_USBSUSPEND>:
 80074d3:	00000001                                         .

080074d4 <INTR_ERLYSUSPEND>:
	...

080074d5 <INTR_GOUTNAKEFF>:
	...

080074d6 <INTR_GINNAKEFF>:
	...

080074d7 <INTR_NPTXFEMPTY>:
	...

080074d8 <INTR_RXSTSQLVL>:
 80074d8:	00000001                                         .

080074d9 <INTR_SOFINTR>:
	...

080074da <INTR_MODEMISMATCH>:
	...

080074dc <TX3_FIFO_SIZE>:
 80074dc:	00000010                                ....

080074e0 <TX2_FIFO_SIZE>:
 80074e0:	00000010                                ....

080074e4 <TX1_FIFO_SIZE>:
 80074e4:	00000040                                @...

080074e8 <TX0_FIFO_SIZE>:
 80074e8:	00000040                                @...

080074ec <RX_FIFO_SIZE>:
 80074ec:	00000080                                ....

080074f0 <Virtual_Com_Port_StringProduct>:
 80074f0:	00530332 004d0054 00320033 00560020     2.S.T.M.3.2. .V.
 8007500:	00720069 00750074 006c0061 00430020     i.r.t.u.a.l. .C.
 8007510:	004d004f 00500020 0072006f 00200074     O.M. .P.o.r.t. .
 8007520:	03260020                                          .

08007522 <Virtual_Com_Port_StringVendor>:
 8007522:	00530326 004d0054 00630069 006f0072     &.S.T.M.i.c.r.o.
 8007532:	006c0065 00630065 00720074 006e006f     e.l.e.c.t.r.o.n.
 8007542:	00630069 03040073                                i.c.s.

08007548 <Virtual_Com_Port_StringLangID>:
 8007548:	04090304                                ....

0800754c <Virtual_Com_Port_ConfigDescriptor>:
 800754c:	00580209 80000102 00040932 02020100     ..X.....2.......
 800755c:	24050001 05011000 01000624 00012405     ...$....$....$..
 800756c:	02240401 84050702 32004003 00010409     ..$......@.2....
 800757c:	00000a02 03050700 00004002 02810507     .........@......
 800758c:	00000040 00000000 00000000 00000000     @...............
	...

080075a4 <Virtual_Com_Port_DeviceDescriptor>:
 80075a4:	02000112 40000002 612403eb 02010100     .......@..$a....
 80075b4:	00000100                                ....
