    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; I2C_SCB
I2C_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
I2C_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
I2C_SCB__CTRL EQU CYREG_SCB1_CTRL
I2C_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
I2C_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
I2C_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
I2C_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
I2C_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
I2C_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
I2C_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
I2C_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
I2C_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
I2C_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
I2C_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2C_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2C_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2C_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2C_SCB__STATUS EQU CYREG_SCB1_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; I2C_SCB_IRQ
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x800
I2C_SCB_IRQ__INTC_NUMBER EQU 11
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2C_SCBCLK
I2C_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
I2C_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_SCBCLK__MASK EQU 0x80000000
I2C_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; I2C_scl
I2C_scl__0__DM__MASK EQU 0x07
I2C_scl__0__DM__SHIFT EQU 0
I2C_scl__0__DR EQU CYREG_PRT3_DR
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__INTCFG EQU CYREG_PRT3_INTCFG
I2C_scl__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_scl__0__PC EQU CYREG_PRT3_PC
I2C_scl__0__PC2 EQU CYREG_PRT3_PC2
I2C_scl__0__PORT EQU 3
I2C_scl__0__PS EQU CYREG_PRT3_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_PRT3_DR
I2C_scl__INTCFG EQU CYREG_PRT3_INTCFG
I2C_scl__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_scl__MASK EQU 0x01
I2C_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_scl__PC EQU CYREG_PRT3_PC
I2C_scl__PC2 EQU CYREG_PRT3_PC2
I2C_scl__PORT EQU 3
I2C_scl__PS EQU CYREG_PRT3_PS
I2C_scl__SHIFT EQU 0

; I2C_sda
I2C_sda__0__DM__MASK EQU 0x38
I2C_sda__0__DM__SHIFT EQU 3
I2C_sda__0__DR EQU CYREG_PRT3_DR
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__INTCFG EQU CYREG_PRT3_INTCFG
I2C_sda__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_sda__0__PC EQU CYREG_PRT3_PC
I2C_sda__0__PC2 EQU CYREG_PRT3_PC2
I2C_sda__0__PORT EQU 3
I2C_sda__0__PS EQU CYREG_PRT3_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_PRT3_DR
I2C_sda__INTCFG EQU CYREG_PRT3_INTCFG
I2C_sda__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_sda__MASK EQU 0x02
I2C_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_sda__PC EQU CYREG_PRT3_PC
I2C_sda__PC2 EQU CYREG_PRT3_PC2
I2C_sda__PORT EQU 3
I2C_sda__PS EQU CYREG_PRT3_PS
I2C_sda__SHIFT EQU 1

; LCD_LCDPort
LCD_LCDPort__0__DM__MASK EQU 0x07
LCD_LCDPort__0__DM__SHIFT EQU 0
LCD_LCDPort__0__DR EQU CYREG_PRT2_DR
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_LCDPort__0__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__0__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC
LCD_LCDPort__0__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__PS EQU CYREG_PRT2_PS
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__DM__MASK EQU 0x38
LCD_LCDPort__1__DM__SHIFT EQU 3
LCD_LCDPort__1__DR EQU CYREG_PRT2_DR
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_LCDPort__1__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__1__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC
LCD_LCDPort__1__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__PS EQU CYREG_PRT2_PS
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__DM__MASK EQU 0x1C0
LCD_LCDPort__2__DM__SHIFT EQU 6
LCD_LCDPort__2__DR EQU CYREG_PRT2_DR
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_LCDPort__2__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__2__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC
LCD_LCDPort__2__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__PS EQU CYREG_PRT2_PS
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__DM__MASK EQU 0xE00
LCD_LCDPort__3__DM__SHIFT EQU 9
LCD_LCDPort__3__DR EQU CYREG_PRT2_DR
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_LCDPort__3__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__3__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC
LCD_LCDPort__3__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__PS EQU CYREG_PRT2_PS
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__DM__MASK EQU 0x7000
LCD_LCDPort__4__DM__SHIFT EQU 12
LCD_LCDPort__4__DR EQU CYREG_PRT2_DR
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_LCDPort__4__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__4__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC
LCD_LCDPort__4__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__PS EQU CYREG_PRT2_PS
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__DM__MASK EQU 0x38000
LCD_LCDPort__5__DM__SHIFT EQU 15
LCD_LCDPort__5__DR EQU CYREG_PRT2_DR
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_LCDPort__5__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__5__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC
LCD_LCDPort__5__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__PS EQU CYREG_PRT2_PS
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__DM__MASK EQU 0x1C0000
LCD_LCDPort__6__DM__SHIFT EQU 18
LCD_LCDPort__6__DR EQU CYREG_PRT2_DR
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_LCDPort__6__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__6__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC
LCD_LCDPort__6__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__PS EQU CYREG_PRT2_PS
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__PC EQU CYREG_PRT2_PC
LCD_LCDPort__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0

; Max
Max__0__DM__MASK EQU 0x7000
Max__0__DM__SHIFT EQU 12
Max__0__DR EQU CYREG_PRT3_DR
Max__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Max__0__HSIOM_MASK EQU 0x000F0000
Max__0__HSIOM_SHIFT EQU 16
Max__0__INTCFG EQU CYREG_PRT3_INTCFG
Max__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Max__0__MASK EQU 0x10
Max__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Max__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Max__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Max__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Max__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Max__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Max__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Max__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Max__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Max__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Max__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Max__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Max__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Max__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Max__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Max__0__PC EQU CYREG_PRT3_PC
Max__0__PC2 EQU CYREG_PRT3_PC2
Max__0__PORT EQU 3
Max__0__PS EQU CYREG_PRT3_PS
Max__0__SHIFT EQU 4
Max__DR EQU CYREG_PRT3_DR
Max__INTCFG EQU CYREG_PRT3_INTCFG
Max__INTSTAT EQU CYREG_PRT3_INTSTAT
Max__MASK EQU 0x10
Max__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Max__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Max__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Max__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Max__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Max__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Max__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Max__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Max__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Max__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Max__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Max__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Max__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Max__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Max__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Max__PC EQU CYREG_PRT3_PC
Max__PC2 EQU CYREG_PRT3_PC2
Max__PORT EQU 3
Max__PS EQU CYREG_PRT3_PS
Max__SHIFT EQU 4

; LED1
LED1__0__DM__MASK EQU 0x07
LED1__0__DM__SHIFT EQU 0
LED1__0__DR EQU CYREG_PRT1_DR
LED1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED1__0__HSIOM_MASK EQU 0x0000000F
LED1__0__HSIOM_SHIFT EQU 0
LED1__0__INTCFG EQU CYREG_PRT1_INTCFG
LED1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED1__0__MASK EQU 0x01
LED1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
LED1__0__OUT_SEL_SHIFT EQU 0
LED1__0__OUT_SEL_VAL EQU 3
LED1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED1__0__PC EQU CYREG_PRT1_PC
LED1__0__PC2 EQU CYREG_PRT1_PC2
LED1__0__PORT EQU 1
LED1__0__PS EQU CYREG_PRT1_PS
LED1__0__SHIFT EQU 0
LED1__DR EQU CYREG_PRT1_DR
LED1__INTCFG EQU CYREG_PRT1_INTCFG
LED1__INTSTAT EQU CYREG_PRT1_INTSTAT
LED1__MASK EQU 0x01
LED1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED1__PC EQU CYREG_PRT1_PC
LED1__PC2 EQU CYREG_PRT1_PC2
LED1__PORT EQU 1
LED1__PS EQU CYREG_PRT1_PS
LED1__SHIFT EQU 0

; LED2
LED2__0__DM__MASK EQU 0x07
LED2__0__DM__SHIFT EQU 0
LED2__0__DR EQU CYREG_PRT0_DR
LED2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED2__0__HSIOM_MASK EQU 0x0000000F
LED2__0__HSIOM_SHIFT EQU 0
LED2__0__INTCFG EQU CYREG_PRT0_INTCFG
LED2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED2__0__MASK EQU 0x01
LED2__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LED2__0__OUT_SEL_SHIFT EQU 0
LED2__0__OUT_SEL_VAL EQU 0
LED2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED2__0__PC EQU CYREG_PRT0_PC
LED2__0__PC2 EQU CYREG_PRT0_PC2
LED2__0__PORT EQU 0
LED2__0__PS EQU CYREG_PRT0_PS
LED2__0__SHIFT EQU 0
LED2__DR EQU CYREG_PRT0_DR
LED2__INTCFG EQU CYREG_PRT0_INTCFG
LED2__INTSTAT EQU CYREG_PRT0_INTSTAT
LED2__MASK EQU 0x01
LED2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED2__PC EQU CYREG_PRT0_PC
LED2__PC2 EQU CYREG_PRT0_PC2
LED2__PORT EQU 0
LED2__PS EQU CYREG_PRT0_PS
LED2__SHIFT EQU 0

; LED3
LED3__0__DM__MASK EQU 0xE00000
LED3__0__DM__SHIFT EQU 21
LED3__0__DR EQU CYREG_PRT3_DR
LED3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED3__0__HSIOM_MASK EQU 0xF0000000
LED3__0__HSIOM_SHIFT EQU 28
LED3__0__INTCFG EQU CYREG_PRT3_INTCFG
LED3__0__INTSTAT EQU CYREG_PRT3_INTSTAT
LED3__0__MASK EQU 0x80
LED3__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
LED3__0__OUT_SEL_SHIFT EQU 14
LED3__0__OUT_SEL_VAL EQU 2
LED3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED3__0__PC EQU CYREG_PRT3_PC
LED3__0__PC2 EQU CYREG_PRT3_PC2
LED3__0__PORT EQU 3
LED3__0__PS EQU CYREG_PRT3_PS
LED3__0__SHIFT EQU 7
LED3__DR EQU CYREG_PRT3_DR
LED3__INTCFG EQU CYREG_PRT3_INTCFG
LED3__INTSTAT EQU CYREG_PRT3_INTSTAT
LED3__MASK EQU 0x80
LED3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED3__PC EQU CYREG_PRT3_PC
LED3__PC2 EQU CYREG_PRT3_PC2
LED3__PORT EQU 3
LED3__PS EQU CYREG_PRT3_PS
LED3__SHIFT EQU 7

; LED4
LED4__0__DM__MASK EQU 0x38000
LED4__0__DM__SHIFT EQU 15
LED4__0__DR EQU CYREG_PRT0_DR
LED4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED4__0__HSIOM_MASK EQU 0x00F00000
LED4__0__HSIOM_SHIFT EQU 20
LED4__0__INTCFG EQU CYREG_PRT0_INTCFG
LED4__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED4__0__MASK EQU 0x20
LED4__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LED4__0__OUT_SEL_SHIFT EQU 10
LED4__0__OUT_SEL_VAL EQU 1
LED4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED4__0__PC EQU CYREG_PRT0_PC
LED4__0__PC2 EQU CYREG_PRT0_PC2
LED4__0__PORT EQU 0
LED4__0__PS EQU CYREG_PRT0_PS
LED4__0__SHIFT EQU 5
LED4__DR EQU CYREG_PRT0_DR
LED4__INTCFG EQU CYREG_PRT0_INTCFG
LED4__INTSTAT EQU CYREG_PRT0_INTSTAT
LED4__MASK EQU 0x20
LED4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED4__PC EQU CYREG_PRT0_PC
LED4__PC2 EQU CYREG_PRT0_PC2
LED4__PORT EQU 0
LED4__PS EQU CYREG_PRT0_PS
LED4__SHIFT EQU 5

; Start
Start__0__DM__MASK EQU 0x1C0000
Start__0__DM__SHIFT EQU 18
Start__0__DR EQU CYREG_PRT0_DR
Start__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Start__0__HSIOM_MASK EQU 0x0F000000
Start__0__HSIOM_SHIFT EQU 24
Start__0__INTCFG EQU CYREG_PRT0_INTCFG
Start__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Start__0__MASK EQU 0x40
Start__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Start__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Start__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Start__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Start__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Start__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Start__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Start__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Start__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Start__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Start__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Start__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Start__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Start__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Start__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Start__0__PC EQU CYREG_PRT0_PC
Start__0__PC2 EQU CYREG_PRT0_PC2
Start__0__PORT EQU 0
Start__0__PS EQU CYREG_PRT0_PS
Start__0__SHIFT EQU 6
Start__DR EQU CYREG_PRT0_DR
Start__INTCFG EQU CYREG_PRT0_INTCFG
Start__INTSTAT EQU CYREG_PRT0_INTSTAT
Start__MASK EQU 0x40
Start__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Start__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Start__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Start__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Start__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Start__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Start__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Start__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Start__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Start__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Start__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Start__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Start__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Start__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Start__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Start__PC EQU CYREG_PRT0_PC
Start__PC2 EQU CYREG_PRT0_PC2
Start__PORT EQU 0
Start__PS EQU CYREG_PRT0_PS
Start__SHIFT EQU 6

; LEDreg
LEDreg_Sync_ctrl_reg__0__MASK EQU 0x01
LEDreg_Sync_ctrl_reg__0__POS EQU 0
LEDreg_Sync_ctrl_reg__1__MASK EQU 0x02
LEDreg_Sync_ctrl_reg__1__POS EQU 1
LEDreg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
LEDreg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
LEDreg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
LEDreg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
LEDreg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
LEDreg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
LEDreg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
LEDreg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
LEDreg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
LEDreg_Sync_ctrl_reg__2__MASK EQU 0x04
LEDreg_Sync_ctrl_reg__2__POS EQU 2
LEDreg_Sync_ctrl_reg__3__MASK EQU 0x08
LEDreg_Sync_ctrl_reg__3__POS EQU 3
LEDreg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
LEDreg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
LEDreg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
LEDreg_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
LEDreg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
LEDreg_Sync_ctrl_reg__MASK EQU 0x0F
LEDreg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
LEDreg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
LEDreg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02

; ResetHS
ResetHS__0__DM__MASK EQU 0x1C0000
ResetHS__0__DM__SHIFT EQU 18
ResetHS__0__DR EQU CYREG_PRT3_DR
ResetHS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ResetHS__0__HSIOM_MASK EQU 0x0F000000
ResetHS__0__HSIOM_SHIFT EQU 24
ResetHS__0__INTCFG EQU CYREG_PRT3_INTCFG
ResetHS__0__INTSTAT EQU CYREG_PRT3_INTSTAT
ResetHS__0__MASK EQU 0x40
ResetHS__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ResetHS__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ResetHS__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ResetHS__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ResetHS__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ResetHS__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ResetHS__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ResetHS__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ResetHS__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ResetHS__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ResetHS__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ResetHS__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ResetHS__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ResetHS__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ResetHS__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ResetHS__0__PC EQU CYREG_PRT3_PC
ResetHS__0__PC2 EQU CYREG_PRT3_PC2
ResetHS__0__PORT EQU 3
ResetHS__0__PS EQU CYREG_PRT3_PS
ResetHS__0__SHIFT EQU 6
ResetHS__DR EQU CYREG_PRT3_DR
ResetHS__INTCFG EQU CYREG_PRT3_INTCFG
ResetHS__INTSTAT EQU CYREG_PRT3_INTSTAT
ResetHS__MASK EQU 0x40
ResetHS__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ResetHS__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ResetHS__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ResetHS__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ResetHS__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ResetHS__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ResetHS__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ResetHS__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ResetHS__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ResetHS__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ResetHS__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ResetHS__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ResetHS__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ResetHS__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ResetHS__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ResetHS__PC EQU CYREG_PRT3_PC
ResetHS__PC2 EQU CYREG_PRT3_PC2
ResetHS__PORT EQU 3
ResetHS__PS EQU CYREG_PRT3_PS
ResetHS__SHIFT EQU 6

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
