# Pipelined RISC-V

Implementing the pipelined RISC V processor by using Verilog HDL

### Requirements

-   Build a RISC V processor architecture including Datapath and Control unit

-   Compare performance between the single cycle processor and pipelined processor
