// Seed: 1702706874
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wand id_3,
    input tri1 id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input tri id_8,
    output tri id_9,
    input supply1 id_10,
    output wor id_11
);
  assign id_0 = 1'b0 & -1;
endmodule
module module_1 #(
    parameter id_19 = 32'd6,
    parameter id_23 = 32'd89
) (
    input tri0 id_0,
    input wand id_1,
    input tri id_2,
    output wor id_3,
    input tri1 id_4,
    input uwire id_5,
    input uwire id_6,
    output logic id_7,
    input tri1 id_8,
    output wire id_9,
    output tri id_10,
    input supply1 id_11,
    input wor id_12,
    input tri0 id_13,
    input tri1 id_14,
    input uwire id_15,
    inout uwire id_16,
    output wire id_17,
    input tri0 id_18,
    output supply1 _id_19,
    input wor id_20,
    input uwire id_21,
    output wire id_22,
    input uwire _id_23,
    input supply0 id_24,
    input tri0 id_25,
    input wire id_26,
    output logic id_27,
    output wor id_28,
    output wand id_29,
    output tri id_30,
    input wor id_31,
    output uwire id_32
);
  initial begin : LABEL_0
    id_7  <= "";
    id_27 <= -1;
  end
  and primCall (
      id_22,
      id_12,
      id_4,
      id_24,
      id_25,
      id_2,
      id_5,
      id_1,
      id_26,
      id_6,
      id_0,
      id_21,
      id_16,
      id_31,
      id_20,
      id_13,
      id_8,
      id_14,
      id_18,
      id_15
  );
  module_0 modCall_1 (
      id_17,
      id_1,
      id_5,
      id_11,
      id_13,
      id_24,
      id_10,
      id_14,
      id_6,
      id_16,
      id_8,
      id_22
  );
  assign modCall_1.id_4 = 0;
  logic [id_23 : id_19] id_34;
  ;
  wire id_35 = id_34;
endmodule
