m255
K3
13
cModel Technology
Z0 dd:\Xilinx\14.7\ISE_DS\ISE
vAFIFO36_INTERNAL
IR2RdzzK:WVS>4>U^APUhi2
VaIPVFaRXA2;;?455TERdo2
Z1 dd:\Xilinx\14.7\ISE_DS\ISE
Z2 w1381681110
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v
L0 36
Z3 OL;L;10.1c;51
r1
31
Z4 !s108 1556506704.317000
Z5 !s107 D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XORCY.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XOR5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XOR4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XOR3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XOR2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XNOR5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XNOR4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XNOR3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XNOR2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XADC.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\VCC.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\TEMAC.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SYSMON.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRLC16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRL16E.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRL16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB36.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64M.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32M.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PULLUP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PS7.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PPC440.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PMCD.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OSERDES.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ORCY.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5B5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5B4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5B3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5B2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5B1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR4B4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR4B3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR4B2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR4B1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR3B3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR3B2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR3B1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR2L.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR2B2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR2B1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ODDR2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ODDR.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF7.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXCY.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MCB.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LD_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDP_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDPE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDE_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDC_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCPE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDC.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LD.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\KEEPER.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ISERDES.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IODRP2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IODELAY.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\INV.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDELAY.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDDR2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDDR.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTXE1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GT11.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GND.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FMAP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO36.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO18.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO16.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FD_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDS_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDSE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDS.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDR_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRSE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRS.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDR.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDP_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDPE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDE_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDC_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCPE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDC.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FD.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\EMAC.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DSP48E.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DSP48A.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DSP48.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CRC64.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CRC32.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CONFIG.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CARRY4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFT.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFR.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFMR.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFIO.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFH.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGP.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFG.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFCF.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUF.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5B5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5B4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5B3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5B2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5B1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND4B4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND4B3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND4B2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND4B1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND4.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND3B3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND3B2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND3B1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND3.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND2B2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND2B1.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND2.v|D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v|
Z6 !s90 -source|-novopt|-work|unisims_ver|-f|D:\Xilinx\Xilinx_lib/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.cmf|
Z7 o-source -work unisims_ver -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@a@f@i@f@o36_@i@n@t@e@r@n@a@l
!i10b 1
!s100 g`g:zCMgcATjk6ZzM`4oZ2
!s85 0
vAND2
IBDjV[lNDBN[C8j<C_<ELD2
VdNIBm@86;ogUD]Y34EeT80
R1
Z8 w1381681111
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d2
!i10b 1
!s100 bKO6n=DVE;YYoiHQH?;=k2
!s85 0
vAND2B1
I?Ng2_B=T9;7S_dm[QJ0E@1
VHLnaHM?]fi<VW8emL<8`=0
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND2B1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b1
!i10b 1
!s100 oM2BZnV>W2M6>m3lhik9N2
!s85 0
vAND2B1L
IcAlU]?1ZUFQV46gUHiNl_3
VP[:eVN^1NjQ_cBGkYYl6:1
R1
Z9 w1381681109
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b1@l
!i10b 1
!s100 _74j_[SiVTb8;GX;gzV8T3
!s85 0
vAND2B2
Il=^d8RS>YNL^?O4gfnMe[3
V5LPa_W8bE=fCG>7J3Eh260
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND2B2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b2
!i10b 1
!s100 bdXaW22GaeSP`hfM8RDUA3
!s85 0
vAND3
I2@KaUY;ERRM[C4HBf_zn`2
Ve`_=oU:Z;:^C0o6GXb82O2
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d3
!i10b 1
!s100 1iTKQLl1AJ0g<<Lijoz5O3
!s85 0
vAND3B1
I:dhGGdk>?i701X_[`H_;_0
V_nYblFz8fdlT]Y;IV6m1^1
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND3B1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b1
!i10b 1
!s100 k6A2hXJ5GZMg[IZ4Y86TR0
!s85 0
vAND3B2
IYXW24;nm`0I=G]BJ<izG^2
V3S?V[>Nd?]a[Fdjfl<17[2
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND3B2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b2
!i10b 1
!s100 Z^MzfCj[lYN?21=05R3JB2
!s85 0
vAND3B3
IIbNf30n=e=O[adGCibH`72
VCQ@J53Kc_PKJ@a7OBo9Ek1
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND3B3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b3
!i10b 1
!s100 X9<JDKh8l69DoomD:H^SG0
!s85 0
vAND4
IToQgN<fA2Q<eM5SBaLOD<0
VI`>kK<VbZ@C=D<MZCLXV;0
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d4
!i10b 1
!s100 <ZmnKaZE6B`7=4Un>@<ih0
!s85 0
vAND4B1
I6;DNnW?>13`HEJ4CU4:Dm2
V;cO[EXK4_6L;?N`WX56aE3
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND4B1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b1
!i10b 1
!s100 WE<@RcIj?6j^c`ECUXGDF2
!s85 0
vAND4B2
I4J4hRZbBI8UETnDTHVWk31
V?O]nQFBCPV3ei]dmMVZ>L2
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND4B2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b2
!i10b 1
!s100 zYMZdHCBdL?2^NSjCJ_Q60
!s85 0
vAND4B3
I:CeK8Hl<ZZXAR]aW;_=L01
V]mU099CkEncF1;RaXQUCR3
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND4B3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b3
!i10b 1
!s100 CiGK^JSL^@_azl877zIn]0
!s85 0
vAND4B4
IlM]NGmNMo17IDc?jT5F[=1
V`=S0Zm5zS>G8YC9VN8l4S2
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND4B4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b4
!i10b 1
!s100 _?mCP4VA=legO3h3ZU=K21
!s85 0
vAND5
IK21XKie^WOlgE?n@haRIg2
V]Y[c5B1Q07n>ObTJ]Ijj82
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d5
!i10b 1
!s100 LBMn?`9NJcfzZ@@@Dm;gW3
!s85 0
vAND5B1
IT8mZk72HBf>PIH_45[F@d2
V8G<@`h>dDX@QH:05oXzKE1
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5B1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b1
!i10b 1
!s100 z1m^QiX4_BonjG<e1m3:63
!s85 0
vAND5B2
IG85[3Sm<X?mgJKRo;CSjR2
V^QgHMg6>hS;E?akI4mWBV0
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5B2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b2
!i10b 1
!s100 YcWOZocNW_>1Dh7L`]E]R0
!s85 0
vAND5B3
I1UFz^6LX?h3gj;^[9mB=B1
VkiXE@gDBFDmJ3@7AF91AW2
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5B3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b3
!i10b 1
!s100 ehIQ0H0z41S07bTdFWn?83
!s85 0
vAND5B4
Ik?AlSi?gddR[3ne>iF[6:1
V7WG36YT0hhJA3`R@zOAe_2
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5B4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b4
!i10b 1
!s100 W^N_K4IDLajPDX_OOY7@Y0
!s85 0
vAND5B5
IFo6kf?8ZECGc1>OZP=>PA1
V022ofD^mWk?[_X_1RU7[_0
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5B5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AND5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b5
!i10b 1
!s100 ;M9XbC:^Do`i>QBb<6V;_2
!s85 0
vARAMB36_INTERNAL
IZzHjo1:F7L2[nXTVH3<X40
VN7ZV5J5K@66]??G6R8RDI2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v
L0 56
R3
r1
31
R4
R5
R6
R7
n@a@r@a@m@b36_@i@n@t@e@r@n@a@l
!i10b 1
!s100 TH4ColZcc7eKh1NMB:8d^3
!s85 0
vAUTOBUF
IjJJ^W^Wg7EiJdncaAkn5l0
V;Oll@fHQgVS=3h`9ALiI@2
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@u@t@o@b@u@f
!i10b 1
!s100 ND@4hYK?iE0BUXOcG=PiG3
!s85 0
vBSCAN_FPGACORE
IA35V@D]AA^cf2C<DYg]OS1
VfeUzUQMTkbWo2?]fn]Z2g1
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@f@p@g@a@c@o@r@e
!i10b 1
!s100 e[9E]7;ZiE4hSDeMjbHc30
!s85 0
vBSCAN_SPARTAN3
IaY1dSDIQC2AFZOojlIBzo3
VA4DOSU;F14DZe1dgNz;c<0
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n3
!i10b 1
!s100 P=Kh70noHCm>d97ZJ19Ij3
!s85 0
vBSCAN_SPARTAN3A
I4P7X93iA=cR1=bH6m6lDX3
V:gV2]HkB0ji>0;LXIORbM1
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 iRdW6M=;<63J3JFKP;fYE1
!s85 0
vBSCAN_SPARTAN6
I<^6@enN_4F>XgQlfWO<BQ0
VD0g^=5[KzNNP]Ro@K^b_h1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n6
!i10b 1
!s100 fNz1n[;^BF?=5ZP8=KI_10
!s85 0
vBSCAN_VIRTEX4
IzSFWA??ja2d]?>@iDZaZR3
V=7MZd:k:H^9ninQ0cGMeG0
R1
Z10 w1381681119
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x4
!i10b 1
!s100 B2PNDIPI2haD@:UU]`gCd2
!s85 0
vBSCAN_VIRTEX5
IB9XB@L5AYhOF_HIOjO^;G2
Vlcj84o`DN[n8noo0]m7k_2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x5
!i10b 1
!s100 gBNH;7z;c_69kAXUGC[ik3
!s85 0
vBSCAN_VIRTEX6
IZ;Xd6??XaPnoX<TahhMDg3
VRhO9[e4kNCE6FKTYlJ8?^2
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x6
!i10b 1
!s100 7c`S:LYcbYQVm^mldLBES2
!s85 0
vBSCANE2
Ig>m0LVO<46La5@B:<=1zi1
Ve6S5MNiQAWG4FdgRhNe_L0
R1
Z11 w1381681108
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n@e2
!i10b 1
!s100 >WkOn_ik4kA0?_dPo2fT13
!s85 0
vbscntrl_iserdese1_vlog
I2AZ?oTZfmD9fcM?eYWb:d2
VTS_GZ^jZ2?gB^g;6a6cAJ3
R1
R9
Z12 8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v
Z13 FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v
L0 1154
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 A?fePoTjUfCSVlz[bOizb2
!s85 0
vBUF
I[69[5j_31KN09GC]=zA7V0
VlK=S_Nj[56;<]]:m@<Lbl2
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUF.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUF.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f
!i10b 1
!s100 ;z`I[AoRhiZR`E6;Oc2Tz0
!s85 0
vBUFCF
IPjU[9d9aNHmhl[S5JQ;HY1
VS_PQYgH1bO@b<DWF1D:P92
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFCF.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFCF.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@c@f
!i10b 1
!s100 0L94HH3dl6KW6<YDcT6lg1
!s85 0
vBUFE
IS@Jcf5g6bogh_I[dO1mdH3
V[=T78^5McGl18z6_KZT_<1
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@e
!i10b 1
!s100 <76L35>YLcSHSjZGZ_H1C1
!s85 0
vBUFG
I6D6^fc7zbB8fm6J66@Iz[2
VYX]=iOU`23=cI?2lfR6YY2
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFG.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFG.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g
!i10b 1
!s100 cl>]Uo[HaAJ=g9hHGGFdR1
!s85 0
vBUFG_LB
IeO7cfj_i[`M^Eb4_IIz<i3
VQNDLA=NhBTK@QHjhd3`:>3
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g_@l@b
!i10b 1
!s100 z84]Y_9WB;f4B==Yon_C^1
!s85 0
vBUFGCE
IL;WDGWAUg7?@NVI]PS3[B3
VV>4^N:AZVnAfELRmSHgAe0
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@e
!i10b 1
!s100 NDdX?1X2ki;G]0iPISo681
!s85 0
vBUFGCE_1
IIhmEE8oH2^J3VlOOK_zzL1
VIB>FeYEZ?^U4WXbNE;Lh]0
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@e_1
!i10b 1
!s100 >mX5Ez?GDFfYCQko1bm::1
!s85 0
vBUFGCTRL
IGiD5ESVedQ<ETR@h72=j@3
V7fR>JnOFn8hOlR^3D;Me:3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@t@r@l
!i10b 1
!s100 CQQQTkj7Y@AljUBKHP5YD2
!s85 0
vBUFGDLL
IJNSR^cKg?4lSkVFmQG;<K3
VfDHNCf`?A2M>Nk>YU]9bG2
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@d@l@l
!i10b 1
!s100 G7Y3J<io7^YH@N`Pkd0zF3
!s85 0
vBUFGMUX
IilARIR`M8ljz`V>b9:A1X2
VPoHOZ1O;96VIjYgJPzFoJ3
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x
!i10b 1
!s100 OUFXkm@QZ<6:f`CYhA;o[0
!s85 0
vBUFGMUX_1
IIGlHICzEoPGCl@HN1U2Q53
Vg:e34En@I^L@lz5<e0On41
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_1
!i10b 1
!s100 L7;S>Wb1JUWg@W<Z^25<U3
!s85 0
vBUFGMUX_CTRL
IFWi5HI9GlH6faYJ2`98XK0
VFn]A?Nf>Pl=E_XQYOi3P<2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_@c@t@r@l
!i10b 1
!s100 deaNFHIe4Sfg=GJEkO^TM0
!s85 0
vBUFGMUX_VIRTEX4
I69@B6_Xd1R9jf>J1CK=3c2
Ve=nm?K6oZNlP6f@`6zPj23
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_@v@i@r@t@e@x4
!i10b 1
!s100 EALnM7@FTF_eail?0P?hg2
!s85 0
vBUFGP
I?6]fmz>j??Z1H_3gc>foU3
V>7e8n8RVWm4;bC869_[?T3
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@p
!i10b 1
!s100 <7CNC2`0_6>[LSd`bd_540
!s85 0
vBUFH
I[Y=8jkdVD5c:eEE`70AQN0
Va47e@Gdz<_2=cCi2HRj4G1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFH.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFH.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@b@u@f@h
!i10b 1
!s100 WQ;P?]?1a3b]X<an?9cRJ3
!s85 0
vBUFHCE
I<gR06?[6FENEJ^DMRRj0M1
Vl<P5U9I_l^8FZgfG878Ck1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@u@f@h@c@e
!i10b 1
!s100 AKX6On`a9=:n0UQOfOB[11
!s85 0
vBUFIO
I6jjVl<70ThW0E?RG`N4ik2
VCH>Kg0cMAa0I?=]KfkCF^1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFIO.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFIO.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o
!i10b 1
!s100 0c@@o52D?Z?nnC<J<6z];1
!s85 0
vBUFIO2
IEcmA]RK<7I0[a]R8@ikGd1
V9>5a9`fZe3<DEH9M0NIVz2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v
L0 38
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2
!i10b 1
!s100 YhUa6<c@lZKo[;D[zoXA`0
!s85 0
vBUFIO2_2CLK
IJ_?EMK5f9Tn6j7kKM2bjd2
V]kXkSGbXA1MJ8O4PW7:fn2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2_2@c@l@k
!i10b 1
!s100 _Di>o;i>PCIXk5@?cKSX>2
!s85 0
vBUFIO2FB
Ic_FnfHd`Kho7hS^z41aUY3
Vzk[@STcJNa7Zo:m]f;T=M3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2@f@b
!i10b 1
!s100 z`F@ZRaU<^DWg[T4MEQQV1
!s85 0
vBUFIODQS
I]ncofPK4df9Hm9d8T4GcU0
VO?PdDWEE7A4e0OALebIm^1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o@d@q@s
!i10b 1
!s100 Gl>m[H29E5Yb?[iF8Wa1:2
!s85 0
vBUFMR
I2fHYSfedaC<imFgJ[<bPh1
V?<1z84kRzG9H6h@1oD0d:1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFMR.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFMR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@m@r
!i10b 1
!s100 l9C>jT0DW<klRkHe]DY^L0
!s85 0
vBUFMRCE
I?m;=G`[EbOXIiHnGmT?:i1
V2V:9gmGe5[z[_4JRe]8of2
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@m@r@c@e
!i10b 1
!s100 nFRnS5GQ?3]i1>]dW443k1
!s85 0
vBUFPLL
I47bi1_C[aUnPD59Q=nlf@2
Vi_NE>0H[SUd>HWLN>=Z052
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@b@u@f@p@l@l
!i10b 1
!s100 [XlA<5`A09HMPzTRaD^Qe2
!s85 0
vBUFPLL_MCB
I6VBWP@e:YBUFVfFDDO`iR3
Vgn0Tjj5>Abb>OUS=;iEB51
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@u@f@p@l@l_@m@c@b
!i10b 1
!s100 `a[gKd2gH;X<fhYlHaNFb1
!s85 0
vBUFR
IDUaeLRkYfaoJ^mI4efemO3
V4O5D8ekG=c:aC46F:;`PJ0
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFR.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFR.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@b@u@f@r
!i10b 1
!s100 7cGWbP8MPDW_L<N]gUm`z3
!s85 0
vBUFT
I_7RQ=lc8oUd78Sj`:S`O61
VM71K;LgMZa<ASb4T57X_G0
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFT.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\BUFT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@t
!i10b 1
!s100 i@QJXDKC[V8>>R4CY>8TO0
!s85 0
vCAPTURE_FPGACORE
ITZoWJL<GEE]_kg@OUV@1z1
V9EVISb?<`7KkRe>B95GmB1
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@f@p@g@a@c@o@r@e
!i10b 1
!s100 E89oNmzm;fkRCk<3GIX;j3
!s85 0
vCAPTURE_SPARTAN3
Ik`^DcfEMmmcX>ai;54i_a3
VmefV@4mL_jo@2lkIFmz1M1
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3
!i10b 1
!s100 =<D;QX61JOIB6nU_VYaNF0
!s85 0
vCAPTURE_SPARTAN3A
I9Jz<KEV24;gIeji5fnOgR3
VaCima7cDR8:H11U]<C5kB2
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 a<dd@14>]X];DHVaDJW1a0
!s85 0
vCAPTURE_VIRTEX4
IHHHEYfdB<lJIgQgARTe3L2
Vff<U=n>zoD_O6O^RATIC_0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x4
!i10b 1
!s100 ITMZX^gOmn2UG2:RVEAi:0
!s85 0
vCAPTURE_VIRTEX5
IfEn_bMU=oGhYVMDggk3Kg0
V2Sd[e5D<JH[GWFo61FJ<[3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x5
!i10b 1
!s100 l5^36Dc9VliZ[WTD@LH1o2
!s85 0
vCAPTURE_VIRTEX6
IBn6Jn1VZeOza;fLE<XEeV0
V9EQ@e4Z[m2dg9`cAAHa973
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x6
!i10b 1
!s100 =>kUNSiAoAd2G3Mg52lD?2
!s85 0
vCAPTUREE2
I7K39gB;heYA^HCkk6>GNA0
VIbV_koVzzPJioZfF;ne^F3
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e@e2
!i10b 1
!s100 <ZIGHg4M^b98`7i^fB]A00
!s85 0
vCARRY4
I_<JOCAl8kNkcl5BInK`PL1
V?LdczKYOgVL6aQc[Hf<5b1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CARRY4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CARRY4.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@a@r@r@y4
!i10b 1
!s100 =LKhfWY:H2`5>]XkC8DIP3
!s85 0
vCFGLUT5
IOG@_LHJ1dLH?o1SClaE=^3
Vd3WZ57>Ki1i3fDUXGlo`N1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@c@f@g@l@u@t5
!i10b 1
!s100 eGln:h1c:zb=E^ea_?U_e0
!s85 0
vCLKDLL
IXXC]=8D0IPmXg8f]N2df?0
VJ61@OJK?:R=DmAj];JVzU2
R1
R8
Z14 8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v
Z15 FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l
!i10b 1
!s100 3E>`7h[5m`bzGLa9Mn9XZ3
!s85 0
vclkdll_maximum_period_check
IX8>L6WGFkH]okL[7eS1C01
VELgzKg=^3Hz`7Ejmnf29Q0
R1
R8
R14
R15
L0 450
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 EPh]]6UD]4J_bo0jWN7c@1
!s85 0
vCLKDLLE
IGF:I3S7F>H<3j?YVI>WI`1
V15f_imW6E_Y[;ARZ9]OBM2
R1
R8
Z16 8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v
Z17 FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l@e
!i10b 1
!s100 ^0emKzdlR^A3c@kaVLnhc3
!s85 0
vclkdlle_maximum_period_check
IdL9R11]b=kmC4kf`4A>Zf1
VTjeC?OZTjnO_dg^]noOz72
R1
R8
R16
R17
L0 477
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 MQX;NV4G^7=>PUZS_Ko?f3
!s85 0
vCLKDLLHF
IM2<M:GYM3?XoB>B3L;2270
V3TJWMiJ[7>HdZY4]?^Kf22
R1
R8
Z18 8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v
Z19 FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l@h@f
!i10b 1
!s100 nG4APZFXJWn9A2m8XVE072
!s85 0
vclkdllhf_maximum_period_check
IaVNM9aE26cRWU8ATELKF73
ViG;^Q`R93hE>ojW`T36@G0
R1
R8
R18
R19
L0 425
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ;:m@GCIO0mTOPDn@RZ[Bm0
!s85 0
vCONFIG
IPWS`9:5JP`993m6=Il0M91
VG9fRSN7nb^P:WD_Ykz2Vg2
R1
Z20 w1381681112
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CONFIG.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CONFIG.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@c@o@n@f@i@g
!i10b 1
!s100 AX<H57@jkUiL0XmjM0UT]2
!s85 0
vCRC32
IIzc7c?jeYU<i<P4_52L3`0
VH]7KegD1dfjWYohBkX?Vh3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CRC32.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CRC32.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@c@r@c32
!i10b 1
!s100 H9D[:9Gh45Y31lchKOL=V1
!s85 0
vCRC64
IENI5^T6g;4Pz20:5h93QB3
V`h2L6FcjMlonXU<9OWA5C1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CRC64.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\CRC64.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@c@r@c64
!i10b 1
!s100 o9z;4_ECm>fS^GiG8`0mG3
!s85 0
vDCIRESET
Iz4Z6Z9Cl0]W[c9:_keAfK0
V51XAl;j1AL>nN`meBdX:a2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@d@c@i@r@e@s@e@t
!i10b 1
!s100 X[ZcHW^z0I6kBWT=mGD0N3
!s85 0
vDCM
IF>2fCH`n4VEi_cPIZk5<J2
VYRm]k?<ZoIF^:z<Rmd2:f1
R1
R20
Z21 8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM.v
Z22 FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@d@c@m
!i10b 1
!s100 4KbTf@7V4ooQkaX=O1R7;0
!s85 0
vDCM_ADV
I:8z]Fb0dkTaBbkm6HoY8U1
VekT=kP7Mk[R]hgAY1`kK83
R1
R10
Z23 8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v
Z24 FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v
L0 72
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@a@d@v
!i10b 1
!s100 :YYVaXh2=DQG3Sln2FWVi2
!s85 0
vdcm_adv_clock_divide_by_2
IC3J1lc3;kFXCfZW6Gf^KJ0
V;HC<7z;UY>CDLS>eJ6a=J3
R1
R10
R23
R24
L0 1564
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 EiV?^lR8ajc@V3UG>gZ7<3
!s85 0
vdcm_adv_clock_lost
I4CRD39[5[Q29SC_d3kIRe0
VAR`8lfA;@46R3<Gh7Wo>l0
R1
R10
R23
R24
L0 1628
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 WFKZgQB;lOYG:HC9iHLLF1
!s85 0
vdcm_adv_maximum_period_check
IHhJgW_E5]z6Q]7jNaCMhC2
VbT7c2U@Xkfo@WO7FK3Oda0
R1
R10
R23
R24
L0 1604
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 0k0:JNj4H49a_nCUY6Vb02
!s85 0
vDCM_BASE
I2V5J<jh3oa6eo[k9l6hiZ3
VNXVem7R2GnfC0m04OU^Fz2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@b@a@s@e
!i10b 1
!s100 eGGOY=;@_dXNWUZ>FHR?O3
!s85 0
vDCM_CLKGEN
IEZQOVzh95cH8]m^i?1XQc2
V_1Z[h7VC^@AMVc3LY8kS:3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@c@l@k@g@e@n
!i10b 1
!s100 2llafZEaP3VaC_YA6`:>00
!s85 0
vdcm_clock_divide_by_2
IeKhF9BB23@2KOOaTDlLUz1
VJgTmQ7aUZXjAFmED;SD[23
R1
R20
R21
R22
L0 1339
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 V4Qaf@Jo<l?QV0L3M24dM1
!s85 0
vdcm_clock_lost
I3<8`gnZSO@mXnR?LG180F0
VXgof>MDQX`a1jZCg^XIGB3
R1
R20
R21
R22
L0 1402
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 4TaAYU8RkmQjDXD2RE2430
!s85 0
vdcm_maximum_period_check
Id[J;VYiddP1bD<fVA8NeR3
VoIHmbnECMBLC`Aj`4cWj43
R1
R20
R21
R22
L0 1380
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 C75z:J3ZO?IaH61?Y@CRU1
!s85 0
vDCM_PS
Ib89JhngLl:X8gR3`PE6T11
V<QV0?kkn04nB[>UjLUhOD2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@p@s
!i10b 1
!s100 NST1?Xd0YLP]L7WEana=11
!s85 0
vDCM_SP
IDoa6BXnYX5E]MDKE@dO2k0
V=O?0n2;5oGabzQN;P4WHQ0
R1
R20
Z25 8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v
Z26 FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v
L0 45
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@s@p
!i10b 1
!s100 L4_l0bTzVkjb:<VM[R3`;0
!s85 0
vdcm_sp_clock_divide_by_2
IV`oC;F1LKVA2:hb0[CJh;3
V1fo^SUQn]?IPj1WDInozZ3
R1
R20
R25
R26
L0 1127
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 hj^=FE=2l5:PO1?gRcD<h0
!s85 0
vdcm_sp_clock_lost
I@BlL7nSjfK;Jh;kfNZ7[L3
VGfWYcazaKDO6c>M]cUcV30
R1
R20
R25
R26
L0 1192
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 EKkSN03C4bU@nJOfe=gOc2
!s85 0
vdcm_sp_maximum_period_check
ID1X]B?TgzOSjfl[5GWC3g1
VGi;Lk7UB[cJH66Hk=d2me2
R1
R20
R25
R26
L0 1167
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 QS1Uzj=K18VI@7n==HAHc3
!s85 0
vDNA_PORT
I]VVlH@FbmGY=fb63KFiEn0
VAMO>>4IL=ZLYXQjOkcXXG2
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@d@n@a_@p@o@r@t
!i10b 1
!s100 94dK5?]H6_D5PjRlMVBUk1
!s85 0
vdout_oserdese1_vlog
Ij^lRgRjQDUGk4e7HN1Slb2
VzHjRb;B^B68iaF5GFD8KN1
R1
R9
Z27 8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v
Z28 FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v
L0 2572
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ie3I?1<hXRNEG182iaTBR3
!s85 0
vDSP48
IfME[n8>Z4cVdWF7khAdb_0
VGaHY@0BB;m_W_kB=5Z:i>2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DSP48.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DSP48.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@d@s@p48
!i10b 1
!s100 Ejz64RlOb;Vl6GW=z?dY:2
!s85 0
vDSP48A
I^RO:6FWaPZUdI2OmT^3Wa1
VCck?=A0Xi@bVml98_X38R1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DSP48A.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DSP48A.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@a
!i10b 1
!s100 _b3_EQ0?_[gc:Y<e_g@c:2
!s85 0
vDSP48A1
I7AZ1OgJRzDh?n_YfIaMRJ0
V;9mB8NV4Q;>l>_WkGaznU3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@a1
!i10b 1
!s100 R^82Z8B]=E9o7CW^Kl]Xm2
!s85 0
vDSP48E
I;zeIkZ5z2dQgB@>kGb[>X2
VePAKNd2::cG>9g2@PV??Y1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DSP48E.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DSP48E.v
L0 47
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@e
!i10b 1
!s100 ;J9lJ98:Z>C<?`[Lf62da0
!s85 0
vDSP48E1
InmcNn;je>J91JDBY:B>5Y3
VfHRQQ160X=[MKe6[:c6PT2
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@e1
!i10b 1
!s100 me4fA2m943eBaTl]_<U__0
!s85 0
vEFUSE_USR
IHL0<k^YXC6^OgDP3:YOFM2
V0DH@lzO>N[zzImX1LI<in0
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@e@f@u@s@e_@u@s@r
!i10b 1
!s100 ;X5ozBfBNzYQa2z;dkgMU0
!s85 0
vEMAC
IaD<b97mlV@<mUOOgjRhV11
Vz`XWW7Q<cT43CSJHLSgPb3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\EMAC.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\EMAC.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@e@m@a@c
!i10b 1
!s100 II<ZC3@GHDm2:EPh6;TOz1
!s85 0
vFD
I[@CKhdiGRY@OTHEJ0KXoJ0
VXhf7l^:0CGoE9RLD<]i`?1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FD.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FD.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d
!i10b 1
!s100 lZ]Eh9FF_kE>L3`_^=Ze[0
!s85 0
vFD_1
I8>o]V`^4Jj99JCc<He7Z60
V8Vm@5G0]Y;:F[WJd?>d6O3
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FD_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FD_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d_1
!i10b 1
!s100 :@`I97;>NPH5E_KD=UJD=3
!s85 0
vFDC
IY0?lDlcJV@R7gzn3BEXnQ1
V@KB=^o9gYAdh8fZJ]FI9z0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDC.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDC.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c
!i10b 1
!s100 na:0=O[EUK99:dWleBg]02
!s85 0
vFDC_1
Ig1=JT>l8JlOioZ?A^KR<a3
V9990NRl@<Sz[`ezZDmK;X3
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDC_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDC_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c_1
!i10b 1
!s100 2obKKNbzLfFWc=7Y3YN;T2
!s85 0
vFDCE
I?AAGJeT^lo=6b[T]cQh_G0
Vh8nL=a3ccf`9cWDjLhUNn1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@e
!i10b 1
!s100 ifPP?68=lO4RB?N:n^hS41
!s85 0
vFDCE_1
IZ_;C[R9RX9kVFQZJS=jge3
VY:TG4ZCa6j=@ege]XXa9H2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c@e_1
!i10b 1
!s100 6?BHa3DG59RWRUaYHC8AH0
!s85 0
vFDCP
I@gXXg9bn1c^P>^cX6zIKo0
VS^J24k3zdgVbS4dUiM5=l1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCP.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p
!i10b 1
!s100 j6QmYVmioPB^@;A4`?b7J1
!s85 0
vFDCP_1
I7j4gVOO=Bk@onB@DQdNZO0
V74CG[PfC9QhVC3?GbW=DR3
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p_1
!i10b 1
!s100 A<85hziR``a7O99706cN?2
!s85 0
vFDCPE
IMZ2FJLiNP9[X]hh@kga2S1
VKGZ4Mb[j2ZKlSFAn14JY=3
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCPE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCPE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p@e
!i10b 1
!s100 mNBD2[QZbj0czObE?cQ]O2
!s85 0
vFDCPE_1
IK_[X[b?R=FjMUim4SiYEe1
Vz]^DlQ[mF?]ZU@cgh7HcM2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p@e_1
!i10b 1
!s100 8BKme>O6N5T=GZRj`<U2;3
!s85 0
vFDDRCPE
IOg[9Mi^U2Q:I3Rn_U:bnc3
VP9WKYiH9hzmX3^5e@6m]70
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@f@d@d@r@c@p@e
!i10b 1
!s100 7]DFeE6Ob?2VM1f7m8=7T0
!s85 0
vFDDRRSE
ICYWDEALZIeOT5b;PfJW>43
VhCcDKleheM6hFAhHgOXkF2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@f@d@d@r@r@s@e
!i10b 1
!s100 8b8iSVB?cjGGdiWHW?cRc2
!s85 0
vFDE
I^fR8knOWS;nFom;b`d0]`2
VF0[eh2;TkgCeFLfgRYiSg3
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@e
!i10b 1
!s100 g3C7HfgX>fNd0n^?U?@2>1
!s85 0
vFDE_1
I=>Fj9Ea;ni6UN]41<O06O2
VUo:B7LzMSBZCM3_hL3I233
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDE_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@e_1
!i10b 1
!s100 e6fYcQ_E5FJf9Hl1Uf^@g1
!s85 0
vFDP
IV`a9S>hzLWeo?B=H;5mD?0
VmV^HX[@AKb]nMZ^F1YfL42
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDP.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p
!i10b 1
!s100 _>FP[0W>k3?P7NFVCoWSi0
!s85 0
vFDP_1
I7kjV<N;6Fcz9QH`Y2KbN51
VQA_>OoYAdGoWzYV6?eMgH2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDP_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDP_1.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@f@d@p_1
!i10b 1
!s100 3B::o:ch0_VdZOk2;FNKo0
!s85 0
vFDPE
ImN=lk8aQ;=U0<a>XR2ZUY1
V^]Z^e_PCMk=H_WJ8Xg4iA2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDPE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDPE.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p@e
!i10b 1
!s100 M[chIo[a9R`Z6<eD=1RWE1
!s85 0
vFDPE_1
IB@:Z[zjLBMo>>1hg_oaDE3
VJE@_6fS9PUJ485nn:EPhB1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p@e_1
!i10b 1
!s100 `D0g9Q7EZol`Pknoe_kIj0
!s85 0
vFDR
IOCb[j<hD?7N=nYC0@Vfc:2
V<>GW1mjz]zY2lY0l`BlS11
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDR.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDR.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r
!i10b 1
!s100 Skk:GSDAE^2G3zlHR3[J70
!s85 0
vFDR_1
IWn[nSH`:>8P922d1B__NM1
Vbczd[ik>PeZX]n>LiMdGR2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDR_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDR_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r_1
!i10b 1
!s100 JAGT^EoAB@BQTazV]mdAl2
!s85 0
vFDRE
IiWz74BdSIBO9SZ;WVG9zR1
VfXCJX3RMN?UF0DH:3Afo`0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@e
!i10b 1
!s100 =;]<5=n]VWCUkHRFe;g1X3
!s85 0
vFDRE_1
Ihzif@jQ5cocWnooJadRZH0
VKHJE;SeojNCgWTBb^SJ9C2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@e_1
!i10b 1
!s100 WSP0d1iUbg]cQjH>@lGab1
!s85 0
vFDRS
ID2o5J`NXJFlO2mAW?I=Hd0
VfnZ1<l:A?6U;PfOcbDLoZ0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRS.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRS.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s
!i10b 1
!s100 C:CleVGL=QAAWz]:ZcF5h2
!s85 0
vFDRS_1
IbC]7a[:Y9I6Ozha1F;]Nj2
VREHmMl5k5?JB=zZzEPAEj0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s_1
!i10b 1
!s100 RM@P7^Kjezk9PTF47XSz60
!s85 0
vFDRSE
In5Ug6SSh?cRRHSLKV5XK42
V;c;PjD6FN6J8c?YgN29^l0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRSE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRSE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s@e
!i10b 1
!s100 eTe:nOVMXWVGQo]>`PWzj2
!s85 0
vFDRSE_1
IlmEkV@Ae1CAjG_nZ5<Mkk0
VG[zC1X84U;fNZQUa=]Hlm1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s@e_1
!i10b 1
!s100 j8c5S@KcoCXFan;d;RKfN0
!s85 0
vFDS
I`YNmFNm@5mklg2Qm1WV4[2
VXbGmTfQTTF3df@G4:`H`?2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDS.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDS.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s
!i10b 1
!s100 MZ;zNSHehkM96Z_k<eB320
!s85 0
vFDS_1
Ih5IVD0UCz3mnFS9]1hkf92
Vd=a>Aa=d6]F7cR>o:GTi_2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDS_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDS_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s_1
!i10b 1
!s100 n`HUfJ;QADIgKlSXz;W603
!s85 0
vFDSE
IECU]NH_[2QGi7N^EMjP8B1
V>=O;PkM:b=bkDG7XQ3c>A0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDSE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDSE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s@e
!i10b 1
!s100 @JnciO]AYS7T4hNWH=VW`3
!s85 0
vFDSE_1
Ib^RS>`Z1MLmcA1O?L>UIa1
VO[Z1?@Y;bzEJfGK`<DKV^0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s@e_1
!i10b 1
!s100 @hKoR]UcN1ATKEaEb7`>62
!s85 0
vFF18_INTERNAL_VLOG
INXcU@nW9=N8bn7JC^94eW2
VFM[k>E1Om^2XS<IZ6F_ZJ0
R1
R9
Z29 8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v
Z30 FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v
L0 202
R3
r1
31
R4
R5
R6
R7
n@f@f18_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 G3LS6o72XoVhYm>;075d=3
!s85 0
vFF36_INTERNAL_VLOG
Icn2DfVji@aV[RY:E9`3A21
V:75U1E`V?iRMmkLl7ZNRm3
R1
R9
Z31 8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v
Z32 FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v
L0 216
R3
r1
31
R4
R5
R6
R7
n@f@f36_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 J4_l<DS=b0jCN[lZWk<c81
!s85 0
vFIFO16
Ib=Y4]BomYAGABT4hfR]TP2
VJjKYzmdal6=JjIV<T?6zJ1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO16.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o16
!i10b 1
!s100 DFfDlAXYCGd[kbJoI[KVe2
!s85 0
vFIFO18
I8meZVd]48G7jhkOP`k_Y<0
V=B>HY]YdI7fDn3?2;^SAW0
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18
!i10b 1
!s100 Jl3n4Oe^h_7V;oe0[TaIJ2
!s85 0
vFIFO18_36
IhOo2cm7NG8IU_l];Z;8Ta1
V^7^D3UK]NGiHizBY@1flN0
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18_36
!i10b 1
!s100 K>J`CZRibLD8kIEz6^OKL3
!s85 0
vFIFO18E1
I11JL>d1zBJnTOOkFb<gNX2
VS6Tn6JJfiaMj[b@93<bcc0
R1
R9
R29
R30
L0 49
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18@e1
!i10b 1
!s100 3;6SEY>MCmJ8B5@EFS58J3
!s85 0
vFIFO36
InKofnAfSYFzUed8`IVAM82
V<?WS4lOAfBI<0_Bj5eI6b2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO36.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36
!i10b 1
!s100 i=6Sh4g3;IQgGn]Gi6GbS1
!s85 0
vFIFO36_72
I2d=O[k2IjjeOgngGa=UUa1
VCUGS9]4ZN3BL4:kaC<zI01
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_72
!i10b 1
!s100 U>YX8Xk@<Lh<PSVLWlDDI1
!s85 0
vFIFO36_72_EXP
I8ki]3IndheKoEMMT[P<^41
VAeZkXl;^3T71Pazn`zbBI0
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_72_@e@x@p
!i10b 1
!s100 chA5OP1IASl5G?RY2@GOZ1
!s85 0
vFIFO36_EXP
I?WGFiLD@o_U=RlVYY9l1c0
VUT]jMz`Gh^eb^_YgCKh=I1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_@e@x@p
!i10b 1
!s100 _3YiCjS:CUZKlK120jDbj3
!s85 0
vFIFO36E1
I=DgFd^UdnDI_>he3CfU2i1
VH?Sc[LK9:<280>m^:VPCT0
R1
R9
R31
R32
L0 56
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36@e1
!i10b 1
!s100 ?B>l514f6TIEGb<28I^`:3
!s85 0
vfifo_addr_oserdese1_vlog
IdMhe@z;PnVzNZH5z=2c>l0
V3VD`:5fgno;UaA^izFL5:2
R1
R9
R27
R28
L0 1997
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 FBA@eE:=W>M1W8QA`WS=Z3
!s85 0
vfifo_reset_oserdese1_vlog
In5_aHNbRHFbKlgiAb[6Wz2
V`a73e?^i;91:BG;TX]:0d1
R1
R9
R27
R28
L0 1792
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 9PI=Pk4Q2=ZXKg`8RoWcO1
!s85 0
vfifo_tdpipe_oserdese1_vlog
IJZ25PI6JIZmJ_jhR?IjcD0
VXPNYTLecLQn]]jU?Paj3_0
R1
R9
R27
R28
L0 1591
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 2aY9>kR1<zTG<lS3TcoI81
!s85 0
vFMAP
II0n1Oe<le>M_O9z=goo331
VfGNDC;R9AMbGo10a^]2Eg3
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FMAP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FMAP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@m@a@p
!i10b 1
!s100 BGmk[e2ZdKSlnhW`d^V3Y0
!s85 0
vFPGA_startup_VIRTEX4
I2T[`T?Wzbk:I[6fcU`?5K1
VmdTY9@o@1iZ[^JPjM>NC21
R1
Z33 w1381681120
Z34 8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v
Z35 FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v
L0 1329
R3
r1
31
R4
R5
R6
R7
n@f@p@g@a_startup_@v@i@r@t@e@x4
!i10b 1
!s100 cWaa@mC3;_aFc7bT?XJL=3
!s85 0
vFRAME_ECC_VIRTEX4
I54bcTYPbCB3fnN[QC;PzO3
VSzN3P2aWEiiW42K0K3MfA0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x4
!i10b 1
!s100 `1a67PRSlb_oSb0d[aNJb2
!s85 0
vFRAME_ECC_VIRTEX5
IA_R@iOiUn5];k?X`Qk6:A3
V;SfLj_gKVEiWH]JP^4G6]2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x5
!i10b 1
!s100 19Pamg7g8L^;;2<iMH7W20
!s85 0
vFRAME_ECC_VIRTEX6
IB;B1oMK`G>OOHD8f>SaQi1
VP6?gb3mRHm8aTM9YG6dS=2
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x6
!i10b 1
!s100 U7>H<7QPgo?nadZPdQ?562
!s85 0
vFRAME_ECCE2
IW34Hf]gWX[]na4S5_ICi02
VUQ8[S>1[f>ZNn9>>BJ5Vb3
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c@e2
!i10b 1
!s100 >RFf43BKR^g7l9oGVAD=03
!s85 0
vGND
IJadCVD>`79nMmAJ?`QO7L3
VkoFjKGfGfKzb7oBE1aG?:1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GND.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GND.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@g@n@d
!i10b 1
!s100 HdiR>19U:69fHeBl>3Q[51
!s85 0
vGT11
Iz3>;C_TA_;6^gmZ][ha_W1
VLFXzN]CJG=^1g1eGJX5nf3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GT11.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GT11.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11
!i10b 1
!s100 Ae:8TDfA>BEA<_]S?IL=80
!s85 0
vGT11_CUSTOM
I[XYFJNBN0G=GFfQU4Q]V@3
V[NLc@DXEVjBoP0ITNA:2N3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11_@c@u@s@t@o@m
!i10b 1
!s100 X^=?5^`764JjW<T;TGPY03
!s85 0
vGT11_DUAL
I8jU][LAH9;jWmTWdlZz9j2
VJ3G:7lDe^d^BBfKi8jDZO1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11_@d@u@a@l
!i10b 1
!s100 ;g?hfkk=2jhS2FoeNbjPj3
!s85 0
vGT11CLK
IdNQ9^EiofBReamIHVT9hm0
VM_A6BOOVEmanVn;OGRJ>20
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@g@t11@c@l@k
!i10b 1
!s100 MSeP3k^I]AIYMPYoM`e1T3
!s85 0
vGT11CLK_MGT
IXa1IZGfAT9B;]?O<^Z4^=0
Vc:WlII]=o;Zazhl7Tm]=G2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v
L0 20
R3
r1
31
R4
R5
R6
R7
n@g@t11@c@l@k_@m@g@t
!i10b 1
!s100 cU:hjlaV[3bJV^QhD7JJ:0
!s85 0
vGTHE1_QUAD
IYWB;mchD3N_]A>=XiWkD>2
V8nP_inFgUlBMA3>OkO<n]1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e1_@q@u@a@d
!i10b 1
!s100 iz<J]Y=@md3ChFcdz=aB]0
!s85 0
vGTHE2_CHANNEL
IBkeM`CEDZe]O:Ve`XlznE1
VfczP18l64_@kDJQo1eN4R1
R1
R33
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 o7gJ8OeIm@j_PhhDA7PE^0
!s85 0
vGTHE2_COMMON
I=:^1mdR]]ZP;CAeHXSNje0
VBPc=oWBRVfG5[GGE=kB<Y0
R1
R33
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e2_@c@o@m@m@o@n
!i10b 1
!s100 E3@o4W5WJR;io97a<g9jc2
!s85 0
vGTP_DUAL
IEz@5d40Vf6WLfY:IG:d670
V]9[48>I2N37zC3W^V_R:o1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v
L0 47
R3
r1
31
R4
R5
R6
R7
n@g@t@p_@d@u@a@l
!i10b 1
!s100 VWD`?5W_ZhJ1Nz^eb:dUm0
!s85 0
vGTPA1_DUAL
Ie9NH_1aWOPYh5l0MK74LZ1
VT0WXVNO54T1LS[kNN4T0]0
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@g@t@p@a1_@d@u@a@l
!i10b 1
!s100 f3WLzMoMj@d6z0hYkn1ge0
!s85 0
vGTPE2_CHANNEL
IGicEj6Fj2idVAb0_I>HNT3
VY;>IPEKkaED_UN]YgHG^I2
R1
R11
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@g@t@p@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 WcBLI:Uk=l[;f8>zR]bn82
!s85 0
vGTPE2_COMMON
IcH]N1`@4lgcZl=YIeS6Nj2
VOkM_?bo1OA1_4cZm8g[482
R1
R11
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@g@t@p@e2_@c@o@m@m@o@n
!i10b 1
!s100 WcM3QiJaHXzGe0OMzn@hL3
!s85 0
vGTX_DUAL
IzNLD8Hc=TzlDfD:5Za]5_1
V[ozf[m6TRLn`_3cRb=Bm81
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@g@t@x_@d@u@a@l
!i10b 1
!s100 L6FEj5KHTQccbn=M4N<bQ3
!s85 0
vGTXE1
Ik[fXoe8HaDJ?l<36;b6Pn1
VLnNYBR80F>6hDgCU?_2ET1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTXE1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTXE1.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e1
!i10b 1
!s100 oF50W^S61PfXNPdW]Y@6h1
!s85 0
vGTXE2_CHANNEL
IFZnHgiz^Y=>`zH`j[37FM1
VLG0lQZ1a6:US[]7oZn2XT1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v
L0 38
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 TT7Kc`gjlSzVEF^<HF[fH0
!s85 0
vGTXE2_COMMON
IT49AV5l@^Igdjd2`9B2<M0
VdabN1eN19DA5NmFD=GaG@0
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e2_@c@o@m@m@o@n
!i10b 1
!s100 J0gTB=lz8bQQITzicET2R2
!s85 0
vIBUF
I?D3AG[HMGn:n`I``DJP;S1
VFa[m`8924?LF__:;lCfeZ1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f
!i10b 1
!s100 O0d>UY_md1?0P>Z^^>dna0
!s85 0
vIBUF_AGP
IYS:bmCHY_T64moMBnUFcz1
VF8LY^g;]JQoWd@]`PdjJK0
R1
Z36 w1381681113
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@a@g@p
!i10b 1
!s100 eB3G7;d6O60Ec46^Z^4nQ2
!s85 0
vIBUF_CTT
INIY^6cE`CZ>ehQBBmJ0^[3
V:`AZjkPKl_XoLHPfA:EK^1
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@c@t@t
!i10b 1
!s100 nB7A6Ya=O?Rih>9C<SO[f1
!s85 0
vIBUF_DLY_ADJ
Ic8TC1[a>9nSVT;:E7menM0
VXz[OjkD:G@c1j;6HzQLcg1
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@d@l@y_@a@d@j
!i10b 1
!s100 PQ_9Fj<8@8UKRnE99zRPR0
!s85 0
vIBUF_GTL
I9Eom>T^llJg]@[4YS<^B41
VTFa07KJEMJP<dGWZL9SAM1
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l
!i10b 1
!s100 @[`kd24<NQVH24?O[cM;g3
!s85 0
vIBUF_GTL_DCI
InJlzzmP?D:F3JmBI0L:zG3
VYWKnW5HaNBkLbI>k^;EKg3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 ;^3zAP[MVZkRDPcojl6Ej0
!s85 0
vIBUF_GTLP
IKG]ChQ8Yi[?@[MeD82QJ81
V:M[?ik=>VG2j7^h;71gfd2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l@p
!i10b 1
!s100 AYHf;b2T6Y6TGP0@=2;cV1
!s85 0
vIBUF_GTLP_DCI
I1VAAdWQX_a5H[_1mEZJ4z3
VPCz8T;R9PHJ=l<zJMk6do3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 dhDLE<2B29PlJK=YEz_0_2
!s85 0
vIBUF_HSTL_I
IWll>W3j[HC3aKMj0l6EKH3
VBNDUL?:QJ6WJi3Y6]zHjD2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 FHT^iP:Szk>WbKn0o1:GV3
!s85 0
vIBUF_HSTL_I_18
IUh_OLz^bfXL>?eQFe[g0I2
VW0XHA^@^SOmQcV9bZDYAJ0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 _HN9nJ:@2?^[Qi35@MM]h2
!s85 0
vIBUF_HSTL_I_DCI
IB`1V27IdgHY2=KW5`Ci@Z1
VNgaANY;MhPA<jDLmLaTd10
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 Bj`KS@d1jNkQcBl38VC]V0
!s85 0
vIBUF_HSTL_I_DCI_18
I=8zGcd]XmOKl6POd:L8dW3
VgzEzBUI5:BPVhYcJB:zfE2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 Fag^SlLUXoghW0BQQGB4T3
!s85 0
vIBUF_HSTL_II
IM@QM4_LDRgEm>SQeg4z>23
VnQ4M<6WLGb`d;3Ub9AgAX2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 15b33aUicQhN4C2O1QCMl2
!s85 0
vIBUF_HSTL_II_18
I4YE@]@7;c153afNJ2;5[_3
V]]8J;dMN`n>M`N?jBK;lK1
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 P3@87Yn>iE@^X;D63iX9N2
!s85 0
vIBUF_HSTL_II_DCI
IVGICHhIAKz@Sa^=H5a]3Z0
Vj1D81a8zAgAG36;h=B;kR0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 nWR3n7YJ2^LL93zjF6hHB2
!s85 0
vIBUF_HSTL_II_DCI_18
IIM:RP8PJcz8OkQgKWlfn@0
V_R8Wl1<oKeV7PYgmSWz:10
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 hVg?>UZmgAADJoOo1kDFa0
!s85 0
vIBUF_HSTL_III
I10eln_T<DI1Mz6zBg@J8V1
VmXHTYl4_C[=[m?T_2Mi9:2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 8HYZ=0C1;;BhGe9<Temif3
!s85 0
vIBUF_HSTL_III_18
Ig3?g9KVJSj8IRBGZHz?[F3
VL:1_b5N[CdjGPj?@LDJgV0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 =3g;;hhP8I4Z88TSI4bTd0
!s85 0
vIBUF_HSTL_III_DCI
IJQTliQYVG=IRY^ZQM18R[1
Vc0=RTO;jcil]2H4B]UL5b2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 [FOCOVgJ<DL8;l<5@oVe;0
!s85 0
vIBUF_HSTL_III_DCI_18
IFF]oK;V8<48M6CB8NeH;Y3
Ve^H8e4EBSdJ7_WOA9KXh83
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 dLA?0<=i0;ZNPcCdlPn841
!s85 0
vIBUF_HSTL_IV
IVQbDfdAl;2NV:CTKmT5090
VnWcBk<6c8^E>`B]NIW]E`3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 cC[?XYk0WfC;E?dGR:88f2
!s85 0
vIBUF_HSTL_IV_18
IcaEhHjS]7N@V35ZDoMiUD3
VQmj50Kc_PhbSCdEZmOiLl2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 V]4<EFdXJab<ihMDnWWJn0
!s85 0
vIBUF_HSTL_IV_DCI
Ik=ff0lZFRVmNln`jYMP0[2
Ve44GWCF_DYigAV;nL6mDX1
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 3ie6AZ?l?:ZKYn[QHoGz61
!s85 0
vIBUF_HSTL_IV_DCI_18
IDG53[U6`0MQ1ifmgaok`c2
VV7iEd7@;90S[f4keU>QYB3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 iKUadH;e;dLed_8>9j@[M0
!s85 0
vIBUF_IBUFDISABLE
I2_H=@MP:95d<F>7`Hma:A0
V`[Qdj]3[bN>z9<0cdeBUV1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 oQ=G;cGBb?g5S<YmzS:l]3
!s85 0
vIBUF_INTERMDISABLE
ILN=bf0EW9dC9EDWY5nGmX1
V6HFbO7jA1lSXAY=EQmgND0
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 4idZB41:F7oJR_:HXW4:n1
!s85 0
vIBUF_LVCMOS12
I5D6N2jz[LSbzY6kC`Ti7n3
VWmGgY_^l6>@C58]@?FW^F2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 9Wl7U@Z690NYa92^HAW=n3
!s85 0
vIBUF_LVCMOS15
IZP4_?SIfT[b6=S[Y[^VTl3
V92ilOU4eN2k6RO9<UaP0O0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 <Z8MC>33eo2^3d;ziK7482
!s85 0
vIBUF_LVCMOS18
I6J:8kY5Cog:Ag1`=zfQ<D2
V@d`?6@I<Cz3R6F<GRZF>I2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 2Ka=Z9SfFklUZz1800YA91
!s85 0
vIBUF_LVCMOS2
Ii><XfMgAA^<cl9TaNOEGS2
VjDH2j^SUEJUb^TJ^`lXE?0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 bLQ3DS@AAM_`DDD2QKab;2
!s85 0
vIBUF_LVCMOS25
IZI1?g0UQLl`k1IDm5K79;0
VSz`ZYVKEi5;j;?Q4d>h7i2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 C2klP>E9l8PQHCmogJKWL2
!s85 0
vIBUF_LVCMOS33
IX9V^j5jP3E5gobN^`L<DZ0
VeC[S:SOZJoUIQzCXRlXla3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 8@RT;W52WXz4liLjB>m]V3
!s85 0
vIBUF_LVDCI_15
IPdSTiQ50J]Y=9NDbnPUN;1
V5jd;;Pi@Xm1MahOblfW8o1
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 P=Qk?`jg2h`<@@>3DDR?E3
!s85 0
vIBUF_LVDCI_18
I4=EWIV0G5R`igMdfe5Ae>2
VO6R84TkNQfT>BF<1F[XY01
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 QHnoRGNoYVc4V6cfAW`z:2
!s85 0
vIBUF_LVDCI_25
I?Qi?3U7<`oXbRGnN:=DdQ2
V8Shh2eEA_>e;3N`Ei32oK2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 U8SM`]de6SiMP]5B:C7Pj3
!s85 0
vIBUF_LVDCI_33
Ib?b8KLiK8X>l?>gXhhcR91
VX:SL0A8b[joYHfe4QA7na2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 <nG<n03AVhPV235Ulb:3M3
!s85 0
vIBUF_LVDCI_DV2_15
IKg]>hIz]ZZ>RG_7FC729I0
V2PDdQCo1[1d0@]k?eCVjZ0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 Pg>S:YmzHOF^iA2W;j2>^2
!s85 0
vIBUF_LVDCI_DV2_18
Igd@o>`N1Yg5iHjJS=ffFO3
VizEH>Y;z5G[UI2;FK7LB62
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 VGKGC9[nFco:zKa8bQ]mZ1
!s85 0
vIBUF_LVDCI_DV2_25
IWgfP[5fnCWGW52QHId?z?3
V?7KS;`LLW7AUBYBYgYH4j3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 R56b[Rh=cMKmhe?iei`[_1
!s85 0
vIBUF_LVDCI_DV2_33
IBGLddA9fK:BL6EAUQ]<fS1
V?ZVgbClio_@YT7@E9k]fz1
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 6e7Ygi7gKA[WJ>nlDf?>[0
!s85 0
vIBUF_LVDS
Iz2Mf?j8mcYSBRf0Z98EFI1
VX[nl_`K70kHZK[R4<7R>80
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@s
!i10b 1
!s100 YaP3>4TYjc`RzKh]70BRD3
!s85 0
vIBUF_LVPECL
Igf_X<TN99MCaf9S6Q;fb;3
VLh@o:4R=:Uj3O[0ClnFd<2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 FFXPDKVkH5TFkFzkKRDZN2
!s85 0
vIBUF_LVTTL
I;Y2PD94GlF6Rbjh^coVd^1
Vb7GQ2c[^flZZNaI8Ig0`12
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@t@t@l
!i10b 1
!s100 Eg3CZaYU_kJDdDATc`0Bz0
!s85 0
vIBUF_PCI33_3
INaTKFPlHc93FzUV9=]?:]2
VMK4<1WJ3f8Y6cNDO7Rf@k3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i33_3
!i10b 1
!s100 ?`;D0OSPn=h_0gkUlPgJ61
!s85 0
vIBUF_PCI33_5
IWL_C3lFS]cIonde`<n@PT0
V;QeX89FL<oWo9NR8;Y3So0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i33_5
!i10b 1
!s100 Ld^fJj>g6m[]efRF[lCK@3
!s85 0
vIBUF_PCI66_3
IHD8m6Eho4cTzMXN8BEcIC0
VC@N_6Y<AGi[O?z<o[X;nj3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i66_3
!i10b 1
!s100 GHScYL@GU`SQ1Hb_kE@9Q2
!s85 0
vIBUF_PCIX
I]5U11bWBgPif^=29PA^II1
VKXNNFilDk>la[C4;^B9i91
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i@x
!i10b 1
!s100 4=D4Km80^M8:VghVL9C552
!s85 0
vIBUF_PCIX66_3
IZCD0TfE8cEVI1afo@kH8J2
V2C7odL_B6Llk^S;6ZeGEm0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 mcb<zlY32QlX;g1^4V`T41
!s85 0
vIBUF_SSTL18_I
I0mQ=dg3LJ?fCPLjQhEVNR3
VAIjI?<mQ<k=KJcP@GJVLZ0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 bQj^d`KAe=9i5_a@VoVoM3
!s85 0
vIBUF_SSTL18_I_DCI
IYzDVW5W4lTAMb:F[egLTd3
Vz@abPe@Zomfh30l`IU[DO2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 <YN6JJ6O8eV?Xi7fUi`o=3
!s85 0
vIBUF_SSTL18_II
Ie5m^9JQU:[0PgcTi<QAQn0
VdHlW@J=_Z9o2;O08mZaC^3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 8Phnch21g_YX<PPH[JZzn3
!s85 0
vIBUF_SSTL18_II_DCI
IjDXYTPQVI=UZ3cmHoZ4Ue1
V1oe^U29lX_OXFL6OR7mPH2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 2[nA6LZhZSOR@XG_`?3@52
!s85 0
vIBUF_SSTL2_I
IJKCRl0K<64E3BT2EYAefK1
V:?P;DkG0J=[RTkg2RMaGm0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 mAn2mDPHQXdVJi9oTfQK@2
!s85 0
vIBUF_SSTL2_I_DCI
I9M3]6e0bQ:1]Bb0L^oV2l1
VRI91XHIQ_hFRBGP=`84=D2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 ]UfIL;EhdXg?G<N2_Yd<93
!s85 0
vIBUF_SSTL2_II
IQ[XEnCcjnCb5:2zN4?aAz1
Vj[W:W^OnlbXfz;`P5?LH]3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 FUNVlRGIXJD9b^f^<elEb3
!s85 0
vIBUF_SSTL2_II_DCI
IUdYXFYE3E@j=8LL>BcM4F1
VRSXHzE?OCD3fB_lHkSX@Y1
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 XB9<FV;T@l=hTORPMUTd50
!s85 0
vIBUF_SSTL3_I
IH=^AHfJgZ[DMd<SZGUcZA0
VgN5fzl4?0z]=Ll_1NfZ021
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 8mk9R?UPjf>TUckb_GePl2
!s85 0
vIBUF_SSTL3_I_DCI
Im9bAz;gPX7:<`?eR20G^^3
V=DNST@84[^[Bb>zMP=egm0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 3Tl`WP>UTN6A0kcj9<^HC1
!s85 0
vIBUF_SSTL3_II
I;NAM`S2iPM:7@CIYBe>XP0
V:N9A?24mLLZkahgFo1;Mo0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 eR6n>]2A6;DLA?R7KU?BV3
!s85 0
vIBUF_SSTL3_II_DCI
IJTNEDZTi@2[@Af^enE?[M0
VQ=;bOglPGZKe=jNQVQkib1
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 VH1e9<ZYjUN3dEi0B[5;e2
!s85 0
vIBUFDS
IHFcFP>1hM^LoIfZfiE<4a2
VA;NIoa@S@I1Al;d2U4hH20
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s
!i10b 1
!s100 OkOFmKzhi_QjmYAPlNP6G3
!s85 0
vIBUFDS_BLVDS_25
ITTbPff4Ro]?N@;KMP[Yh;0
Vf=C6V1oC9ZYLD3@9[@N182
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 >]]hjBnh]]8ID<X@8FKOW1
!s85 0
vIBUFDS_DIFF_OUT
I4n3f]ZdLB0Kj?0Z9>lDXh1
VA9W7@QfjWgkQ^ZBGJh2lk2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 A[l]fJggz<XB@JD=FFN;U3
!s85 0
vIBUFDS_DIFF_OUT_IBUFDISABLE
ID5HMzPJ^XN<zn`=_X]CV:2
V]a_YIlXoLVkC^?4V8>G`N0
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 VBWZ4l95Ol2CkA21Wk^6J3
!s85 0
vIBUFDS_DIFF_OUT_INTERMDISABLE
IXAYAcUk_P_l4AN6OPiGl00
VKzUiPMKdLdPUJlCMWI7Mz0
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 J`QI^jzYMPHFE8N@:jS_j1
!s85 0
vIBUFDS_DLY_ADJ
Ihm1O0@MEmjCHNLeeMJGHE1
V2aE_J8^g?NMRmmYGSJNP_0
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@l@y_@a@d@j
!i10b 1
!s100 QVNHbnF]L;ZHgY1m@Q5Pl2
!s85 0
vIBUFDS_GTE2
IeXI0HPU`[9?YS<o0_21ZH2
V_lKo1_S67ZjmzHU9njk7I3
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@e2
!i10b 1
!s100 8D9IzinFF_i_0R=b?ZXld3
!s85 0
vIBUFDS_GTHE1
IiaO?CMLgG]z>>D62@K7<T1
VHC8<fL6GiWKdzoOjOlhec3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@h@e1
!i10b 1
!s100 R14kHhSa@`5H90`mRUDSG0
!s85 0
vIBUFDS_GTXE1
I5`3QEoHzXz@]cOIB[0DiR3
VN4f;;Q]oUgVh1n`nj?_jn2
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@x@e1
!i10b 1
!s100 Rn7c1l_Wa;:aRNhCl<Am20
!s85 0
vIBUFDS_IBUFDISABLE
IC1fBe_7<?B]KVK]>0zU@^0
V]zL9>Bj4>JnfeBif<91nS3
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 hnAGF5HSLYF^F5zzWIUPR0
!s85 0
vIBUFDS_INTERMDISABLE
I]^;0jO;=fS>J0@lI?gK800
V6>YNC7[=EUI[N_bn:5l<=1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 eBmW2bcZhGVbTTPhDJOGd1
!s85 0
vIBUFDS_LDT_25
IBZ7heWhOlM;kN@g[e:a891
Vj1g3]KBD?Qn[ai=4A=6YD1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@d@t_25
!i10b 1
!s100 HGS5U_BB0QW:k6?LV<9BU3
!s85 0
vIBUFDS_LVDS_25
IYDLVN[QHUHZzz;@Y@JJ1H0
VWN0HE1:H7K8>mR@SDY@R>2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_25
!i10b 1
!s100 =KQ@_XOe1j:c;ZhZ]Rijo1
!s85 0
vIBUFDS_LVDS_25_DCI
IUQ:<eKSCMakJ=_ib<iNgS3
V[i`EVbk`nim]iSPoz=XTa1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_25_@d@c@i
!i10b 1
!s100 0X6S4XF1d`U;2?OH9IdMV0
!s85 0
vIBUFDS_LVDS_33
IXhYU8L>bHhj[bc]]lNiD=2
V?]mcThcb:4nz_R0>R9[cW0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_33
!i10b 1
!s100 1eW2CCi3Z@Vc@Y:B6Em>=3
!s85 0
vIBUFDS_LVDS_33_DCI
I3Lm]_DU3Q3OoiHaDWaRh?0
V`HZEF5E88RO>`;06MK@bH0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_33_@d@c@i
!i10b 1
!s100 T=ZTE^=Fcmd8JoM[2HCVA2
!s85 0
vIBUFDS_LVDSEXT_25
IUd?a?6[[^NingI9YZi5Vm0
VSm9AbYzfbBnnhXHKOg;JN0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 =Cgn82?m6S^GN@AcLmR3G0
!s85 0
vIBUFDS_LVDSEXT_25_DCI
IDfEDL`jRabPm[IKM=Th[U2
VR4=9X^15OYnc3K>`SjKNZ3
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_25_@d@c@i
!i10b 1
!s100 LLZiCWe8<BgPbV8NzH6_B0
!s85 0
vIBUFDS_LVDSEXT_33
IGaF@AjPS;aY1V`LNgFY1d2
VEcB84JTF6:17ce6cU5NZ93
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 7@2K[GbIR@>SGdz<M1Oz01
!s85 0
vIBUFDS_LVDSEXT_33_DCI
IC`dAjMaZfJM9[2SfZm?ki3
V@jiaiIAO[CZV8:3J?Lgj]3
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_33_@d@c@i
!i10b 1
!s100 UOX<Pz2Ak87G8RLao2e[j1
!s85 0
vIBUFDS_LVPECL_25
I9K__SJBFATj4ZTDPi]`TP1
V[PQ:oF_Z>IHVPP:lzhF9N0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 hNa`GZ9<9RIhQimVDhl;83
!s85 0
vIBUFDS_LVPECL_33
I@I>@DE<;UC4F>i?DXZ<<92
V_K5?M1nOP2YAjUAk62c@^0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 62gRVcnee6238:8o3>^Z<2
!s85 0
vIBUFDS_ULVDS_25
IPAOJc]:M0miEaoCm_=kjc2
V:gYWHPW]SK?H0Jm:<dKPU1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@u@l@v@d@s_25
!i10b 1
!s100 TXni?lN]XO3jSiT4THEoa3
!s85 0
vIBUFG
I:_mR]K<j0cW<CoO8AhbUK0
V90iE[UYCG2h4kDZFnS_>M1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g
!i10b 1
!s100 A0ngPGS?MGHh]HWi=3FC53
!s85 0
vIBUFG_AGP
IElA_^ACgT4]GH<S0d]nQ91
V@:^V08ThC117RamAdeINI2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@a@g@p
!i10b 1
!s100 leOG<Z9Mf0bFNUg`?MZXh3
!s85 0
vIBUFG_CTT
IaaeNcIhIlI?Y@1V1>Z>T`2
VJLd8SDo?<hVWFGI=K9]L:3
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@c@t@t
!i10b 1
!s100 Ti9jAmZTBU8aS:7@]zEjS3
!s85 0
vIBUFG_GTL
Icz0BOmlhfhN30J`6d4m5A0
VBPD7:;<3Mj3;ib=Y;91Qb1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l
!i10b 1
!s100 ]fYo3OZiC9B<c:Mcj1e?<1
!s85 0
vIBUFG_GTL_DCI
IR^1fG@PzAboE;]L[X7NbB1
Vl`X`6g0boh`6N=UCG7N;R0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l_@d@c@i
!i10b 1
!s100 VP;o5`_JaAV];14Om`K640
!s85 0
vIBUFG_GTLP
IfdN^8bdIQgLWQmnfS9>][2
V8?LNbKlTFU9dAGQBYhWFS2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l@p
!i10b 1
!s100 ^0WdoGmne^mPOU]J5<zD42
!s85 0
vIBUFG_GTLP_DCI
I4j@>Qgo6mgV:elo:8L32?3
Vl]hFaiWE<iOoK3dVBfOA@2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l@p_@d@c@i
!i10b 1
!s100 1z>`njHCcInPb@<ao2?h01
!s85 0
vIBUFG_HSTL_I
IzmG[2[jf0PHMCVF8HfT7=3
V9VofgJ5c0WkeKQzJOP01c0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i
!i10b 1
!s100 2QQ_NGU6<NNY7L6ndn@[;3
!s85 0
vIBUFG_HSTL_I_18
I;0RZQYNRzEfFSV?@G>3<U2
VH>B_`YAKVCz_mi:[zgboJ1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_18
!i10b 1
!s100 TN_LJQ4]dCH=_1XiAIfI82
!s85 0
vIBUFG_HSTL_I_DCI
IAS[i2TNV0^LfY0If3M_i?2
VjZz^gS890TS5a>eLDn2_k1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 mMa;loXGe=S4CH8gSO0eE0
!s85 0
vIBUFG_HSTL_I_DCI_18
IzJZXXMVNKQ7FbP85J]<Na0
VUKMTO;<NfNBB>gAiiO0mC0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 G;e57Jnnakj7nd]gA_@jB0
!s85 0
vIBUFG_HSTL_II
IP`k`[<T<YJ[>1YjF8IdN>2
Vz>ZD0KcN>Hz`WFgieMMnS0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i
!i10b 1
!s100 d_d>h634k?2a4dRaKnWlJ0
!s85 0
vIBUFG_HSTL_II_18
I1@1UF<zAk@fYc5?F^A8Nh2
V2:V?MZ4A5@H_RC^_P646?1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_18
!i10b 1
!s100 9WIW=UkUTkoGH`c1;>:7c0
!s85 0
vIBUFG_HSTL_II_DCI
IcOnG1bfn0XCzHHRU@WXCo1
Vo43_l_Phf?3`z9mB<iW7b0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 VEPz[[`Pcl9f>Zd4_BIMe3
!s85 0
vIBUFG_HSTL_II_DCI_18
I1_VL[PRLP1dMmTfBF[6>f3
VKFi=FF6OB4Vnb^KK27MAg1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 W46jE@Aeg=0fPQX8ngZRX2
!s85 0
vIBUFG_HSTL_III
IYMOPC[<ne?h7J]nbFO>d03
V`R3HHIazFZFYA^9L6oNRc2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i
!i10b 1
!s100 E[Uk@dDdYU4NHdz6Snfdn1
!s85 0
vIBUFG_HSTL_III_18
I1loSjePQGOT<8hdLUPYg`3
VS;_DT91]:RfMk`jNg=OFH1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 7g<6lmH]Cg^F7f8`EbYIK0
!s85 0
vIBUFG_HSTL_III_DCI
IKhI@M6oHYmi>^9^fhSOLF3
VU]dBh>QY]P^?3o19YRWAT3
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 OjV66mOJk;0DiKbC<cLXb0
!s85 0
vIBUFG_HSTL_III_DCI_18
IOJh2iKYjN_A;25VN:e<GK1
V?VG^hnH]OX9cd5DXF6NH61
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 ecIEcNgjA5Ql3Im?3[Zgc3
!s85 0
vIBUFG_HSTL_IV
IPl>ePX0FZ9YAX3SGJnhNK1
V@<M2ENi_KNA^n:5:lX^^=1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v
!i10b 1
!s100 lEG@L8NTLV0g^GJO[B<i71
!s85 0
vIBUFG_HSTL_IV_18
IOAdaM46o]90i9Ki3Wi9_B2
VQBdHKP8gUWnf8I[?e<Rf:0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_18
!i10b 1
!s100 :8N3<?0D[V03FNN2G=c1:2
!s85 0
vIBUFG_HSTL_IV_DCI
Ial^A[1SfBZl2h=7Rb8=gD0
VQZPgzl8]fW]D4nLj]=0]i1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 7Z^ZQK2V>JJR0Ua==]YY72
!s85 0
vIBUFG_HSTL_IV_DCI_18
IAFlSoc_YbDnCLMzWNYaXd1
VjKRi]^CeiY9T`]zQ<5U3J2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 Iah<<8KIA2BdFnCF@Oo<<2
!s85 0
vIBUFG_LVCMOS12
I;Q_NBL0B_lZ2Eo4_C7`AF1
V:8L1JD6PZFGFW3XKe1<1M0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s12
!i10b 1
!s100 1nQ=no12JRoiC>`K3ND`n3
!s85 0
vIBUFG_LVCMOS15
ICPVYecY@^QN]A59K>cH5Q3
Vc^PGAF7POXM<zFI<97AIZ0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s15
!i10b 1
!s100 o=I=W8H3J9TR0RPdFAXDm0
!s85 0
vIBUFG_LVCMOS18
IOH>UG_R6?_`[ej3;^Vg0k3
VJh[=HEXS<=ckQ5;7aClG=0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s18
!i10b 1
!s100 Je>`@:ofR]Te^5J_CHV_A0
!s85 0
vIBUFG_LVCMOS2
INTTfWKzRH`aackf^FBoDU1
V3M=13fTd0mUh:RHE;EkG^0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s2
!i10b 1
!s100 13UQo<EN:c;P=L[Ho@Y433
!s85 0
vIBUFG_LVCMOS25
I1KWD6laTTWB6I4mYEYgj:1
VlhI9z5dZHE>Udm1>__hFQ1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s25
!i10b 1
!s100 EOO:ebRoZI8m23Jn42[4D3
!s85 0
vIBUFG_LVCMOS33
I]jXIeIe[b1>R^M]oWKIEz1
VYYU;_TL=Y^@bIMAG3bBaL2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s33
!i10b 1
!s100 kB6Ym7=PH]1@Ig`i_0TBl2
!s85 0
vIBUFG_LVDCI_15
IXf^OZL_JzbknVTHHa<L=W2
V<Y]_efDXT76_7QFY86Qn@2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_15
!i10b 1
!s100 oiDH5nP26JT`8RVN96KcG1
!s85 0
vIBUFG_LVDCI_18
IGK=1<lAKMHmlGGZgCiIhC2
V7ncAROVATI<PNW>mcKW>W2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_18
!i10b 1
!s100 3aN4lZ[C_`l2Z]mWW4b^a3
!s85 0
vIBUFG_LVDCI_25
IG^YS=8F9n9VE7PzW50W@31
VzmGaWBjZ=[f]FS8Dkco?I1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_25
!i10b 1
!s100 H`G4<n^kkO_j;:L?>Wk8^2
!s85 0
vIBUFG_LVDCI_33
Ie4ezZUI7>>KUV3n;1mTcc3
V4SkoAh:i<:^I3>5`>HIe:0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_33
!i10b 1
!s100 z^]6AnQ4nUke0GnVeGEGz3
!s85 0
vIBUFG_LVDCI_DV2_15
IR2D>:lODHJMa9f_@2LeJU2
Vc6_KCl;dE3WzNPXfNR@5`1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 PLiVSahW0ihz]Fl0N8<P=1
!s85 0
vIBUFG_LVDCI_DV2_18
Ibhc8`OO?UI?:>giibG9m]1
Vec7B0ZQSEVM7he@_k@3Y;3
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 lJ9YDcXdF_@lA0Za9ZXm;1
!s85 0
vIBUFG_LVDCI_DV2_25
I_M3cmjD5;RLLZE4<gAm^i1
Vn```aRYed[0jU5hnF12oF3
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 99=_7@L@6H_>JgG1Sj@<Y2
!s85 0
vIBUFG_LVDCI_DV2_33
IA[if:n3@:JDAYoFjzad7<2
VCK1eO9091AE5fV;:ePYjE3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 MebXVZZ`<24doZlzYPh1?3
!s85 0
vIBUFG_LVDS
Ijb2Mi[noY]10?eMZZl8W?2
V]1>i4:VA07H3;U;9APMfd1
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@s
!i10b 1
!s100 OnUl@UlVD:aZFB?c>Ch@51
!s85 0
vIBUFG_LVPECL
I]TOoe_mYIf2_0gTQCVcga0
V]IM_dI>B@]V[0S1^Iie5b2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@p@e@c@l
!i10b 1
!s100 8S4RXinlo>A0N4`Ye3Gdi2
!s85 0
vIBUFG_LVTTL
I1hZl;7nfm128i_@O`GLn_3
V??Enm:l4:7LVn5Sh@M[Kn3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@t@t@l
!i10b 1
!s100 in7f=[EJa=ja?=2]8>RRO3
!s85 0
vIBUFG_PCI33_3
Ik8IHKB@K1An;cOJ311A8i2
Vi`f5>2mZFoz^Uf=PW`PO81
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i33_3
!i10b 1
!s100 V?4Ln0GLg>[4PNdz?LgdA2
!s85 0
vIBUFG_PCI33_5
IK@g`agIGCG7M6U4;GHAGb1
VYSDcEV_>o3b9dH3g1ACmC0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i33_5
!i10b 1
!s100 Hm3g2Aj^7URQ6]_7>=I0a2
!s85 0
vIBUFG_PCI66_3
INC11B?TkZP[^noYTKE:Ao2
VTdheelbNnd`LE7R57W3@O0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i66_3
!i10b 1
!s100 CAj9CE66?U<5<;3SJGdlX3
!s85 0
vIBUFG_PCIX
Ie;L6I_ZTz>3T2dGF8aY_o2
V0VYo[oXAW^M4:VoG@Hho62
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i@x
!i10b 1
!s100 zRBXdFMj8JDF<i5IWU<eN0
!s85 0
vIBUFG_PCIX66_3
IP`=kUJODWP]2cb_cX2o5V0
Vd?PD;E3?QGb82IF=Tm7n>3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i@x66_3
!i10b 1
!s100 caiUYB9Y9Yc63kfz84C?b3
!s85 0
vIBUFG_SSTL18_I
IGf46MO[Uma2nl3KjznFNb2
VD<MgK`=RIhJQ^R;fk[?XF3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i
!i10b 1
!s100 Jkj@Jz;D7Q?Yi^iU7H<TS0
!s85 0
vIBUFG_SSTL18_I_DCI
IzkaBF@;>NdRKYe7MECLZe1
VkBeG98amNPKQ^k;L5]U4I0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 IknjoX_@zW4Af^K926=PT2
!s85 0
vIBUFG_SSTL18_II
I>hO>2Xcf=_6UefegSkz]m3
V?X1IQSag6PO8Fj3CDQ8OI3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i@i
!i10b 1
!s100 XIESCQ46[5BH<VeWKYm`G1
!s85 0
vIBUFG_SSTL18_II_DCI
Id_`[>CBDR]OARZVFcGcVn1
V^CWj06C6jQ^9NX`1P^`@A0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 7A659cg@znVY`TBAU<0^P3
!s85 0
vIBUFG_SSTL2_I
I>ATdon??himz6HPEHSPYc2
Vaf24el2]a>FT1<E>V9fKT0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i
!i10b 1
!s100 aPCMEDW`nFbL0U1:]CGKF1
!s85 0
vIBUFG_SSTL2_I_DCI
I=>I4mlD_DL25dFE@D11TA2
Vz0T_4VCAZnZ>H>Yc4G2@d3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 `6fEaPfNWX>O3CWJ<]ENF2
!s85 0
vIBUFG_SSTL2_II
IbG@9Az@fzdlbHMOA3IkgC2
VkbIQBAldO9Yki0kTzY<G@0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i@i
!i10b 1
!s100 ^;0oz8TC4h[UNWNXnzJHf0
!s85 0
vIBUFG_SSTL2_II_DCI
IF9E8FWU1Pd1;n=8Q>9S_@3
VCFW=@W5mH2W0L_jeISV?L3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 M^GUh0K^gk`0@7f20LLGn1
!s85 0
vIBUFG_SSTL3_I
I4=^2QV[WGzHhce=mF`Lf_2
VbEd9:hQ@AM8`Wf<IDGKb@1
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i
!i10b 1
!s100 nShXkKXnD?GdkASPJJWY20
!s85 0
vIBUFG_SSTL3_I_DCI
IW<677KL>TDgLjA0mUjTbZ2
VeJk2MRV81:BoennQ=Wz9L0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 TH7GmfB0MJDb9aFGE][GZ1
!s85 0
vIBUFG_SSTL3_II
IOc35?<clMhMkAHiHjg]K93
V4^2[`4GL:_Ti0@<DU^Lg]0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i@i
!i10b 1
!s100 Z;0elGhYNfIbk7^Ml6O3A3
!s85 0
vIBUFG_SSTL3_II_DCI
I53DOzeXYCfa:g7=J65Rbj3
Vb6RU6l`fI<8fINO@2JCZZ3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 o2lWJ]cUUk:JNa<Q6?OkX0
!s85 0
vIBUFGDS
I_f6@7<W316Yj^89;?fR`a0
Vn@fGL@E4^eA230V<O6LQk0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s
!i10b 1
!s100 6@fH6G;XhJXBA6TU=17?o3
!s85 0
vIBUFGDS_BLVDS_25
I@fZo;Bh:k=5lh5[zZ<Xo:1
V=3?oRc3[FGGcUhanQggM22
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@b@l@v@d@s_25
!i10b 1
!s100 C_:RiL7LHVLL1A<N[aFzn0
!s85 0
vIBUFGDS_DIFF_OUT
I=8PDbB]37Hm>X;^ERRnOi2
VkME91c362ZlPbGGN950nh2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 QjTb9Y0bTWAke9WHDA6oe0
!s85 0
vIBUFGDS_LDT_25
IW9Q3g=L5HXQND5<fbhNjo3
VgfeSW848o`n>hKedTCd0=1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@d@t_25
!i10b 1
!s100 hIizl[M_USA43kQ4CeXRI2
!s85 0
vIBUFGDS_LVDS_25
I[ZkgZ0UBzfSUL7jffEKIV1
VbiA<iV`fYcm?TY;nMfYge2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_25
!i10b 1
!s100 lRG@0M0XLhziX;@l?cOgC3
!s85 0
vIBUFGDS_LVDS_25_DCI
I<[9?M9HB[]i?i>fnMlDSf1
VXAdmFZgMm[dh>fe>PS@[I2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_25_@d@c@i
!i10b 1
!s100 HaYKAP`@hk4N]FV@akM;U3
!s85 0
vIBUFGDS_LVDS_33
IjkM_bm[1o6?R:aPPJjJj:1
V8K_W6L<ONZ[VYdUENFFiZ3
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_33
!i10b 1
!s100 6Ah3f:XGFHgm>lZzIBhD40
!s85 0
vIBUFGDS_LVDS_33_DCI
I[3gfAZeID]fcMlaMeB4OH2
VZRO??YfWFd^8Qg<zUhMnM2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_33_@d@c@i
!i10b 1
!s100 `H:TS:^d4jWW4L76?VSQ33
!s85 0
vIBUFGDS_LVDSEXT_25
If4?dP>RV;<DCW_;mHWBbm2
VEcN]V>d@6MaNbQ]eogU:e1
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 He_1Qi6WJ>z<N;e_jDQF]0
!s85 0
vIBUFGDS_LVDSEXT_25_DCI
I`29m3kn2CZQVa:04@B6ZC1
V5A[iA8[Fm@ZZ?jI[^:T6:0
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_25_@d@c@i
!i10b 1
!s100 UeNXN3NbgNnFJCKR56UIc1
!s85 0
vIBUFGDS_LVDSEXT_33
I_`ChV5ff>nS:b:T8X=CkI0
VMTh5O:oHRCbU5LlZU2fY10
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 anFV<oPbjZ]B;=AGlAC_11
!s85 0
vIBUFGDS_LVDSEXT_33_DCI
I<KdZNPiC<UNlneDRibQ^C3
Vo[b::Y@9nh7>WUDRzYUM]2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_33_@d@c@i
!i10b 1
!s100 8R_]Z6DenB:OQDV0a;UcD2
!s85 0
vIBUFGDS_LVPECL_25
I5cQhS8k:1JnOSMLT4:BMA0
V:<H6>3SI=8zg03[74BWcc3
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 ZNo1nN>FHmVa1YkeY@^[D1
!s85 0
vIBUFGDS_LVPECL_33
INQi[S9EFc@gz3K]AO0g9b3
VH0Qod^BXF[FG4DES@?hHo3
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 614nYCEFFdo8@ZiG3?jjU0
!s85 0
vIBUFGDS_ULVDS_25
IIcPBAejgc;9aWI?Fc66AW0
VYDF4:Z9_ozD<Hm`G0YM7N2
R1
R20
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@u@l@v@d@s_25
!i10b 1
!s100 _M0POH33Z<GgiNbKXjS?d1
!s85 0
vICAP_SPARTAN3A
I:oeOZKZAD>c_4NzMK>Z>[1
V2>R]eNbW;CFc1DRgbG6Y52
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 ?IKc4N0NgXH`h>IOgOCYS1
!s85 0
vICAP_SPARTAN6
IN2O8];G^Z`4DDl>@d^h3a0
VXa>?`:?aG:i2YMR9h0;Iz3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@s@p@a@r@t@a@n6
!i10b 1
!s100 gnOeJkma28XjGlLE>5Z:_2
!s85 0
vICAP_VIRTEX4
InX;cJ1LP[9@64BS=:KBg32
V8b:>7[[W?X@^^hIKJc8hL2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x4
!i10b 1
!s100 WNjGQhW2`0U]Uf]On3mQ71
!s85 0
vICAP_VIRTEX5
Id<F7>PCVjo[?Jad?G3d[41
V[Zzz>0FOi]OBh2F^oKGUW3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x5
!i10b 1
!s100 B]AQf_[zoa7z8aIoE6TaN2
!s85 0
vICAP_VIRTEX6
IzWeIViMjL31Kg4RE<_0oO2
V`Oi>jo`W;C7e:6k>PFic40
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x6
!i10b 1
!s100 Hf4E4a7OFAAzQCRKd2gRT2
!s85 0
vICAPE2
I0g?7nMd5`j6ob:d@nn:mE1
V2>WI6AmazIL1khdVW^2hG2
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p@e2
!i10b 1
!s100 7<Vb`F]6[ZDg[f_j>?9AQ0
!s85 0
vice_iserdese1_vlog
I1Zj3N0jB=1VSejl@Fo<992
VaeF9Z92PkNZcNa1h<8f4m1
R1
R9
R12
R13
L0 1525
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 f>EY:iS5gCJRBA07W^4>M1
!s85 0
vIDDR
Ii5n@@Z@LbT888ai9U0_m:1
VocZN2YNGAii]oH]]>@dkY3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDDR.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDDR.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r
!i10b 1
!s100 @26NdTFTgX;M[M[@o<BO>1
!s85 0
vIDDR2
I4km=CDjZCn^7;d5UH9Sd[0
Vdl]JLB<C6A^ROJ>?_D;nU2
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDDR2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDDR2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r2
!i10b 1
!s100 ^Y9cRZQUd8T0XPOn3`HUS1
!s85 0
vIDDR_2CLK
IXLZz]`M8ejQ]A]gB@^h_X0
VmDSNJ3`Xfa6n]NhY:0EFd1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r_2@c@l@k
!i10b 1
!s100 `akT4zZakVbF=YbcG<zfP0
!s85 0
vIDELAY
IbTMViC@VUJQW:<T8:BDR^3
V3TM3lAbhQ7jCGdJd1bg180
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDELAY.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDELAY.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y
!i10b 1
!s100 7JX9I^0k[;_5VfoIY[@m@0
!s85 0
vIDELAYCTRL
Il6FlS7^SMSX2O9FJEiL=C2
VKA>j2U52UicYPnoIlLZ9T2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@c@t@r@l
!i10b 1
!s100 2ge;54=0^Aik0U<nUHXfj0
!s85 0
vIDELAYE2
I:XhiP@1z4AMGg9a9MN8[n0
V@A[F??0UZLSmcZ6jag^Xl0
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@e2
!i10b 1
!s100 [h9>ff;ZDKU4_oO:iJDYK1
!s85 0
vIDELAYE2_FINEDELAY
IHN<Vm?8Y5=SUh_2>BNKU42
VmI?IZTam?0ldCC:nFAjf]1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!i10b 1
!s100 4252FSXI8?LEJAIMY;di42
!s85 0
vIFDDRCPE
I2B<3X7LMcOEe<TOhHEVZR0
VTgnMf0bFFUzRLgcL]D>D80
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@f@d@d@r@c@p@e
!i10b 1
!s100 XThTh^BgRAU^@ejiT3><G0
!s85 0
vIFDDRRSE
I39e^3h1NoPZkfU25da4<=3
VB3dj850iGOYG1M@b5aHzh2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@f@d@d@r@r@s@e
!i10b 1
!s100 ]o21FUbg6K4NF2f8]`k6E1
!s85 0
vIN_FIFO
IYidne3Pj`Y<=>a2_D6aDb0
ViYY_KIT98abMP69n7fbZ_0
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@n_@f@i@f@o
!i10b 1
!s100 9MJ`6`>c@KGlH;dG8<UhD1
!s85 0
vINV
I>Z4J>zVRdo5Km9LDXL<Sz0
VWY0kHb=SdI;LjkVmE@oEW2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\INV.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\INV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@n@v
!i10b 1
!s100 eXfLeEXAFS6XY>=AO7SH72
!s85 0
vIOBUF
Im7K8O@DHk_jOnoo>CDdl02
VDL7nK;Hz;gbe5jV<A<fTl2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f
!i10b 1
!s100 b=kTdN4Lc>Jl:<8B@SXJJ3
!s85 0
vIOBUF_AGP
IV0gG[KILGQPdXU=2X^9b=0
Vi]]dg=<5H<]`5zWzdCY=Q2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@a@g@p
!i10b 1
!s100 PNPWVj:H_LU5kQ;79^]mQ0
!s85 0
vIOBUF_CTT
IBWbGZF`Ii8c9XB0YGfmhf2
VCENU>o[8fbWY?LagSN<cR2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@c@t@t
!i10b 1
!s100 2cFVcgOjDGV4[B4b4;NY92
!s85 0
vIOBUF_DCIEN
IK_4n4kHLUU1GhhkT@548a0
V87S_0nOe37:S5W9aNJ`>o1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@d@c@i@e@n
!i10b 1
!s100 UnDC00BM5bhNHid44]cX:2
!s85 0
vIOBUF_F_12
I0fR?d]=F4lUYj3biCPNWO3
VibkAFFfzJ;HLB=HZ4DPX93
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_12
!i10b 1
!s100 SIXoo231ZBGlJK@1Zaa5L2
!s85 0
vIOBUF_F_16
IbC:VVU:OMfJf;f2PmDZ4c2
Vk`FUKJ2IRM?jSW@0z1Z7I1
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_16
!i10b 1
!s100 QUdXhlB^7a3<?cnYA89K[3
!s85 0
vIOBUF_F_2
Ie9F6j_;YbGDNSSOAn<A>>1
V@QZcMDimLie^0LL]:V1Ri0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_2
!i10b 1
!s100 <i58bC]SYeQPCkR@fY]9K1
!s85 0
vIOBUF_F_24
IVVC?4VKEkzVJfD]i2WfAZ2
VE=H^d`5QOQH[m6f[0?Vi<1
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_24
!i10b 1
!s100 ^EfVC55QelT0Kf?Ll]QFm1
!s85 0
vIOBUF_F_4
ILgiPhV53jL@DbA@FZkKhQ1
V[3STFN]c3nPPaY<4Fz0b[0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_4
!i10b 1
!s100 NhF_:cES44M2T3NQHU3eL0
!s85 0
vIOBUF_F_6
IG<JXeKnB2U=E?5M6LE^8a2
V6f[oF@bPd3281<i4TVUmR1
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_6
!i10b 1
!s100 9=KCK:?H::o]_2hW4z2Io1
!s85 0
vIOBUF_F_8
ImKJzUE>Tn9MG;Hd4kfQgN2
VTlY1Sm?1_m^3465078m;71
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_8
!i10b 1
!s100 JfZTjWNf20^MG0OW_J5ng1
!s85 0
vIOBUF_GTL
I>Z`ejRkI[[`1]Ga@>;o<62
V4_c?oZL]Vd@Qljg78Lj`o0
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l
!i10b 1
!s100 nieY;odVYh8Y9E9J0MD0E1
!s85 0
vIOBUF_GTL_DCI
I6zzc0LO>i8fk;JkL<ZJGP2
VHmb@EWc`0?_J0hSiQ2b>a3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 :BW`X4447UjgaXSV4:hJE3
!s85 0
vIOBUF_GTLP
I<8]8cPF>E1DLaiUm0?5YZ1
VGonLQjSDJ]L3U3Ufn`]C@1
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l@p
!i10b 1
!s100 aEe7?:zBlPCa:Xc<h31IB1
!s85 0
vIOBUF_GTLP_DCI
IIkWbeB7]Ma[f_^=oIn`O53
V<>O0e6mTTI5:2kGR^R0Wf1
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 jFaYh1MH>?`9PEEQCQR<o1
!s85 0
vIOBUF_HSTL_I
I@dck_geES=zB:TC0Jend:0
V<ZPSdj2Q?hK2cKOkHGDk50
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 zUz[CAQC<>6n>a[nM1JQA0
!s85 0
vIOBUF_HSTL_I_18
IP49[BG;<?gXcK2:5jS<Id1
V>[WzQhnkoSKj=Z>zaM^QE1
R1
Z37 w1381681114
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 VRemNhbA55YJDoC>T[ML@3
!s85 0
vIOBUF_HSTL_II
I8S@:z2jeGI6VaoKlA]Xb31
VJHEobgFYTZg[RE>nPlG?V3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 z?UTncz`3eG`IGa]WDgP^0
!s85 0
vIOBUF_HSTL_II_18
I8Y>Q_bMDIjh<JmW3GMXg@3
VU^`8:>>@X;Q2L3K447XUg1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 2@D8>EB9^2^Ml>i9;Sog82
!s85 0
vIOBUF_HSTL_II_DCI
IlVF[M<H6f_Uocl7gfgQSK3
V9N6T6B?5MljSc2cJ1[DH^0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 mjdNRW4fE=LEF>gV:i?HS3
!s85 0
vIOBUF_HSTL_II_DCI_18
IjF9ReEKdATJaEbiN6dohm2
VI5[Eh5>6ADZl8[bc_63Oi1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 li2Kd_bP^lSa>>QY6OPzS2
!s85 0
vIOBUF_HSTL_III
IlEhS^h3VOZJQg2nFYOeE40
Vc]M0gF[[>zdWH4O;I6fG40
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 Umcg9PfeS:5NlfRG8JgoX0
!s85 0
vIOBUF_HSTL_III_18
I]OQfDnZYDKCbI=o05fgA]0
VD3V;`Z8i1:4l5M64Qji>a1
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 42bABY3G>Th96[cfAQFWJ2
!s85 0
vIOBUF_HSTL_IV
Iok;mk[j<9_OX`jnLCj2U93
V5_eYYB[`47cf2d_8]C`bV3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 JY9?NHA37LDln]KFOz4<30
!s85 0
vIOBUF_HSTL_IV_18
I^4oJ?I7=YgeZVnac?dzI12
V;P]=47^OdhS7gNFhbzAMZ2
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 M<<cdEAHz?G7>_5Nz6;_A2
!s85 0
vIOBUF_HSTL_IV_DCI
InQLc17Gc4jGcd;jSTAezg3
V>g1UA6I^FGDjJGSNgDodo3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 [P2[iHbFnRLI?l[z3K[k43
!s85 0
vIOBUF_HSTL_IV_DCI_18
IBM8>56;^gNMz6eZ2YZQla0
VX_35UO7hE]B0Qd:LJAA731
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 0Ih][hjNcRdPHIa?41Z8V3
!s85 0
vIOBUF_INTERMDISABLE
IAY_=5AG:AdOiSGg>zO[a@1
VOSW]WPQL=ikC?1[@SLnS<3
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 aKznBUW1PfCG_5Dg=C::03
!s85 0
vIOBUF_LVCMOS12
In[Q8UG53QhbSeH<2[:O5<1
VA`V[VFN@8eN^dJo@k1>hO0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 ^YedkB>d5bFcD`iYV980f2
!s85 0
vIOBUF_LVCMOS12_F_2
InZIWjT9N@R;e^:=<=Q7HY0
Vj4i_@Aa^8KCI1]b3a]R<;0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 S17B7B3dAaNgE01XWJ1_10
!s85 0
vIOBUF_LVCMOS12_F_4
I:i2;`NP]m:Oc;zPBD_kLJ3
V]8G^@@UUd9:YPI405EWbQ0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 ZkP>o0X1<5bagWbioU6kX3
!s85 0
vIOBUF_LVCMOS12_F_6
I5P2;YCz1j8UAWHK;b>GaH1
VA;5<5FoEK:9V1M2>hARSf0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 JlLoo1F00[;Xaa_lECVd30
!s85 0
vIOBUF_LVCMOS12_F_8
IT3FCmZD^Pl]9:@1L1PT4V1
VUlBJN8UKFROhW17?B4Hk01
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 eCC71hch]Y`SfZR?jnP3H0
!s85 0
vIOBUF_LVCMOS12_S_2
I1UWCJBAgA2]CTf2MCb6mS3
VURZFFA^U<aQ]Q`Q[bBJ4i2
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 e`fW0[JeY4V5iGiULXc610
!s85 0
vIOBUF_LVCMOS12_S_4
I]modnaWA]O:fRTNPn[Q]X1
VJSn_DhFZD^Oaj<38cz<<k3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 V?gDOlE:`c=mfQQo?64LQ1
!s85 0
vIOBUF_LVCMOS12_S_6
INW9KWl`4T6MzeZn[<8<j11
VnZ7[R4[;LdH`:aTA^VYBI1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 o^nc:MhWfVgiMm>BHDH^E0
!s85 0
vIOBUF_LVCMOS12_S_8
I>>nUjd_a_4fUo95@<VBK_3
VoS`X:?d5dk5n5cD6HN51c3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 3F?eRd;8>IL]4bdHIfedR0
!s85 0
vIOBUF_LVCMOS15
I`kW>WVG;fZ38QR>626gg20
VGzfCRnIz8W7mScjGn1mPR2
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 egPe[`62zb:9F]GhZ]DOo3
!s85 0
vIOBUF_LVCMOS15_F_12
IC>zjf_9in3oK@_5SCD1jj2
Vb@aoSM@PAa2]4bE?6@:W43
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 lmMFc^XzgcI`Iiea3f?C:1
!s85 0
vIOBUF_LVCMOS15_F_16
Io]6BZeDX@KcNXHnmHS;j]2
Vm>zk=iPE_1ga68:OZA0Q81
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 OS;E7??J2_@TF7z3746AD3
!s85 0
vIOBUF_LVCMOS15_F_2
I[QHfb1od6g`CFYHUBK[A21
V13i?mCXNnY[Pm:23]he1g3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 4aQ6TPgmOBN0XX?ofTi<@1
!s85 0
vIOBUF_LVCMOS15_F_4
IgAK<]nz02AQ1DE=eWW<Ib1
V];APUgNm^I4OZDEocBk^o0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 hWEFW[5idH6?okGajBQ753
!s85 0
vIOBUF_LVCMOS15_F_6
IA6ci8n^_SZmGJ6jAe59g@3
V>mjaJdNK2=Q[UDaQT0f`F0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 6]VzKd3GZIGiod6E9ozVC2
!s85 0
vIOBUF_LVCMOS15_F_8
IZTj;=<zH4=cRfL=n5_YPW2
V9o`2e=j:?[VCHo;8C>[do3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 5KMjA6k9R_HV:7gCQ]_Uz2
!s85 0
vIOBUF_LVCMOS15_S_12
IaL0Oen32oJL[6Ez1<ZQLY3
V5d8H;<`?6N[;1;[hmH>C>2
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 6aX?>CMASIBbNgS`Ua^:11
!s85 0
vIOBUF_LVCMOS15_S_16
I?;5TbWM[P:XVWAi<5mXbY1
VO@ThUbTdGHN@@[7bg@fjU1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 IzaR3=OLTEY9Q23:9:jR`2
!s85 0
vIOBUF_LVCMOS15_S_2
IFkZg_W0fgNHEL7Em5^>T82
VS5=`NJ4>gfKzTB3<6@`NP2
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 fI2<36ElLP78b[X9dm9Uh2
!s85 0
vIOBUF_LVCMOS15_S_4
I=K`jD4Ak]iQZ86ElZR6nC1
V7d7Xag4O<VE@8Rz>YD=?31
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 9Y`13^Cf@8_nS9_bHe[bF3
!s85 0
vIOBUF_LVCMOS15_S_6
I3OhSz?;`]TTHl[A6KG^eM0
VOGknKD1]b2fCD^0jLRLi32
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 Ke2ET_CVMK1_7e4RV4eZc3
!s85 0
vIOBUF_LVCMOS15_S_8
I_aRaRa_A0oTbQ4Xk16V?M0
Vn;1GnMP5iG41`_K5E=Fez2
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 Dca2Qo<6_?@HC<@4E<?kF2
!s85 0
vIOBUF_LVCMOS18
Ih3zf;?gYfo0ZKRM_zZ=2J2
VG[`Zk:<CS?f]TUa73SSET3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 SQZ?G[USgk;>0nD:CN0RB1
!s85 0
vIOBUF_LVCMOS18_F_12
IHP<4><002=WCDhaNbQ_HA3
VOAhPa@[nUQ`59^Oh@Ji8O2
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 l_1@3L@YYANS]YboT>lnH2
!s85 0
vIOBUF_LVCMOS18_F_16
IHz28h_:^MJ28YnL17GCYE0
V9ad5T2ONT1>RiJA:WCE;J3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 Y:=T450>KPkA[MbhD9=HG1
!s85 0
vIOBUF_LVCMOS18_F_2
I0:<fYV52oUS8541OWL=[=1
V5RYE<QU^D6dAS<<SQanNk1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 Hzdf?nKXz:^]o9;D<X9m21
!s85 0
vIOBUF_LVCMOS18_F_4
IVMY_A2;68AZkbnK>Il?833
VD__PE7fA[]7`D>1Bj76LT1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 U3dm?aL9LKJ8=8BzLi0MS1
!s85 0
vIOBUF_LVCMOS18_F_6
I3V;A8edm9?OB0O:8SP?JG2
Vzeak5UfDja0go=2d9;j7Y1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 P4AJCQ8aYCKa:ik7z9lbJ0
!s85 0
vIOBUF_LVCMOS18_F_8
Id0lFkJXBRH6=;S19zC^8b2
V0ITIVHz[e_]4E^jM9gm;[0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 R6:aM0LSRH>2b8aMI94H20
!s85 0
vIOBUF_LVCMOS18_S_12
IG1YI2TUH]`[V_I[CUlSaM1
Vdf;V_^SdES8i^FTcWDXQC3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 RY7:?f7mT9g43;g35b=211
!s85 0
vIOBUF_LVCMOS18_S_16
IKONe50_3bEOaD_[45aYRL2
VXOHf0[U6Z^1;@[?9>al4:0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 8<]@7@_7B=zQoP`nPCb1I3
!s85 0
vIOBUF_LVCMOS18_S_2
IAh]o4H1ANT:U=8[Y6d[??0
V9ez1cCIAAcL^2CiOieZJR3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 V5ozgkaFMV:Ji8KC:<mad1
!s85 0
vIOBUF_LVCMOS18_S_4
IF33ANl4zXhmdgZN25eZFT0
V9YWSjFGA5aAh_QchCE=<`1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 8?86V@XHTSWd`oI@=]XGo0
!s85 0
vIOBUF_LVCMOS18_S_6
IVkCISGTP_?=6P9LUdQjFb3
V@@<TiV1LS^MQ2QCeBnAU90
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 <JkjSOR>ZgV[<=J4YAEV91
!s85 0
vIOBUF_LVCMOS18_S_8
IVgigY3azBTVhbcKLhPJF83
V82m29j06eXI`@^0mXO:mc3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 ?=TcE8H^P04Ah3:I_34Nn3
!s85 0
vIOBUF_LVCMOS2
I?;^be:AF=W_fR=ZGhUd_C1
VzT=F<NHAGg2`R:<oc3XV`0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 5PdnWAcXN`jTUWz68==;h1
!s85 0
vIOBUF_LVCMOS25
IfkS>2_R9NWK3:kJA>HN533
V[Y2k3[b1AO[ncHIJK6IJi3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 JCziIKU^YNRU?2nMmk?0k2
!s85 0
vIOBUF_LVCMOS25_F_12
I0;S@zU:kY]c4IIfzX>PVY2
VbAX2D>c4A7Tm2@z^GWbBj2
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 g2``@J9n34Z6`_AgEkk^k3
!s85 0
vIOBUF_LVCMOS25_F_16
IUDd2J>XgY9>hDkBH1B8[z3
V9A2m?8N4WFSm4IHC3egE43
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 eFa7K37?onT;@I<aTjaeR2
!s85 0
vIOBUF_LVCMOS25_F_2
Ic7H9K0;f:98RHVd=R]^E71
VjT1XakBh1GaA2z;fWCX;_3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 44[]Y2B>LJ:BX>SmZGi?S3
!s85 0
vIOBUF_LVCMOS25_F_24
IL@E`k32czcA;5SG5T6[UW0
V7;kQk=?gf^nZeIQ>6PIdP0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 nc6R>Ne[;<4><2cRnSZ];3
!s85 0
vIOBUF_LVCMOS25_F_4
I0_^10Q:cB>9TOj_UI<7on0
VH`g:=RkRGl`J8@Dn9Z>W<3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 9=:<X43ieMAcdUh7fWl0[1
!s85 0
vIOBUF_LVCMOS25_F_6
I2S=;:lAFLbUjHVUo7=]GT1
V]AoToF267RPP0n`>2?z4U1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 [[f7hHjBLaOFI]SDR1CE:0
!s85 0
vIOBUF_LVCMOS25_F_8
IZT8j7g:]:VS`4gig4NGiM3
VBieEB4T7hncNd1]oz?XNo1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 CGSaf]za?]eaJQaHS:^NE0
!s85 0
vIOBUF_LVCMOS25_S_12
IIh8P]KZ_<JIAGiU^1Q8Rg1
VCTBkcmRT4b3UT<dWAc>aV2
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 :AL=P=N;WjY7DMDOPn9Ba1
!s85 0
vIOBUF_LVCMOS25_S_16
IDIZJn;Z50Ta;VQ@K9NG0U1
Vika]2`J6DU=VlGzoMd;iB2
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 m2DUR4CjeFo1nN@bV_oSz3
!s85 0
vIOBUF_LVCMOS25_S_2
Ii:z>iV0_hK=H74jK@HDJ@2
Vo42U;9IW49M;6okjP_aCf2
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 OzNjTA?Hf<Xzcc3>cQ<NP3
!s85 0
vIOBUF_LVCMOS25_S_24
IcFLQXK?:QD]LlNRkGeio=0
VVZ99R8I>j<QGG=k>3lzQ61
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 zI`IfBfZG[2z<hOk4d43@1
!s85 0
vIOBUF_LVCMOS25_S_4
IK``W6z@BYaK6J;6`lJ49C1
VIWGijoAOUZ<MnOcHZ_3]S3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 d1RihIhK?PU=[i4X]>Wg@1
!s85 0
vIOBUF_LVCMOS25_S_6
IJjmOLN:CSo?O:6d>fHGOI3
VV7CJDI_UYzXTKTeY1c[:62
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 ]3eS323IVIhPi59m_l1Wf2
!s85 0
vIOBUF_LVCMOS25_S_8
IRLDN<?j@N?3kIlklPm?V00
VcMXA5cKbACLV`gKiEbM;@0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 G0Uo;og__FNY4clRFlamN3
!s85 0
vIOBUF_LVCMOS33
IA:glgW96lBzei1zaDUEL<3
VFekle9SJ68<SP3Mc3MhNz0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 oXh7bh`=f4bTf85:8lGN?3
!s85 0
vIOBUF_LVCMOS33_F_12
IU1FP^G<k>C_Ogm?e5?LUZ1
VCY^HG5C8PIM]1PKLe[Ai32
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 g]]Z5HnHIK>ikibT4P=@n3
!s85 0
vIOBUF_LVCMOS33_F_16
I2eVJP3kb`7_b[9egz[b0n1
VT:8Xf@<TMW@T3o`FkII;A3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 Mj=X1T7SfcNo?0GIJ:0GW1
!s85 0
vIOBUF_LVCMOS33_F_2
IT;ckXkbl37CZSc[B;lL?13
V=Qi2KghUjmc:8h8CJ;j<^3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 T_;fA=Aceh@I@D<1AO@zA1
!s85 0
vIOBUF_LVCMOS33_F_24
IiY47kSl4z^f66^KkVU?j]2
V4[Jg@;n@b[BR3iM==R4om2
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 :36a]BfgBa0Mb@bIb9DOB1
!s85 0
vIOBUF_LVCMOS33_F_4
I4eL2O7[=3MEbliNDfBhHi2
V=T?@Ym2nam3IQi5OX73[72
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 NJMBNiIK9i>kcEVbh[^1A2
!s85 0
vIOBUF_LVCMOS33_F_6
ICY;UF8meS6YMQ^bRL9ARD0
VfH8BL]am7Dlb26z08?Ubb1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 7@PX=69I[BXN3;?<X7UCa3
!s85 0
vIOBUF_LVCMOS33_F_8
IT`3]:3kQ>SAeho1]3fVCW1
VO^NSGPf1F83mA2e<L=gTY2
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 XfGIS`?Vl^gddHe^H0=TA0
!s85 0
vIOBUF_LVCMOS33_S_12
I:dEi?LF9Ua>ZLaKCecKQB1
V<=hK8<3eHn<j78eGHNAe:1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 DX<?>g?k>L]W@P9z^EHXH1
!s85 0
vIOBUF_LVCMOS33_S_16
IWdA4Rl0hj9gAm4V6AgQc^2
VNg<TH1LBdRGj9TAL2VA663
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 `TOZzW;0WnJ?TK9HXH^Hb0
!s85 0
vIOBUF_LVCMOS33_S_2
I2`4[c2c6NCdWKG^l8AgJ12
VMoGVmSzN?b7@F]NbTBSDM3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 _h>VzlGm9dl^;g9SaZ`:;1
!s85 0
vIOBUF_LVCMOS33_S_24
IHCK6l9U];B;5hGQ`Z[lRC2
VIZR18zToV>8175F4@iXX@1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 Da7@oWVY@f@g8_[IaG4YZ3
!s85 0
vIOBUF_LVCMOS33_S_4
IfEcLEQl>5hj0BOh;9O0V@2
Veo@o=cmDTF74<C=`1?]gO3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 >GbeoHf?A@CS11Z1?l22i1
!s85 0
vIOBUF_LVCMOS33_S_6
IX3nGU<JYG=67EGNGNk]ZK3
VfE>8n?6<^hXOK<3ocCSYW3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 gH9GUee:XDXPG>PWbHDm>0
!s85 0
vIOBUF_LVCMOS33_S_8
I3K@7i]?_44JQ3J3?;H06S3
V7QdAdQhCPJEf=mG<Hb7E40
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 f>6:jYAfg=2mT=0oWE=BA3
!s85 0
vIOBUF_LVDCI_15
Ic0bK@_9oQoVS9Qn;]I]283
VGE`;hb[P<oUm]cZVH5DAA1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 SXhdFRhY1AY][6?[5LZe:1
!s85 0
vIOBUF_LVDCI_18
I3oPIfzG9O52:fPE^J@Hf20
VATeGXUNbRHV^[7liPV7>S0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 bf9Oi;<gPAC?NZXM>YIK[3
!s85 0
vIOBUF_LVDCI_25
IYoiPK5UV@ZV:<akeeSJC^2
VYkM9Xz2h;<?AZo<FhmziZ3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 36CEeL7GKbczM@P56KgbR1
!s85 0
vIOBUF_LVDCI_33
IB2@eK=VzfTX3=SFMA8]0N1
V;9^bX3^9k?75<;B5E30H]2
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 zMn^F?d?;[CIQk9?C;oaJ1
!s85 0
vIOBUF_LVDCI_DV2_15
I[HaNK7aQYlZ49h1IWdJ5c1
Vz6AS@4Y>9dR^?j_1OENLY1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 ie9<PaYY1=e1QboafAHWJ3
!s85 0
vIOBUF_LVDCI_DV2_18
IJP8M3bn9QMXzLZzICV[me2
VQ``mjIkh6]c=U:If;HmH93
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 JR6H71U::H9I:B=aIf_Io2
!s85 0
vIOBUF_LVDCI_DV2_25
I`TPPf4[4D@F_4BGm]_4S43
V;@]MF`z=M`lkdgzijgojd3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 AFD_fSemhkVRkoagCoBg]1
!s85 0
vIOBUF_LVDCI_DV2_33
IeBbXSzM7Y>e2PLi;ODM^N3
V]_>KnBVibNYF;?7k5LW5K0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 aNgDY=_a>_Kz3FkPU@EI10
!s85 0
vIOBUF_LVDS
I4L;a1fk5kY7iG39E`8MC53
VE4Q;1ZzWAoX`a0HkXV1j73
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@s
!i10b 1
!s100 `H2He3>BGij[4k2NJ_04X1
!s85 0
vIOBUF_LVPECL
IUg_DVACn?AdgVI^Z91eX01
Vc?3`QA:ggRYQm:aT4LU_e3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 CEQEig=]0;I@^Zna`z]kR0
!s85 0
vIOBUF_LVTTL
I9j[U2eZQEYFAbZhGkQQld1
V1]QoH[ikRPC?jX8E^RY2K0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l
!i10b 1
!s100 Lgeo3P[A:EP<5Q[fSB<D42
!s85 0
vIOBUF_LVTTL_F_12
I0HUMnH>WUz[LgTOhY9_lC1
VPQkhLaOa<Rd8[d:;97T3h3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_12
!i10b 1
!s100 <A52cf_<aSBE`[z=z_62k0
!s85 0
vIOBUF_LVTTL_F_16
I_ZI4JmEDH<TCX78ZSm;^_3
V@N01fK0]be_<@<ib@9OfB3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_16
!i10b 1
!s100 JOGZL0<WCObAhk9Kh]fAN0
!s85 0
vIOBUF_LVTTL_F_2
I5l4Bj@Ka`V;;GCkDK5T0@3
VS4:LW[Q1RSbRdLYBz?O7[1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_2
!i10b 1
!s100 mYAAadIGJ71cLG]A3CKgf1
!s85 0
vIOBUF_LVTTL_F_24
ITI1aDRdmX==Gch1bBGTmz1
VM2j15CN921]O@28[FYV`A2
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_24
!i10b 1
!s100 0=f>obc^17jFG>`^=@`2O0
!s85 0
vIOBUF_LVTTL_F_4
I^dmoODj:=A`a?a2bJKc5R3
VHFlocnmeiSEY<LoYCAYn@0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_4
!i10b 1
!s100 :Q>OAL<kkBbizA5_gR6FO0
!s85 0
vIOBUF_LVTTL_F_6
IN73=z@@HJF^6BFcNR_36l1
V@F2;;WEmHX]4HROC44J6<3
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_6
!i10b 1
!s100 XjKCf`PYaeNkJ]0S7_c;A2
!s85 0
vIOBUF_LVTTL_F_8
IQ]Q8JCoZllc4`>QZj`6PA2
VW:Ez7iU;F^z=1M^ON2O>K1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_8
!i10b 1
!s100 oe_18MklzDYUTP3E4MW2Z2
!s85 0
vIOBUF_LVTTL_S_12
IA40LWUHeb5E]<fJaI]GXc0
Vnb]deic52<ok66T[Y0=I10
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_12
!i10b 1
!s100 Dknz0_TzIUa0zYRf^f0oQ1
!s85 0
vIOBUF_LVTTL_S_16
If>R2HHYoZW6_3TOc>4:E[2
VYoPIjdU^o<ZS1GzH:X4402
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_16
!i10b 1
!s100 mYSLC=k@Uc9Q:9Yh?g4=:3
!s85 0
vIOBUF_LVTTL_S_2
Inz13ok:DG8HJfjgG2hlKQ0
Vj[PnR6@cb20VQ9o?_o=T_1
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_2
!i10b 1
!s100 :zYX]QBP@mm7dGaa36@^K2
!s85 0
vIOBUF_LVTTL_S_24
IT>mEIfE8h_Wbh_3oVR?622
V1KnGU;HH>^1`6T@1J76h<1
R1
Z38 w1381681115
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_24
!i10b 1
!s100 nT[B8i1fk=AgO8GzaeR;X3
!s85 0
vIOBUF_LVTTL_S_4
Ilfb<874Pjz;O=89XBSD?80
VA^GhIL_MQW8`KUjNJF^gF0
R1
R37
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_4
!i10b 1
!s100 LE9^LfeCPi:]bzjBji[zE2
!s85 0
vIOBUF_LVTTL_S_6
ILk8c@PdgHi@?c`SnDI<Ri0
V<>G36a^9o615[DjXe0Xc_0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_6
!i10b 1
!s100 nbX=;NHS5C=GIl<o]>Z=W1
!s85 0
vIOBUF_LVTTL_S_8
IDd2123b49N^^7Fn2^JlDE0
Vo=0S[PMfhRL;naZoLBEH=2
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_8
!i10b 1
!s100 8faW6iel6hgEmOoZV[6`E1
!s85 0
vIOBUF_PCI33_3
ICk>4Db:^]IbNQUY?T_G6c0
VN^m@[BzGPoQ29SoMKi?H[3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i33_3
!i10b 1
!s100 KQ5FI;ch4D^0^b3i1g92A0
!s85 0
vIOBUF_PCI33_5
IoEU[zkBTj>Z>Ac;OjgMg^1
Vi]?NcCHNTm>hc<bKBB];=0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i33_5
!i10b 1
!s100 @]4fGfZM^?6JMcncO_CO=0
!s85 0
vIOBUF_PCI66_3
Ic0VzInan6E[R`i<<1CSHO3
VaeH9^>f>C31N>=oZL2iiG2
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i66_3
!i10b 1
!s100 G]9NQhI`Ag2CFRRPgkAd>2
!s85 0
vIOBUF_PCIX
IVd8Sh[GAQWC`EWToUnRlE0
VS>C@CnI3Gn^h1R6hXLOZV0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i@x
!i10b 1
!s100 k`]0z8D;8e3Le2E9U`D[_3
!s85 0
vIOBUF_PCIX66_3
I]::lCXRFR?7HXh^fHWnBY0
Vd96K:lB^]X^SFaM7Am]a<3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 ;l^L_aFFzeok9eejV<TaI3
!s85 0
vIOBUF_S_12
I4WWEi><ffMW7oni2_LiR_3
VH`;cH^6a4HmbMgm^7zVEO1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_12
!i10b 1
!s100 k2J0YojVK69lEdgZL9SKa1
!s85 0
vIOBUF_S_16
IiWO30KJAN_kM^L5<l5>`11
V6B=NLI`<eJO9J2:bi>=kC0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_16
!i10b 1
!s100 lO:;Hn;Qd`k_>l1_a<jNi1
!s85 0
vIOBUF_S_2
I1ke=Oh0g74>F[G>@>907T1
VNE;e3OoeK6]_JJLG;7GO12
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_2
!i10b 1
!s100 M@ZVa_SNBU]S2QVin4Da93
!s85 0
vIOBUF_S_24
Ic<>;n`9I9<DBg1m0`abJ80
VMISQVEEES?;IUV>nz6`d`3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_24
!i10b 1
!s100 @1jI6nPhlmKSCF_73>>em3
!s85 0
vIOBUF_S_4
Ib;Lz69XP4]I3l;Mkg<lT=1
V5]HzbiDZaYB;5BZazAekm2
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_4
!i10b 1
!s100 PEeGHSeT`MS@Da6d:XMa50
!s85 0
vIOBUF_S_6
IKa6oMd9gX@zUi_;@T[A?h1
VjC6i4R]=ZX5hVMz72Tbg?0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_6
!i10b 1
!s100 JcAmA`5<@5UmCbVShn<NB2
!s85 0
vIOBUF_S_8
ICH3@hzFVG27?<Ak:F5KRD3
V_K7T4zYZ@4G4m@YFHT;<Z1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_8
!i10b 1
!s100 IEC=eT5>R`Ri9NMC```8l2
!s85 0
vIOBUF_SSTL18_I
IU4jGE_0:AMK7eKZzINVXZ1
Vj5M4S[1[34bREcb5l>^`90
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 67AFTa<4kJ<RY>UbfK>4]1
!s85 0
vIOBUF_SSTL18_II
I?1AXCHBbZngOEaHIB3QS^1
ViCnJQ?i2ZbLWlo<k7[A992
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 7^_zTQgojN:_Gdod;aUHS3
!s85 0
vIOBUF_SSTL18_II_DCI
IjCCRJWW:T31m]RSGH`POS3
V][D427_RLM;1?AM;PRj7E3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 FcjN3>XmbHC^ecd3l:T8f0
!s85 0
vIOBUF_SSTL2_I
I?[=C[NKdGf[[8HdSncDc[3
VWLJTAnkbX4>6=b>f]okCT0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 ca8SnCMYk<n?f_c4H=5KT0
!s85 0
vIOBUF_SSTL2_II
IV1b3S@AKEI6SM`z<iomT`1
V^9bUFHbKiNockPcmo_=[z1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 ZFA?VAI6igYQRzG_a[BK:3
!s85 0
vIOBUF_SSTL2_II_DCI
IP^5JPLSh^=RflWG]lLIGN2
VKFEe[0=icH0:dBJR1_PMC3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 Ba=>E_I8mjQTQ`U8I6iK02
!s85 0
vIOBUF_SSTL3_I
IE=gBN7J8b=JLFcPT0Pn?i1
V`D0bNVal7bOjoVX=0]5D_0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 3iZ8KF@8l4E:ie?VCA_LU2
!s85 0
vIOBUF_SSTL3_II
I5lA?B7<WPFX7DL3BELflS3
Vml2<Zln0eL=JFVg09KfgE3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 P4e5RAElH6Raf1GN6g_2F1
!s85 0
vIOBUF_SSTL3_II_DCI
IF^I2PMQ5R;WWffdlgOh450
V7Y?OCgVzIg;`JJke7KYN]3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 hG6I<XGG^;b<in^n^=61D0
!s85 0
vIOBUFDS
IbU>ljR^jO5Bk_f_j0]Uje3
VS6md4XCfYe7ZRO9m:4W2G2
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s
!i10b 1
!s100 m>MZJ@oQmnEj>;dWgNEg]0
!s85 0
vIOBUFDS_BLVDS_25
IdzHZM:4^FS]S3JaXfhZXH1
V=1j@:d:Ln?@Na;R12e7aT3
R1
R36
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 P6bL6OGRFM6H@H5QFKcLe0
!s85 0
vIOBUFDS_DCIEN
I4_kJE@@30?6O<EDkKUg==2
Vf>ckO8QZJMF?7bFlC5jAk0
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@c@i@e@n
!i10b 1
!s100 1AF5]ATo<hKWeHjDB>5Kb3
!s85 0
vIOBUFDS_DIFF_OUT
Ik98Za5oLZSZ8WdX_c2Z]W2
VHicUMIecGG;ikk3dH:@fN1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 NT7[gS^:@C]HA:PVLl;LC3
!s85 0
vIOBUFDS_DIFF_OUT_DCIEN
IAf@R;4=Me=3gi=Sn3oNYK0
VK6H>^:n?A71g7HIVQ?LjH0
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@d@c@i@e@n
!i10b 1
!s100 eVV<Y_@ShoAETd<XhCA`f3
!s85 0
vIOBUFDS_DIFF_OUT_INTERMDISABLE
Ikk]4EM:DzlNUzTnmYJXC03
V^aHMmUz1G0_Q7163mUAMR3
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 JW_[@Fz7LP3JdL6ngNF``3
!s85 0
vIOBUFDS_INTERMDISABLE
IjWUSgl6CNmHoJd9T_fHjH3
V>O2[mU3DAQA?dmQ]PRaA^1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 ?37[<Rj2Y=ISQEI5=IX]f2
!s85 0
vIODELAY
IV]ml[O>kh<o=MIEWdd=Nh2
VYQS2QW9QlFRCXJ9koCJV63
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IODELAY.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IODELAY.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y
!i10b 1
!s100 D<ROb]CJH^4FW]n?zmHAC3
!s85 0
vIODELAY2
I=>]I93klmbac725]DTJ1i3
V4OWenGgPjmT3M4a2aoRT?1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v
L0 58
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y2
!i10b 1
!s100 eXnjoD^df6Q[ZUkjj@F;42
!s85 0
vIODELAYE1
ImQfTFjQ?@JNcX;@Mg9`Oi2
V3a?gYCN8Q>]:dR1KCoJcC3
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y@e1
!i10b 1
!s100 8c8AE6:czM`8Bl1EFRdk;0
!s85 0
viodlyctrl_npre_oserdese1_vlog
IV<<zHCIP8>CY:ZUBKzjjV3
V2aj<oHmezfAT`JSHzfKDb1
R1
R9
R27
R28
L0 2270
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 iFA?WRJ4aMiiU5lMjcPJ62
!s85 0
vIODRP2
IdJTj_F@oc11OJfkVCb=JC3
V4a7hQ8o:D=bGg]d67P@bF1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IODRP2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IODRP2.v
L0 56
R3
r1
31
R4
R5
R6
R7
n@i@o@d@r@p2
!i10b 1
!s100 hN6[`:RhSHA`[NBo@A>@d0
!s85 0
vIODRP2_MCB
Ih7NY[22i`NCRm6@]OaRcQ3
VY^=2Ce5UhWlN9FMWb6D2F1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v
L0 52
R3
r1
31
R4
R5
R6
R7
n@i@o@d@r@p2_@m@c@b
!i10b 1
!s100 >Uon9NcmPJ2<l9c1EzWQ<1
!s85 0
vISERDES
I:GaGHI5niF?XFd@CGA`4L1
VBmWnPBEbl01[NYGM2KJ@:2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ISERDES.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ISERDES.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s
!i10b 1
!s100 Gea3]o_`_6H=gQPA>ACGS2
!s85 0
vISERDES2
I7zca2PHD^>10h5WS9Co2F3
Vh9h9z3zPY5`[lT4?NzAif2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v
L0 51
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s2
!i10b 1
!s100 dSk;Nn9bQ6o;o^^68MOnz3
!s85 0
vISERDES_NODELAY
IOY;>;V:@;fc[i4837k^3L2
Vkj;N;J]8[N`3Q1iC]6K@12
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s_@n@o@d@e@l@a@y
!i10b 1
!s100 lN=23XkO?^UQORF^X::0k1
!s85 0
vISERDESE1
Iio2z1m9A`lF54jmVY@PWg2
V4BcoGQ^RRjiA2moz:jgGk3
R1
R9
R12
R13
L0 31
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s@e1
!i10b 1
!s100 7Kg?^_F8B=U=2B>LaI^:T2
!s85 0
vISERDESE2
I`]YhUc;cVROf4k7j:lleD3
VmY80YJG0=<BzYF47=WO^O2
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s@e2
!i10b 1
!s100 <NHJ?e4<FalF6=0D=g`=]2
!s85 0
vJTAG_SIM_SPARTAN3A
IXXPCYNYLV5SnHS>k_?S8;0
Vm;><DU7=Y=k`7zDH6K:Om2
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 D;zznZ[FhW;`ZLCb@`dZV3
!s85 0
vJTAG_SIM_SPARTAN6
I5`KaY[B2>8`PUVW1L=2m73
V5<AC9g0<=WRQ3JVf3afYU1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n6
!i10b 1
!s100 P;4nb]ZV8JEl?ZRm266@Z1
!s85 0
vJTAG_SIM_VIRTEX4
IQI3D_V^7i;DVo]mkD7AS[2
VVBffa[?GNfcfdm]gCV=Ii2
R1
R33
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x4
!i10b 1
!s100 CjgV;Ui:A9i4zJlXE>TnH2
!s85 0
vJTAG_SIM_VIRTEX5
IRehLIXc_^^cn@N5U_LFH50
V>Ahj^:];ld2h3gRTfd3kM0
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x5
!i10b 1
!s100 8QVg1HJGa;R0551jX<JGM2
!s85 0
vJTAG_SIM_VIRTEX6
Ia60A;1T]JAJ0YnSCV7Fz>0
Vh3>U7oEb0NPKUiGgXMcBl0
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x6
!i10b 1
!s100 NWI2j7WGc`Da`CDkekD^i2
!s85 0
vJTAG_SIME2
IaKdH`C<[8T_0ll3T`6@gd3
V<b@ScII2NUW7XlRcN6DMK1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m@e2
!i10b 1
!s100 18koEKcSeFAVSCJ<<DngT2
!s85 0
vJTAGPPC
IYjY9d;ZG9GFA>^b;WfNi;1
VNV`BZ6fL<S3DiQ_B;>AZ^3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g@p@p@c
!i10b 1
!s100 1[e]B^:<M>g9<N;TZlH_a0
!s85 0
vJTAGPPC440
I4`?0I29`7I7PFb72j0aDo1
V1L6LohY=;0a>TIN04=0_Y2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g@p@p@c440
!i10b 1
!s100 BdleD?0J4gU`JaPD2H:3R2
!s85 0
vKEEPER
Icg0RYlf7[1=Q@nY5z=V762
VNmZB69jT[:e433<zW_98A1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\KEEPER.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\KEEPER.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@k@e@e@p@e@r
!i10b 1
!s100 P:GhX9aVAW3VXW5Un0><H3
!s85 0
vKEY_CLEAR
IbHi4C4HRAZgQLiNE=Q1]a2
VbTegX9MeIISbln_nbH69;0
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@k@e@y_@c@l@e@a@r
!i10b 1
!s100 Nj40?MThN7`U`8CNiM1=W1
!s85 0
vLD
I=U<DiM0B_9h4]MBVWdTV30
V9AgL^5daLcOokznP7Lkid3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LD.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LD.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d
!i10b 1
!s100 IZ^VYNL_Sh=LTTJ8MdJF?0
!s85 0
vLD_1
IV>[7bM[3RS1]1B5V2EKPh3
VIM9;HG7gA8o@U69GCTjMP1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LD_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LD_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d_1
!i10b 1
!s100 XGcbEacH?l:hRKgJI`hH?2
!s85 0
vLDC
I_DYeze5b=ToZU>]KeaS2O1
VBSae78j3UTj5RLPClff^Q1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDC.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDC.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c
!i10b 1
!s100 IMUVX:d`8fQ24MO=^z6ge1
!s85 0
vLDC_1
IofJ<4CzI6DA[zino<@7k:0
VBXM78iclnNI5i@7<]55^]1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDC_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDC_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c_1
!i10b 1
!s100 cPJ<aM?mT89V=46RW5d_z0
!s85 0
vLDCE
IVSF4JYbhReMV52CYT4Ojn0
VjY[j;1JDJM0C6nk3`lEll1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@e
!i10b 1
!s100 _`7eC0eUigTgl;LN[aa:A3
!s85 0
vLDCE_1
IlCVHmoGiaVgZ=LgL`E59R0
VRCa1FPfAR:_^6S4Jm55Ln2
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@e_1
!i10b 1
!s100 NE@ikodK8cG847zlPE3RN0
!s85 0
vLDCP
IR;GA1AhF5LA6[h<0ZAKYd3
VfSD5SE2am]Gj9K3B96GK^0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p
!i10b 1
!s100 MKN7CSUHbO?jAHCEz7J^H3
!s85 0
vLDCP_1
I^0NB4BBhO28_mgBLHZ1^?1
V@oFAKSKiICk74DoQJbS:C1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p_1
!i10b 1
!s100 hzio<8C_kV063ON89C3_O2
!s85 0
vLDCPE
I8?i1[:PCSTgfa:4n^5JkL0
V4R<0AH3<PCgcL@171;2iF3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCPE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCPE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p@e
!i10b 1
!s100 J`hMFe:loTl2D?zmVVGCV1
!s85 0
vLDCPE_1
I4CPDVDS:<8j[QhM1L39O60
VkKeZZ_bljLU5YXSDWEf8H0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p@e_1
!i10b 1
!s100 A8VBR]L:2]IK]2OK2Az1G2
!s85 0
vLDE
I[nTo<AGU`e@F?BcGSBn0[2
Vz^zb?S6JSAZ0oeL8^T2N23
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@e
!i10b 1
!s100 joWgL=_B9S;B2E;4DgWkk3
!s85 0
vLDE_1
Iik>L_FHP4TzK`<MhMF;@[3
VN:97z^zMN5LI^SB5fjoZX1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDE_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@e_1
!i10b 1
!s100 _VFF:=3Hzi_R76G8:56E;0
!s85 0
vLDP
IAV=K2lRziB^SP[A?[SOF?0
VWB_jFdkV]JaI@7Q?XhnO23
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@p
!i10b 1
!s100 iB4A2i94Wc2`dDkQ]CC<90
!s85 0
vLDP_1
I=B2g_fc5TiPnWX>BGQ_8Z3
V@Vhe=0WBO_hLo>KN>AfKW2
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDP_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDP_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p_1
!i10b 1
!s100 C<Cf:72mEiJk_BzD_eDbc2
!s85 0
vLDPE
I2GDFb2YIIjl[ZCBU:mYmF1
V`^hkg_PIbM196@k;`zjB]2
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDPE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDPE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p@e
!i10b 1
!s100 ZnnL=D;b>2acYDCX[]TnY3
!s85 0
vLDPE_1
I2>_C2f;CI^7^U_=O>;mCe3
VdAoF4cHMC[X`cFFEGF^[W2
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p@e_1
!i10b 1
!s100 `KS2QPfm<b1SEoV:>MgI41
!s85 0
vLUT1
I48BfA[8zcW:]2bRF25VPz2
VBWXCcOM[Z[zV9HFgckNHP3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1
!i10b 1
!s100 Bh0nkQE5dEGHNKmAoodzL2
!s85 0
vLUT1_D
I;jVO?^YH?dzi:98khDSB33
VHhdRL0YZbV8EUz37@L8ck1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1_@d
!i10b 1
!s100 1@4=VXMmj1BULkD]dIYl:1
!s85 0
vLUT1_L
IK=Uo=KlF<@G<kFHh@G=z03
V3o4E8i52O6[k0;bYTf6?33
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1_@l
!i10b 1
!s100 Uk[l?4k6O@[AP56<kEdk73
!s85 0
vLUT2
IV:Ye7I9OE83dL`CWg348?1
VWW902<Knd@M1NJX6D5HA72
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2
!i10b 1
!s100 Za<oZFmhCDaYL9:5]EX:>1
!s85 0
vLUT2_D
ITVEU>UzYL=O4O]FZlBM9d1
Vhe5:PTk0]R_;i]1=oOlLR3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2_@d
!i10b 1
!s100 ;[k8_P0zJCKUonI[6GJRH2
!s85 0
vLUT2_L
IWd^8BEWj;lGnoE]KcdAT@3
V7HZ2hm1;5M;h_@JTz5>QB0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2_@l
!i10b 1
!s100 fIkbmSi:Vzo3iZWVARg]R1
!s85 0
vLUT3
I<n:A;g4?XR_;okhY`iFQK2
Vj^>31=FfaUG:90mDl3>7d3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3
!i10b 1
!s100 [ddR9UhCPE[hh;UG@JjT=2
!s85 0
vLUT3_D
IeTkH8]Q4X2jDdFCmW7Y_k3
VeU4H[f@J_Je[Pg:m:=Ikh3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3_@d
!i10b 1
!s100 NTDD5QHOYRoid[XNcIRob2
!s85 0
vLUT3_L
I9XMSi_k^^j@:nDd:^N;WR2
VB;8LmlKz@g;L1zUhBinlD1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3_@l
!i10b 1
!s100 omZeWfC]jgVZ;H_?LC^zl1
!s85 0
vLUT4
IeM25D[b4<V0WWTVGjF8?E3
V2BMf>7:4mfiiUkBc[Eg_B0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4
!i10b 1
!s100 l3XGF=m08X4h>5CLnlBL`2
!s85 0
vLUT4_D
IUmI3c9o0RHRY0?T4I0UW;1
VbjIBeg<0AK6=gFI<3C1P^1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4_@d
!i10b 1
!s100 h>T=FzAC6mL9Y9^<fE5Ki0
!s85 0
vLUT4_L
ID9;5?>612ma5IXiaP[B;13
VJO1IbI``ZI<igC>I04Xlk1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4_@l
!i10b 1
!s100 XEOUI5[NnRH?8FoejzO1M2
!s85 0
vLUT5
InBhj2DDd7I^LZ2Q`RmElg2
VCT4G6GH900B;Moz:mM=;J1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT5.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5
!i10b 1
!s100 WE<aU_169ETkO00HSC:o>3
!s85 0
vLUT5_D
IDZHamGHRa0b_kzzbm4N<<3
VC=34U@^jEYLcg84M:;;HP3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5_@d
!i10b 1
!s100 RO^2Ka9aXA5MdSIcCc5PM0
!s85 0
vLUT5_L
I`I27Lc`H<4LlUDAidRz:b2
VZFLH`bR=elkiCe5dU^2YD3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5_@l
!i10b 1
!s100 z]jeg80P]Y8<]X?PXF`T63
!s85 0
vLUT6
I`KhZ2PnW9<HT2NO5mH>Pc1
ViH54fSDYli8^iVMR71_mB0
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT6.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6
!i10b 1
!s100 I8PX[amWYAzhc5glKoB200
!s85 0
vLUT6_2
I5I02[jMeGKb8FG@a3FP0n3
VZFYhC83XzfiQo0W_hS=`a0
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_2
!i10b 1
!s100 Ag91@<VoLJJ^gh=CN^EVJ3
!s85 0
vLUT6_D
I1h76FN2b3mTg;njd339l13
VRm6a=ACaAIjUL6T>L8dH?0
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_@d
!i10b 1
!s100 ^gIeLYdO4:PkaJ0keB>^i2
!s85 0
vLUT6_L
I4S;gm1n`lO7MeL<X0]0W=3
V;@n`1JNOF8JPDViO<oTEl0
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_@l
!i10b 1
!s100 jB2N?h7ViB4>[LJHLfm8D2
!s85 0
vMCB
I@PTFU2OP:6DlSclXZ5zHQ0
VXn9jQ0_ZKUZc2TH2NZTVO0
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MCB.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MCB.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@m@c@b
!i10b 1
!s100 eRjWZPLHNK_f:YdT@FU;Z0
!s85 0
vMMCM_ADV
II1Uag0=Wf^MdzILDY_FQM0
V7g@G^TgM4T1Bc?cRgOPSP1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v
L0 101
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m_@a@d@v
!i10b 1
!s100 `KlYBGVng=>DPm^[1KiYF3
!s85 0
vMMCM_BASE
Ih?biie<QJ1<SAKhHzQf:50
Vbk8^1H3M9NnEHFljNfGa@1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m_@b@a@s@e
!i10b 1
!s100 b7fNe5HT=@aZzeg_eChF62
!s85 0
vMMCME2_ADV
Ifi5_eJ`FVoUN:JB7c@aE>3
VeQZh2M^VWSZdH4k>`HKIl1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v
L0 118
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m@e2_@a@d@v
!i10b 1
!s100 9@J^n0<=B9QVP:<U2`TZn2
!s85 0
vMMCME2_BASE
IU[@P4SgFLS8?8023UL3hb0
VU^AY]G>W`DI]C=^X0@3IF1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m@e2_@b@a@s@e
!i10b 1
!s100 MCVEf1EzR<a[eZ=Z1]`Cb3
!s85 0
vMULT18X18
I:c9_E1bE^nKlkT>PfMSQQ0
VQXJMaBF3TJ:A5V4cHzFKV0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18
!i10b 1
!s100 RJi>_9:S8h[FKULYndXF32
!s85 0
vMULT18X18S
IH9BGCLlYfaMzmzIL`g]f22
V`[N=3HAni9h^oKMFN<ZIJ2
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18@s
!i10b 1
!s100 <gMVLg]U=5GWa`e?nIigO2
!s85 0
vMULT18X18SIO
I]AI_UA;bbm[H_5IilE53@1
VJCKn`_N<P_XA^C1?XR01?3
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18@s@i@o
!i10b 1
!s100 OF1X2>3f3]id[g>KIhe593
!s85 0
vMULT_AND
I0L=eWGmi3[Sa2QV_aZZBR1
VaHlJhF9@LnddnfJTEzB_W2
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t_@a@n@d
!i10b 1
!s100 ^>6:Dl3T:cnnh_NKS:o;o0
!s85 0
vMUXCY
IO[6QGk;X^36?[1V<zZ<fZ0
V:>CRA@0^ie;bFWVZDFRj@0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXCY.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXCY.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y
!i10b 1
!s100 WD0=PLlj`?J@A?PR`B^1D1
!s85 0
vMUXCY_D
IYZoj5K3bL=2_eOf>HD8n22
V=bi>2;Z@jAdg9R6T`C9_C2
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y_@d
!i10b 1
!s100 :7Amm2Wk6WWD=hbPXUMaB3
!s85 0
vMUXCY_L
I<HZH>e95nO<3S2GTdZ@QF0
VoTB29Y;Z]XG4=TQTT6FbC2
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y_@l
!i10b 1
!s100 fJJgmXcZ[ib]gP;QZ];Qb0
!s85 0
vMUXF5
I;:^2C@UC;M6Rd7]6kj7kE3
VbLQ=G:jdh]:mLFe;IazlK2
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5
!i10b 1
!s100 C[QDcYeT>ioR:31EI?@cJ2
!s85 0
vMUXF5_D
IFVODADcRR5^bRD]ONJ:8[1
Vcn<`Z6L_kQ`k76>PcY2g70
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5_@d
!i10b 1
!s100 fE:b9YGoYVzCV>?^az:mK3
!s85 0
vMUXF5_L
IO8XI`U@nJkC_J<R2kWj=M3
VYzf4@oFk4mMfA5<jNzl7j0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5_@l
!i10b 1
!s100 DTEcBAaLWzDFgfZM1`Mam2
!s85 0
vMUXF6
IE4oW63Y21nO?g@9:eB2mE0
VETB3Xf1e:2aCL97f_XLkK3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF6.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6
!i10b 1
!s100 zA<>QdbE[Ae6M]OiM0K9J2
!s85 0
vMUXF6_D
I;>d0P4_;VMfza1LM>SjCU1
VOTMo:Bjj4HM^@KmA@IOgh3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6_@d
!i10b 1
!s100 @;kPYJeHMl0h`n[`IWDM]2
!s85 0
vMUXF6_L
IOWXXJ0=cjS^[jDYZCg01f1
VSO:lXdg^5hoc:3P5zK]8C3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6_@l
!i10b 1
!s100 ILGKU5E8l:0Q=ChMJlMD^2
!s85 0
vMUXF7
IjiG:j<^QTSMAdecffFS^c1
VY`d@9nLeE?W<HgfEAb`aj1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF7.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF7.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7
!i10b 1
!s100 f=T:_>147oz1jm24U<0kQ0
!s85 0
vMUXF7_D
I_ibRhFi:0G4kBo[`PJO653
VVeZ=9Fko^kDV;Q:Nb>W1H2
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7_@d
!i10b 1
!s100 cT:lQPbdLVP^MG2:R8o?21
!s85 0
vMUXF7_L
IbK;M_cWUV^EfLHL=0<ODK0
V8G9c<Zel65W_G]RmAO4h:0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7_@l
!i10b 1
!s100 UDk?ETiKK?DbR>fF^dSm22
!s85 0
vMUXF8
I0`3RakLl8mC?:LEmoD8kO0
VMzmSZ_DBNP;L7HKFUao^E3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF8.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8
!i10b 1
!s100 <WgD4`TkmB<HSa[@ViWdn2
!s85 0
vMUXF8_D
I[`nlDd>mZkjhEFDh:l:gW1
VTAX86]_T2;GLCP[=_c1`?3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8_@d
!i10b 1
!s100 meT>j:2?dF8<47T9UIha41
!s85 0
vMUXF8_L
IV_R[^=[WHn7X>ji:TAgza0
VI^S;Qge5f2hNV1EifTSnj1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8_@l
!i10b 1
!s100 8K`gF5Lg>jQ5Ci`9WijOR1
!s85 0
vNAND2
I?`41^C9H^46_?oHah7V_O2
VQ74Pc7AMbLkz^SXW4H0Bo0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2
!i10b 1
!s100 KQG4^0j?M94b`kETac@^M0
!s85 0
vNAND2B1
ILQhY38lY7K0T1mV07jjGa0
VP@fP0JO2MH_XdAYXoo`Z?3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2@b1
!i10b 1
!s100 DHCaTnLR:o?5C8jV^LmJ82
!s85 0
vNAND2B2
IFekR]0Sh179gm^oMPXVjJ2
VX`<H6jW;>>7G1JdcInn4U3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2@b2
!i10b 1
!s100 <bfH@>WzhRVAb0917gPdn0
!s85 0
vNAND3
IIAl0Md9Uz?@?ZT3Ta6Unb3
VXnLc^LHDM:6aeVI`ZPP]d1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3
!i10b 1
!s100 [gTh<Pbz?=Id=TT_Z4^W?0
!s85 0
vNAND3B1
I?odbUijdQcdiW4L`A7BjF3
VmPNB4S2=P4SlK]I`YcKZ=2
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b1
!i10b 1
!s100 [1WDODF4;i8?m@C>4k0<=1
!s85 0
vNAND3B2
IFZH9P=5mTCiOLCc1S:X920
V_Zz`TJImzH_P02]D[9fUM0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b2
!i10b 1
!s100 dQ^jZ30neXkN6LoUTV^3n2
!s85 0
vNAND3B3
IIP:3ORZDRA1LLFDVfSOhT3
V:0<S[K62X<7Z>95MH5I0@1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b3
!i10b 1
!s100 :eEYYjMVzid>E`0EY3m2h0
!s85 0
vNAND4
IhA0LMH;ILWT>>]5L7L0RZ1
V[f3X=AAl3G_9<ho7k^n_K0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4
!i10b 1
!s100 1:K4RJ2zUMgeoLc2W0?<61
!s85 0
vNAND4B1
IVGb_hWO^;If@VSh>[E;gA3
VYmX3Z3DK3jOXJf[_DRQP60
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b1
!i10b 1
!s100 hMUDKlS`@zoVbY?FABUXG3
!s85 0
vNAND4B2
I:7NNUZL^lNJA5XH6Kh>l30
V;126hz_Q4Wb^8enLOf6b?1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b2
!i10b 1
!s100 coiYL[7dMi3]LJ2oJZ;8I0
!s85 0
vNAND4B3
IPaT??fS;0Zz:dDEiJ4kHz3
VzQZfDkYAi^Ja29EDa=nQf1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b3
!i10b 1
!s100 3B]QMDP<T@nYI1Uo?VL582
!s85 0
vNAND4B4
IfG?Zm6o;:O5aF^aX;311V3
V7XiWB_I;EDYMKlFL8lIG=3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b4
!i10b 1
!s100 9JG;:XH_8X;?`:hJF41303
!s85 0
vNAND5
I6hFiL1VL0Ymm5nhTFDNh]1
V8NXZb8D[OkGi[mmL400>Q0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5
!i10b 1
!s100 >Y^U32>kaj7Td14fEC[m^2
!s85 0
vNAND5B1
I3]T<hYf8g:SiUDEOX=hoa3
VQ>EFQ3JR=lEXCP[@[[5S13
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b1
!i10b 1
!s100 AHZfXaRhmi8kT>TVnFAz<2
!s85 0
vNAND5B2
IllPHFagOd42=TMbhU>NDG2
VUSafmL0>7NFQGEY`X:RkC0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b2
!i10b 1
!s100 Y@Gz_L^gDWcJa>LHk:[NT3
!s85 0
vNAND5B3
IC;k9k_ZUTYHVTLHYjOJ:e0
V1f7PTT74P8RN]k6Q9CPze1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b3
!i10b 1
!s100 2V1YP;HJDUePzTPET<REP1
!s85 0
vNAND5B4
I81V[7hAh^ZU?7:el3TZY>3
V3n0@l5]eU7kQ2Z:mOH<Nb1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b4
!i10b 1
!s100 J8F25FJ[fFYRZ;if]]BIJ0
!s85 0
vNAND5B5
IOXiaj]HQ_g6?0AZafS_:I0
VbZblUScZJ0Wzf478QM9@82
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b5
!i10b 1
!s100 D6c;2]DU7ZOMTCc7jiGd<0
!s85 0
vNOR2
I=z=^hdnVbA?4JMAS76Fj<2
V7DSfZ>;>b:J?Fk_FjzM=m1
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r2
!i10b 1
!s100 ]k1[O;B7m[;KZ0T4o^m1U1
!s85 0
vNOR2B1
Io>XXCa?NNoRjmU<=No==O1
Vgia3>Fj]7<fk562Vl?C=j0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r2@b1
!i10b 1
!s100 hF01<hEa^FX@ao?FRN4zM1
!s85 0
vNOR2B2
I7VAS44GIm@lSlfFd4NUCF3
VCd8i1j3KZIjf^EG1T=YH51
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r2@b2
!i10b 1
!s100 RmP`TjMf7_AdEgc^LZL4S2
!s85 0
vNOR3
Im^JINi`WWoEi2QVYY37gP2
VS5JD1PC7C95=;ncSWV?@62
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r3
!i10b 1
!s100 ;g:ZCgb3W8^T<Iaf0S88I1
!s85 0
vNOR3B1
IQ6g;0fH<5Q9Md<[l>8^<o3
VzhBWif3[fg2ZAJ1QXlBZ21
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b1
!i10b 1
!s100 :Hnn`TMPaSc^T:O4^N9<g0
!s85 0
vNOR3B2
I>oZhDJFj]0G`BgAO5L95f1
Vc[PG_C7Fc@l8<5`9MSK_40
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b2
!i10b 1
!s100 Cm>n;;BH6LQ118c;NmnHC0
!s85 0
vNOR3B3
IQ1Sg1MikK_A[GXAWK0T=]1
V5P9V0l?SinAA[6DEg<>T[3
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b3
!i10b 1
!s100 7gaaS`RVnKT6H^:6PcSS42
!s85 0
vNOR4
IFzNhPAkITbeRAH:=?``9d0
VT3g;RV_[kYEndoeRi9D>d2
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r4
!i10b 1
!s100 gXHGl7YAa][njTFSVibc21
!s85 0
vNOR4B1
IVhSL65?L=nJ1lXhYN<]XO3
VSnZD[g^>[Mc=8[ClMFW[m2
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b1
!i10b 1
!s100 kGgmDcRP_zAnUDeW?cj@R0
!s85 0
vNOR4B2
IB03WF4;cEb0EDgZMNEMJg0
VCU>W;KTQS2i6WbYV:hO4d0
R1
R38
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b2
!i10b 1
!s100 Z:U1ga@`oJ1`Y^Uj[anc31
!s85 0
vNOR4B3
I7K7lT9PIh291^>9Uk7AaD2
VNeFK?ooFOgP?f?P71lU@U1
R1
Z39 w1381681116
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b3
!i10b 1
!s100 eWQjEiC0iaEi6l03YIY5N2
!s85 0
vNOR4B4
IL;AC;i4J^WkI;>f]Zjc:^0
V3`28RUL0zVJ0MUcZ^:Bc[2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b4
!i10b 1
!s100 lUo_NbZCIcOha:BF]6hMa1
!s85 0
vNOR5
Ij3ZO07j6=mk;Inl0fZdI[2
V>>RKbRAYbGDAhF^dTToFM1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r5
!i10b 1
!s100 2iV[XoWb@V`nGO[_T1T5P0
!s85 0
vNOR5B1
I=bkbidW;oX89`R3Ee36C`2
V=1oZ9G423KeT6Qm^jMLO53
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b1
!i10b 1
!s100 zHS^IacGc9dlL5^]P8SG`3
!s85 0
vNOR5B2
Ijne3Nfad>KKhG20P;>V@91
VFJh809XcN1:f@o2Yj5Q4?2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b2
!i10b 1
!s100 RP5hAD;ifjzgLdYQFhWlz3
!s85 0
vNOR5B3
Id:G6GlP9PbFb<TznY6Kn:2
VCzzY>E3C<iY43O<HN`Y6`3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b3
!i10b 1
!s100 ICPZKY^ECA55hFU]O[M0b3
!s85 0
vNOR5B4
IHWO?nV]Ogld?K6L<J[O<63
Vo=C1?E<P]@9ZgAK0en`@Y3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b4
!i10b 1
!s100 zWmTcf6O5P0A8?b369nW22
!s85 0
vNOR5B5
Ilh_PFh<deLTlH?ldkI7CF2
VDPLA8ocViPHoLhANORzeB3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b5
!i10b 1
!s100 0@^?W]TLQRd`K9b`FI?d40
!s85 0
vOBUF
I:BImYKFk2]G?goLe:LzR_2
VjI`E<U2Om;iRg>n9LRa>X0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f
!i10b 1
!s100 ]cOe<V20ck9I[85C^dFT>2
!s85 0
vOBUF_AGP
IX=KBZ3zD^PRC1PB=OahWo2
VPkNGOTP]ML`Q^83TCNjjk1
R1
Z40 w1381681117
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@a@g@p
!i10b 1
!s100 W<SHm<O7VTFHzhDLEP1T=0
!s85 0
vOBUF_CTT
ImDXkFdHUN@f34lhhi3;D;3
VPAGKIHzdBEE[PSQc^;=^a2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@c@t@t
!i10b 1
!s100 57f92iKoBCHBS?<i1nPld3
!s85 0
vOBUF_F_12
I[OiQS=XC7FC8K?;?>JQGo3
VzLPA=U?]Oh4R2c<0oPGJS1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_12
!i10b 1
!s100 >leDmoH`3[ZConTc3SE`V3
!s85 0
vOBUF_F_16
IPVQhlooFIdWbWDSDBFXH70
VgLlYRGYh1CT>n3]_0benD2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_16
!i10b 1
!s100 WEBYL;BUQ33lP1Oj`X3Dh0
!s85 0
vOBUF_F_2
IEik]`ffH7iIS<^no37R;Y3
V0jZRGHQng4Z=;lV2XoLD=3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_2
!i10b 1
!s100 lD6bAWGF0_EmoegoP^PQ71
!s85 0
vOBUF_F_24
I?]jQOgBPSEWzToC=U:aNH0
VTMUX2LM;?DQl5ezag9Z`c1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_24
!i10b 1
!s100 a]RzoZHE>4]I]zJLAKAJI1
!s85 0
vOBUF_F_4
I_Tn?6^86j]fPHcYT6^KRD2
Vld^Rb`O3igcQUm9?]`7nA1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_4
!i10b 1
!s100 6@]9zYiT>L_KUo8RlKcdz3
!s85 0
vOBUF_F_6
I_EH00Zg>U5KS;ZAKzXiXC1
V5Z1fM6lG6;J4<>b0za5DQ3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_6
!i10b 1
!s100 T?9jh[X6T1a4iE@jN1;Q`2
!s85 0
vOBUF_F_8
I868]NKGZ1KFA4;z^ch;Kk3
VKG@T1D@jfi8<@9>Y0ooLF1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_8
!i10b 1
!s100 _U51z6bgN8iY]P4QA>CfF2
!s85 0
vOBUF_GTL
I7mKl79hRS5Bjm[o5@og`N1
VIm9Q?BSNJ=HPGc7;OKmnb3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l
!i10b 1
!s100 NJZ41B>B96j:1:PUomLo?3
!s85 0
vOBUF_GTL_DCI
I^;m;R`f8P<Q79];PCO9af1
VXg8Vm`RXJflEQn>V_ELII0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 RmzOQ0>?VV]Nj[8K6z?Ib1
!s85 0
vOBUF_GTLP
I4UHcRh9362LZLo^IU[V7:2
VlZPDTmEJCgSf?3F<JR5<j1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l@p
!i10b 1
!s100 5ZkUho0=z5jj79=j3F_1=3
!s85 0
vOBUF_GTLP_DCI
ISPmP8z[1GBQ3eWeI15moE0
V1fhdm?GH05Ao4ECV=l^;<0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 Z4Q2CUm0hBHUNf:i`hLdJ2
!s85 0
vOBUF_HSTL_I
ITL<@dbZPjEiLVkLUBjBf=3
V]ldg>D@C0e07P;WLaA@9P0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 379KNiRDNba9OdSPgWVbY2
!s85 0
vOBUF_HSTL_I_18
IjibCd173>d5HSk1za@Xzd3
VL8H5k1ohV4UCgS0PcRD<L1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 lQ<Z43X6n[`gOFZ4V3:`o2
!s85 0
vOBUF_HSTL_I_DCI
ILjz6liAP11BVIg1Ol7Wa90
V;T`Vif9I[B_h`1RN^OB1W3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 R4JDCPU`^XPiA1hn3]gbP3
!s85 0
vOBUF_HSTL_I_DCI_18
I@0fXR:8J=Q_ToI2zkV1E00
VFhnL;:Nf8`]cHnc6^2>1L2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 ;L7z30L_T1L:A1POO6<6e1
!s85 0
vOBUF_HSTL_II
IAkD4:zZ9RnBiLHnPbJV1d1
Vc8f?d5GmAjmemo]kc3[ee2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 ^naCZ?PU<F3lOC4U^XR<T0
!s85 0
vOBUF_HSTL_II_18
Ig=H@ZcV=2oWCWCdJ24U3o0
Vk;4250PYh;[HoI2G<5lE[0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 IS0moOO^3BQ@<dVNj689]1
!s85 0
vOBUF_HSTL_II_DCI
IM=28mO35nQnkHo]4Xj;K^0
VRPz3fQoP<>FdSXN[FeQ9I2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 4T;SBc2LZJ:X^`3GWEAz^3
!s85 0
vOBUF_HSTL_II_DCI_18
IjAW908^_CMa0@M^W41=PX2
VB[hQ9JWCZ4f1CCzbB>>FE3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 BF]3W[<2b6]2dSTzb@Ql12
!s85 0
vOBUF_HSTL_III
IGmeC2YVi2MC0QjZ0=2IOg3
V:D3>1Cf<_kK09;zIX_n9n0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 BgE1kFkH56;7c`9gMOjjX1
!s85 0
vOBUF_HSTL_III_18
I@8Jlc_7m@0aUR:D[jZ7kZ1
VTXAiW`Y^21P63EZSMP1MS2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 ZL9H4l?ASfA[S@BPc9eBP3
!s85 0
vOBUF_HSTL_III_DCI
I4K[AaG^77^S5E?XO0GFSd0
VAC5T<NE8>W@GRNYERY@hS2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 ]d5c;zW0Noa]NYBA@LOE80
!s85 0
vOBUF_HSTL_III_DCI_18
I:Mc_R_Rbb6ibG@j5;TK@C3
V4TMn9Lz1h^>UoH:WWC=9n1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 2n`T7CPFk1lXLnWVd50cQ1
!s85 0
vOBUF_HSTL_IV
IB9acHM@Y<z^A[JYQUboCf3
Vd7D2;=cOmmT8>3X]VnNNg0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 JkN5^DJN9<Sl30zH?RzG[1
!s85 0
vOBUF_HSTL_IV_18
IYTVLMDT`A3S_38U4NGXEC2
V]<FKBVeB:d>9Q=2[l4f8<2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 2cSzj]Ad=YdUFB37<z;;O1
!s85 0
vOBUF_HSTL_IV_DCI
I?3[dK0hG1XNhfVYE?RZnl1
Ve6OJClfcoOeEgFQOOST3m0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 ;c^7a_4ZAzc<>[JIzT35M0
!s85 0
vOBUF_HSTL_IV_DCI_18
ILJad@IbT4dYd<>^cF7e[[3
V`IUjE>]ac998=?CfB2GB41
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 `o=<P@:VgGmFh1V?g`OlZ1
!s85 0
vOBUF_LVCMOS12
I2UfhLKRPl^k4e0TMW3AI62
V?Ef2ER3X6PWAESM`6KlVc0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 `P1YjJVEPS;KPG10fCCO90
!s85 0
vOBUF_LVCMOS12_F_2
I0VRgLLbb3hhEP:`A77b:f1
ViPc_[d9N<[aY>nMmCdPMh0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 WVF:PezI56DNAI:cHbYAX3
!s85 0
vOBUF_LVCMOS12_F_4
I;6Q:e4UTcXbY8?[QTeYG[3
V[En@0:D4DZiEZJSim=2K:2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 _<bblK3?mfKW2=UWnLiX43
!s85 0
vOBUF_LVCMOS12_F_6
IJSoVKAoY>R9RX4I4=n[3e0
V[jcLjM<Y[6dj[2eQSgG7_3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 0GXC6ARo]E>e_Wa71dic?1
!s85 0
vOBUF_LVCMOS12_F_8
IH<V8lPle5n0?hT8cCG1dL1
V=39Um^6CWBCm<Y2X6>2L?3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 8FiDE4_g__6F]D>:9FoID3
!s85 0
vOBUF_LVCMOS12_S_2
IJ1UET[0Gd=Q4i@z3go9_H2
V3ENNN]alBd1RLl<c>KKQ_3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 DWLm2eQ2][HX3DW^<nkMb3
!s85 0
vOBUF_LVCMOS12_S_4
IHi:hE?FUH^3zJ6cn6ZTR[3
V:kzW=E3G?iKYPf303@`:32
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 bRJ[`5Vk?eiD<ATCHOoO:1
!s85 0
vOBUF_LVCMOS12_S_6
IAl>CiETmzAk@jDDk9G5;02
VZH2LQ23=0KDZIaNz<d5bY1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 CZXz?`OOhl`e5LM347@E82
!s85 0
vOBUF_LVCMOS12_S_8
IzbhQ<a^QaF35f4SInk1b03
V6f2M@8GeCiBm=EiWeQ;[`0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 P6P`jjMCI9l]6?aoU<Kfe3
!s85 0
vOBUF_LVCMOS15
IQK@eEcVIA7dn7PoL=oaRI3
VOLB^Ei@`nfT16YR1@5j=:2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 _Hg:lUX4SEm0RnXl5U33e3
!s85 0
vOBUF_LVCMOS15_F_12
I8m:BdC0nmbHkh@[FU8Yg]0
VZ;fB=<fYYEJHYWDTFlF]A1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 znkGiZ:T:OkGYJaHFfNho1
!s85 0
vOBUF_LVCMOS15_F_16
Iz=[6XMK15LbTXHoR499Yz0
VlTd24?eLHX`MAk8L3l62S2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 OhZOh78jIG^IiU]VORmc<2
!s85 0
vOBUF_LVCMOS15_F_2
I8Qed<[`j<PUQE9S4EmVkO1
ViWL9jI6j?5To9>P[2=AeA3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 HLJRo7e7UD7S]Vdi<nIkR2
!s85 0
vOBUF_LVCMOS15_F_4
IJofFnCHjAT]39e99=l<da2
VF`mGzY`iOcb2EG?I[W:LX2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 5iUbF8cink>K?^4b>@TD81
!s85 0
vOBUF_LVCMOS15_F_6
Id`nFFZglPJGeUzK;Tk??I3
V19?do9Pzk?877hmPfAzdE1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 U=1>O>ARHgczCR[;G9d;F2
!s85 0
vOBUF_LVCMOS15_F_8
In_U1fG8X511nK[gKXKD@h2
VEZROODhMQEaANoV<ca_CG2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 Q`_faI9PhR0WQ2JX?lUhi1
!s85 0
vOBUF_LVCMOS15_S_12
Ijf8SJeG3SZzmj3@EfN4oC0
VCe6Db^lBaGAV6Tddo99SX0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 lTEMBB`eC6OD:`X=b=a803
!s85 0
vOBUF_LVCMOS15_S_16
IW[7LQ96AbV^bahg?[:c8V0
V0RoXHPK?Q]OJD[k7IW0dg1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 _ZhigG[B4^9cJEB8@gGoV0
!s85 0
vOBUF_LVCMOS15_S_2
I9VhEWh=HLh=zghjeP^LSe3
V?]HV117TkH28;3LaVKd]S3
R1
Z41 w1381681118
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 QRHF;`3JL@B3mli`dH^lK1
!s85 0
vOBUF_LVCMOS15_S_4
I]LFMzM7jYNO4nkoQhG4LW2
VKbB]8b;6678a[:dl9TJI?1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 Q=mZm88UCSl:AOjjd`U5S3
!s85 0
vOBUF_LVCMOS15_S_6
IaCEe4zJ::c3U<CI15YLh41
V>7I6Fa4z8K4GZVfY]7nd<1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 Soi6gJU]JeKIecmHGA@T=1
!s85 0
vOBUF_LVCMOS15_S_8
IXzeNde]GcS23I0nmGcLIF0
V??g==0KmeZ=AJTSPZngDF3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 4hoW@oV3C?AbI7OdB[K9J3
!s85 0
vOBUF_LVCMOS18
I=<U`MXizTl6nn5jE6YUnR2
VGf1[^12c9e<K[5hDQQBRQ2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 M;laZQ18Accch`CPCEfjD1
!s85 0
vOBUF_LVCMOS18_F_12
I=W?mfgBSl;W_jaClzNCG:0
V9N<aI@c0GaVcdo=iEEh2K3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 2ddgCe6nlV0M=42Y[Fg0X2
!s85 0
vOBUF_LVCMOS18_F_16
Ie]nm^<0VEJ@66OfBOEQ_30
V2JJhjkiTi7[Kf[2NPH?6a3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 19`c@^?R95LLNZ?fc0aR`1
!s85 0
vOBUF_LVCMOS18_F_2
IcFlO=1?dZB6LGZU_WDj]X0
VMgjC:F6i;c6_C<lConXzc3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 Oa;M=CE_AkJne7R:eQL5j1
!s85 0
vOBUF_LVCMOS18_F_4
IGUele[f`0dQ?iAo;Qeig53
VXL?;P:1YRXN2nhYzXhZEh2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 U6B??]NVzQ9a>?Vz@`F=X3
!s85 0
vOBUF_LVCMOS18_F_6
I2FV<=J24@Efko51UL4iS?0
V4KU;A]WmdAC15R@4efR6K0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 :lb18Oh8Fz:gONWk2U8ah0
!s85 0
vOBUF_LVCMOS18_F_8
ILfAR@0VD2>OF[2V<01h]k2
V9Sh=?c3b[L2KUU:J8EN1Q3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 7Q_<hIL5h9UH1OiUgHckG3
!s85 0
vOBUF_LVCMOS18_S_12
ICE0?PEPdd0Id>_:29CfcC1
Vd;eiJOmIRj<h^oV4HU0SW2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 [BfaeXPLS=S:L`^^3Mo@53
!s85 0
vOBUF_LVCMOS18_S_16
IeXRHEn9aL6nebE42[o@dh2
VkkA]jWD`^=l]i8V>U2Ug@0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 PIbA?^oJ3Fc3TUS<0@f=l0
!s85 0
vOBUF_LVCMOS18_S_2
IK83^gcWAbPV5caJR;T3`=2
VUaz=ibL1TGBH8zA_o[EgY1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 UaMl6V2B2dEP=bcdXOdCF3
!s85 0
vOBUF_LVCMOS18_S_4
IDnTV5Jb^8oIjEUb<XjhiA0
VW4IXJlN=:a?[@a84H;Y_F3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 @Ek9MAh]_VzK_Nm971V_k3
!s85 0
vOBUF_LVCMOS18_S_6
IFBPe[_87lmjS34Gd^`QJW3
V6fgPfdCKzQz[Bg=^7Y:TR0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 >@Ua_UYlaDZaK5l=L2bgl3
!s85 0
vOBUF_LVCMOS18_S_8
IfKQGgWY09i;f<U62K]?dE1
VdmGT2:7443=eLOREhaFka0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 =]82KM_0ZJ9_gnY<iz4Oc0
!s85 0
vOBUF_LVCMOS2
IOeZTXh7ozGSHiI[X70fE]3
VSIikHniX:2?CCOCm7[:7>3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 JZIK2;1iW=^SiQ]`V6kgP1
!s85 0
vOBUF_LVCMOS25
Ib`Nb[3IU_bSmAU35=`YG`0
V<9df;d>Wz:?5KPP@S64Y;3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 k8WE^nekiD@`[`_HGanPW2
!s85 0
vOBUF_LVCMOS25_F_12
IGSJkiIgZ14Ud4Ea9d<Lej3
V6P;UVR`3^mT]2nz<jCSTP0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 _WjN2fJDRkdBUMWE_g7X91
!s85 0
vOBUF_LVCMOS25_F_16
I^]:@lhoJ=YOmaZ9dbTFoz2
VzGX<30i?>KKgSLacLQ4Yd2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 1db_bkURJOf=emoXFJTb:3
!s85 0
vOBUF_LVCMOS25_F_2
I37JPgKkGkBlEmn;BnI>S40
Vg=7B_S73U01n6[fSo4PUX1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 7iik]CeRiR:E8dl`z?X8=2
!s85 0
vOBUF_LVCMOS25_F_24
IWF0^kP2=a[Nm2PNimkl4?2
VEm;8oi]FT7KKLk]0]<;4[3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 _iJiFoHgE>DH^EjG9PejX2
!s85 0
vOBUF_LVCMOS25_F_4
IIl`V=nCf3jDl2`TJ7=f;13
V4Ke9^MKbzLA7^LJle`geD3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 =6?@JUZBn?CV0igW9[oXK2
!s85 0
vOBUF_LVCMOS25_F_6
Ij^hB:Go2`T8d:@GOS3d752
VNf9lCO4g`XLa734bSmjPW3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 gIY0<M[kFLXJclHQoI4MJ0
!s85 0
vOBUF_LVCMOS25_F_8
IzKfSSL<Cc8?PNKXK7X]nn3
VO?@<e8DhF`1F0G_AA[=CY0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 PDGNg0<?K>TeG4fCzE6?j0
!s85 0
vOBUF_LVCMOS25_S_12
IhE3MO[IZ_@SAm4O4=b]UG0
VEgCFHmDNdc7a[gnniDzN`1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 dXdn^FfZO]AgHRTdDPhVA2
!s85 0
vOBUF_LVCMOS25_S_16
I9a=;^?J22^B4UEQCW5hIL3
VJ4JhL^]M[2RaCme9j82_[1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 >aKMH5gIz^[ZkA4Ke@P`O1
!s85 0
vOBUF_LVCMOS25_S_2
III2LCH]U;l7:?TI5U?^J60
Vk?W7`NMb]dIlU@3G09?R91
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 cTeT57NLXazESB@8kBO:?3
!s85 0
vOBUF_LVCMOS25_S_24
IhDJKI2nI`oY]5852dD5U33
V9JZ>MohWG^oBaJiGP]Dao2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 :`XhiE:ChB?==ei]]?=UI1
!s85 0
vOBUF_LVCMOS25_S_4
IU:g9[81JLX:Vf9YH9Z7W52
VZ[cD7h^_DJG5om2Qzg09g2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 ZN;<H^G3JPBJ>d>>3FFK>1
!s85 0
vOBUF_LVCMOS25_S_6
I98>6UGQABR0fdJ2c>>7`A1
Vf9YK3ZjciLO4KKi;>ISh]3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 L;zS_TInkH:5H[BUmcB5:0
!s85 0
vOBUF_LVCMOS25_S_8
IOQ2AiH_YQ_7o7C<18Hn090
VN:H8ihceC7Y;X_?fB>UhV2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 >cnQIAY8encgPIVDfOOz`3
!s85 0
vOBUF_LVCMOS33
I8dddkWjJRK=[2[FfeQJdP3
VhVlOW4]:c7=<=nna50_cZ0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 HFd?j2?g_<m6`hR`@BNfG2
!s85 0
vOBUF_LVCMOS33_F_12
IkYk5z[DQh]N?XjX=_UmAR2
VXQLP3URIHDbbTY=PiLVDO0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 :3Al;Nkj5I?1[Z6EL8ZPB2
!s85 0
vOBUF_LVCMOS33_F_16
ImfFnYmO^>07MKTUK_z0KX0
VkjZUjM@YOZ1C]Lj[3B_>W1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 LkekQKoQcH6lO9<nGD1Hn0
!s85 0
vOBUF_LVCMOS33_F_2
IJICilWeXjbi:kFY0WOlAQ0
VZee0WoV;agmnT`D4jf:hc2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 UK=;;1APh_[Df3Qa[Q3lB3
!s85 0
vOBUF_LVCMOS33_F_24
IZO0j`XajoGiL529of`=3a3
VghXn?M71ZaRD0mHhQcO@J0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 5dh:fQg36E`JLj?U=WH8z0
!s85 0
vOBUF_LVCMOS33_F_4
I[FTN`HJ`:5:CIncW[ARn?1
V@Om<Uih2L_Va6c>7ViQ[X0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 PW=X5m[8RSBJ1DE5Y6XY71
!s85 0
vOBUF_LVCMOS33_F_6
I@c0<_MAXilJZK27X;InHn3
VlXQA[TBi5FGOMjMY>4j5W2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 <1PS2<@eVQQ`MX2U3:[jA2
!s85 0
vOBUF_LVCMOS33_F_8
Ik@R5Ykl<M0Jj1oHdSUAP30
V55LjNGN7^SZT:En5VAiN43
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 L^e7mgX>T3mMRa506h1lP3
!s85 0
vOBUF_LVCMOS33_S_12
I:haSfdG32E=DWDVSGVUVi1
VnDO;_Mc>oQ]4Pi]d7OYeJ2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 ]MMKR9T@8ECEZ=GkNja@S0
!s85 0
vOBUF_LVCMOS33_S_16
Ij9GcY6YGL_<4EjhK=o:E[1
VB97P_f;Y]jciB=W>eNY^j1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 PCP[fMKIfjHJlC;P_J12Z0
!s85 0
vOBUF_LVCMOS33_S_2
I2n:=>2QJeiEDn@^YmFk5`0
VQ0MYB151RM`MjS_H[J6A01
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 AXonL8N>B<1lPiYRXbh8a1
!s85 0
vOBUF_LVCMOS33_S_24
I7[Um=1nNEZCa=XPLG80^:1
V^hmhAKmE>Ff6e8NU_bFGN0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 23ji@fPocg?QV:Q52>6a72
!s85 0
vOBUF_LVCMOS33_S_4
IZV2deTGCM1bgNP5=O>@602
VW`0Lo4bXAVEoK5BVl27ZN0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 DnX4m50=2NeB_MZZZ7Th<1
!s85 0
vOBUF_LVCMOS33_S_6
IlibNG2e:S`o;<i:>hYz3F1
VJJW?DcP^XI0dRI5_8T7^72
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 [8dgFIYE4;R]Jk>kGgKFz2
!s85 0
vOBUF_LVCMOS33_S_8
I]o?B]]Y8DModEXRHQP[;61
Ve;Z9:j5KUzhGaPI>DQB?10
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 ZQPgD]aTSiK:z4LEP5fXK1
!s85 0
vOBUF_LVDCI_15
IOWZ]c[LO1?LY:1MiaEVFd2
V]4n_d;>8AcQ=b]2_ZUD9P1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 ZbcBLB`:ohc>5ohmIS3j?1
!s85 0
vOBUF_LVDCI_18
IOGZX=TW[]W2W<__ZzEfo[2
VDBC33<D2:^FAaA4PG1@O11
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 PHm5D7aLd2:Hn_OlTnTHi1
!s85 0
vOBUF_LVDCI_25
I1REPgjaW[To73b0MeZ=:V2
Vb]UIPk6ToPmkZ`M@=F2FF0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 JoIS3[gm;@]X4:nk3dKDA3
!s85 0
vOBUF_LVDCI_33
IPFU<NSEEd;fz9SM7OCI`82
V]BV1g=9T^OmcZ`_Z]bLF=0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 P`IfO7jV5J^WRe:mbOKoh1
!s85 0
vOBUF_LVDCI_DV2_15
IzT5BBT8aFM;bKlejNKQ?Q1
VMfmJZ1L^;oTnTAbo<leC>1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 3nKFHO8R0ae]NDdbR8^3Z2
!s85 0
vOBUF_LVDCI_DV2_18
IVFf_kRYhBm`AVL17fmiH02
VbFd5OC97Y^9VYYl3U>[Dd2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 @@d4YMbAEc=?je8CjLSH90
!s85 0
vOBUF_LVDCI_DV2_25
IdSG1giC3fT4=Tg^C^WH770
V;LL_XjkUET>ESi>GiYbC33
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 U`5C7m]iUEYjddDW><a<J3
!s85 0
vOBUF_LVDCI_DV2_33
If7Nhmb0@IkkBj=jJR:T[j0
V@[KITm^D>iJho?>U_DU<42
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 3Yd86Qb87K_PSTkz?Y4n=0
!s85 0
vOBUF_LVDS
IYohdAkS6CdQRGnAod3[R=3
VDWB9iT5RJZmgg[;M4kGZb3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@s
!i10b 1
!s100 VBW9z<aJVK:N0ESBbiLPB2
!s85 0
vOBUF_LVPECL
ImP^44>1bZQ[6:on_33X]G2
VVYBDIIMi2A@K3F0`fP[[Z1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 =f[oAjO@ED3j3Nz1aTDah3
!s85 0
vOBUF_LVTTL
IHVW9IPiK6QfEc_N_B0Hi:3
VBS9WaKzXVQ@kg`H<H0I[U1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l
!i10b 1
!s100 ad2>GY@cN]dMFM<NeRUVm3
!s85 0
vOBUF_LVTTL_F_12
I0;9N:B=AZk^BHh<?PBS@a3
VdfQHL;WlVgCiij4EEE`V31
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_12
!i10b 1
!s100 APd@VA_lMFLELbjFZHR:C0
!s85 0
vOBUF_LVTTL_F_16
I6H6T_7WW3PV3@T7;MfFXY2
V_Ecga]dPHWGm35<8MNBQl2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_16
!i10b 1
!s100 5^?Vh9JI5lF^mRMRzN<B83
!s85 0
vOBUF_LVTTL_F_2
I1[87<CjjaadBmXEkWLN9U2
VH_Q6aGW4cE>25DMkH2Q7a2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_2
!i10b 1
!s100 mP1?Kf2:z5ZQF_Y@UWiQJ0
!s85 0
vOBUF_LVTTL_F_24
IM[lb1U<1IAM?f=jWh9InA1
V;_bNO5UUMhEDRf>gSA4F?1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_24
!i10b 1
!s100 J;nmDK7hEKiBV]ZH6z24l3
!s85 0
vOBUF_LVTTL_F_4
I>:<F3@@=>^FhEZog^dYoC1
Vea1F<>JFFR<nAMiRBb@mE2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_4
!i10b 1
!s100 gLlTkP7@ZA7:0Cd9VL8Hi3
!s85 0
vOBUF_LVTTL_F_6
IdiYePM9;0i@UQWff2C>9T2
VE4l@9m1GhJk>Y=_9iaPhb3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_6
!i10b 1
!s100 __M[N8j>E3HY46WbE`1JG1
!s85 0
vOBUF_LVTTL_F_8
I0H@X<3L9LgazfAf4TnX0c0
V^=LCCjPeVl=j8Z<jlN5i^2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_8
!i10b 1
!s100 Id:4H1og`0jd`C`1:ao@L1
!s85 0
vOBUF_LVTTL_S_12
IAHUFPEi<fkFgzFdTBzgH:2
Vj9ETdc:AJ3hnZAbcg2A6T3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_12
!i10b 1
!s100 QM6Oz9L9RHiHO?3DI5zmG1
!s85 0
vOBUF_LVTTL_S_16
ICiBX<ldh8zbJESXdBcYe@1
VBBV3zUbM;LobALWfWR^TJ3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_16
!i10b 1
!s100 ?L^8>o[a@H>U42i3`7]0P3
!s85 0
vOBUF_LVTTL_S_2
IBHM5RLNBH93dEV=UDOWU=2
VB4aWeWYmBo;U05>lA@K7e2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_2
!i10b 1
!s100 ]6Vc^?Va3<K73YcJPBZ>W1
!s85 0
vOBUF_LVTTL_S_24
I1^Ef=R63fEOMc@Pi]CXkA2
VBzjQLfBXm>=;EZOdWQLKF1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_24
!i10b 1
!s100 cFJ]`2KYfXIZlJG]:8]QP1
!s85 0
vOBUF_LVTTL_S_4
I_<KD_4lT6A^jVLIA0gN061
VWnGz`U_d8Ki7`Fd?DPeco2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_4
!i10b 1
!s100 >9H8XK^7[1]?=PjJ7AZiz0
!s85 0
vOBUF_LVTTL_S_6
I[gfYF@LMd^bzjQh671;`@1
V;L_e_4Nj9TC3F=S2WE:J93
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_6
!i10b 1
!s100 <11<PdOF<dkL_KTSQBU8Z0
!s85 0
vOBUF_LVTTL_S_8
Ija8W@8e@LVCiESecN:FK91
V8fYaRe<N3iLCJU_9]W=5@1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_8
!i10b 1
!s100 gk?>Vfn9H5dTH9lBN35j82
!s85 0
vOBUF_PCI33_3
Il>^EZde0Z>JI9aXOCa2>J2
V`JGVF>?NZbES]ci0RCFYS0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i33_3
!i10b 1
!s100 4fofBILDC;bJfS^N07H?I3
!s85 0
vOBUF_PCI33_5
ITZ0:Q`FD^CXXokE:a<7TR0
VS80z2AD1Y`NZ2X]m49``41
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i33_5
!i10b 1
!s100 0HVP[hPc5zMJ7oRS;eXk00
!s85 0
vOBUF_PCI66_3
IHiUiWJjTV@?AU8a^36OBA0
VLbdjWDkjo6iI1_OiJ>Uk>2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i66_3
!i10b 1
!s100 C=o:ZC?9NlB?[g^HchjAU0
!s85 0
vOBUF_PCIX
IbhTn86YPQBB:0=M9bneY80
V^HD;Ib48I9iGC8LKVCgAA3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i@x
!i10b 1
!s100 A<:^9nV>kB@GOMd0FMoSA2
!s85 0
vOBUF_PCIX66_3
IUkg<S8UQKU[NkX6i<fZ381
V@L=UP[N5FSH^S[N6Lm:^b1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 M>m6cBVYdek[NlTKG?>EY1
!s85 0
vOBUF_S_12
Ijh<1Z2N9GaT@UCMH]h^KX2
VN8CJZj2zk=ZRSN817`hTf3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_12
!i10b 1
!s100 C_o7V3^hi0l4[S@<gVo]z0
!s85 0
vOBUF_S_16
IfmIQDz<<jS6z`M;3WX1_f2
VIVkdhMin8gPTJCedUV:8>3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_16
!i10b 1
!s100 V::L`^iCBz1oQDc=TJmQN0
!s85 0
vOBUF_S_2
I5]4CSIRMNld;`LAYH7?KT0
VSe8eZ1d[FFXlS4BYQVMjD3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_2
!i10b 1
!s100 `VIfi_T33TPg8mnWaRMc?0
!s85 0
vOBUF_S_24
IEMA=<FgG_64Fez7AKlUai2
V_?;4[PbiDj8d9mA9hXB;61
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_24
!i10b 1
!s100 Vg<N]0GWEznUK6l;kQHMD1
!s85 0
vOBUF_S_4
IRWl78gnSS?Qa6IV3E_N=33
Vc3`c7^LXdN7a^Z]lcd>li3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_4
!i10b 1
!s100 boW@3D8kAa0IRkB4[BD[G0
!s85 0
vOBUF_S_6
IgQ9zN07IW[g2YBZhlN_3c0
V1bNLOj9dBod?<NlQli;VV3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_6
!i10b 1
!s100 Tj3:mjnL:FUnTNSATfgGX3
!s85 0
vOBUF_S_8
ILE4=6_?naXV1i:n<>e[1F3
VQzR@RLO_LNRzm;JaC6dJG2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_8
!i10b 1
!s100 2_lOl[ji5=fX]kF8nMhV=0
!s85 0
vOBUF_SSTL18_I
IdWTjAI^[Ec;n7j1GzW;j=3
VDm93=J3WMPBn6^CUfDMKW3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 C5=d^5j61543NWef?P:nm2
!s85 0
vOBUF_SSTL18_I_DCI
I]V;5?QTmh`dkLhL4NYnl93
VLjQhWiYDJQjczd:7PcY?B1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 T@?h2F]9kNZc]iho``Jh>2
!s85 0
vOBUF_SSTL18_II
I2Q@<`V4@go06>=V7WB<=L1
V^j<lR0:_5_m2IL9TjXFC31
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 CeNE?k?;@3FfJIjihE>>F3
!s85 0
vOBUF_SSTL18_II_DCI
IOhT43I1EfCm=Z:4A=0W<61
V5UKM:<UUl0Pn6_:7]<B2M3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 V>NV`zmLn9NeeY[3Szeaf2
!s85 0
vOBUF_SSTL2_I
I[n_7?m8a1A9G0[D8LOVSL2
VkgPA9`GM`kO__5bKHRS942
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 `LM<>8K`h?WKaMVoM:7?30
!s85 0
vOBUF_SSTL2_I_DCI
I@`Ka_i?cIf74JVY[1;IKm2
VMGBo?@^fzVHS?oPC4:lTN1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 zm^]6o`ijeH_eb14YHk<Z3
!s85 0
vOBUF_SSTL2_II
IFZ9dH`]@;BKO2TI4jQEN70
V1DJc04:8GA?GmJ525]abI3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 :2[=3YCJ=P@j`a8XiKzOX1
!s85 0
vOBUF_SSTL2_II_DCI
ISfzgNc8cOdiVFRh0W<lL]2
V`1k@SLG;fVO3L6kHRPOH>0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 U_Gd?ME;fk]XNjR;nFoVT1
!s85 0
vOBUF_SSTL3_I
IHj7UT4mR:J<BBXl^c_Jno3
Vbo:PEZaimbOYS9_2UHTSW3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 =[2kgLakXIM_eSjOmR6P01
!s85 0
vOBUF_SSTL3_I_DCI
IL[b_l?9AzJc?>SQ5gdI:F3
V5Ro55iO_NbH38>N:6BP<:0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 :iPUT[LcW[Yo2Gm5:aIh52
!s85 0
vOBUF_SSTL3_II
InD[5i0EQhQ5bCBZ^?XMLe1
VnQFd13FT9KzHh9g<[FJDm1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 B1o;L_fzc;9cei_0dTb_00
!s85 0
vOBUF_SSTL3_II_DCI
I3>[HiL8jiDmCBiZ^Un0bM1
VMU=OoAWGRWeWLHPRkfHHN3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 3m6EL>[e@_QMIPfALN>6T3
!s85 0
vOBUFDS
IMI=EJS>SzY4RAPV_B_mkP0
Ve=kK@F;zi^E3V[V?3]Pk=2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s
!i10b 1
!s100 Li22=z0R_aXQN92U4_I?61
!s85 0
vOBUFDS_BLVDS_25
I_oZBnHLTTVVYSG2b_80Q40
VmXD`8@Jf>S;LEDF>@E12@0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 KNib5QcaLLKOBO_XJ[9ZZ1
!s85 0
vOBUFDS_LDT_25
IiN4ggAKn83Nn_?MKNkXO>0
VVke5ROk]?m4cH@O3RlCWF0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@d@t_25
!i10b 1
!s100 QWk3:YQakbS9]0kdRb=Ij2
!s85 0
vOBUFDS_LVDS_25
I3lT?XV7cD_d?e]UH8NV;D1
V2S>nXBM[;ISL2]fbmUf_D2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s_25
!i10b 1
!s100 b]EYiD4FnXA[zzQ[20nNj3
!s85 0
vOBUFDS_LVDS_33
I?l@g4jfQF=n96k;[dL9<D3
VJn?DbG;00Gl7^:o^YRfM31
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s_33
!i10b 1
!s100 9JU8:bzH@j;]Q1XRF]fPg1
!s85 0
vOBUFDS_LVDSEXT_25
Ia9TlX4?X>;;K7EWPo:[1a2
V46PPeLdedY><QT7^i`E_>0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 HNYEGFz]Y60eko<aoign;0
!s85 0
vOBUFDS_LVDSEXT_33
I:9RYkN@FoBm]0XgcODEBa1
V302?nLFMdkP<jKHWb5lhk1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 jO6@cO73f3lcOXg6jPg3k1
!s85 0
vOBUFDS_LVPECL_25
Ii^X3cl^5^zgB;M2GX8f:f1
Vk8L1<XNYMLW=aDZ<lm:Jl2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 3mY8O3EnzG9mUE`obo`@41
!s85 0
vOBUFDS_LVPECL_33
I<VKHWP8mi[`:Q1J9HbG3o1
VFjGi@[Mm[=_cmJRT=j5VJ0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 fUco7S0bNDzcE07@Z7Z6L1
!s85 0
vOBUFDS_ULVDS_25
IbNk_hKJ4]LR^Uz5czOUz13
VGmP?U0e2IL=LMEfJHZ^6;2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@u@l@v@d@s_25
!i10b 1
!s100 a[0]jlOknL>USMTeLI<zf2
!s85 0
vOBUFT
I3>]6]Nf>>ODRlM1gKJ]9j0
VCZ<`_:iB17nzZ5id3>97Q3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t
!i10b 1
!s100 4H[?zCoKP`BUcfAdE6jDW0
!s85 0
vOBUFT_AGP
IXJhWOAK?=L8HkoXg?eY9N3
VnoJcYUA^C0W9[2Q;EAH8d1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@a@g@p
!i10b 1
!s100 M5J:gLf]6U?FhSjLQl3aD0
!s85 0
vOBUFT_CTT
IZ?Lc;BbRGRiM`9Y5Y66N=1
VJ>FD??hRaEPWCmmlD?IC:2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@c@t@t
!i10b 1
!s100 Gf5S6R6lJ1F7fmc:j7YzR2
!s85 0
vOBUFT_F_12
Iah:QB:jJ=FiG3L^QPoCCf3
VIPFz=Wh1UYR9kD@_AYFf<2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_12
!i10b 1
!s100 Jhbm8_PjlKe1[VG_Vh0J72
!s85 0
vOBUFT_F_16
IQ@c5:@PWUFWg]DkJPez620
Vo>mJQZ=oa:MK@7a9J[KlO0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_16
!i10b 1
!s100 1b8d6TO@41TKE7mXM_?C00
!s85 0
vOBUFT_F_2
IjNJVQPe88:fWN;<0ITW1<0
VcH30nC?VlM8D9lVOOUXYC3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_2
!i10b 1
!s100 EDi=hS?;J1X_CoSHYofVm2
!s85 0
vOBUFT_F_24
I?SQ=72MKYW9YnHPoh2eTn3
V5h_YXP6m0P31DVSC<dn<I2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_24
!i10b 1
!s100 JEER2Ld?]Lbc]1fH;7J613
!s85 0
vOBUFT_F_4
IOiLgmZG>YGYJ@oN<3HB1>2
V73g?h05C4khbGcl2?U6<:0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_4
!i10b 1
!s100 dl6^LnMcHBjT5`[Yo8ak92
!s85 0
vOBUFT_F_6
IB@YI4?DR?UWWaEj_;GIgg1
VgY9kkU5nJ0A=j8EXLcDgi3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_6
!i10b 1
!s100 Df_]>`OTMFF^eoEc5m3k20
!s85 0
vOBUFT_F_8
IN_cQFjBkHSD?5z21BR[1H3
V>6:846?iGiiBl;o>B7W8T1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_8
!i10b 1
!s100 KK5MNXF@X^DTZ>bbX?B]51
!s85 0
vOBUFT_GTL
Inc53QEl54CaglU6RGPhP@1
VUZBeL[<InA^8OZDUaf>kb0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l
!i10b 1
!s100 HGP`M`T?Y8Hlo;CL3goPC1
!s85 0
vOBUFT_GTL_DCI
I_QibN8@m3C@WU5;^zQb0S1
VaaX2P:L5mZNchj55b^zzG1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l_@d@c@i
!i10b 1
!s100 O7=`_d3GZB:ojFj7Wjkg91
!s85 0
vOBUFT_GTLP
IC8^g[I2X59AgmQzLMXPb]2
VF[CS11]`EUkLN8=N_OLn21
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l@p
!i10b 1
!s100 Zi^YhlPMY5jh?I>=kYXKI0
!s85 0
vOBUFT_GTLP_DCI
Ii7izUT<7:nmoL[el@]M`:2
VVlXCN5UI`lecBM30gnL0h1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l@p_@d@c@i
!i10b 1
!s100 Z0;EVWnR>7@`3hY?kMM<@0
!s85 0
vOBUFT_HSTL_I
IE@H0elD@QQi08RS[kP]c41
VRASWo7oXDXBf9?E`iLmHg0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i
!i10b 1
!s100 GAVGFU9<JFmC@L6[k8[Ha3
!s85 0
vOBUFT_HSTL_I_18
I[ek=;AmiHnkSPcR@SFcX50
VKI8:FDM<kPd0TKmE[Q0D`0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_18
!i10b 1
!s100 PzWoHekJ_O8163`cW8ee>1
!s85 0
vOBUFT_HSTL_I_DCI
I^i8`;4U[aDWo9BPh][>Cb0
V9c0Y8>][Y?mMnTOaQVL2A0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 zn5LFQ>VeP3h8OKL9jRb60
!s85 0
vOBUFT_HSTL_I_DCI_18
IGSX2lJki<g3=1jdg[?hi82
VfI65BdFG1:Y6a9LJ1k7hZ3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 _`6]d<Kk3eb;5]X5I3R[R0
!s85 0
vOBUFT_HSTL_II
IgEVeL:NU6G1Ma^gLjCl2@3
V?E>SK4JUkMOla^mW=7g`h1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i
!i10b 1
!s100 ?nj5B[KIdOb@>>EnlMMM^1
!s85 0
vOBUFT_HSTL_II_18
ITOkQOg6k^`FQ24V4_]fXN2
VBV4>^DO7]6Zg[k`1ORMHX2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_18
!i10b 1
!s100 9acLCM;G=cW4o5o_WC5=?1
!s85 0
vOBUFT_HSTL_II_DCI
IP>fbNVCPD5jHP`HRklQVN0
V3j^CnUZ?nZPFoEcD4aof?1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 eX5P_Lc_RW?Oha`k1<OF]2
!s85 0
vOBUFT_HSTL_II_DCI_18
ICL<UHMl7SG9c:X1c4@5OG0
VIfcn?Rj_XgSloUjCd20f30
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 ^UA@ZC0WY3c2djmhlKV?53
!s85 0
vOBUFT_HSTL_III
I7;POU5Lb0dElA9>SRLPOX3
VkoU4_IciCg=>O8SPLK;VJ0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i
!i10b 1
!s100 XlG=9RjFaa@><3`o1:>132
!s85 0
vOBUFT_HSTL_III_18
I0FjV:oG_kUo]Q]X;6S<=31
VWi6nagHX`QjGa_BcTb8j41
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 G=mz7ZRF5FT2jR<ldGd`j3
!s85 0
vOBUFT_HSTL_III_DCI
IYUgl;Rc5WKSWA@iAJD]lA0
V^8IL6NMKj9dgOR8EMiZTH2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 gboJoKiY;jWB@Bc=@QmbQ2
!s85 0
vOBUFT_HSTL_III_DCI_18
I@B>;oNf7z:dB:m36F`8Q41
V2W4Oa4NhM]7LiBi?0?MKa0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 Cd1hP=Zn@>:SG3@f8iIJk2
!s85 0
vOBUFT_HSTL_IV
I0Y2QT0CSWz^?B5mHkcbe73
V;fo<C:hL2azOSbkNl:W?i3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v
!i10b 1
!s100 ``1:h9=SH5k[JP>K=cHSF1
!s85 0
vOBUFT_HSTL_IV_18
IZ6jcj=HmmJe39P>d<LeVR2
VXfnQWM;BMPYhAzNUXXVRf3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_18
!i10b 1
!s100 BEl6:bPC9TV`n^Ecm03M[2
!s85 0
vOBUFT_HSTL_IV_DCI
IO]<L;H5jh]cEe5^Mg]iUF3
VfgETl?;ERh?UR0GAEPKQU0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 J_jBA@9:2EaCN;A<7CMKK2
!s85 0
vOBUFT_HSTL_IV_DCI_18
If9;VkdTe3=fTVJ[<IKRog3
V]Uh@8aR>@dC@U0AJF]XD^3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 b>HJbK^H@55W[^Y;cOD;c0
!s85 0
vOBUFT_LVCMOS12
IIe:G[Jk2z:::Qn?Rf>CSO3
V65kGFneG1@<kg`]JZi2?k3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12
!i10b 1
!s100 iDRUBJhA[anYV@?3:_z=M2
!s85 0
vOBUFT_LVCMOS12_F_2
I=:58LjhMjXN>YZmNmTW;k0
V4_QF2N2CAHDmgzb[KdaX31
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 ]zSnloQHdKTK90nb5Zhz50
!s85 0
vOBUFT_LVCMOS12_F_4
I2VKR7IP[AYhRzgEKafXNo1
VgHI3X;PlI13Sh9=LabT:51
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 U<Nb@zO=V5LFiZb62VPXV1
!s85 0
vOBUFT_LVCMOS12_F_6
ITdNiBIWm0za:ez_0lnUlj0
VVidXIfPe:bHC`=nZPB`ff2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 [j]5FNckWRZnB:]hF6HFb0
!s85 0
vOBUFT_LVCMOS12_F_8
IcdC1^RiZ[Q_]I?A2@U;d@1
VX78Z<=dWmU_3g]2enFh7G3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 e[ocFjA]Qe0S7_E@aO2zB3
!s85 0
vOBUFT_LVCMOS12_S_2
IKDAATlG5nBfPPdRNlEGml3
V]WY6l[`YKLngQWRb64G4c3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 OC=W_c1dhh0<WJLZBkg?F2
!s85 0
vOBUFT_LVCMOS12_S_4
Ing6V[ICYTcGQ?jJQn:INo3
V64AME7h761`6DkmOWf02W0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 MA?2ZLNaM1[oCRAb4H8Lc3
!s85 0
vOBUFT_LVCMOS12_S_6
IL6<G7dJ5_HnGB>fN^O>9Y1
VhW9Vi?jFFMBa<VW1dk4Zo0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 ;jbeTnjmnkYcWGDfXGha60
!s85 0
vOBUFT_LVCMOS12_S_8
I6>:Z@m1`9:26?m[oQ9^jH2
V4mN4MN@`gY]g7zkTVCQmY3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 EVgTe;V>hf421A;G<Pz3?1
!s85 0
vOBUFT_LVCMOS15
IhUcV_3dWg`=k8UmziJ[LV1
V3SfU4BolVLHYkQiB<eNPL2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15
!i10b 1
!s100 bL3Y[EnfVN[4PLlg43SAm2
!s85 0
vOBUFT_LVCMOS15_F_12
IK>30c>JIRB>i@Rm9IYekg0
V8SoI@UZl9RTj49^`6e]ao2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 ERZ<m4HmQRAkK7KhbNUSR1
!s85 0
vOBUFT_LVCMOS15_F_16
I;hDY><n>PJUCmD6X<E4911
VdfmLFham883z;_k57LiEE2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 9]Oz4SFl==4d>CWRiz]Z63
!s85 0
vOBUFT_LVCMOS15_F_2
IG^[J4:?@1B;BKzH^dWdDO2
VPi63f4mZz^Pz=6hJgS2GT0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 ?6GXA9GB5B`gd<]>03;;D3
!s85 0
vOBUFT_LVCMOS15_F_4
I2;>BKM^3P_11D=1@?Ce=b3
VGgjg`LU>Q[5ZVZoT?E[?Q3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 K9b1WJ:886<WcHE7l`K181
!s85 0
vOBUFT_LVCMOS15_F_6
Ii1`oO?g<5oL<eKLSGkE:a3
VCS4mQNNgHMQEh^Tzem_E^3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 ]LcSlbFcR76I4Cz9GMmmf0
!s85 0
vOBUFT_LVCMOS15_F_8
Ik5D]WTgPg;M3I@1R^2m=m1
V9Df42DTXHdRdMFQ3aD9;11
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 d;?a7j_QMhbYnY[WWU_@F1
!s85 0
vOBUFT_LVCMOS15_S_12
IY4Z=??HdTONK[=i?>aQDN2
Vo6cUcJ4Mzkjge;zgj7^n63
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 kM?oB9m:U<nYQMCWVD1e32
!s85 0
vOBUFT_LVCMOS15_S_16
IQU339ncMbIML?fW:5M5[<3
VTb[4M_Y2k;6WbJ4<JGFf=2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 6Uce;G32410Rh;`d0_[c@1
!s85 0
vOBUFT_LVCMOS15_S_2
I4SRl27WUSfdSXh6coL5oI1
VK;V:j;JVT:[@B`H5?cmbS3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 T8R<[ddBfecgm]bb9LekC0
!s85 0
vOBUFT_LVCMOS15_S_4
ICSG:Ka9fZmKg]>h6ac<Wg1
V3H^AMnjP1KT5R<bkmOQY`1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 _jZJk[PBSk12FC395oeLN0
!s85 0
vOBUFT_LVCMOS15_S_6
IfgX]QE[CMXd1FP^EW0b8B3
VPQFffTFlGZ0R<;AL8nSC91
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 j@`I_kokkoTjheFARB^<G2
!s85 0
vOBUFT_LVCMOS15_S_8
I1lSXiJ6jVAM:bm[h>LKGK3
VPf7@ZfcnD4Kb^8o3U?S`G2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 >=Nh8A:UQ0I<E>UhA^DL41
!s85 0
vOBUFT_LVCMOS18
Io?TF@oePeQ@2TU^oU_<XI1
VIU2Md>7QO0eo]cJC6W>Rb1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18
!i10b 1
!s100 l?mfhizK5czSBf=dmIGDS3
!s85 0
vOBUFT_LVCMOS18_F_12
Iz^9DBCQDAPQ8KYZP[9[mE0
V;V971F]OMXB1?k?P:P[X_0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 <BTKYU;a>QOShZ1ROXf6?3
!s85 0
vOBUFT_LVCMOS18_F_16
I=ZNKcm`l6o;ZNHan1F7Na0
VU[N`8_JEEaljCJ91:M>hl3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 a8`4=NNZ9^MTWe`G@KYh@2
!s85 0
vOBUFT_LVCMOS18_F_2
IbfGI<=PG6nn]kH_WdUN=F2
V8FjMKJjj_H8gGiV6kABmB3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 TC6^I_3GUfcDL]hg:RUcz0
!s85 0
vOBUFT_LVCMOS18_F_4
I;Z8n2N@ZDn7ajXa^b35eT3
VTD10jbT@3b>c`>hZfz85Z0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 M8KnY>h4T6eA?gF`^UGVL3
!s85 0
vOBUFT_LVCMOS18_F_6
I0KOAcg]jlHF[>Z^10K_VB3
V^^LeTG219dZ`:EUg_>iNP2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 GW4mM2U34A]LF_B;MZ4Xd1
!s85 0
vOBUFT_LVCMOS18_F_8
IeG[I38_[zcc4R0nP[k^Mh0
VlNolM7CX=RZff8VN6V05>1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 ne;hzQdbQFPLgOJZ;oJX>1
!s85 0
vOBUFT_LVCMOS18_S_12
I_jIRA>9VOIGjbzOgdmO<z1
Ve1_<a@ZISOdK6lBDTo>5`3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 Nm<Sm9@OgX]iGPlZ69`2A3
!s85 0
vOBUFT_LVCMOS18_S_16
I6S?e7mOVOMYeO:`YPgocm3
VOIG7NQej4KQ^dDd[:<Zh62
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 J9SEh@:<IemTPWnbIkP8A1
!s85 0
vOBUFT_LVCMOS18_S_2
IZ87Db32XgjSLl5]0YATlK3
VWa4mj:KXoPWBK:Y1@zIF@1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 ecTJOccFL1Vh;]mY9WQZ]2
!s85 0
vOBUFT_LVCMOS18_S_4
I8zPU3J@A``RiCn:DO@9Y>3
V1_V@2@ZH`T[aoGo0a<E<Q0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 Y@@<6F<?Gl``X2SMH7bE[1
!s85 0
vOBUFT_LVCMOS18_S_6
IXQh>aBdQbKGi[PC=;^;g?2
V]BUm=Om:n`kTD1GX9cJ1V1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 cQfcW[]BL55^bVBgo11z^2
!s85 0
vOBUFT_LVCMOS18_S_8
I^C;J`X93O:V^=KoQl3N0g2
V6cUiiFj^ORz@AXEOVmDbW0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 HG;@U0j8dE=H:Zl2W[_hV2
!s85 0
vOBUFT_LVCMOS2
IA1<n2f88hLHa]_kG885gd1
VCBOJ9l3OQ4Z7Kjie`gCjJ0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s2
!i10b 1
!s100 JzWYllehK<IgKT_J]>8043
!s85 0
vOBUFT_LVCMOS25
IeXmhiNnJ=nnDAA2iBakH32
VAGW9[X2U3VFEJOD_g[EGc2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25
!i10b 1
!s100 =V7MYd]H2WXYGz1A:h=CG1
!s85 0
vOBUFT_LVCMOS25_F_12
ISiVfBj>>7b^>Neb7FXGMP0
VeNDbVFLjKBSFKkIMVelP_1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 eSW4bB:b:Zb;2:omPD@590
!s85 0
vOBUFT_LVCMOS25_F_16
Ilh6KFTAS;?Lh8U1c@NRPN3
V3bOBmRX7AgO`?n2MhfIE53
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 dVe6kO<V=f6C[kmWNCaCO0
!s85 0
vOBUFT_LVCMOS25_F_2
I>?73SQl@A@B7kRQn6]_U@1
VgFD7YBnZ<W<Nc_C;I8GLU2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 a3DVbbVW?h=`UogNN1fa_2
!s85 0
vOBUFT_LVCMOS25_F_24
I2bM>P7L?5gll^hMIP<K0N2
VIZXbMTNjV3H0P@<iSWMj33
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 1WY@6f6k8g8OlLa?TjLzX2
!s85 0
vOBUFT_LVCMOS25_F_4
IN7KY0<Ike5L_]``0bMYUO3
V80hVQeTJ3=F7KdeA_XU4F1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 D3]Gb>6mOgdQR5;g8L`:;2
!s85 0
vOBUFT_LVCMOS25_F_6
Ib4<]BF;mQ>GOMEAjhh31M2
VaggVgnY=PRYOQHJ:YHY`a2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 I3=9ZM<:DizjA<>VFGmQ@2
!s85 0
vOBUFT_LVCMOS25_F_8
IcL6TPKl:6c=6KTgdR8Z_50
VQA;m8[0H45QR6iEFa_SA20
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 ZD]]FR4[7KlmNnW4=ezF31
!s85 0
vOBUFT_LVCMOS25_S_12
IGk;[mj0Tm:6??85b9RO;j3
VAOo1R@Gb0inZH[DQnY^0e0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 GgN0h=@dQ_@`Mj=ZaA@3L3
!s85 0
vOBUFT_LVCMOS25_S_16
ImWV@l4H78TE;5;]T_47TT3
V2A:`KQcdf4V<U3igE[WGZ1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 llJib2=7LP02=0Dfdg>DX3
!s85 0
vOBUFT_LVCMOS25_S_2
I<n_fUi:MnGVY=J_bW_FNk3
VR?:o5Aj8]6^C_Q`6;gRKA3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 Q0]cfd5ZFRb5:XTZXDDPm3
!s85 0
vOBUFT_LVCMOS25_S_24
IAK0KG?4CKjbS2cGUVL<A40
VO_00ED<aIA=5kf3c0OgIP1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 V>]i3hPZI4dR2UXOKikKn0
!s85 0
vOBUFT_LVCMOS25_S_4
IMhSClV6EP8Y]:aI1=E6Wi2
V0F6_9i5m?::;[YgVNZZ<P0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 Lh4<K8C2=bJR0Ek=P]F@F2
!s85 0
vOBUFT_LVCMOS25_S_6
I2MgYzCdB<W>`==lJ>4[aI0
VR]CRNhdnBe^`_[kc@]L;D2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 doSg9ni>BC74Q]^MI9<EN0
!s85 0
vOBUFT_LVCMOS25_S_8
ImH[cTl`fIY6n3Y13^i7O51
VJ9k]iOzlZV8IbdlI[@NO90
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 M_<>[bk]JekDEETE<R[E:2
!s85 0
vOBUFT_LVCMOS33
IKi<Mz;CcNVVSA4nVPMh0e0
Vcfk<:lQ4YJl>3HagAUbbU0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33
!i10b 1
!s100 ]O_X2jLWZF=XT3ll>hn602
!s85 0
vOBUFT_LVCMOS33_F_12
IjA6g<676ULQ1fdPFFBIC[3
VB1VAWd8f>[kFBPk633@PX3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 eoODN357JiJbDf=cbRhm01
!s85 0
vOBUFT_LVCMOS33_F_16
ICEMTX4GkfC94o_BAnnffQ1
V2j=<b99Jmlc1ENjV9Y3j@1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 dFYJDDV=NzKR6=1cQXiNF0
!s85 0
vOBUFT_LVCMOS33_F_2
IU7_f8Q^HhcK7Zo:N6_AYn3
VCoYeAz0ZDcVNJl=4zFLQ[0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 GK><7BBUicZ@]QloW^fhS1
!s85 0
vOBUFT_LVCMOS33_F_24
IM5AkTZ8Hl:d^W30gAU<SV1
VJfH0f[QhC6e>jFHG<zQz?0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 =Pf?z1NYmRA?JN3]XV8V22
!s85 0
vOBUFT_LVCMOS33_F_4
I1Bj;nY4o7zm^R^MzY]I1N3
VlHH:ond?l:l]m036?C1hU2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 :Yh37m;9HkMlIUGM[HB0H0
!s85 0
vOBUFT_LVCMOS33_F_6
IcWZ>3]YTD9TVo<9MJ=6fg3
V=e5KFjKX20@I6M:zEQP533
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 lJdbazhGFaMkHE5@@eO@_3
!s85 0
vOBUFT_LVCMOS33_F_8
Ig:64eQoJm6>hk`9@J]UX72
V;9m0iKYmD[>>K5eUSieOm3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 lgkKeJRIO@;ZnbZ1n>zP23
!s85 0
vOBUFT_LVCMOS33_S_12
IS[`hbb`0m<EEfjno5_gT;0
VlL;m5U3d_06;aj5gDc;H]3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 I8<U96CzGAJ=cf><dl?XZ1
!s85 0
vOBUFT_LVCMOS33_S_16
IL8BAfCVdeXLkOPZ4HhBnD1
V;XDQ5AK50Rhi<CFME^C^B2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 1Kk6<Qi_LiToEIakf_M220
!s85 0
vOBUFT_LVCMOS33_S_2
I?eT0HhNYhFi1hon;VOm<A0
VgOId4hX^C_T[hje;^[1UD0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 T`^e<JHbzZe0adQA?eIbQ0
!s85 0
vOBUFT_LVCMOS33_S_24
INbH6hz^k`@Afn@FQS1:_63
V?fMl8LJ^8gg:o8?T>AAUn2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 9RiAz>4VeM4[O1cA9kJ3z3
!s85 0
vOBUFT_LVCMOS33_S_4
Ik]2ZOjj^;A[FTaBFJ]]V42
Vi?[Y4TJ1Bj_b7a8WQ[U:e0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 dH7W9X:[?<YCmNLK3gHa_0
!s85 0
vOBUFT_LVCMOS33_S_6
IM9]L:=QN0AR=R1Z5Z58FE3
Ve;>0E8RdKF4JLW]7S0K:C1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 CINJLQ1YiXeR:i_I9SIQl0
!s85 0
vOBUFT_LVCMOS33_S_8
I_VTK`d?=bYbmJdidC8f3C1
Vm^:l7hbd7oRKi5Hn<OMI22
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 Ug3:=cT:3:M`D54m21N]11
!s85 0
vOBUFT_LVDCI_15
I`QXT:oYlP3zPj6QC<I3ME0
VW>ISB^6o11Tbd]Phh>An93
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_15
!i10b 1
!s100 =J:VU9MkU4<ROUd5`J7=L2
!s85 0
vOBUFT_LVDCI_18
IHH;F`Q2AbiQblCkKXS]NE3
V4B`l]0Y6VfnYA9eAma:_i1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_18
!i10b 1
!s100 d8fUhm1oHM@TW::TRdkY^1
!s85 0
vOBUFT_LVDCI_25
I==?G=JDBGG9e54Wfkh:<^2
V@4RaASC]l]RW`7GY;Bi1;2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_25
!i10b 1
!s100 CDX^f^2YX[ckK1F>^DhYG2
!s85 0
vOBUFT_LVDCI_33
ICbY>AT8VH5M3e9k=aZBA72
VFe6cKc30Ah1KSY4Rz`^@n3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_33
!i10b 1
!s100 ifUg7a9H7`bKGGZl`BdAi3
!s85 0
vOBUFT_LVDCI_DV2_15
IfUL>4F=>1m[NeID3h@Ca40
VcYU5WV:keo6]fOK9NM=nR3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 Eom2T4=?UUIDL93IMNHN21
!s85 0
vOBUFT_LVDCI_DV2_18
I7c7j4EN4mhn9l<Dog[@H21
VUmXM8cE[>[oUL<5bFRT:W0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 PRdO]UaMFQGjZ2;Q<B^SO1
!s85 0
vOBUFT_LVDCI_DV2_25
I[1`B`aL;9R@o7aH>:J7Wc0
V4VhBDMFHg=HWcjI1[Ub8O1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 WkzQO2:l;i]2V3h2O5>Si3
!s85 0
vOBUFT_LVDCI_DV2_33
I7g`_>W6?:^z8>7ic54ZEQ3
VB]Qm@7Z^2>mlB^_i?]7W60
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 F?Sd3UWYOPX=l[C<W??hW3
!s85 0
vOBUFT_LVDS
ISz^=Cz1GgWH9]2l3P<S5Y1
VK<=CL5X7nLQb>eledlh;Y2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@s
!i10b 1
!s100 O9_<njX0D5CBcL>1P4=fS0
!s85 0
vOBUFT_LVPECL
I?eaNm2Hac2T^RQTjDWK6k2
VNO=g=8ICheUzLNcgo9BnS0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@p@e@c@l
!i10b 1
!s100 Wl_a^]zzNoBkf<_7K`oOd1
!s85 0
vOBUFT_LVTTL
Ibc^JUjUf]L]JKkg`3BHf23
V@QB<E4:TYeQC2A8SlFGH10
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l
!i10b 1
!s100 mR7ZDDAV^=>U3l;g9inFg1
!s85 0
vOBUFT_LVTTL_F_12
IQlFm0QE;N_WYg>PD5cG_e1
V`^_c6nzQFXA7^Pf@`HB@93
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_12
!i10b 1
!s100 f5^?D`VjYbWL6=JG?a`9h2
!s85 0
vOBUFT_LVTTL_F_16
IGZ4VEUY1lm4Ji7?Rz;;DM3
VO[^J:fRVJI3:OLXNOh7OF3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_16
!i10b 1
!s100 8kRWf4lF3@jKnJKR=`F2:0
!s85 0
vOBUFT_LVTTL_F_2
IDCn2S8LE4Tjf7L:hfI_bI1
V>;ZkaN8kjfZ<`JH6V4EZJ1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_2
!i10b 1
!s100 9^<S4l@;563k]4BSQ=cS?0
!s85 0
vOBUFT_LVTTL_F_24
IEHh=J0iR@ibAo[j0=^OQe2
V3nJD325AFk<f`MaiFh0BO2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_24
!i10b 1
!s100 CmXHETkBOWSFSRJJKATGP2
!s85 0
vOBUFT_LVTTL_F_4
I2J>RYRf=;l3K0Ue0c_GU<0
VlT4QLzjb3bG9RecY@1W@Y2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_4
!i10b 1
!s100 ze@3nlmVYMzdbAa6PiVo@1
!s85 0
vOBUFT_LVTTL_F_6
IR_db>:N<`Lic6fkiYX;051
VPMc9^z6Y6URKY8m]OAB2D0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_6
!i10b 1
!s100 d=NkEm?a0]__TMKi5MjHT2
!s85 0
vOBUFT_LVTTL_F_8
IaiQQcmM[6KJGUGz<d^4382
VGb2<i2W?jhb:MKzF_>kea2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_8
!i10b 1
!s100 N<6YzjXWl33@=dOESP:J@2
!s85 0
vOBUFT_LVTTL_S_12
I]`OezVZ;`=[^b?`;E9KKl1
V427fQaN>MAJzoUK@ABVJg3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_12
!i10b 1
!s100 AWT=gW[Njg`ec<cR>6CTi0
!s85 0
vOBUFT_LVTTL_S_16
IFAXHI=<nBJOaj3I=ChD>93
V:O=mZ>Uz8ZkK_:058iLHo3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_16
!i10b 1
!s100 0L]iG6IN09BYlJgc3h9I92
!s85 0
vOBUFT_LVTTL_S_2
Iz@^7^ZQo<Z?GA4][0b1Mb0
Vnj1NJC3@ON=DK:nncoD?`3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_2
!i10b 1
!s100 BDW_e_3GAIobjm<VjX[VJ1
!s85 0
vOBUFT_LVTTL_S_24
I07R;HfGdHn_9T]i<L48Hh1
V>z__n8F<^<P]=RDZb7:oo3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_24
!i10b 1
!s100 WFYzMhW:Z5e<`zTV;zf8e3
!s85 0
vOBUFT_LVTTL_S_4
IUee227=944?b;CfDQL<bb0
V^kTX@>YEWLK0Dz[Sc^ac:1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_4
!i10b 1
!s100 ozf^ON9z^B9EVETAfUT:e0
!s85 0
vOBUFT_LVTTL_S_6
If5X36Qcdm8C9Ccb7Kbkbl2
VDjzLKPnYHiD]OOGV70hO13
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_6
!i10b 1
!s100 [RJA[YYkWNPRhCY^J=a]J2
!s85 0
vOBUFT_LVTTL_S_8
I<Fc6gfiBFQ1;a28Y76]<L1
VWz?Q<FZE^ShF<FD_YVTNQ3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_8
!i10b 1
!s100 D4];hH_D>;7l^nm_DEFPK3
!s85 0
vOBUFT_PCI33_3
I3loSA^c=HWJ?>je48]9Wo2
VW:^C@_H@bC_zc<nTW94j[3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i33_3
!i10b 1
!s100 ]G:CjWWG9Hz4A9@nTFK]Q2
!s85 0
vOBUFT_PCI33_5
IaQUdUTLBJCP<UYnWTlnTL2
VMB;fESXEOnDc^mbc]O9oM1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i33_5
!i10b 1
!s100 iJlk68P`J[@GlDYE^PAa43
!s85 0
vOBUFT_PCI66_3
IJ8mi8]:BoDNa46h259>h52
VfLmblG4`I]X4;lM0@Am0N0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i66_3
!i10b 1
!s100 k7e?55<]Q@AYi98oVeQP01
!s85 0
vOBUFT_PCIX
I69Bha6QmLebD`h8J^BgiC0
VX1GzHMga5[UIQz6G@Vc`N1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i@x
!i10b 1
!s100 dj51II1X0;655e1nnN5=e1
!s85 0
vOBUFT_PCIX66_3
IngSokMD4g?W=GhGkY;NkO0
VP>i=gZDN5Fk1P@Bg>kFFE2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i@x66_3
!i10b 1
!s100 [NmB_@REGO>n5ho2HihIQ2
!s85 0
vOBUFT_S_12
Iz1jGA2d3jfFUa:iXoG1m23
VCi0j7hmHkCeNc9i]nm;DF0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_12
!i10b 1
!s100 :3n9kC3NCEg8lRd1aV2no1
!s85 0
vOBUFT_S_16
I5LBzRmjAinT89mbE^9M9L0
V0gTRXVo9VXH13J_E>MQLB0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_16
!i10b 1
!s100 nS4XG<Ykn`Afg>E>a<PYW1
!s85 0
vOBUFT_S_2
IQ8JRiQIi1^]TKM8D56<2^1
VO>Mkdj_gKH1J`JmSGKI9f1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_2
!i10b 1
!s100 YHgn_EbPag8Y[^VIOi^:b2
!s85 0
vOBUFT_S_24
IXlQ@XNP2SA1Bbf]>Ieb_00
VgJ]IG7kClLPOSP2`R<c:]0
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_24
!i10b 1
!s100 H64kg_o^1@e91SR`^fn@01
!s85 0
vOBUFT_S_4
IS]Rn^XL?QP6GCgV3lOQl41
V4J2AbRM9bf:nKlEDnfSW^2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_4
!i10b 1
!s100 k[d?52NV1ijam[3jVLG[k1
!s85 0
vOBUFT_S_6
IW^QeTYHGC]@WF467FgoMl2
VB_IUH8aKMDm_N0ag^j@2<3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_6
!i10b 1
!s100 Fi;<K^WF5GZ5zNRMmCBC90
!s85 0
vOBUFT_S_8
I=?nhYZ>KKInEWZ>hoOg^60
VzFbNU:^S1M[@Daf77;j>L1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_8
!i10b 1
!s100 moFhFF13jBDgPL;?9N2oC3
!s85 0
vOBUFT_SSTL18_I
IzQAELlMVQLY4NC[kWUE^b1
Vz`nKg=EKb6ZgVSSi8P<KQ2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i
!i10b 1
!s100 8Pl6?@8aRi@=X;1X7?X8W1
!s85 0
vOBUFT_SSTL18_I_DCI
I@PoRZan64LNVUPjczEiC<0
V6z^]6VcZFfkES:?Kmg6313
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 R2X@cJ77g34I@_=W;>N^z0
!s85 0
vOBUFT_SSTL18_II
I<lMOEo7czPf?>NbzY]d3L1
VGd8`h8IhS>7JEzkWfJj<>3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i@i
!i10b 1
!s100 Cc:MZ6Fk;JMo0T?j@mV:P2
!s85 0
vOBUFT_SSTL18_II_DCI
I>Qe^l=YL;_;6HDJ?1[fH]2
V<5b78zX`CZ?H9fzcK9dDz1
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 RNk5Qd0cRkVnMg9mf_Qc<1
!s85 0
vOBUFT_SSTL2_I
If_0nH]BFYoBn_Mb24zQlJ2
V?0MbM[O1mVlYY@>n^oX9:3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i
!i10b 1
!s100 =bzR`<kGTn1iIWgj[l2^P0
!s85 0
vOBUFT_SSTL2_I_DCI
IZh=j_Hbm?BE7:7;P[^gBi1
Vec@KEK8g8i]bT1zlVSkV50
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 ?SG:?gG^K1hTS5NG3F;f@3
!s85 0
vOBUFT_SSTL2_II
IbznIDCme6AM;2_9@If`NL1
Vc5iNmDWdb=;oSO>i<mH]F2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i@i
!i10b 1
!s100 7V<HBoIhbRZE>?fkBLFAK0
!s85 0
vOBUFT_SSTL2_II_DCI
IYRWI;PJ[zaMzY2Id_OP1F1
VbdkL_6QzE=]J:FR9EdN]j2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 MzIVQcCS1Hc^fU?X8_]GW0
!s85 0
vOBUFT_SSTL3_I
I0?WBZm2;M>o8PEOXHFaD63
V^fABmO=]NZINHJ5G=lHK=2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i
!i10b 1
!s100 lkm>i`COQUGET@P0^BdgO0
!s85 0
vOBUFT_SSTL3_I_DCI
I<b4?99G3aEK_z`<26e^<N1
V^e]D6bJ@VHZ?k?cNXGkRJ2
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 R4CV`hIz8`A7lHRDZAPK82
!s85 0
vOBUFT_SSTL3_II
InhVd_I2b_WLZ=<5@R_X3Z1
VgV6SV2i1oRF14nVzN;T0C3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i@i
!i10b 1
!s100 E9cAH0l;m<WS:5SQkleD[2
!s85 0
vOBUFT_SSTL3_II_DCI
I7mm8RzR=iO^eVl9:KckSB3
VPEj_^:_fEz7j]Skmf6>;R3
R1
R40
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 Oj1RQcdEacgcV=HEbaLU=1
!s85 0
vOBUFTDS
IY[olOBWOVRXOLAXgeke@=2
V5b[AK:anVPlOC]O5cah2J0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s
!i10b 1
!s100 WXlY@dDNgMcM?CznNF]F_1
!s85 0
vOBUFTDS_BLVDS_25
I>ACeYK>z5^g;P]8e?AVTE2
V106H<dcMnDiNO0LQCBRWS0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@b@l@v@d@s_25
!i10b 1
!s100 l`iELVh4Z:MbVI>YSGIRl2
!s85 0
vOBUFTDS_LDT_25
IeZX`loYd_1D=bHPKAmccK1
VCLP>ISSF[[oCcWEdNH3^I2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@d@t_25
!i10b 1
!s100 :`[^7KLf04S5mZQWhla]U1
!s85 0
vOBUFTDS_LVDS_25
I8nZMINLb^_W:VfZ2i1@e?0
V7D>2ERa7Oz5HkV:QFl87n2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s_25
!i10b 1
!s100 :8eZfI]OKSX7AcLH1^Vi>3
!s85 0
vOBUFTDS_LVDS_33
Ia`;dRzE;BF1_:Li^[clOn3
V7i@OZBAK=0Q67PYg`_b=Y1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s_33
!i10b 1
!s100 OJb6D^T1<91BbRe]ZZ2iR0
!s85 0
vOBUFTDS_LVDSEXT_25
Ie746WeUa733;fb5:VL65J1
VlED>efKegXD@InIQO8VJ;2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 CXQC`6ZU^h7bVgMK>DHm@2
!s85 0
vOBUFTDS_LVDSEXT_33
IBMgQ=Vc=`^G7`5>4URN^f2
V`6FH5SFI[bn9Bm@OdEJ>C1
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 3O>4]NkY;^=Q0C]Qhz_j11
!s85 0
vOBUFTDS_LVPECL_25
Ibz]UHn63N=^2>^f;@[keV1
V?TCRQe?A16B5lN7`c2J1c0
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 Sm`S;:nCV0lZQ5^OlfF4f0
!s85 0
vOBUFTDS_LVPECL_33
I]19;]:KQ[8hX?DZzJNJcz3
V<C]MS6332Z`jKH`U=diL?3
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 ?>j@z3NDfYQVM]Jb<;]BB1
!s85 0
vOBUFTDS_ULVDS_25
IO3Y2>TdXgoNLohe1f7JZL2
Vd8ahP=zfS?o4oSCHDD=b^2
R1
R39
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@u@l@v@d@s_25
!i10b 1
!s100 K@KRMGY^d9@FSMdf_2Vbj2
!s85 0
vODDR
INf6?6EIY<XZHE^RBUG2Gm3
Vi=Xf6DGnCG@[RNFblOHTf3
R1
R33
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ODDR.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ODDR.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@o@d@d@r
!i10b 1
!s100 YP`@G<XZe_RnXn0<:nc6Q0
!s85 0
vODDR2
I4>Nl[lWm=l;MgQ6UX6V@X1
V5IaO=S`cQ_A90?[Dh;2V70
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ODDR2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ODDR2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@d@d@r2
!i10b 1
!s100 K2>8OOPoLY<b[2FAI:AIj0
!s85 0
vODELAYE2
IG;Q8]^dVOFAZc6R1kOIXm2
VA_PWSmd026CM8;2>3bI>X3
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@o@d@e@l@a@y@e2
!i10b 1
!s100 Y?zQK01fGBG7EYO8b3QLA0
!s85 0
vODELAYE2_FINEDELAY
IRccMi5m?WIaj0H<n=`QlX1
V9ma4F=;WFUHbiIIb:aFJj2
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!i10b 1
!s100 S<cd2RGUlo3HI1:`l8Ho31
!s85 0
vOFDDRCPE
I3V35SjIQz;_[z>Qe1ZRVY3
V8;chh@cSoh53B6NVlLTS50
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@c@p@e
!i10b 1
!s100 f3@Y2JVP166X8T?dZZP7n2
!s85 0
vOFDDRRSE
ICD7koP8R2i<j06Q4L52Kg2
V3:BZJoE[1Zd4f6J]]NPj>0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@r@s@e
!i10b 1
!s100 `:A;^am=dDzHO89AFBK0k1
!s85 0
vOFDDRTCPE
I`S3C25[FRzhFo?BfFMJJM0
V;R^cM1VbTWbJc`ikc3Jzn3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@t@c@p@e
!i10b 1
!s100 og[f@A?S5<_2cFG0H[]Di1
!s85 0
vOFDDRTRSE
IRQ@LOVSi]Eh[R2<0PmL1O0
V<I47^@WIAW7GeAGbo[I_J0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@t@r@s@e
!i10b 1
!s100 0N`KJR@OW[BJPcEoNhI0Z2
!s85 0
vOR2
I[P4]W=<2ZXA6dih_;S1130
VYY9ic6@oZa91FzLOA[EJe1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r2
!i10b 1
!s100 7hD=7k`JEEWX7T01AQAKX3
!s85 0
vOR2B1
IB=h[LN_@R?OnDjGWaEW=<2
VZolfbdiMdf=6Y[T08SPY12
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR2B1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r2@b1
!i10b 1
!s100 X4zf0ARX=mBNNKmMana1J0
!s85 0
vOR2B2
IEA71M8Qh^mm<T3go8@JZ>0
ViLIaeW9e<O]cMW[I1k3=82
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR2B2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r2@b2
!i10b 1
!s100 4iQJk0b9^[zRao2^z0fUh2
!s85 0
vOR2L
I@_SI:QBRHf>Vc;ZeBDREU1
Vl8hI@d:fZ<YRD5UABiC622
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR2L.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR2L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r2@l
!i10b 1
!s100 dkcIPX?^l8khBbP2bNc2:3
!s85 0
vOR3
I5oVKX7^0kZcJ0>fT>3=9]2
V0R9on?9lEkhgD?;O;9GZE0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r3
!i10b 1
!s100 C_1V[lb_iOXe^<N8iV8nL3
!s85 0
vOR3B1
IVGhZaY:TZVJ]3gHPP?CZD3
V=@bB20dBBd^<`f@TAD2lI2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR3B1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b1
!i10b 1
!s100 Rl4;;4E^>ZD6QT1U79^^<3
!s85 0
vOR3B2
IMZiYDCmLFSUI25?]Y2VMm3
V7VX;zRiI1ndW>C9MLA]Wo2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR3B2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b2
!i10b 1
!s100 8OB_P>cJMfl@M2=Gdm]Yk1
!s85 0
vOR3B3
Iczeb2zlATS=7_QD<ETECb0
VQaIdK:A;7HYClK@Qgc`QI2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR3B3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b3
!i10b 1
!s100 h`3[6Lmo?0SZaK64HE_`Y1
!s85 0
vOR4
Ia58M^i]`G0E8LV[c9nR;03
VQLnd:[if8L4h121gNMU]11
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r4
!i10b 1
!s100 EZPdT6HR^ik[=GAhUE2z^3
!s85 0
vOR4B1
I8oI9D0X^QjebVG9g?HLWm0
VQ:fcnAG113?fk:I]kPZcH1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR4B1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b1
!i10b 1
!s100 ZKzAz:F^[nf2894;VA_QX2
!s85 0
vOR4B2
IP3zWThkk:Hc9RlYI4L`Q;3
VECjWThg`d]D?WO1E_jCm]0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR4B2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b2
!i10b 1
!s100 gTK2S7zoPcbN0G>bh7X_60
!s85 0
vOR4B3
IUV2RSOdMVlL:4X=gV9iXU0
Vd1mH]jMQiTlQVGHj00;WE3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR4B3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b3
!i10b 1
!s100 9?`hd?ZZHF6J1Kl;?nPS53
!s85 0
vOR4B4
I6ATaz`jzEMhK_@KU;Q6BA1
V[]hB1f:;L9f6hnN9ZS]Ol3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR4B4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b4
!i10b 1
!s100 Ia2;dL^0[Z_0XSBzL_LPc3
!s85 0
vOR5
I=Q:2zAQAKbR0OMaM=oX9T3
VIfGXX2ZzT_bfDdKF;nAYd0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r5
!i10b 1
!s100 EVl:V^L_Wk2imYzoaz=n03
!s85 0
vOR5B1
ISL4M`6PzZ:MIg:g_Gz[940
Vl61Mgocf>ffAYz`IWOOcZ3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5B1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b1
!i10b 1
!s100 ^ELO;2UdT7Y^971L4PVWk2
!s85 0
vOR5B2
IeLTU[G=`f4Lo:aDAg>oQm0
VnPeicI04EaoKQ@2GI5hHA3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5B2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b2
!i10b 1
!s100 if1Goj]?MO_<JDBD?Ol<m0
!s85 0
vOR5B3
IK5a]D0IC42cbzHO[??a0?0
V^<M7WM5X3_j<afUDX2S9Y2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5B3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b3
!i10b 1
!s100 gA1;MQWkFmORJkn2E_gjG0
!s85 0
vOR5B4
IYOFBWa^FoGQ_226ZZE8PV1
VUX:b_c>__@]KZ8mc1nfmM3
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5B4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b4
!i10b 1
!s100 RbelJL@Cj[1@T:1jL17Vo2
!s85 0
vOR5B5
I:8[b8M1=ZE5nLH0I9h`zQ3
VJUb]9Y_[jJVI[mlj`74VP2
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5B5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OR5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b5
!i10b 1
!s100 bb1hoWn>4383K9Hf86fQa2
!s85 0
vORCY
IU]aVcj^Q9UmXRbGU08GTk1
V78oVR`DZz:La:X:KVOCeG0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ORCY.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ORCY.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r@c@y
!i10b 1
!s100 :?]6<hOEcCe]cWi0YVEWK1
!s85 0
vOSERDES
ITbz<zk^i]TdzoX:LK55nB2
V0NLJ^_gcV0?A1a7Saj=ZW1
R1
R33
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OSERDES.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OSERDES.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s
!i10b 1
!s100 =B?P0la3fMMmm1@LkAN:N0
!s85 0
vOSERDES2
IWYMb;f8lfGY<Hb<h[bz=P3
Vbj?:?RXW;Z<OID;SXO>R83
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v
L0 35
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s2
!i10b 1
!s100 IKe_9zZAb6PeA`CBYghM`1
!s85 0
vOSERDESE1
Id]RTaT^zXFj`boR_3cg@T1
VbdTb<6]_i1A_]MR[1OTdd0
R1
R9
R27
R28
L0 31
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s@e1
!i10b 1
!s100 [E_N0PQJY9HRj<SjnD7Zk3
!s85 0
vOSERDESE2
InMhTjIi4djc3@2`S6g2dB1
VG_nIV0SLdC:NKd@9B;30i3
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s@e2
!i10b 1
!s100 ;=6gV3N?z:aeMBUo40Z_K3
!s85 0
vOUT_FIFO
IbE@z?0P2E<=]8K_QM@dM?0
VM>4@C4_EnYhH1_;eYHUoK3
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@o@u@t_@f@i@f@o
!i10b 1
!s100 ]0g>IQdR]Y0L@ST^318Zi1
!s85 0
vPCIE_2_0
ID:_kc4RNS8MaiC2^FHje:0
Vg1nkAnmKH4QCnW1OV`[aS1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_2_0
!i10b 1
!s100 I<CXbE6eU`_;2c5?^nWAC1
!s85 0
vPCIE_2_1
IX6kXVK10kJW96<jh51X4J3
VgiXzEF_8QSKR_n6eHm?Q92
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_2_1
!i10b 1
!s100 VR2cRNg:1UPVFPfoKo1FQ3
!s85 0
vPCIE_3_0
IkzigB=XNXUKZKgedMB5c92
VA:=igRL67SA:?8I]07dZJ3
R1
R33
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_3_0
!i10b 1
!s100 HXY<0@^cObLR3j0`T:A]R2
!s85 0
vPCIE_A1
INXX2:IKQWCS^Ig>hDVo4C0
V83Gd;FN[5R^2X;zb_cR>L2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@a1
!i10b 1
!s100 DHYIiJ6dlljBVEJQNM07k0
!s85 0
vPCIE_EP
I=78KEUL[f`am>KGef@8Z50
VLg]6HI;KgfeU[c?PF0o5V2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@e@p
!i10b 1
!s100 7iUUiUn0K;kE_aCQQ4WVe2
!s85 0
vPCIE_INTERNAL_1_1
IKD9j80Nel6ng5bnQf5zaV1
V2;Xfkzceb?oEhGaCIi`Ig2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@i@n@t@e@r@n@a@l_1_1
!i10b 1
!s100 a;LHDYeKBEcP2GNI:Mz6`2
!s85 0
vPHASER_IN
I_b>gBH7fa458Hc5WLBfaS1
VYBgn=<^abCW?KJH6NT34h3
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@i@n
!i10b 1
!s100 X98T@I[_Pmj0?mG^^0>S40
!s85 0
vPHASER_IN_PHY
I39hc3Ro@EFbiWI4YkS^nD0
VJo9FH6T;[[:[7dYKJlN:K1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v
L0 42
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@i@n_@p@h@y
!i10b 1
!s100 E5@=T>Sz<Rkel>IlM1IFL1
!s85 0
vPHASER_OUT
IV^QocQE<N9dBeVo38]IR^1
V]0l1@8mIMeS4I4HZeZd4;0
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v
L0 38
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@o@u@t
!i10b 1
!s100 WlE8FCaUc`BAnTcLPzL>72
!s85 0
vPHASER_OUT_PHY
Ikc2GeGoG^YUk6D5h^a^fF1
VDE<@fbVj4IEZ7HlSeCXT@2
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v
L0 38
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@o@u@t_@p@h@y
!i10b 1
!s100 k<zXDUAQdE[Dd]^BzRZ:l2
!s85 0
vPHASER_REF
IDbG0ePEooo?jZ1BUi7nDJ0
VZ@<731M@?Qd1fR@U4SLTg2
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@r@e@f
!i10b 1
!s100 HPdZJ^>5m1GnA2OY6H=423
!s85 0
vPHY_CONTROL
I9B?cU^fZSD9805VzJC84f2
VZU;:;iF];NdD1XW<;GVc]0
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@p@h@y_@c@o@n@t@r@o@l
!i10b 1
!s100 WhSkM04[3j_BIWCe1HEEz3
!s85 0
vplg_oserdese1_vlog
I@_3=SCbzKnfaU==SRe:[T0
ViC8MO=Q]jWgE[f9EXE``M1
R1
R9
R27
R28
L0 606
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 EUTRMa5bd22F5hj5kDGzG2
!s85 0
vPLL_ADV
IOZcaz52Yj;aM;jOWcWLbg1
VN7N:KX@jhfmAZBmV3DBJ;1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v
L0 52
R3
r1
31
R4
R5
R6
R7
n@p@l@l_@a@d@v
!i10b 1
!s100 NjYZc^:ImcH<QPYQW@L_[2
!s85 0
vPLL_BASE
I:B<04>oG>KaPf;T:9`kWV1
Vd@aL@mPGh5^6on4NmM5CJ3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@l@l_@b@a@s@e
!i10b 1
!s100 D;VF<dzhn102ZCUn<bMVe3
!s85 0
vPLLE2_ADV
I@J4=Ad2=303ld]7?41Q3C1
Vng`[Ab6?KMfeh1FM1d=QU3
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@p@l@l@e2_@a@d@v
!i10b 1
!s100 oe`RTKVE`lk7n2RB`SkjX0
!s85 0
vPLLE2_BASE
IGJ@CW=mkKZh:QXKIi=Qk<2
V1H^=haMo7Kib1RmHO6fzA2
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@p@l@l@e2_@b@a@s@e
!i10b 1
!s100 m2Hc[?IlPBFDRH;fV9<Tf3
!s85 0
vPMCD
Iz1NCEb:Igf?KHNWCLk9Z]1
VQcj_BD_[iDE8aZAz[ee[b0
R1
R33
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PMCD.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PMCD.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@p@m@c@d
!i10b 1
!s100 2;W3L2OI=EW=[3cbE]TVh1
!s85 0
vPOST_CRC_INTERNAL
If]E6hE5]mcKL5a1LPhKX_2
VdPSH:IFi9g_GB6DH7Di>]2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@p@o@s@t_@c@r@c_@i@n@t@e@r@n@a@l
!i10b 1
!s100 2<o^DhI[j1YN:6b6R@dZe0
!s85 0
vPPC405_ADV
IiAEoXo4>4?C6;QT3YoJ<70
V`dCZJ8jcZebGkUhlbT3k`2
R1
R33
R34
R35
L0 20
R3
r1
31
R4
R5
R6
R7
n@p@p@c405_@a@d@v
!i10b 1
!s100 @X6040_J`Y[8;SLGIz_Q=3
!s85 0
vPPC440
I3IV=U811hohWAO?a=<llg2
VK:acRG2=7dXk?`6OeUWcR2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PPC440.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PPC440.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@p@p@c440
!i10b 1
!s100 >El@J91ERP@lVMMj<_]kk2
!s85 0
vPS7
I;hRYI5NWjG[BddA7>0WaB2
VLm4hb^YLV_UbCT;JJ3;K[0
R1
R11
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PS7.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PS7.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@s7
!i10b 1
!s100 Czfz2mf8V]4Z00VJ03MEj3
!s85 0
vPULLDOWN
IiMS?h8G31LJA[z_89zKSP2
VZUdGNiml2e<9T6mG3?H0P1
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@u@l@l@d@o@w@n
!i10b 1
!s100 BJiah]hjE9:4lS0O9fEa;0
!s85 0
vPULLUP
Ih8^Y695]H@dcFEFi:eT`l2
Vj[M6G4e]KNM:>LlcQ8QF82
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PULLUP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\PULLUP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@u@l@l@u@p
!i10b 1
!s100 ]lJNNOSz9BPm8VPkldPkc1
!s85 0
vRAM128X1D
I0E7O[A=mPdLRW3JROQWN61
V?D=ij@1oEWhYiFDzLSiFY1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@d
!i10b 1
!s100 ?2cE2D@7lfEQWam]GD^@73
!s85 0
vRAM128X1S
IU@8l8eA1hK`5QRl81XW^g0
V19H_CBIPKGj@V;GU0ENYN0
R1
R41
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@s
!i10b 1
!s100 ;Q3i4AE_Xh<6[YmGHTicd0
!s85 0
vRAM128X1S_1
I]D7ZKd:7?g_odi_H0n04n3
V2ci`FSE=W=ZGhlKNYcz_G3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@s_1
!i10b 1
!s100 gZ=9`Z^`_W4?i5baYQOeo0
!s85 0
vRAM16X1D
IMKo[KdYGPG9SZY;mdP2iB1
Vi4mZVSNV2maM;1PcV@m7Z0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@d
!i10b 1
!s100 aLmA6:mCX57VY_aOUn1W]3
!s85 0
vRAM16X1D_1
I>i;_4fYeQTeP@A5a9D3FS3
VHLY9zNldRf`oYcPmkMZJY1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@d_1
!i10b 1
!s100 N3HE_28SRQUoUX5KZ@6;E2
!s85 0
vRAM16X1S
I7[oZl63=8hf^WRbfbdfLh2
V<4Z4]>;jX:F^RiaRUfnb93
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@s
!i10b 1
!s100 8UHH`[[^iU9UAAYT:a>WZ2
!s85 0
vRAM16X1S_1
I^=W<MF`Tk?]K=Vm2B]SbW0
V_EISY?o>a<Pcmk;Q9K8if2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@s_1
!i10b 1
!s100 AHInKGcTWeIWgBR:LjS743
!s85 0
vRAM16X2S
IEFc`9O75Jc5hTG^i@eUP93
VVg5KSJ2RmZ?`U@f=A;9kA0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x2@s
!i10b 1
!s100 nn3eOMIZj3I@mC:aP6Bf<3
!s85 0
vRAM16X4S
ITVS^gLWAB<EjJ2LjUKIlJ0
V599Djj6FzJhXe;D<az9Wc1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x4@s
!i10b 1
!s100 Wb5U8USXmI9^?[zL2kIH]2
!s85 0
vRAM16X8S
IPnaM;m^^6C7C_AGn`JjhP2
V?MeOk>`BhK3[WVd5kG3N<3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x8@s
!i10b 1
!s100 I879_R`K9jkG?DSne3KBU1
!s85 0
vRAM256X1S
IAkz0zWS]=ODmX=Z12YQ;a3
VT83Z[02n^4Q;16V59<T];0
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m256@x1@s
!i10b 1
!s100 PKFNg^LnWV@=@n7_3n;4z1
!s85 0
vRAM32M
IWJOVJG7Ygc?dDb8NT]_3V3
VgdI0ddNdZ^G4eKZRcj1al3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32M.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32M.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@m
!i10b 1
!s100 @zn>Fe[BNkm:<9<GfZ:^<0
!s85 0
vRAM32X1D
IcPJ@?F3KiVLnzz9ILe?@g3
VkLXI0STO1kQQN=]gDB0Ke1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@d
!i10b 1
!s100 SV_X7Td=i3;OeI_0LDQ1c1
!s85 0
vRAM32X1D_1
I7m2PH?Un_h2<L;B@ncK:23
Vc6oGjgdG??4dZhebUKNET2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@d_1
!i10b 1
!s100 e7>z9n1=`[IzD<RPjYB>12
!s85 0
vRAM32X1S
In?gfBZT?NW2O3`:zl@OST2
VaJ?U[Ql[XzagLOlka_dW;3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@s
!i10b 1
!s100 7G<o`6>WIjKDUdb=TjFT?1
!s85 0
vRAM32X1S_1
If2^[Kb`i@ZbdS^YJiAnDc3
VgYE_`3_R_@B][Jdgc?XKE0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@s_1
!i10b 1
!s100 ;f<h;2Pc9EMhN6?^01<9>2
!s85 0
vRAM32X2S
IUEhb9<i6Sf9AD:bzUcVaN2
Vc@O]4R[h5dQiFN68C2G5V0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x2@s
!i10b 1
!s100 `@4b_HRSz15=`HP`;O07?2
!s85 0
vRAM32X4S
I58i0He9KgbLT0>>cMGB6F1
Vkz:_e==;1j@EcB=gEYcgE3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x4@s
!i10b 1
!s100 ^:3_IfQBVTBl>_3z[_QX=3
!s85 0
vRAM32X8S
IVWJMiz>3ld8VQ[`Qe_Pgi0
Vd^YTf:jZj1;d4WeQ:<`?e1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x8@s
!i10b 1
!s100 Llz`g53LgO=ec9DiK?DH_2
!s85 0
vRAM64M
IZ]?SNIZSd?:6oKk]d7ZFn1
VdSo8PbjfR>J=d^BZkL[JU3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64M.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64M.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@m
!i10b 1
!s100 A:m;E1S_V>9hjWQc<X=3V3
!s85 0
vRAM64X1D
IPRR^M=3zH@6[D?U<QNg1[2
V^7jl03So@K@CVR7Q^V>OM0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@d
!i10b 1
!s100 o[FWQAnGM:3m]`A2em`G^3
!s85 0
vRAM64X1D_1
IH1TYQ;Pf8iCGgEd4k[>f13
V`oO2mzSkSKF>m19Kez<`z3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@d_1
!i10b 1
!s100 a0d0mP7kKkA13WB:NIKcZ2
!s85 0
vRAM64X1S
IXA=DA3CJP94ioTIY8K31k0
VdK4bjFAU_aa<AejVNF;_Z0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@s
!i10b 1
!s100 BWBzg73^dM9e]C?L1bANQ2
!s85 0
vRAM64X1S_1
ILC5XSc<bXK6PiMRdlWk4[0
VI;3;k:^;A4czaC:j2G7z40
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@s_1
!i10b 1
!s100 ShHozXM`WjCb6Q3IOhCm<3
!s85 0
vRAM64X2S
I3:nhcY_kkbSnm7BMKQ`1P2
Vo`P]ZPKP:D1@[`g6h]`QU0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x2@s
!i10b 1
!s100 US8QJRmLnAMG5I`64=R?^3
!s85 0
vRAMB16
I]LmnBdND=3[cfg?P=X:CI3
VLLICoI?e3cA>G[nUV[FmR1
R1
R33
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16
!i10b 1
!s100 Slfm4Q1_bM54[?7gbSZl:0
!s85 0
vRAMB16_S1
I6k@g@_j<d2WT8aaDdmPAh3
V7D:G;F4MD6oUUeOgKAFaX1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v
L0 282
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1
!i10b 1
!s100 IWNUNZ:=a:^Mge;[>^YXd2
!s85 0
vRAMB16_S18
IL:Dgk^PaV73EPl2knK3jC2
VONR=:n][KDE5f77z@RSbn1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v
L0 469
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18
!i10b 1
!s100 dJRKff1zhU?;Jj?:YL0KF1
!s85 0
vRAMB16_S18_S18
IEMf_Jd=m;TLF2aTcP8TmA0
VDd9QW8mclcUbfbBN7^06M0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v
L0 1122
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18_@s18
!i10b 1
!s100 FLCJ5h8UF[KkBKm7[W?;e1
!s85 0
vRAMB16_S18_S36
I`2U]Z?oTem2agYz0dd@F@0
VGaHOV0J>JmPFgTdzUCQ0S2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v
L0 1259
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18_@s36
!i10b 1
!s100 QK>;kiBd7ET2HJXB3>RH20
!s85 0
vRAMB16_S1_S1
I5PIB4I@hm1hR[EHfZN;Ge1
VOGGOaGBc=o<DSC0e9VkdR0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v
L0 798
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s1
!i10b 1
!s100 InKnX`=dbn83_f[6_ODZe0
!s85 0
vRAMB16_S1_S18
I^R2VX=zhOT52ZU7C?H]AG1
V15BW;>1@>a6?Z_L<TZQ@c3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v
L0 946
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s18
!i10b 1
!s100 iDhC^RXcJ7n>NWVzl]ndW0
!s85 0
vRAMB16_S1_S2
IhRNEPLA[4hNM4`a29AdV=1
ViL9_DOSSTLKDdC4im7EO52
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v
Z42 L0 810
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s2
!i10b 1
!s100 =`D_jdEW^1YL[ckndmYCi2
!s85 0
vRAMB16_S1_S36
I53a<T4dTh<FW]^W[^V5mH1
VZU3D<?aUWliOCWYON7VKd1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v
L0 1071
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s36
!i10b 1
!s100 L=Q1<`QEWXm7UNH95fHO93
!s85 0
vRAMB16_S1_S4
IH0a:UCEV@3hB03TIl768[3
V77EGVWnA6Ma?CKl410:G[3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v
L0 823
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s4
!i10b 1
!s100 [VD`cSP>9D^noSU?:E[?L3
!s85 0
vRAMB16_S1_S9
IO>jkc?T:jeTz1=<<iBnE<1
V2XeQnYB`5G2RBLZGSDHV>2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v
L0 884
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s9
!i10b 1
!s100 NTWD8HV[SgGOA7JKo;PNI1
!s85 0
vRAMB16_S2
I7ligd>7`CWKmHm1a0L4HZ1
VBb6le<81I^i]eH:R>dC[[3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v
L0 291
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2
!i10b 1
!s100 ]^TZBd9N[=CgCd4>FjSkS3
!s85 0
vRAMB16_S2_S18
IHUeG^b6YIWbUS:OF>eSzU2
V6JPbj@n6<=YD2WVZkNec;2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v
L0 952
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s18
!i10b 1
!s100 <4;k=nPTH0_zI;@^RgRd00
!s85 0
vRAMB16_S2_S2
I6QgX2SUo=9zndbEVek?M03
V:A_4TNknS;C_eVd]<BdXR0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v
R42
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s2
!i10b 1
!s100 FgXWUbPCC]1M?^f6ePVh20
!s85 0
vRAMB16_S2_S36
I[MF?GSdIz9nSdld;:FEoV3
V@gn]?l>NoT7EfDd3AGM2d2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v
L0 1077
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s36
!i10b 1
!s100 6LITG?`TZHiie6PVm?_9h0
!s85 0
vRAMB16_S2_S4
Iioo_DXhoQ1RUL>^g2_0jQ1
Vg;7>:1Q>SfnLP1YZ_[jGi1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v
L0 829
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s4
!i10b 1
!s100 _iUX8FLiPY=`iPF<o2SY42
!s85 0
vRAMB16_S2_S9
IE`^lO_4DLeZYNNZY=>z]Y2
Vnn0e6dF@=^Z:6Gbe5UC6G2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v
L0 890
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s9
!i10b 1
!s100 G[A73cQjQjaOhT3b3HWc?3
!s85 0
vRAMB16_S36
If0SdgZQHl:[D@^NaWRHOR1
Vjba``MHz1HKN^mBAdgD1N3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v
L0 648
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s36
!i10b 1
!s100 nDO97mFlj@ZdVKaV8ML4O1
!s85 0
vRAMB16_S36_S36
IBY:caRllAWL0gV_bY8hfc0
VA`T:MReYR;VSM;^AEfAK:2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v
L0 1372
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s36_@s36
!i10b 1
!s100 OE;BI]d^=hNO;NdIJXYJe1
!s85 0
vRAMB16_S4
IU_FHdFGzSdd7D1WQ>]RJ80
VR=b]_Z:;mE>i;PDNhb7oT2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v
L0 310
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4
!i10b 1
!s100 igZnO0YbAg5;=d[RMh`;=0
!s85 0
vRAMB16_S4_S18
I=1Z<4OK3NmfYD:Gf]W;nT0
V@GZ97a6UEAMP>13N_`cJI0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v
L0 965
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s18
!i10b 1
!s100 2Y69Fb8XPcb@MJJ;I6N7K2
!s85 0
vRAMB16_S4_S36
I9<T`M5Ck1Y?1`Q:KllfkT0
VzfM[FgZYVzK@0BKjAYd6]1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v
L0 1090
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s36
!i10b 1
!s100 U1PRa;hOk^GY]9:ago5mC3
!s85 0
vRAMB16_S4_S4
I<ZcZD=^KZ1<5i7=XA@^XW2
VhS_=42VGiKX5Ga_D4FC@`0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v
L0 836
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s4
!i10b 1
!s100 ]_[@`P<Do5HlNcazgQcQ22
!s85 0
vRAMB16_S4_S9
Izd9:KknWMn]W9cnJCeeTK3
VO1RUE;?9gXTkHXz4A>C6V2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v
L0 903
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s9
!i10b 1
!s100 BWH]L6ReB]ML`?KQ_a:Ll2
!s85 0
vRAMB16_S9
IceXTIEM_=1JQR3IaVN6cO2
VaKA>`2PG22KG9j3ehh2520
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v
L0 380
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9
!i10b 1
!s100 R:h3@@1P]R;^7kYoD`_2M3
!s85 0
vRAMB16_S9_S18
ISm7E^RmLSGV`RYC9UVJzc0
V^leFz`>e8iIic6Gd937E11
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v
Z43 L0 1072
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s18
!i10b 1
!s100 WIJY5eikT[M<>]47ckBeC2
!s85 0
vRAMB16_S9_S36
IQC5OI[6T_?nP_C]2>8@`00
VHI7;0cMW`9e_hZIYmbPhn2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v
L0 1197
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s36
!i10b 1
!s100 2cF1`JV<[<DJdT]0:z1Hk3
!s85 0
vRAMB16_S9_S9
InHMl;eZaXKizf3eI3:98G3
VjRE]GJTVQM5K=>WRoQHe]0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v
L0 997
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s9
!i10b 1
!s100 dB;J]WUjok36KHCVJc>_61
!s85 0
vRAMB16BWE
IXQ9_8l6Ld[bL:QX694S2j3
V?=_NkcAJ92fLgb8H]mNln1
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e
!i10b 1
!s100 mU`lU>VC[XizSD>?YfhlV1
!s85 0
vRAMB16BWE_S18
IiL`Bf1@>>@J[iDg5F]HPf2
V46H8ZE2OSiWlAC`fgWijG0
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18
!i10b 1
!s100 WKhJi6ZhHJELL4n>]X6>C0
!s85 0
vRAMB16BWE_S18_S18
ImTY]BlJT8hQD_;>:n;J`80
VNXaaZ9I:513[7<;6UNRe41
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18_@s18
!i10b 1
!s100 :<4K<JQV1:jRRMooD[LJm0
!s85 0
vRAMB16BWE_S18_S9
I@lS;1BOo@[2`34CRkObiT1
V;PI`3UOUAj8BR[=WPUFmF2
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18_@s9
!i10b 1
!s100 GYZFC`k=Z=DP<`XbQ>h@;0
!s85 0
vRAMB16BWE_S36
I[WZ6L2KPIAdlmRdHN6AW;1
VBKY2K`KlnA]Lb4LoEb9o^0
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36
!i10b 1
!s100 iTi=lQEPVSZ=iOAn>l>^N3
!s85 0
vRAMB16BWE_S36_S18
Id>`AXJdlTUZO2c9MLSW`G3
VD:EWc<_BIdDm4;137bkb>1
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s18
!i10b 1
!s100 =dflSNmKd<ESan?fg=<PN2
!s85 0
vRAMB16BWE_S36_S36
I9RD9chU3^i5dz^1;hU9IC2
VTVRcEhY<N6X3Y56@CVK062
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s36
!i10b 1
!s100 nEG]`IhJY;Cbo_n:mgPaQ3
!s85 0
vRAMB16BWE_S36_S9
Ioo;QnV:XYPOIfWfgOOiab3
VePU]R2LjM^KIH1Bl9WWh@1
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s9
!i10b 1
!s100 GhC:NY3CfW2GN7[VaIXQ_1
!s85 0
vRAMB16BWER
Igi:h[CZegOXn@XOFaJ6XV2
V5_IU]lX@?o>BQ1^bG?gG41
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e@r
!i10b 1
!s100 lK9^AWniTbhaEib0?R74i3
!s85 0
vRAMB18
IBnh2EJ1hl=iRAzO]36ALA0
VFk=DjKjA7;`8bIMAE3IOh2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB18.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB18.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18
!i10b 1
!s100 cEXgg@I`3^2BEeBgz]1m>1
!s85 0
vRAMB18E1
IWaz;LUDknGXl7EWMJReF_0
VI@bDDE0`bE[Mo0W6hm9m33
R1
R9
Z44 8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v
Z45 FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v
L0 61
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18@e1
!i10b 1
!s100 d6HHRHoQM5EVB9N5PzO5K2
!s85 0
vRAMB18SDP
IeO2WNj<R^=ie^ak8TVe`<2
VKBzhG=O0fbedK]0z=VclM2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18@s@d@p
!i10b 1
!s100 LoI1RQ2lEVKX0z4j^P2=[1
!s85 0
vRAMB32_S64_ECC
I9`eDObSkUCn>OMSeW3o@o3
VMLC[R=2gn1?IU]j>Iaj4>0
R1
R33
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b32_@s64_@e@c@c
!i10b 1
!s100 :A@?3OIPOfAPQMD@hNdP22
!s85 0
vRAMB36
IlG3hI7_Vf84dL40IadFZ:0
VXE_M6>mgIl2aInaP6NPKP2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB36.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB36.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36
!i10b 1
!s100 GRV465kQgC[Y_OZ[gQDPV1
!s85 0
vRAMB36_EXP
I<BHlYml`^3;[a`RY;F=H11
VXaJ;nib7SU^<6XB3YznIh3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36_@e@x@p
!i10b 1
!s100 @>YfIQ4E:G@YI2B84Ycb>1
!s85 0
vRAMB36E1
I<Y:`lKn4gGP5o0UmUUBfl1
VG6LX>4cPzb;[7K=jj7EgK2
R1
R9
Z46 8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v
Z47 FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v
L0 68
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@e1
!i10b 1
!s100 UUd<91Y?h1Vb@8SBUROCc2
!s85 0
vRAMB36SDP
IeY_D[`R[_dBoz6;9n2P9i2
VaRSzk:5AM>EgjE^FaG3Y[3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@s@d@p
!i10b 1
!s100 [87l3;_TX1VoRI>mn1]KI1
!s85 0
vRAMB36SDP_EXP
IU7Q=We`eV2K084Ni5JLf81
V_jRZ>HWJ8f_A`5Y]X6aOm1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@s@d@p_@e@x@p
!i10b 1
!s100 4NU7U2d>mf:<[;]JFiGD^1
!s85 0
vRAMB4_S1
IFm?]j3HLJh`:ZL1[L^Bjc3
V@0?E6m4PCnKI[dN?kg0DO3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v
Z48 L0 169
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1
!i10b 1
!s100 RV`ZK[LD;=Q5;Ab_[6cYe3
!s85 0
vRAMB4_S16
IL;c=ebenG?53mUUnUS[gb0
VLnDF0NSXl]A0PFC:WNROO1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v
L0 285
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s16
!i10b 1
!s100 oH;nN819W9A?bgE?kP`4d0
!s85 0
vRAMB4_S16_S16
IPh<JhMWN?Q66lMJoSULke1
VD60RWXH]Qo3IUn_7c_4d52
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v
L0 697
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s16_@s16
!i10b 1
!s100 ^WZJ3zEoY7Lf9j4?3AYm?2
!s85 0
vRAMB4_S1_S1
I7ezg@:emX7dlHUOeZ_C6]2
VLiKPeGDWlcVbbV1^ii37F2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v
L0 555
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s1
!i10b 1
!s100 L]=J<A7O9e5N;2[PFagn]0
!s85 0
vRAMB4_S1_S16
Iz8BlDF4Ym4jIh64R@lAn:3
VlU`dYP7V3603nR`a7?5M_3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v
L0 626
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s16
!i10b 1
!s100 lQlnBWk?3mb6n;YL2QUVb0
!s85 0
vRAMB4_S1_S2
I6NNl>;hfRob9]Nd8zj:d22
V9Ifd]E[3>WfE;zdId=a@<2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v
L0 559
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s2
!i10b 1
!s100 M<1Sk9:X^mfEc9EDj<4zh2
!s85 0
vRAMB4_S1_S4
IfoBX05:QLFe>32RZaR7Km1
VAM`J?RMN=A?GfRAWDSJ4D3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v
L0 568
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s4
!i10b 1
!s100 n52UmXJV322T`zDNETjaQ0
!s85 0
vRAMB4_S1_S8
IcI=>EBd3UBaM=o3WLhSCZ1
VKGd70Cd:8>KCjj?=U9@aZ2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v
L0 587
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s8
!i10b 1
!s100 B7kjH]N=dkO>G7S5jkmTn0
!s85 0
vRAMB4_S2
IQ9k;66Cn12IKZ]5Rjc;<Q0
V^K]638UC__P[AblFKo8[E3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v
L0 176
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2
!i10b 1
!s100 C[z6O;gU`1XRz7NZdAacF1
!s85 0
vRAMB4_S2_S16
IFjPTmM5Q43R6`LNZ>N3LM2
Vl=k>8oZ5TBN`UH4zKSg@A1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v
L0 630
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s16
!i10b 1
!s100 4DZ`4ZFVMDzDoCTo:IeVO2
!s85 0
vRAMB4_S2_S2
IJo<fdRDW6RHi4IQmzRJZJ1
VFH3o=_:]P[]jKN<@m^]U13
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v
L0 563
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s2
!i10b 1
!s100 z]=NW6UbH=9meI7bG=TF<1
!s85 0
vRAMB4_S2_S4
I_9T[45]ZS1oz?GZGS00GP0
Vc0P:eclnC=AR;ODS_d6bz1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v
L0 572
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s4
!i10b 1
!s100 EQTe0a^1HXlTDO1SLTgZm1
!s85 0
vRAMB4_S2_S8
I4oX4:hfamzN@DRFXRTihL3
Vmg]UQg_77AKWz4<<hP>VI1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v
L0 591
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s8
!i10b 1
!s100 W8d;Q8N0ID7e_2jH4`Al^2
!s85 0
vRAMB4_S4
IAi7iL:f:5o1B2T>8j3jW50
V58UXfd[KFNZgBRV`SBQSi2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v
L0 191
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4
!i10b 1
!s100 <I=<SmFQTG13clci8P_iA2
!s85 0
vRAMB4_S4_S16
IaUB5jY1?UOGKmDOCL=97A3
V5QX3I5P1iADei9`b46Ad?1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v
L0 639
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s16
!i10b 1
!s100 8Gnaojkn[OYFB?BI72O6F0
!s85 0
vRAMB4_S4_S4
I3faH2ERb8EmLYn>GL<bUS1
V?D;RM0I2XD_z5o2HVeN@f3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v
L0 581
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s4
!i10b 1
!s100 Me?<6bcI`kI;1WbdzYG@Y0
!s85 0
vRAMB4_S4_S8
IUJQHfN[07GHi[2U2H:iZ22
VhzfUZEeVRFHiH@<n6Sjbb1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v
L0 600
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s8
!i10b 1
!s100 []hHM=B4_FS=`e3BRRD0T1
!s85 0
vRAMB4_S8
I_h699_ZLf^Xa6B1E1Nk6l3
VmH4^CNiUPkQCf5jb;na;e3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v
L0 222
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8
!i10b 1
!s100 IKj3;3iZ4ecQ9?YF11N7l3
!s85 0
vRAMB4_S8_S16
Iol50UE0l@Jg9]IGgH]_?e2
VZX598d5lNOB6ImmEhQL2i3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v
L0 659
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8_@s16
!i10b 1
!s100 ci7Rh6KF?D?KU;P928iL_0
!s85 0
vRAMB4_S8_S8
IaCkOn0QY>2FMnGi<gE81H2
VF1GjETfA89UZ@NP<WR@Q60
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v
L0 619
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8_@s8
!i10b 1
!s100 ]9jnC;NFSQEOhjfFSQOGJ1
!s85 0
vRAMB8BWER
I044L=mV4ZDe<Bz8N1nR3;2
VdU19Z;zUh5:<mQVDn[dAj3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b8@b@w@e@r
!i10b 1
!s100 UQ9V[3lHSjW^@GFTF]NM:3
!s85 0
vrank12d_oserdese1_vlog
IX:dAG<8d3S]d;<MCzE0T23
V1=no:Hn7GeL?@QDncXzYl2
R1
R9
R27
R28
L0 866
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 26I?Z35mg;DBh_M8=FaV92
!s85 0
vRB18_INTERNAL_VLOG
I7ilMHMDQY_N6XKVSRbAoM3
V2h2mcclQi2eO4^TTR`Uh92
R1
R9
R44
R45
L0 633
R3
r1
31
R4
R5
R6
R7
n@r@b18_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 :JbfzODPC3=O9CA;c3Y<:0
!s85 0
vRB36_INTERNAL_VLOG
IU`2;AiL9?=MRX7eW^K;@m3
V@kmg7M=C[8<0PLQEY]`RV1
R1
R9
R46
R47
L0 942
R3
r1
31
R4
R5
R6
R7
n@r@b36_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 _>nhQ5m@nSAHBYOLEK22D2
!s85 0
vROM128X1
Ie>NNYnFPFdl0B]M>YAMDi0
V4A`T:[?6Q0U[MHMjT7zIN3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m128@x1
!i10b 1
!s100 bAPL7?WlXXn`4_=UnToB@2
!s85 0
vROM16X1
I7eWdRn=27YcN=hB5EBUE31
VM99JVY>[6WonOPKL<;c@P0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m16@x1
!i10b 1
!s100 HAROzL[^f^USP1dLU>gUe1
!s85 0
vROM256X1
IElI:BlZ:RP=Z<5aInRDAY3
V`Cz2?3E33oKX>Eg[`1Y^C2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m256@x1
!i10b 1
!s100 UcB<z5WBRhP;PVf<IQHg93
!s85 0
vROM32X1
Ie7gHm8O6_ZB0bRQz;LnSg2
VcB;KOMVZ0:iYLbbZS3gXi2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m32@x1
!i10b 1
!s100 2nz?@3`j=8B:Cez[]0>>01
!s85 0
vROM64X1
IB1oE^V;Mm>bCmR2jMd@?l2
Vl<8WYZ@K[Ta_a=igC<JKK1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m64@x1
!i10b 1
!s100 65D`B=mB7mz01]:Lz]1h20
!s85 0
vselfheal_oserdese1_vlog
IHY76jZB<3iZ9z??FKjS9Q3
Vg>Uzc>KLOd8XVKiz^J=a91
R1
R9
R27
R28
L0 475
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 X>CnRP=:Q50B>zzRL[8]R3
!s85 0
vSIM_CONFIG_S3A
I1<nD>9FEnEJf7noWCUg^;2
VbR4oZKUz4Nk??SKkZj`X60
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s3@a
!i10b 1
!s100 lR_km[j=A:E8B17H1hG0B1
!s85 0
vSIM_CONFIG_S3A_SERIAL
I_W6PS^FOd=3>DPZ3hE@T20
VSJHSel7>9ZgNG?3?oI6Z20
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s3@a_@s@e@r@i@a@l
!i10b 1
!s100 X5P<]4e9n6XoZG7GICMF`1
!s85 0
vSIM_CONFIG_S6
IZ@T<J_fSRg`SgG;YUhF@]0
Vg>l=b1E?@o?l:JNR]gB^=1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v
L0 40
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s6
!i10b 1
!s100 Ao4mo0oiP?1IibUYUYAEH0
!s85 0
vSIM_CONFIG_S6_SERIAL
I5a6<heCJmzLc4?10U[>V21
VW4WzNmOkdhYIL`j3>M`[93
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s6_@s@e@r@i@a@l
!i10b 1
!s100 zJIO6miFl?YiG1cIS9>B13
!s85 0
vSIM_CONFIG_V5
I]z4k;fP2c=5Vd?=0ZRIP[2
Vk0ZB=:<@FFanafZFXUUFD2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v5
!i10b 1
!s100 lz82:4T[]Mo<J_KdPWbZe0
!s85 0
vSIM_CONFIG_V5_SERIAL
I6mhL<1F3<nTz9GWTREP2e3
V>=?Mm<BPW>`5A6LbDTMMl1
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v5_@s@e@r@i@a@l
!i10b 1
!s100 O5Io6jQbi_8cN=d_PObMc2
!s85 0
vSIM_CONFIG_V6
I<83D7[iM^46YlJL98b>YJ2
VNI`lJ<D9K_0T:T6;>P[X=0
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v6
!i10b 1
!s100 hfAQ`XW:0ILPcS23_QK=H1
!s85 0
vSIM_CONFIG_V6_SERIAL
IWPYJEZERzE00naCBlO0cc1
VNSOIa3U:DzMm93i99MLAd3
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v6_@s@e@r@i@a@l
!i10b 1
!s100 iI9HXK7^LoZ=MIT<OJb:j1
!s85 0
vSIM_CONFIGE2
IQ17>l0NZMS>Bl?IiJ;Da<1
Vdn>e]lcmZ9U;iz6[X^GCU1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g@e2
!i10b 1
!s100 aQMMOIlD:g9n0:jVdDb:<2
!s85 0
vSPI_ACCESS
IzGfSjLN3flnS=C[4D8;e@1
VHJREN?ZhXC6:cL1hez5W11
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@s@p@i_@a@c@c@e@s@s
!i10b 1
!s100 9?N3bnVUPkC^;[fXOfKQZ0
!s85 0
vSRL16
I2Cn21_Pf^A7hb3QieLSUd0
VQ3eoKZ6iKb:_>WO`;@29N1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRL16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRL16.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16
!i10b 1
!s100 VeoO344AOg[Zl9hW2:KiW3
!s85 0
vSRL16_1
IbEG^DADE2@c7HnG;QF68[0
VA`Q@cJZRD6T7N85UZdXJi0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16_1
!i10b 1
!s100 ^U>KDm;O57lCaaXJS9^7T2
!s85 0
vSRL16E
IXQnQ<L;9KdUS1DO88hiNO2
VT8U2f=;D`2E5YB[XeNKG>1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRL16E.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRL16E.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16@e
!i10b 1
!s100 H42g27dZfgJXTF609@J>;3
!s85 0
vSRL16E_1
IiDaZcR9P3S`S_jkJJNo[;2
V80ZRc9hDYW_9`Y_oN=flY3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16@e_1
!i10b 1
!s100 fhVfUjnH=[Oc4z[SKm<Ke1
!s85 0
vSRLC16
IG2nISFG91ABCP;GCTUm5V1
VU;Fb_c=1Kgb[jkW1Kd]C83
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRLC16.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRLC16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16
!i10b 1
!s100 TBgRkU_FATRO5<4gJ>5]j0
!s85 0
vSRLC16_1
ISU04XXzgAG9S]iSfMN3C>1
VJ7_0G:TcoU=IC4FRhSAaH3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16_1
!i10b 1
!s100 lLUO1;Temljo[kP_NIF]X2
!s85 0
vSRLC16E
IfWeBj6]`Z<@A<7cJdHI`h0
V_Ozl@he0XLF?Uzf2mNOMW2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16@e
!i10b 1
!s100 V?G4c0U^Z2CDYeXJm8?F_0
!s85 0
vSRLC16E_1
Ik;@=>4;GD`5EAT4YYkFWS2
VMlF;c<iOBF2a139iQG?Zz2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16@e_1
!i10b 1
!s100 `<MDjGRPkDl5?c@;__[Ih3
!s85 0
vSRLC32E
IIGfKkVnN9Iaff<Vb]BidY3
VoFL1g:n=PZT=?QB>1kkJF0
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c32@e
!i10b 1
!s100 gBVW09280ZI;9:[c7>4in1
!s85 0
vSTARTUP_FPGACORE
IB7iY]gdNVPQ[jjhM_>O`J1
VFc1@n2[3C3hL8K3?nf?eG0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@f@p@g@a@c@o@r@e
!i10b 1
!s100 WPUzzbH7:K0go9i;O495M1
!s85 0
vSTARTUP_SPARTAN3
IoXDTmYLgj1BI84lWlCo=f1
VO^5mX^`=lf`m3Kc?FAzAo2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3
!i10b 1
!s100 <Qo55IPaWCS;4M^^I^B7R1
!s85 0
vSTARTUP_SPARTAN3A
IRfl:A>MlXQhzT3jW9R::F2
V3PN]EdVWF:TiTS5hmziYo3
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 j=_`oCo1Ve6PY40^OVkSn1
!s85 0
vSTARTUP_SPARTAN3E
I]edZNH4bo:7:h8jRI5?6n3
VT=5aiZedZA?J5j3hdBzO61
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@e
!i10b 1
!s100 `X0?R`g`2Y`eT1=G9zRnN0
!s85 0
vSTARTUP_SPARTAN6
I4aFSBFllN[3e6e0ai[m0g0
VMnVVhQhH>?><dg5D629nk2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n6
!i10b 1
!s100 XChW6:`B]kT[QPbNNB5[i3
!s85 0
vSTARTUP_VIRTEX4
Ic5RTml9eNmHXcW;FT`hl>1
VfGSIE?7=mOL?:>IO=4B0I3
R1
R33
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x4
!i10b 1
!s100 ;g_I?@Fgoh3eJYRFT=mTF2
!s85 0
vSTARTUP_VIRTEX5
I0m[7lITcoh9g[f9Y36CKL2
VJTFZl=7H8N@XHUZHGo2Rz0
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x5
!i10b 1
!s100 cYSFeeN8OK@9OzhnRkZZ02
!s85 0
vSTARTUP_VIRTEX6
I>5L8F:zUi`>GkPUUBoe453
VPa3TUn[S<Qjc[208gVV]72
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x6
!i10b 1
!s100 6AV:]C[JA9160d2moEH[<3
!s85 0
vSTARTUPE2
IXT5ak5<TjDZ^9GUbOnB:12
V4Zm@lh7J`k]:[60o^daUP3
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p@e2
!i10b 1
!s100 _9e]Zf93d0>2S=3bfU`]K1
!s85 0
vSUSPEND_SYNC
ILblKI_a6ZkoObCUf?`R`H1
VaV1PPgb__V<_kE32V6II?2
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@u@s@p@e@n@d_@s@y@n@c
!i10b 1
!s100 BH1_A?;SzESBg^O3VVLa03
!s85 0
vSYSMON
I:lcEk3nYOAi6O`XFe4f410
VjjVJb:b`25f^mih`W0Q>^1
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SYSMON.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\SYSMON.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@s@y@s@m@o@n
!i10b 1
!s100 62M@@MlSUE;X255hMdmkX2
!s85 0
vTBLOCK
IdTHH@z;I]E1CdF5DLTe[c0
VafBCWYlPoY64[a:knjG3m0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@b@l@o@c@k
!i10b 1
!s100 L]UjO;[]9cZjT2YdI5Xb:1
!s85 0
vTEMAC
Ic^Ag;>Xon@HSQQL<l0QO_2
V@iKDz4nbnGHB7C2CV[bF51
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\TEMAC.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\TEMAC.v
L0 42
R3
r1
31
R4
R5
R6
R7
n@t@e@m@a@c
!i10b 1
!s100 jO`T8IoVDY7l:ON=6M89n0
!s85 0
vTEMAC_SINGLE
InK5Q8<8DLPV]RW[bKYQBo1
VPLC^jV0MUaR;GGOn;S;SK0
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@t@e@m@a@c_@s@i@n@g@l@e
!i10b 1
!s100 mZ8l8Di4LTi_;YW`4XZZI2
!s85 0
vTIMEGRP
IhNJlf>M5d4TWM;ZV`a>hD2
VX@WJZL;45k^9]SczDZGBN2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@i@m@e@g@r@p
!i10b 1
!s100 mMd0foP<jPo2FjS9cOnm21
!s85 0
vTIMESPEC
IQfV?WVNlHXjLBo4hO67K02
VCP=PAaRZ4=L=[i6EzR`bX2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@i@m@e@s@p@e@c
!i10b 1
!s100 FBQP510THjGn3nH_PllJF1
!s85 0
vtout_oserdese1_vlog
I@@Yo3]keaT3:VOnYeKMS=2
V6KA@fTJR^CL21UeiUH>kO3
R1
R9
R27
R28
L0 2930
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 o:ziF`]SDB8T^mRNZ09^d0
!s85 0
vtrif_oserdese1_vlog
Ie7YY75@GIWT@WT2fYIWl:0
V1W`A9XeMalXl?>^:>[oNS1
R1
R9
R27
R28
L0 1292
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 5iTl7ZUa64nWTXBdEAbRc0
!s85 0
vtxbuffer_oserdese1_vlog
IH9SFP7Uj<d]fW_N2_Id6>1
V2dXNL2>@In;CACeGHEmLO2
R1
R9
R27
R28
L0 1484
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ]mAeRB@Smb<0XTWFF18<31
!s85 0
vUSR_ACCESS_VIRTEX4
IL8hhQ_3iOI3<ZO_=Lif[m1
V?[3RAeJXKk_kF^]ghfS5F3
R1
R33
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x4
!i10b 1
!s100 IZfE8AH6>giX@[E]9RooP1
!s85 0
vUSR_ACCESS_VIRTEX5
IE9<MfOo?<0EedzCD0U[Ck2
V]lHo>lS[F1>YW7BD9;:9n0
R1
R8
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x5
!i10b 1
!s100 8gebV>f=6OfR2gf0gSFkm2
!s85 0
vUSR_ACCESS_VIRTEX6
IinD]<E7X`;4`0bez9jRRm0
VhkdE:Lz8Zg=nd=dehNgYN3
R1
R2
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x6
!i10b 1
!s100 SlJck6gjL?152KifBB[o62
!s85 0
vUSR_ACCESSE2
I8=eDKW2oOz2Tfg20>1W9c3
VNL`U]fe<LCC1ib?e[4Td`1
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s@e2
!i10b 1
!s100 lfLe7?dgLXVdB8^<mZYkN3
!s85 0
vVCC
IS6NG`k]O_WgOMNm8S:fEY1
V3Rm8330Pk1WQ5k9UefQ[^0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\VCC.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\VCC.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@v@c@c
!i10b 1
!s100 `E0G_=IC@GhaCN;egC_Yg1
!s85 0
vXADC
I[bWNzZ[>L5b1;J:`@leL>2
VXVZ0n;BUQjN4Hd9W@;0<B0
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XADC.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XADC.v
L0 48
R3
r1
31
R4
R5
R6
R7
n@x@a@d@c
!i10b 1
!s100 MhjgHkG7H7lU2ASC8YM^i3
!s85 0
vXNOR2
IdOYl]DIgjMdMX<1A5<GRi0
V@INzGC`RakPdPR`JX`D`=3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XNOR2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XNOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r2
!i10b 1
!s100 oa0;0Z`1:>QUY;Dc`W_TC0
!s85 0
vXNOR3
IZmU13=6ce4=nYo;PO?JPI0
VDW2<4]>E4;QGh2z=^3J`D2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XNOR3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XNOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r3
!i10b 1
!s100 0BCLnEYlI=2ZL?JQDmkjS3
!s85 0
vXNOR4
ImFRlBjRL6@Mn9@5VbE[jU0
Vg=P>0KdT]V@]mb94@8S@Q1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XNOR4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XNOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r4
!i10b 1
!s100 JMQ3e_SH]7m5o1Ci=E<hL1
!s85 0
vXNOR5
I=:LNoG=6kicImgol4e[j>0
Vch7O@DEmaYKB;UhOdJ8l?3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XNOR5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XNOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r5
!i10b 1
!s100 C^gMKRK__h@YU?N]CdVbC1
!s85 0
vXOR2
Iad<4gbA<e<^8j9;K1g12C3
VK6F08zTWBoo?9V]3SN9:E2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XOR2.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r2
!i10b 1
!s100 404FndN^Si_QeK5AmaT>c3
!s85 0
vXOR3
I03Tn5k`OH0Nk@?h=1^4fA2
Vn:L?h3R`THI:`kMX0M?1n0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XOR3.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r3
!i10b 1
!s100 HRF>1S3;cChURn<m282;Y1
!s85 0
vXOR4
I[zX9nQgZcbiPbm`0?j?<i3
Vk`I3<djI0_7o6Z2V_GJ2^3
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XOR4.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r4
!i10b 1
!s100 HOgT7G<=bFZKz0jR8YzFD1
!s85 0
vXOR5
I?RgMC4]Vo85[imMBX@N772
Vn9I]H[KCLfTA95Ke7Yl6P0
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XOR5.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r5
!i10b 1
!s100 AcE0:TJ5[L[FWj?1Bg7AF3
!s85 0
vXORCY
If@a=oGnWCb`Z0bI^3TT4G0
Vz=jV9gJVcY=mlR5j4L71l1
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XORCY.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XORCY.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y
!i10b 1
!s100 lIlUKN?Z0Ck3k]?J=35]`1
!s85 0
vXORCY_D
Ib_Y;i3N1b[_=oY^`[i:0Y2
VGK^geDHVb6d8Ilck=QU870
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y_@d
!i10b 1
!s100 `o76mK3E5U92MBb=z>@JE3
!s85 0
vXORCY_L
I6H<JdfG?LXeIi5jP@36?K0
VB8a>ZE3nH6<GFVo6c_kOc2
R1
R10
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y_@l
!i10b 1
!s100 lWjPJK]b:@9E=ILmkdXFc0
!s85 0
vZHOLD_DELAY
IVm6OPjWOVe;2zSe<oF_WA2
V<D?l7Qa]eEbAYb_0MGjm00
R1
R9
8D:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v
FD:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@z@h@o@l@d_@d@e@l@a@y
!i10b 1
!s100 c:JRKUD89RFVoci@ee:mX0
!s85 0
