// Seed: 4056095289
module module_0 (
    output wire id_0,
    input tri0 id_1,
    inout tri1 id_2,
    output tri0 id_3,
    input wire id_4,
    output wor id_5,
    output wire id_6,
    input tri1 id_7,
    output wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri id_12,
    output tri0 id_13,
    output tri id_14,
    output wor id_15,
    input tri0 id_16,
    input tri0 id_17,
    input supply0 id_18
    , id_22,
    input wand id_19,
    inout wand id_20
);
  wire id_23;
  assign id_5 = ~id_18;
  wire id_24;
  wire id_25;
  wire id_26;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wor id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input tri id_7,
    output supply0 id_8,
    input wor id_9,
    inout wor id_10
);
  id_12 :
  assert property (@(negedge id_5) id_3)
  else $display(id_12, 1'd0, 1, 1, id_12, id_3, id_5);
  module_0(
      id_10,
      id_4,
      id_10,
      id_8,
      id_1,
      id_12,
      id_12,
      id_7,
      id_12,
      id_0,
      id_0,
      id_1,
      id_5,
      id_12,
      id_10,
      id_8,
      id_5,
      id_5,
      id_2,
      id_10,
      id_10
  );
endmodule
