###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-17.ucsd.edu)
#  Generated on:      Fri Mar 21 23:52:28 2025
#  Design:            sram_w16_64
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin Q_reg_61_/CP 
Endpoint:   Q_reg_61_/D (v) checked with  leading edge of 'clk'
Beginpoint: A[0]        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.078
- Setup                         0.125
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.919
= Slack Time                    0.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |               |              |         |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+---------+----------| 
     |               | A[0] ^       |         |       |   0.200 |    0.234 | 
     | U354          | I ^ -> ZN v  | CKND1   | 0.022 |   0.222 |    0.256 | 
     | U357          | A2 v -> ZN ^ | CKND2D1 | 0.037 |   0.259 |    0.293 | 
     | FE_RC_15_0    | A2 ^ -> Z ^  | OR2D1   | 0.070 |   0.329 |    0.363 | 
     | FE_OFC35_n321 | I ^ -> ZN v  | CKND4   | 0.121 |   0.450 |    0.484 | 
     | FE_OFC36_n321 | I v -> Z v   | BUFFD1  | 0.146 |   0.596 |    0.630 | 
     | U685          | B1 v -> ZN ^ | AOI22D0 | 0.115 |   0.711 |    0.745 | 
     | FE_RC_1_0     | A2 ^ -> ZN v | ND4D0   | 0.209 |   0.919 |    0.953 | 
     | Q_reg_61_     | D v          | EDFQD1  | 0.000 |   0.919 |    0.953 | 
     +---------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Q_reg_55_/CP 
Endpoint:   Q_reg_55_/D (v) checked with  leading edge of 'clk'
Beginpoint: A[0]        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.078
- Setup                         0.139
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.939
- Arrival Time                  0.905
= Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |               |              |         |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+---------+----------| 
     |               | A[0] ^       |         |       |   0.200 |    0.235 | 
     | U354          | I ^ -> ZN v  | CKND1   | 0.022 |   0.222 |    0.256 | 
     | U357          | A2 v -> ZN ^ | CKND2D1 | 0.037 |   0.259 |    0.294 | 
     | U447          | A2 ^ -> ZN v | NR2D0   | 0.026 |   0.285 |    0.320 | 
     | FE_OFC28_n322 | I v -> ZN ^  | CKND0   | 0.052 |   0.338 |    0.372 | 
     | FE_OFC29_n322 | I ^ -> ZN v  | CKND4   | 0.140 |   0.477 |    0.512 | 
     | U524          | B1 v -> ZN ^ | AOI22D0 | 0.155 |   0.633 |    0.667 | 
     | FE_RC_2_0     | A1 ^ -> ZN v | ND4D0   | 0.272 |   0.905 |    0.939 | 
     | Q_reg_55_     | D v          | EDFQD1  | 0.000 |   0.905 |    0.939 | 
     +---------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Q_reg_57_/CP 
Endpoint:   Q_reg_57_/D (v) checked with  leading edge of 'clk'
Beginpoint: A[0]        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.078
- Setup                         0.135
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.944
- Arrival Time                  0.909
= Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |               |              |         |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+---------+----------| 
     |               | A[0] ^       |         |       |   0.200 |    0.235 | 
     | U354          | I ^ -> ZN v  | CKND1   | 0.022 |   0.222 |    0.257 | 
     | U357          | A2 v -> ZN ^ | CKND2D1 | 0.037 |   0.259 |    0.294 | 
     | U447          | A2 ^ -> ZN v | NR2D0   | 0.026 |   0.285 |    0.320 | 
     | FE_OFC28_n322 | I v -> ZN ^  | CKND0   | 0.052 |   0.338 |    0.373 | 
     | FE_OFC29_n322 | I ^ -> ZN v  | CKND4   | 0.140 |   0.477 |    0.512 | 
     | U528          | B1 v -> ZN ^ | AOI22D0 | 0.167 |   0.644 |    0.679 | 
     | FE_RC_9_0     | A1 ^ -> ZN v | ND4D0   | 0.265 |   0.909 |    0.944 | 
     | Q_reg_57_     | D v          | EDFQD1  | 0.000 |   0.909 |    0.944 | 
     +---------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory4_reg_36_/CP 
Endpoint:   memory4_reg_36_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]              (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.068
- Setup                         0.136
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.931
- Arrival Time                  0.878
= Slack Time                    0.054
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[1] v       |        |       |   0.200 |    0.254 | 
     | U442            | A1 v -> ZN v | IND2D0 | 0.072 |   0.272 |    0.325 | 
     | U353            | A2 v -> ZN ^ | NR2D1  | 0.187 |   0.459 |    0.512 | 
     | U418            | A1 ^ -> ZN ^ | INR2D0 | 0.138 |   0.596 |    0.650 | 
     | FE_OFC19_N122   | I ^ -> Z ^   | CKBD4  | 0.252 |   0.848 |    0.902 | 
     | memory4_reg_36_ | E ^          | EDFQD1 | 0.030 |   0.878 |    0.931 | 
     +----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory4_reg_32_/CP 
Endpoint:   memory4_reg_32_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[1]              (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.067
- Setup                         0.136
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.931
- Arrival Time                  0.877
= Slack Time                    0.054
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[1] v       |        |       |   0.200 |    0.254 | 
     | U442            | A1 v -> ZN v | IND2D0 | 0.072 |   0.272 |    0.326 | 
     | U353            | A2 v -> ZN ^ | NR2D1  | 0.187 |   0.459 |    0.513 | 
     | U418            | A1 ^ -> ZN ^ | INR2D0 | 0.138 |   0.596 |    0.651 | 
     | FE_OFC19_N122   | I ^ -> Z ^   | CKBD4  | 0.252 |   0.848 |    0.902 | 
     | memory4_reg_32_ | E ^          | EDFQD1 | 0.029 |   0.877 |    0.931 | 
     +----------------------------------------------------------------------+ 

