===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.1808 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.2766 ( 21.4%)    4.2766 ( 26.4%)  FIR Parser
    7.6092 ( 38.1%)    5.3390 ( 33.0%)  'firrtl.circuit' Pipeline
    1.5371 (  7.7%)    0.7686 (  4.7%)    'firrtl.module' Pipeline
    1.3300 (  6.7%)    0.6671 (  4.1%)      CSE
    0.0012 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.2027 (  1.0%)    0.1033 (  0.6%)      LowerCHIRRTL
    0.1366 (  0.7%)    0.1366 (  0.8%)    InferWidths
    0.5386 (  2.7%)    0.5386 (  3.3%)    InferResets
    0.0434 (  0.2%)    0.0434 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0455 (  0.2%)    0.0455 (  0.3%)    PrefixModules
    0.4234 (  2.1%)    0.4234 (  2.6%)    LowerFIRRTLTypes
    2.0393 ( 10.2%)    1.0200 (  6.3%)    'firrtl.module' Pipeline
    0.6912 (  3.5%)    0.3522 (  2.2%)      ExpandWhens
    1.3438 (  6.7%)    0.6789 (  4.2%)      Canonicalizer
    0.2306 (  1.2%)    0.2306 (  1.4%)    Inliner
    1.3544 (  6.8%)    1.3544 (  8.4%)    IMConstProp
    0.0419 (  0.2%)    0.0419 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    0.9657 (  4.8%)    0.4833 (  3.0%)    'firrtl.module' Pipeline
    0.9631 (  4.8%)    0.4821 (  3.0%)      Canonicalizer
    0.1910 (  1.0%)    0.1910 (  1.2%)    CreateSiFiveMetadata
    0.1410 (  0.7%)    0.1410 (  0.9%)    EmitOMIR
    0.0418 (  0.2%)    0.0418 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.1647 (  5.8%)    1.1647 (  7.2%)  LowerFIRRTLToHW
    0.2624 (  1.3%)    0.2624 (  1.6%)  HWMemSimImpl
    2.9901 ( 15.0%)    1.4953 (  9.2%)  'hw.module' Pipeline
    0.0825 (  0.4%)    0.0462 (  0.3%)    HWCleanup
    0.8345 (  4.2%)    0.4194 (  2.6%)    CSE
    0.0013 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.6508 (  8.3%)    0.8255 (  5.1%)    Canonicalizer
    0.0149 (  0.1%)    0.0080 (  0.0%)    HWLegalizeModules
    0.3962 (  2.0%)    0.2011 (  1.2%)    PrettifyVerilog
    3.6344 ( 18.2%)    3.6344 ( 22.5%)  ExportVerilog
    0.0053 (  0.0%)    0.0053 (  0.0%)  Rest
   19.9458 (100.0%)   16.1808 (100.0%)  Total

{
  totalTime: 16.222,
  maxMemory: 795787264
}
