# RTL-Desing-Studies
A repository dedicated to learning and exploring digital circuits using SystemVerilog. Covers RTL design, hardware modeling, logic synthesis, and best practices for FPGA/ASIC projects.


## How to run
Go inside build and do Vivado or Vits source 
```
$ source /opt/Xilinx/Vitis/2024.1/settings64.sh 
or
$ source /opt/Xilinx/Vivado/2024.1/.settings64-Vivado.sh 
```

Chose the lab and Run the xrun script
```
./execs/xrun.sh 0-FSM-Calculator -g 
```
Or
```
./execs/xrun.sh 0-FSM-Calculator
```