/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allregs_g.i 1.10.2.2 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allregs_g.i
 * Purpose:	Independent register descriptions.
 */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GCIBACKOFFCSWEIGHTSr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x983,
	0,
	2,
	soc_GCIBACKOFFCSWEIGHTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GCIBACKOFFMASKr */
	soc_block_list[55],
	soc_genreg,
	1,
	0xf0800,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_GCIBACKOFFMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GCIBACKOFFRANGETHRESHOLDSr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x982,
	0,
	3,
	soc_GCIBACKOFFRANGETHRESHOLDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GCIBKFFLEVELr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x9e0,
	0,
	1,
	soc_GCIBKFFLEVELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GCILEAKYBUCKETCONFIGURATIONREGISTER1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x863,
	0,
	4,
	soc_GCILEAKYBUCKETCONFIGURATIONREGISTER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GCILEAKYBUCKETCONFIGURATIONREGISTER2r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x879,
	0,
	4,
	soc_GCILEAKYBUCKETCONFIGURATIONREGISTER2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GCILINKMASKr */
	soc_block_list[59],
	soc_genreg,
	1,
	0x2ca7,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_GCILINKMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GCILKYMAXOC1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x9dd,
	0,
	4,
	soc_GCILKYMAXOC1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GCIMCICNTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x9d2,
	0,
	2,
	soc_GCIMCICNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GCIMCILEAKYBUCKETCONFIGURATIONREGISTER0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x862,
	0,
	3,
	soc_GCIMCILEAKYBUCKETCONFIGURATIONREGISTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff00ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GCPOLr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80b38,
	0,
	8,
	soc_GCPOLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GCTRLr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80004,
	0,
	9,
	soc_GCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_GE0_EEE_CONFIGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80036,
	0,
	4,
	soc_GE0_EEE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x000014e1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE0_EEE_CONFIG_BCM56142_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80033,
	0,
	4,
	soc_GE0_EEE_CONFIG_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE0_EEE_CONFIG_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2022400,
	0,
	3,
	soc_GE0_EEE_CONFIG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80010,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2021100,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80010,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8001c,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2021900,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8001c,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLWr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80004,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLW_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2020900,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE0_S3MII_SPEED_DEBUGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8003b,
	SOC_REG_FLAG_RO,
	4,
	soc_GE0_S3MII_SPEED_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE10_GBODE_CELL_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8001a,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0)
    { /* SOC_REG_INT_GE10_GBODE_CELL_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8001a,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE10_GBODE_CELL_REQ_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80026,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0)
    { /* SOC_REG_INT_GE10_GBODE_CELL_REQ_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80026,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE10_GBOD_OVRFLWr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8000e,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE11_GBODE_CELL_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8001b,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0)
    { /* SOC_REG_INT_GE11_GBODE_CELL_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8001b,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE11_GBODE_CELL_REQ_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80027,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0)
    { /* SOC_REG_INT_GE11_GBODE_CELL_REQ_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80027,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE11_GBOD_OVRFLWr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8000f,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_GE1_EEE_CONFIGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80037,
	0,
	4,
	soc_GE0_EEE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x000014e1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE1_EEE_CONFIG_BCM56142_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80034,
	0,
	4,
	soc_GE0_EEE_CONFIG_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE1_EEE_CONFIG_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2022500,
	0,
	3,
	soc_GE0_EEE_CONFIG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80011,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2021200,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80011,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8001d,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2021a00,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8001d,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLWr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80005,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLW_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2020a00,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE1_S3MII_SPEED_DEBUGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8003c,
	SOC_REG_FLAG_RO,
	4,
	soc_GE0_S3MII_SPEED_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_GE2_EEE_CONFIGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80038,
	0,
	4,
	soc_GE0_EEE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x000014e1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE2_EEE_CONFIG_BCM56142_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80035,
	0,
	4,
	soc_GE0_EEE_CONFIG_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE2_EEE_CONFIG_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2022600,
	0,
	3,
	soc_GE0_EEE_CONFIG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80012,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2021300,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80012,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8001e,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2021b00,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8001e,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLWr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80006,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLW_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2020b00,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE2_S3MII_SPEED_DEBUGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8003d,
	SOC_REG_FLAG_RO,
	4,
	soc_GE0_S3MII_SPEED_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_GE3_EEE_CONFIGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80039,
	0,
	4,
	soc_GE0_EEE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x000014e1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE3_EEE_CONFIG_BCM56142_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80036,
	0,
	4,
	soc_GE0_EEE_CONFIG_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE3_EEE_CONFIG_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2022700,
	0,
	3,
	soc_GE0_EEE_CONFIG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80013,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2021400,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80013,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8001f,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2021c00,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8001f,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLWr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80007,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLW_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2020c00,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE3_S3MII_SPEED_DEBUGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8003e,
	SOC_REG_FLAG_RO,
	4,
	soc_GE0_S3MII_SPEED_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_GE4_EEE_CONFIGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8003a,
	0,
	4,
	soc_GE0_EEE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x000014e1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE4_EEE_CONFIG_BCM56142_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80037,
	0,
	4,
	soc_GE0_EEE_CONFIG_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE4_EEE_CONFIG_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2022800,
	0,
	3,
	soc_GE0_EEE_CONFIG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80014,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2021500,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80014,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80020,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2021d00,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80020,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLWr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80008,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLW_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2020d00,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE4_S3MII_SPEED_DEBUGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8003f,
	SOC_REG_FLAG_RO,
	4,
	soc_GE0_S3MII_SPEED_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_GE5_EEE_CONFIGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8003b,
	0,
	4,
	soc_GE0_EEE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x000014e1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE5_EEE_CONFIG_BCM56142_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80038,
	0,
	4,
	soc_GE0_EEE_CONFIG_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE5_EEE_CONFIG_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2022900,
	0,
	3,
	soc_GE0_EEE_CONFIG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80015,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2021600,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80015,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80021,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2021e00,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80021,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLWr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80009,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLW_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2020e00,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE5_S3MII_SPEED_DEBUGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80040,
	SOC_REG_FLAG_RO,
	4,
	soc_GE0_S3MII_SPEED_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_GE6_EEE_CONFIGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8003c,
	0,
	4,
	soc_GE0_EEE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x000014e1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE6_EEE_CONFIG_BCM56142_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80039,
	0,
	4,
	soc_GE0_EEE_CONFIG_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE6_EEE_CONFIG_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2022a00,
	0,
	3,
	soc_GE0_EEE_CONFIG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80016,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2021700,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80016,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80022,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2021f00,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80022,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLWr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8000a,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLW_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2020f00,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE6_S3MII_SPEED_DEBUGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80041,
	SOC_REG_FLAG_RO,
	4,
	soc_GE0_S3MII_SPEED_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_GE7_EEE_CONFIGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8003d,
	0,
	4,
	soc_GE0_EEE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x000014e1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE7_EEE_CONFIG_BCM56142_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8003a,
	0,
	4,
	soc_GE0_EEE_CONFIG_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE7_EEE_CONFIG_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2022b00,
	0,
	3,
	soc_GE0_EEE_CONFIG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80017,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2021800,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80017,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80023,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2022000,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80023,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLWr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8000b,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLW_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2021000,
	SOC_REG_FLAG_RO,
	1,
	soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE7_S3MII_SPEED_DEBUGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80042,
	SOC_REG_FLAG_RO,
	4,
	soc_GE0_S3MII_SPEED_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE8_GBODE_CELL_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80018,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0)
    { /* SOC_REG_INT_GE8_GBODE_CELL_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80018,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE8_GBODE_CELL_REQ_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80024,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0)
    { /* SOC_REG_INT_GE8_GBODE_CELL_REQ_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80024,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE8_GBOD_OVRFLWr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8000c,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE9_GBODE_CELL_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80019,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0)
    { /* SOC_REG_INT_GE9_GBODE_CELL_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80019,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE9_GBODE_CELL_REQ_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80025,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0)
    { /* SOC_REG_INT_GE9_GBODE_CELL_REQ_CNT_BCM56304_B0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80025,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE9_GBOD_OVRFLWr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8000d,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALCLEARFLOWCONTROLCONFIGURATIONDBSHIGHPRIORITYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x48f,
	0,
	2,
	soc_GENERALCLEARFLOWCONTROLCONFIGURATIONDBSHIGHPRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALCLEARFLOWCONTROLCONFIGURATIONDBSLOWPRIORITYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x491,
	0,
	2,
	soc_GENERALCLEARFLOWCONTROLCONFIGURATIONDBSLOWPRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALCONFIGURATION0r */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4454,
	0,
	4,
	soc_GENERALCONFIGURATION0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x73f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALCONFIGURATION1r */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4502,
	0,
	1,
	soc_GENERALCONFIGURATION1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALCONTROLSr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x12,
	0,
	15,
	soc_GENERALCONTROLSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf30307ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALFLOWCONTROLCONFIGURATIONBDBHIGHPRIORITYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x484,
	0,
	2,
	soc_GENERALFLOWCONTROLCONFIGURATIONBDBHIGHPRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALFLOWCONTROLCONFIGURATIONBDBLOWPRIORITYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x485,
	0,
	2,
	soc_GENERALFLOWCONTROLCONFIGURATIONBDBLOWPRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALPPCONFIGr */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3a79,
	0,
	4,
	soc_GENERALPPCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03177ffe, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALREJECTCLEARCONFIGURATIONDBUFFS0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x496,
	0,
	3,
	soc_GENERALREJECTCLEARCONFIGURATIONDBUFFS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALREJECTCLEARCONFIGURATIONDBUFFS1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x497,
	0,
	3,
	soc_GENERALREJECTCLEARCONFIGURATIONDBUFFS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALREJECTCLEARCONFIGURATIONDBUFFS2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x498,
	0,
	3,
	soc_GENERALREJECTCLEARCONFIGURATIONDBUFFS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALREJECTCLEARCONFIGURATIONDBUFFS3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x499,
	0,
	3,
	soc_GENERALREJECTCLEARCONFIGURATIONDBUFFS3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALREJECTCONFIGURATIONBDBS0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x486,
	0,
	2,
	soc_GENERALREJECTCONFIGURATIONBDBS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALREJECTCONFIGURATIONBDBS1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x487,
	0,
	2,
	soc_GENERALREJECTCONFIGURATIONBDBS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALREJECTCONFIGURATIONBDBS2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x488,
	0,
	2,
	soc_GENERALREJECTCONFIGURATIONBDBS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALREJECTCONFIGURATIONBDBS3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x489,
	0,
	2,
	soc_GENERALREJECTCONFIGURATIONBDBS3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALREJECTCONFIGURATIONBDS0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x48a,
	0,
	2,
	soc_GENERALREJECTCONFIGURATIONBDS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALREJECTCONFIGURATIONBDS1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x48b,
	0,
	2,
	soc_GENERALREJECTCONFIGURATIONBDS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALREJECTCONFIGURATIONBDS2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x48c,
	0,
	2,
	soc_GENERALREJECTCONFIGURATIONBDS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALREJECTCONFIGURATIONBDS3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x48d,
	0,
	2,
	soc_GENERALREJECTCONFIGURATIONBDS3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALREJECTSETCONFIGURATIONDBUFFS0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x492,
	0,
	3,
	soc_GENERALREJECTSETCONFIGURATIONDBUFFS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALREJECTSETCONFIGURATIONDBUFFS1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x493,
	0,
	3,
	soc_GENERALREJECTSETCONFIGURATIONDBUFFS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALREJECTSETCONFIGURATIONDBUFFS2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x494,
	0,
	3,
	soc_GENERALREJECTSETCONFIGURATIONDBUFFS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALREJECTSETCONFIGURATIONDBUFFS3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x495,
	0,
	3,
	soc_GENERALREJECTSETCONFIGURATIONDBUFFS3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALSETFLOWCONTROLCONFIGURATIONDBSHIGHPRIORITYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x48e,
	0,
	2,
	soc_GENERALSETFLOWCONTROLCONFIGURATIONDBSHIGHPRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALSETFLOWCONTROLCONFIGURATIONDBSLOWPRIORITYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x490,
	0,
	2,
	soc_GENERALSETFLOWCONTROLCONFIGURATIONDBSLOWPRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALTRAP0_0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60ff,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_GENERALTRAP0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALTRAP0_1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6101,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_GENERALTRAP0_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALTRAP0_2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6103,
	0,
	5,
	soc_GENERALTRAP0_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALTRAP1_0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6104,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_GENERALTRAP0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALTRAP1_1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6106,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_GENERALTRAP0_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALTRAP1_2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6108,
	0,
	5,
	soc_GENERALTRAP0_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALTRAP2_0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6109,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_GENERALTRAP0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALTRAP2_1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x610b,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_GENERALTRAP0_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALTRAP2_2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x610d,
	0,
	5,
	soc_GENERALTRAP0_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALTRAP3_0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x610e,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_GENERALTRAP0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALTRAP3_1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6110,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_GENERALTRAP0_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENERALTRAP3_2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6112,
	0,
	5,
	soc_GENERALTRAP0_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GENFCSTATUSVECr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x9df,
	0,
	2,
	soc_GENFCSTATUSVECr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE_EGR_PKT_DROP_CTLr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x301,
	0,
	1,
	soc_GE_EGR_PKT_DROP_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GE_EGR_PKT_DROP_CTL_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x301,
	0,
	1,
	soc_GE_EGR_PKT_DROP_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GE_GBODE_CELL_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa05,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_GE_GBODE_CELL_CNT_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x905,
	SOC_REG_FLAG_RO,
	1,
	soc_GE_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GE_GBODE_CELL_CNT_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x905,
	SOC_REG_FLAG_RO,
	1,
	soc_GE_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GE_GBODE_CELL_CNT_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x905,
	SOC_REG_FLAG_RO,
	1,
	soc_GE_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GE_GBODE_CELL_CNT_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x905,
	SOC_REG_FLAG_RO,
	1,
	soc_GE_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GE_GBODE_CELL_CNT_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x905,
	SOC_REG_FLAG_RO,
	1,
	soc_GE_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GE_GBODE_CELL_CNT_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x905,
	SOC_REG_FLAG_RO,
	1,
	soc_GE_GBODE_CELL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GE_GBODE_CELL_REQ_CNTr */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa06,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x906,
	SOC_REG_FLAG_RO,
	1,
	soc_GE_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x906,
	SOC_REG_FLAG_RO,
	1,
	soc_GE_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x906,
	SOC_REG_FLAG_RO,
	1,
	soc_GE_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x906,
	SOC_REG_FLAG_RO,
	1,
	soc_GE_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x906,
	SOC_REG_FLAG_RO,
	1,
	soc_GE_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x906,
	SOC_REG_FLAG_RO,
	1,
	soc_GE_GBODE_CELL_REQ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GE_GBOD_OVRFLWr */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa04,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_GE_GBOD_OVRFLW_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x904,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GE_GBOD_OVRFLW_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x904,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GE_GBOD_OVRFLW_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x904,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GE_GBOD_OVRFLW_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x904,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GE_GBOD_OVRFLW_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x904,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GE_GBOD_OVRFLW_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x904,
	SOC_REG_FLAG_RO,
	1,
	soc_GE0_GBOD_OVRFLWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE_PORT_CONFIGr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x300,
	0,
	5,
	soc_GE_PORT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GE_PORT_CONFIG_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x300,
	0,
	5,
	soc_GE_PORT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GFMCCREDITCOUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x3d2,
	0,
	2,
	soc_GFMCCREDITCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GFMCSHAPERCONFIGSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x30f,
	0,
	2,
	soc_GFMCSHAPERCONFIGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GGI_CONFIG0r */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80006,
	0,
	4,
	soc_GGI_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x0007f800, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GGI_CONFIG1r */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80007,
	0,
	1,
	soc_GGI_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GGI_CONFIG2r */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80008,
	0,
	1,
	soc_GGI_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GGI_CONFIG3r */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80009,
	0,
	1,
	soc_GGI_CONFIG3r_fields,
	SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GGI_CONFIG4r */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8000a,
	0,
	1,
	soc_GGI_CONFIG4r_fields,
	SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GGI_CONFIG5r */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8000b,
	0,
	1,
	soc_GGI_CONFIG5r_fields,
	SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GGI_CONFIG6r */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8000c,
	0,
	1,
	soc_GGI_CONFIG6r_fields,
	SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GGP_NPRI_HI_DEBUGr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8002c,
	0,
	1,
	soc_GGP_NPRI_HI_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GGP_NPRI_LO_DEBUGr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8002d,
	0,
	1,
	soc_GGP_NPRI_HI_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GGP_PRI_HI_DEBUGr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8002a,
	0,
	1,
	soc_GGP_NPRI_HI_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GGP_PRI_LO_DEBUGr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8002b,
	0,
	1,
	soc_GGP_NPRI_HI_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GGP_RANK_HI_DEBUGr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8002e,
	0,
	1,
	soc_GGP_NPRI_HI_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GGP_RANK_LO_DEBUGr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8002f,
	0,
	1,
	soc_GGP_NPRI_HI_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GG_CI_BP_BSAr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8004d,
	0,
	1,
	soc_GG_CI_BP_BSAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GG_CI_BP_BSBr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8004e,
	0,
	1,
	soc_GG_CI_BP_BSAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GG_CONFIG0r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80048,
	0,
	1,
	soc_GG_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GG_EF_TYPE_DECODEr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80049,
	0,
	1,
	soc_GG_EF_TYPE_DECODEr_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GG_LOCAL_BSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8004a,
	0,
	1,
	soc_GG_LOCAL_BSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GG_QM_BP_BSAr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8004b,
	0,
	1,
	soc_GG_QM_BP_BSAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GG_QM_BP_BSBr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8004c,
	0,
	1,
	soc_GG_QM_BP_BSAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GINTEr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80010,
	0,
	8,
	soc_GINTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GINTSr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80012,
	0,
	8,
	soc_GINTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLBRSCTORCLOFPHPMAP_0r */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4659,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_GLBRSCTORCLOFPHPMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLBRSCTORCLOFPHPMAP_1r */
	soc_block_list[43],
	soc_genreg,
	1,
	0x465b,
	0,
	1,
	soc_GLBRSCTORCLOFPHPMAP_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLBRSCTORCLOFPLPMAP_0r */
	soc_block_list[43],
	soc_genreg,
	1,
	0x465c,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_GLBRSCTORCLOFPLPMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLBRSCTORCLOFPLPMAP_1r */
	soc_block_list[43],
	soc_genreg,
	1,
	0x465e,
	0,
	1,
	soc_GLBRSCTORCLOFPLPMAP_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLBRSCTOSCHRCLHRMAPr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x465f,
	0,
	1,
	soc_GLBRSCTOSCHRCLHRMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLOBALCREDITCOUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x3d1,
	0,
	2,
	soc_GLOBALCREDITCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLOBALFLOWCONTROLSTATEr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x551,
	SOC_REG_FLAG_RO,
	3,
	soc_GLOBALFLOWCONTROLSTATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLOBALFLOWSTATUSCOUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x3d6,
	0,
	2,
	soc_GLOBALFLOWSTATUSCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLOBALIQMREPORTCOUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x3d9,
	0,
	2,
	soc_GLOBALIQMREPORTCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLOBALREJECTSTATEr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x550,
	SOC_REG_FLAG_RO,
	6,
	soc_GLOBALREJECTSTATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLOBALRESOURCECOUNTERSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x552,
	SOC_REG_FLAG_RO,
	1,
	soc_GLOBALRESOURCECOUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLOBALRESOURCECOUNTERS2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x579,
	SOC_REG_FLAG_RO,
	1,
	soc_GLOBALRESOURCECOUNTERS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLOBALRESOURCECOUNTERSBDr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x553,
	SOC_REG_FLAG_RO,
	1,
	soc_GLOBALRESOURCECOUNTERSBDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLOBALRESOURCEMINIMUMOCCUPANCYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x557,
	0,
	1,
	soc_GLOBALRESOURCEMINIMUMOCCUPANCYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLOBALTIMECOUNTERCONFIGURATIONr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa68,
	0,
	1,
	soc_GLOBALTIMECOUNTERCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_EMIRROR_DROP_COUNT_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe010000,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_GLOBAL_EMIRROR_DROP_COUNT_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080042,
	SOC_REG_FLAG_RO,
	1,
	soc_GLOBAL_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x208007b,
	SOC_REG_FLAG_RO,
	1,
	soc_GLOBAL_HDRM_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x208007b,
	SOC_REG_FLAG_RO,
	1,
	soc_GLOBAL_HDRM_COUNT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa007b00,
	SOC_REG_FLAG_RO,
	1,
	soc_GLOBAL_HDRM_COUNT_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x208007b,
	SOC_REG_FLAG_RO,
	1,
	soc_GLOBAL_HDRM_COUNT_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa007b00,
	SOC_REG_FLAG_RO,
	1,
	soc_GLOBAL_HDRM_COUNT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x208007b,
	SOC_REG_FLAG_RO,
	1,
	soc_GLOBAL_HDRM_COUNT_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080042,
	SOC_REG_FLAG_RO,
	1,
	soc_GLOBAL_HDRM_COUNT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMITr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080001,
	0,
	1,
	soc_GLOBAL_HDRM_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080002,
	0,
	1,
	soc_GLOBAL_HDRM_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080002,
	0,
	1,
	soc_GLOBAL_HDRM_LIMIT_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa000600,
	0,
	1,
	soc_GLOBAL_HDRM_LIMIT_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080002,
	0,
	1,
	soc_GLOBAL_HDRM_LIMIT_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa000600,
	0,
	1,
	soc_GLOBAL_HDRM_LIMIT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080002,
	0,
	1,
	soc_GLOBAL_HDRM_LIMIT_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080001,
	0,
	1,
	soc_GLOBAL_HDRM_LIMIT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWERr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080031,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa000f00,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa000e00,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080632,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003200,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPERr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080032,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa001000,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa000f00,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080633,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003300,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWERr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080033,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa001100,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa001000,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080634,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003400,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPERr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080034,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa001200,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080035,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa001100,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080635,
	0,
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003500,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_SHARED_FILL_STATE_CONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308000a,
	0,
	1,
	soc_GLOBAL_SHARED_FILL_STATE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_SHARED_FILL_STATE_CONFIG_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308000b,
	0,
	1,
	soc_GLOBAL_SHARED_FILL_STATE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GLOBAL_SP_WRED_AVG_QSIZEr */
	soc_block_list[5],
	soc_genreg,
	4,
	0x1708000c,
	SOC_REG_FLAG_ARRAY,
	3,
	soc_GLOBAL_SP_WRED_AVG_QSIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GLOBAL_SP_WRED_CONFIGr */
	soc_block_list[5],
	soc_genreg,
	4,
	0x17080008,
	SOC_REG_FLAG_ARRAY,
	7,
	soc_GLOBAL_SP_WRED_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLOBAL_TIMER_ACTIVATION_REGISTERr */
	soc_block_list[48],
	soc_genreg,
	1,
	0x4309,
	0,
	1,
	soc_GLOBAL_TIMER_ACTIVATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GLOBAL_TIMER_CONFIGURATION_REGISTERr */
	soc_block_list[48],
	soc_genreg,
	1,
	0x4308,
	0,
	2,
	soc_GLOBAL_TIMER_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDAVGQSIZE_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080008,
	0,
	2,
	soc_GLOBAL_WREDAVGQSIZE_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_WREDAVGQSIZE_CELL_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12080008,
	0,
	2,
	soc_GLOBAL_WREDAVGQSIZE_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDAVGQSIZE_CELL_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1208000c,
	0,
	1,
	soc_GLOBAL_WREDAVGQSIZE_CELL_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDAVGQSIZE_PACKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1708000e,
	0,
	2,
	soc_GLOBAL_WREDAVGQSIZE_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDCONFIG_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080007,
	0,
	8,
	soc_GLOBAL_WREDCONFIG_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_WREDCONFIG_CELL_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12080007,
	0,
	8,
	soc_GLOBAL_WREDCONFIG_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDCONFIG_CELL_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1208000b,
	0,
	8,
	soc_GLOBAL_WREDCONFIG_CELL_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDCONFIG_ECCPr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12080420,
	0,
	1,
	soc_BUCKET_ECCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDCONFIG_PACKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1708000d,
	0,
	8,
	soc_GLOBAL_WREDCONFIG_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080003,
	0,
	3,
	soc_GLOBAL_WREDPARAM_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080003,
	0,
	3,
	soc_GLOBAL_WREDPARAM_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_CELL_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12080003,
	0,
	3,
	soc_GLOBAL_WREDPARAM_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_END_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12080004,
	0,
	1,
	soc_GLOBAL_WREDPARAM_END_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080006,
	0,
	3,
	soc_GLOBAL_WREDPARAM_NONTCP_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080006,
	0,
	3,
	soc_GLOBAL_WREDPARAM_NONTCP_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_CELL_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12080006,
	0,
	3,
	soc_GLOBAL_WREDPARAM_NONTCP_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_PACKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1708000c,
	0,
	3,
	soc_GLOBAL_WREDPARAM_NONTCP_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1708000c,
	0,
	3,
	soc_GLOBAL_WREDPARAM_NONTCP_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_PACKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080009,
	0,
	3,
	soc_GLOBAL_WREDPARAM_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080009,
	0,
	3,
	soc_GLOBAL_WREDPARAM_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_PRI0_END_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1208000a,
	0,
	1,
	soc_GLOBAL_WREDPARAM_PRI0_END_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_PRI0_START_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12080009,
	0,
	1,
	soc_GLOBAL_WREDPARAM_PRI0_START_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_RED_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080005,
	0,
	3,
	soc_GLOBAL_WREDPARAM_RED_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_RED_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080005,
	0,
	3,
	soc_GLOBAL_WREDPARAM_RED_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_RED_CELL_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12080005,
	0,
	3,
	soc_GLOBAL_WREDPARAM_RED_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_RED_END_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12080008,
	0,
	1,
	soc_GLOBAL_WREDPARAM_RED_END_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_RED_PACKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1708000b,
	0,
	3,
	soc_GLOBAL_WREDPARAM_RED_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_RED_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1708000b,
	0,
	3,
	soc_GLOBAL_WREDPARAM_RED_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_RED_START_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12080007,
	0,
	1,
	soc_GLOBAL_WREDPARAM_RED_START_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_START_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12080003,
	0,
	1,
	soc_GLOBAL_WREDPARAM_START_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080004,
	0,
	3,
	soc_GLOBAL_WREDPARAM_YELLOW_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_CELL_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080004,
	0,
	3,
	soc_GLOBAL_WREDPARAM_YELLOW_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_CELL_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12080004,
	0,
	3,
	soc_GLOBAL_WREDPARAM_YELLOW_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_END_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12080006,
	0,
	1,
	soc_GLOBAL_WREDPARAM_YELLOW_END_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_PACKETr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1708000a,
	0,
	3,
	soc_GLOBAL_WREDPARAM_YELLOW_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_PACKET_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1708000a,
	0,
	3,
	soc_GLOBAL_WREDPARAM_YELLOW_PACKET_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_START_CELLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12080005,
	0,
	1,
	soc_GLOBAL_WREDPARAM_YELLOW_START_CELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFEREr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080005,
	0,
	1,
	soc_GLOBAL_WRED_AVG_QSIZE_BUFFEREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e000500,
	0,
	1,
	soc_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e000800,
	0,
	1,
	soc_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFERIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080002,
	0,
	1,
	soc_GLOBAL_WRED_AVG_QSIZE_BUFFERIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFERI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e000200,
	0,
	1,
	soc_GLOBAL_WRED_AVG_QSIZE_BUFFERI_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080004,
	0,
	1,
	soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e000400,
	0,
	1,
	soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e000700,
	0,
	1,
	soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080001,
	0,
	1,
	soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e000100,
	0,
	1,
	soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080007,
	0,
	1,
	soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRY_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e000a00,
	0,
	1,
	soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_QENTRYr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080008,
	0,
	1,
	soc_GLOBAL_WRED_AVG_QSIZE_BUFFEREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_QENTRY_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e000b00,
	0,
	1,
	soc_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFEREr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080003,
	0,
	5,
	soc_GLOBAL_WRED_CONFIG_BUFFEREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFERE_POOL0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e000300,
	0,
	5,
	soc_GLOBAL_WRED_CONFIG_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFERE_POOL1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e000600,
	0,
	5,
	soc_GLOBAL_WRED_CONFIG_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFERIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080000,
	0,
	5,
	soc_GLOBAL_WRED_CONFIG_BUFFEREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFERI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e000000,
	0,
	5,
	soc_GLOBAL_WRED_CONFIG_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_QENTRYr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080006,
	0,
	5,
	soc_GLOBAL_WRED_CONFIG_BUFFEREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_QENTRY_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e000900,
	0,
	5,
	soc_GLOBAL_WRED_CONFIG_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1708000c,
	0,
	3,
	soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e000f00,
	0,
	3,
	soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e001100,
	0,
	3,
	soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1708000a,
	0,
	3,
	soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e000d00,
	0,
	3,
	soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_QENTRYr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e001300,
	0,
	3,
	soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFEREr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1708000b,
	0,
	3,
	soc_GLOBAL_WRED_DROP_THD_TCP_BUFFEREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e000e00,
	0,
	3,
	soc_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e001000,
	0,
	3,
	soc_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFERIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x17080009,
	0,
	3,
	soc_GLOBAL_WRED_DROP_THD_TCP_BUFFEREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFERI_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e000c00,
	0,
	3,
	soc_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_QENTRYr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e001200,
	0,
	3,
	soc_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_THD_0_ECCPr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12080421,
	0,
	1,
	soc_BUCKET_ECCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_THD_1_ECCPr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12080422,
	0,
	1,
	soc_BUCKET_ECCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_BISTSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802200c,
	SOC_REG_FLAG_RO,
	10,
	soc_GMAC0_BISTSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_CLOCKCONTROLSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180221e0,
	0,
	12,
	soc_GMAC0_CLOCKCONTROLSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x010f013f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_DEVCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022000,
	0,
	12,
	soc_GMAC0_DEVCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00300003, 0x00000000)
	SOC_RESET_MASK_DEC(0x003f01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_DEVSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022004,
	SOC_REG_FLAG_RO,
	10,
	soc_GMAC0_DEVSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00131100, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ff1f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_FIFOACCESSADDRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022120,
	0,
	2,
	soc_GMAC0_FIFOACCESSADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_FIFOACCESSBYTEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022124,
	0,
	1,
	soc_GMAC0_FIFOACCESSBYTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_FIFOACCESSDATAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022128,
	0,
	1,
	soc_GMAC0_FIFOACCESSDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_FLOWCNTL_THr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022104,
	0,
	2,
	soc_GMAC0_FLOWCNTL_THr_fields,
	SOC_RESET_VAL_DEC(0x04cc0599, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_GMACIDLE_CNT_THr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802210c,
	0,
	2,
	soc_GMAC0_GMACIDLE_CNT_THr_fields,
	SOC_RESET_VAL_DEC(0x00000404, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_GPIOOUTPUTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022198,
	0,
	1,
	soc_GMAC0_GPIOOUTPUTENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_GPIOSELECTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022194,
	0,
	1,
	soc_GMAC0_GPIOSELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_GPTIMERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022028,
	0,
	1,
	soc_GMAC0_GPTIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_INTMASKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022024,
	0,
	24,
	soc_GMAC0_INTMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff01fdff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_INTRCVLAZYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022100,
	0,
	2,
	soc_GMAC0_INTRCVLAZYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_INTSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022020,
	0,
	24,
	soc_GMAC0_INTSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff01fdff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_MEMORYECCSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180221a4,
	0,
	2,
	soc_GMAC0_MEMORYECCSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_PHYACCESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022180,
	0,
	5,
	soc_GMAC0_PHYACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_PHYCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022188,
	0,
	3,
	soc_GMAC0_PHYCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ff001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_POWERCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180221e8,
	0,
	1,
	soc_GMAC0_POWERCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RCVADDR_HIGHr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802222c,
	0,
	1,
	soc_GMAC0_RCVADDR_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RCVADDR_LOWr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022228,
	0,
	2,
	soc_GMAC0_RCVADDR_LOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RCVCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022220,
	0,
	11,
	soc_GMAC0_RCVCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00040008, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff3eff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RCVPTRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022224,
	0,
	1,
	soc_GMAC0_RCVPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RCVSTATUS0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022230,
	SOC_REG_FLAG_RO,
	2,
	soc_GMAC0_RCVSTATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RCVSTATUS1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022234,
	SOC_REG_FLAG_RO,
	2,
	soc_GMAC0_RCVSTATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RXQCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022190,
	0,
	3,
	soc_GMAC0_RXQCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x06000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RXSACHANGESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022424,
	0,
	1,
	soc_GMAC0_RXSACHANGESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RXUNICASTPKTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022428,
	0,
	1,
	soc_GMAC0_RXUNICASTPKTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_64r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223d0,
	0,
	1,
	soc_GMAC0_RX_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_1024_1522r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223e4,
	0,
	1,
	soc_GMAC0_RX_1024_1522r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_128_255r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223d8,
	0,
	1,
	soc_GMAC0_RX_128_255r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_1523_2047r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223e8,
	0,
	1,
	soc_GMAC0_RX_1523_2047r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_2048_4095r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223ec,
	0,
	1,
	soc_GMAC0_RX_2048_4095r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_256_511r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223dc,
	0,
	1,
	soc_GMAC0_RX_256_511r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_4096_8191r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223f0,
	0,
	1,
	soc_GMAC0_RX_4096_8191r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_512_1023r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223e0,
	0,
	1,
	soc_GMAC0_RX_512_1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_65_127r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223d4,
	0,
	1,
	soc_GMAC0_RX_65_127r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_8192_MAXr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223f4,
	0,
	1,
	soc_GMAC0_RX_8192_MAXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_ALIGNr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022414,
	0,
	1,
	soc_GMAC0_RX_ALIGNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_ALL_OCTETS_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223c0,
	0,
	1,
	soc_GMAC0_RX_ALL_OCTETS_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_ALL_OCTETS_LOr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223bc,
	0,
	1,
	soc_GMAC0_RX_ALL_OCTETS_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_ALL_PKTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223c4,
	0,
	1,
	soc_GMAC0_RX_ALL_PKTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_BRDCASTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223c8,
	0,
	1,
	soc_GMAC0_RX_BRDCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_CNTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022420,
	0,
	1,
	soc_GMAC0_RX_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_CRCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022410,
	0,
	1,
	soc_GMAC0_RX_CRCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_CRC_ALIGNr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022408,
	0,
	1,
	soc_GMAC0_RX_CRC_ALIGNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_DROPr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022404,
	0,
	1,
	soc_GMAC0_RX_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_FRAGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022400,
	0,
	1,
	soc_GMAC0_RX_FRAGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_GD_OCTETS_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223b4,
	0,
	1,
	soc_GMAC0_RX_GD_OCTETS_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_GD_OCTETS_LOr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223b0,
	0,
	1,
	soc_GMAC0_RX_GD_OCTETS_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_GD_PKTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223b8,
	0,
	1,
	soc_GMAC0_RX_GD_PKTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_JABr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223f8,
	0,
	1,
	soc_GMAC0_RX_JABr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_MULTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223cc,
	0,
	1,
	soc_GMAC0_RX_MULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_OVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223fc,
	0,
	1,
	soc_GMAC0_RX_OVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_PAUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802241c,
	0,
	1,
	soc_GMAC0_RX_PAUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_SYMr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022418,
	0,
	1,
	soc_GMAC0_RX_SYMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_RX_UNDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802240c,
	0,
	1,
	soc_GMAC0_RX_UNDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_SERDESCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180221a8,
	0,
	19,
	soc_GMAC0_SERDESCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_SERDESSTATUS0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180221ac,
	SOC_REG_FLAG_RO,
	9,
	soc_GMAC0_SERDESSTATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_SERDESSTATUS1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180221b0,
	SOC_REG_FLAG_RO,
	6,
	soc_GMAC0_SERDESSTATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TXARB_WRR_THr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022108,
	0,
	4,
	soc_GMAC0_TXARB_WRR_THr_fields,
	SOC_RESET_VAL_DEC(0x0a0a0a0a, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TXQCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802218c,
	0,
	1,
	soc_GMAC0_TXQCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000271, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ0OCTET_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022384,
	0,
	1,
	soc_GMAC0_TXQOSQ0OCTET_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ0OCTET_LOr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022380,
	0,
	1,
	soc_GMAC0_TXQOSQ0OCTET_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ0PKTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802237c,
	0,
	1,
	soc_GMAC0_TXQOSQ0PKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ1OCTET_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022390,
	0,
	1,
	soc_GMAC0_TXQOSQ1OCTET_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ1OCTET_LOr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802238c,
	0,
	1,
	soc_GMAC0_TXQOSQ1OCTET_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ1PKTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022388,
	0,
	1,
	soc_GMAC0_TXQOSQ1PKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ2OCTET_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802239c,
	0,
	1,
	soc_GMAC0_TXQOSQ2OCTET_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ2OCTET_LOr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022398,
	0,
	1,
	soc_GMAC0_TXQOSQ2OCTET_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ2PKTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022394,
	0,
	1,
	soc_GMAC0_TXQOSQ2PKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ3OCTET_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223a8,
	0,
	1,
	soc_GMAC0_TXQOSQ3OCTET_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ3OCTET_LOr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223a4,
	0,
	1,
	soc_GMAC0_TXQOSQ3OCTET_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ3PKTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180223a0,
	0,
	1,
	soc_GMAC0_TXQOSQ3PKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TXQRXQMEMORYCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180221a0,
	0,
	6,
	soc_GMAC0_TXQRXQMEMORYCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ff00ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TXUNICASTPKTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022378,
	0,
	1,
	soc_GMAC0_TXUNICASTPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_64r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022320,
	0,
	1,
	soc_GMAC0_TX_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_1024_1522r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022334,
	0,
	1,
	soc_GMAC0_TX_1024_1522r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_128_255r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022328,
	0,
	1,
	soc_GMAC0_TX_128_255r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_1523_2047r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022338,
	0,
	1,
	soc_GMAC0_TX_1523_2047r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_1_COLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802235c,
	0,
	1,
	soc_GMAC0_TX_1_COLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_2048_4095r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802233c,
	0,
	1,
	soc_GMAC0_TX_2048_4095r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_256_511r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802232c,
	0,
	1,
	soc_GMAC0_TX_256_511r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_4096_8191r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022340,
	0,
	1,
	soc_GMAC0_TX_4096_8191r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_512_1023r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022330,
	0,
	1,
	soc_GMAC0_TX_512_1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_65_127r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022324,
	0,
	1,
	soc_GMAC0_TX_65_127r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_8192_MAXr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022344,
	0,
	1,
	soc_GMAC0_TX_8192_MAXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_ALL_OCTETS_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022310,
	0,
	1,
	soc_GMAC0_TX_ALL_OCTETS_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_ALL_OCTETS_LOr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802230c,
	0,
	1,
	soc_GMAC0_TX_ALL_OCTETS_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_ALL_PKTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022314,
	0,
	1,
	soc_GMAC0_TX_ALL_PKTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_BRDCASTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022318,
	0,
	1,
	soc_GMAC0_TX_BRDCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_COLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022358,
	0,
	1,
	soc_GMAC0_TX_COLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_CRSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022370,
	0,
	1,
	soc_GMAC0_TX_CRSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_DEFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802236c,
	0,
	1,
	soc_GMAC0_TX_DEFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_EX_COLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022364,
	0,
	1,
	soc_GMAC0_TX_EX_COLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_FRAGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022350,
	0,
	1,
	soc_GMAC0_TX_FRAGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_GD_OCTETS_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022304,
	0,
	1,
	soc_GMAC0_TX_GD_OCTETS_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_GD_OCTETS_LOr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022300,
	0,
	1,
	soc_GMAC0_TX_GD_OCTETS_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_GD_PKTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022308,
	0,
	1,
	soc_GMAC0_TX_GD_PKTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_JABr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022348,
	0,
	1,
	soc_GMAC0_TX_JABr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_LATEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022368,
	0,
	1,
	soc_GMAC0_TX_LATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_MULTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802231c,
	0,
	1,
	soc_GMAC0_TX_MULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_M_COLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022360,
	0,
	1,
	soc_GMAC0_TX_M_COLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_OVERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802234c,
	0,
	1,
	soc_GMAC0_TX_OVERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_PAUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022374,
	0,
	1,
	soc_GMAC0_TX_PAUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_TX_UNDERRUNr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022354,
	0,
	1,
	soc_GMAC0_TX_UNDERRUNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_XMTADDR_HIGH_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802220c,
	0,
	1,
	soc_GMAC0_XMTADDR_HIGH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_XMTADDR_LOW_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022208,
	0,
	2,
	soc_GMAC0_XMTADDR_LOW_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_XMTCONTROL_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022200,
	0,
	11,
	soc_GMAC0_XMTCONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff28e7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_XMTPTR_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022204,
	0,
	1,
	soc_GMAC0_XMTPTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_XMTSTATUS0_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022210,
	SOC_REG_FLAG_RO,
	2,
	soc_GMAC0_XMTSTATUS0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC0_XMTSTATUS1_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18022214,
	SOC_REG_FLAG_RO,
	2,
	soc_GMAC0_XMTSTATUS1_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_BISTSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802300c,
	SOC_REG_FLAG_RO,
	10,
	soc_GMAC0_BISTSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_CLOCKCONTROLSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180231e0,
	0,
	12,
	soc_GMAC0_CLOCKCONTROLSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x010f013f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_DEVCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023000,
	0,
	12,
	soc_GMAC0_DEVCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00300003, 0x00000000)
	SOC_RESET_MASK_DEC(0x003f01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_DEVSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023004,
	SOC_REG_FLAG_RO,
	10,
	soc_GMAC0_DEVSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00131100, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ff1f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_FIFOACCESSADDRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023120,
	0,
	2,
	soc_GMAC0_FIFOACCESSADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_FIFOACCESSBYTEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023124,
	0,
	1,
	soc_GMAC0_FIFOACCESSBYTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_FIFOACCESSDATAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023128,
	0,
	1,
	soc_GMAC0_FIFOACCESSDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_FLOWCNTL_THr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023104,
	0,
	2,
	soc_GMAC0_FLOWCNTL_THr_fields,
	SOC_RESET_VAL_DEC(0x04cc0599, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_GMACIDLE_CNT_THr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802310c,
	0,
	2,
	soc_GMAC0_GMACIDLE_CNT_THr_fields,
	SOC_RESET_VAL_DEC(0x00000404, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_GPIOOUTPUTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023198,
	0,
	1,
	soc_GMAC0_GPIOOUTPUTENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_GPIOSELECTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023194,
	0,
	1,
	soc_GMAC0_GPIOSELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_GPTIMERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023028,
	0,
	1,
	soc_GMAC0_GPTIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_INTMASKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023024,
	0,
	24,
	soc_GMAC0_INTMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff01fdff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_INTRCVLAZYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023100,
	0,
	2,
	soc_GMAC0_INTRCVLAZYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_INTSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023020,
	0,
	24,
	soc_GMAC0_INTSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff01fdff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_MEMORYECCSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180231a4,
	0,
	2,
	soc_GMAC0_MEMORYECCSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_PHYACCESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023180,
	0,
	5,
	soc_GMAC0_PHYACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_PHYCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023188,
	0,
	3,
	soc_GMAC0_PHYCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ff001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_POWERCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180231e8,
	0,
	1,
	soc_GMAC0_POWERCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RCVADDR_HIGHr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802322c,
	0,
	1,
	soc_GMAC0_RCVADDR_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RCVADDR_LOWr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023228,
	0,
	2,
	soc_GMAC0_RCVADDR_LOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RCVCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023220,
	0,
	11,
	soc_GMAC0_RCVCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00040008, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff3eff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RCVPTRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023224,
	0,
	1,
	soc_GMAC0_RCVPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RCVSTATUS0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023230,
	SOC_REG_FLAG_RO,
	2,
	soc_GMAC0_RCVSTATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RCVSTATUS1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023234,
	SOC_REG_FLAG_RO,
	2,
	soc_GMAC0_RCVSTATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RXQCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023190,
	0,
	3,
	soc_GMAC0_RXQCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x06000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RXSACHANGESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023424,
	0,
	1,
	soc_GMAC0_RXSACHANGESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RXUNICASTPKTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023428,
	0,
	1,
	soc_GMAC0_RXUNICASTPKTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_64r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233d0,
	0,
	1,
	soc_GMAC0_RX_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_1024_1522r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233e4,
	0,
	1,
	soc_GMAC0_RX_1024_1522r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_128_255r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233d8,
	0,
	1,
	soc_GMAC0_RX_128_255r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_1523_2047r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233e8,
	0,
	1,
	soc_GMAC0_RX_1523_2047r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_2048_4095r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233ec,
	0,
	1,
	soc_GMAC0_RX_2048_4095r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_256_511r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233dc,
	0,
	1,
	soc_GMAC0_RX_256_511r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_4096_8191r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233f0,
	0,
	1,
	soc_GMAC0_RX_4096_8191r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_512_1023r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233e0,
	0,
	1,
	soc_GMAC0_RX_512_1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_65_127r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233d4,
	0,
	1,
	soc_GMAC0_RX_65_127r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_8192_MAXr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233f4,
	0,
	1,
	soc_GMAC0_RX_8192_MAXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_ALIGNr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023414,
	0,
	1,
	soc_GMAC0_RX_ALIGNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_ALL_OCTETS_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233c0,
	0,
	1,
	soc_GMAC0_RX_ALL_OCTETS_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_ALL_OCTETS_LOr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233bc,
	0,
	1,
	soc_GMAC0_RX_ALL_OCTETS_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_ALL_PKTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233c4,
	0,
	1,
	soc_GMAC0_RX_ALL_PKTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_BRDCASTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233c8,
	0,
	1,
	soc_GMAC0_RX_BRDCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_CNTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023420,
	0,
	1,
	soc_GMAC0_RX_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_CRCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023410,
	0,
	1,
	soc_GMAC0_RX_CRCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_CRC_ALIGNr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023408,
	0,
	1,
	soc_GMAC0_RX_CRC_ALIGNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_DROPr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023404,
	0,
	1,
	soc_GMAC0_RX_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_FRAGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023400,
	0,
	1,
	soc_GMAC0_RX_FRAGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_GD_OCTETS_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233b4,
	0,
	1,
	soc_GMAC0_RX_GD_OCTETS_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_GD_OCTETS_LOr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233b0,
	0,
	1,
	soc_GMAC0_RX_GD_OCTETS_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_GD_PKTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233b8,
	0,
	1,
	soc_GMAC0_RX_GD_PKTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_JABr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233f8,
	0,
	1,
	soc_GMAC0_RX_JABr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_MULTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233cc,
	0,
	1,
	soc_GMAC0_RX_MULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_OVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233fc,
	0,
	1,
	soc_GMAC0_RX_OVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_PAUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802341c,
	0,
	1,
	soc_GMAC0_RX_PAUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_SYMr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023418,
	0,
	1,
	soc_GMAC0_RX_SYMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_RX_UNDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802340c,
	0,
	1,
	soc_GMAC0_RX_UNDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_SERDESCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180231a8,
	0,
	19,
	soc_GMAC0_SERDESCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_SERDESSTATUS0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180231ac,
	SOC_REG_FLAG_RO,
	9,
	soc_GMAC0_SERDESSTATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_SERDESSTATUS1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180231b0,
	SOC_REG_FLAG_RO,
	6,
	soc_GMAC0_SERDESSTATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TXARB_WRR_THr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023108,
	0,
	4,
	soc_GMAC0_TXARB_WRR_THr_fields,
	SOC_RESET_VAL_DEC(0x0a0a0a0a, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TXQCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802318c,
	0,
	1,
	soc_GMAC0_TXQCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000271, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ0OCTET_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023384,
	0,
	1,
	soc_GMAC0_TXQOSQ0OCTET_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ0OCTET_LOr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023380,
	0,
	1,
	soc_GMAC0_TXQOSQ0OCTET_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ0PKTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802337c,
	0,
	1,
	soc_GMAC0_TXQOSQ0PKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ1OCTET_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023390,
	0,
	1,
	soc_GMAC0_TXQOSQ1OCTET_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ1OCTET_LOr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802338c,
	0,
	1,
	soc_GMAC0_TXQOSQ1OCTET_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ1PKTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023388,
	0,
	1,
	soc_GMAC0_TXQOSQ1PKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ2OCTET_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802339c,
	0,
	1,
	soc_GMAC0_TXQOSQ2OCTET_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ2OCTET_LOr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023398,
	0,
	1,
	soc_GMAC0_TXQOSQ2OCTET_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ2PKTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023394,
	0,
	1,
	soc_GMAC0_TXQOSQ2PKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ3OCTET_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233a8,
	0,
	1,
	soc_GMAC0_TXQOSQ3OCTET_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ3OCTET_LOr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233a4,
	0,
	1,
	soc_GMAC0_TXQOSQ3OCTET_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ3PKTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180233a0,
	0,
	1,
	soc_GMAC0_TXQOSQ3PKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TXQRXQMEMORYCONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180231a0,
	0,
	6,
	soc_GMAC0_TXQRXQMEMORYCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ff00ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TXUNICASTPKTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023378,
	0,
	1,
	soc_GMAC0_TXUNICASTPKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_64r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023320,
	0,
	1,
	soc_GMAC0_TX_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_1024_1522r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023334,
	0,
	1,
	soc_GMAC0_TX_1024_1522r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_128_255r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023328,
	0,
	1,
	soc_GMAC0_TX_128_255r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_1523_2047r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023338,
	0,
	1,
	soc_GMAC0_TX_1523_2047r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_1_COLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802335c,
	0,
	1,
	soc_GMAC0_TX_1_COLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_2048_4095r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802333c,
	0,
	1,
	soc_GMAC0_TX_2048_4095r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_256_511r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802332c,
	0,
	1,
	soc_GMAC0_TX_256_511r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_4096_8191r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023340,
	0,
	1,
	soc_GMAC0_TX_4096_8191r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_512_1023r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023330,
	0,
	1,
	soc_GMAC0_TX_512_1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_65_127r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023324,
	0,
	1,
	soc_GMAC0_TX_65_127r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_8192_MAXr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023344,
	0,
	1,
	soc_GMAC0_TX_8192_MAXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_ALL_OCTETS_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023310,
	0,
	1,
	soc_GMAC0_TX_ALL_OCTETS_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_ALL_OCTETS_LOr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802330c,
	0,
	1,
	soc_GMAC0_TX_ALL_OCTETS_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_ALL_PKTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023314,
	0,
	1,
	soc_GMAC0_TX_ALL_PKTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_BRDCASTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023318,
	0,
	1,
	soc_GMAC0_TX_BRDCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_COLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023358,
	0,
	1,
	soc_GMAC0_TX_COLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_CRSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023370,
	0,
	1,
	soc_GMAC0_TX_CRSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_DEFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802336c,
	0,
	1,
	soc_GMAC0_TX_DEFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_EX_COLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023364,
	0,
	1,
	soc_GMAC0_TX_EX_COLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_FRAGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023350,
	0,
	1,
	soc_GMAC0_TX_FRAGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_GD_OCTETS_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023304,
	0,
	1,
	soc_GMAC0_TX_GD_OCTETS_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_GD_OCTETS_LOr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023300,
	0,
	1,
	soc_GMAC0_TX_GD_OCTETS_LOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_GD_PKTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023308,
	0,
	1,
	soc_GMAC0_TX_GD_PKTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_JABr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023348,
	0,
	1,
	soc_GMAC0_TX_JABr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_LATEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023368,
	0,
	1,
	soc_GMAC0_TX_LATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_MULTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802331c,
	0,
	1,
	soc_GMAC0_TX_MULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_M_COLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023360,
	0,
	1,
	soc_GMAC0_TX_M_COLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_OVERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802334c,
	0,
	1,
	soc_GMAC0_TX_OVERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_PAUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023374,
	0,
	1,
	soc_GMAC0_TX_PAUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_TX_UNDERRUNr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023354,
	0,
	1,
	soc_GMAC0_TX_UNDERRUNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_XMTADDR_HIGH_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802320c,
	0,
	1,
	soc_GMAC0_XMTADDR_HIGH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_XMTADDR_LOW_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023208,
	0,
	2,
	soc_GMAC0_XMTADDR_LOW_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_XMTCONTROL_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023200,
	0,
	11,
	soc_GMAC0_XMTCONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff28e7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_XMTPTR_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023204,
	0,
	1,
	soc_GMAC0_XMTPTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_XMTSTATUS0_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023210,
	SOC_REG_FLAG_RO,
	2,
	soc_GMAC0_XMTSTATUS0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_GMAC1_XMTSTATUS1_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18023214,
	SOC_REG_FLAG_RO,
	2,
	soc_GMAC0_XMTSTATUS1_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GMACC0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x100,
	0,
	4,
	soc_GMACC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GMACC1r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x101,
	0,
	18,
	soc_GMACC1r_fields,
	SOC_RESET_VAL_DEC(0x000a1001, 0x00000000)
	SOC_RESET_MASK_DEC(0x50cf1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GMACC2r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x102,
	0,
	1,
	soc_GMACC2r_fields,
	SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GMACC0_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x100,
	0,
	4,
	soc_GMACC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GMACC1_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x101,
	0,
	18,
	soc_GMACC1r_fields,
	SOC_RESET_VAL_DEC(0x000a1001, 0x00000000)
	SOC_RESET_MASK_DEC(0x50cf1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GMACC2_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x102,
	0,
	1,
	soc_GMACC2r_fields,
	SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GMHIGHBANKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080046,
	0,
	2,
	soc_GMHIGHBANKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_GMHIGHBANK_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e004600,
	0,
	2,
	soc_GMHIGHBANK_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GMII_CONFIG1r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x5236,
	0,
	7,
	soc_GMII_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GMII_CONFIG2r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x5237,
	0,
	1,
	soc_GMII_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GMII_EEE_DELAY_ENTRY_TIMERr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x11b00,
	0,
	1,
	soc_UNIMAC0_GMII_EEE_DELAY_ENTRY_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GMII_EEE_WAKE_TIMERr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x12100,
	0,
	1,
	soc_UNIMAC0_GMII_EEE_WAKE_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GMLOWBANKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080045,
	0,
	2,
	soc_GMHIGHBANKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_GMLOWBANK_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e004500,
	0,
	2,
	soc_GMHIGHBANK_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GMMEMWARMUPr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x7080044,
	0,
	1,
	soc_GMMEMWARMUPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_GMMEMWARMUP_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1e004400,
	0,
	1,
	soc_GMMEMWARMUP_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GOODREPLIESCOUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6213,
	0,
	1,
	soc_GOODREPLIESCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GPCSCr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x103,
	0,
	2,
	soc_GPCSCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GPCSC_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x103,
	0,
	2,
	soc_GPCSCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZEr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80003,
	0,
	1,
	soc_GPORT_CNTMAXSIZEr_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM53314_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80003,
	0,
	1,
	soc_GPORT_CNTMAXSIZE_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2020800,
	0,
	1,
	soc_PORT_CNTMAXSIZE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56624_A0r */
	soc_block_list[137],
	soc_genreg,
	1,
	0x80903,
	0,
	1,
	soc_GPORT_CNTMAXSIZEr_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56634_A0r */
	soc_block_list[139],
	soc_genreg,
	1,
	0x80903,
	0,
	1,
	soc_GPORT_CNTMAXSIZEr_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56685_A0r */
	soc_block_list[141],
	soc_genreg,
	1,
	0x80903,
	0,
	1,
	soc_GPORT_CNTMAXSIZEr_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa03,
	0,
	1,
	soc_GPORT_CNTMAXSIZEr_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x903,
	0,
	1,
	soc_GPORT_CNTMAXSIZEr_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56840_A0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x227,
	0,
	1,
	soc_GPORT_CNTMAXSIZEr_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56840_B0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x227,
	0,
	1,
	soc_GPORT_CNTMAXSIZEr_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM88230_A0r */
	soc_block_list[10],
	soc_genreg,
	1,
	0x80903,
	0,
	1,
	soc_GPORT_CNTMAXSIZEr_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM88732_A0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x227,
	0,
	1,
	soc_GPORT_CNTMAXSIZEr_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GPORT_CONFIGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80000,
	0,
	2,
	soc_GPORT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM53314_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80000,
	0,
	11,
	soc_GPORT_CONFIG_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2020000,
	0,
	2,
	soc_GPORT_CONFIG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56218_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80000,
	0,
	10,
	soc_GPORT_CONFIG_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56224_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80000,
	0,
	10,
	soc_GPORT_CONFIG_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56624_A0r */
	soc_block_list[137],
	soc_genreg,
	1,
	0x80900,
	0,
	1,
	soc_GPORT_CONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56634_A0r */
	soc_block_list[139],
	soc_genreg,
	1,
	0x80900,
	0,
	1,
	soc_GPORT_CONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56685_A0r */
	soc_block_list[141],
	soc_genreg,
	1,
	0x80900,
	0,
	1,
	soc_GPORT_CONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa00,
	0,
	3,
	soc_GPORT_CONFIG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x900,
	0,
	1,
	soc_GPORT_CONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56840_A0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x226,
	0,
	1,
	soc_GPORT_CONFIG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56840_B0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x226,
	0,
	1,
	soc_GPORT_CONFIG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM88230_A0r */
	soc_block_list[10],
	soc_genreg,
	1,
	0x80900,
	0,
	1,
	soc_GPORT_CONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM88732_A0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x226,
	0,
	1,
	soc_GPORT_CONFIG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_DROP_ON_WRONG_SOP_S0_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8002c,
	SOC_REG_FLAG_RO,
	1,
	soc_GPORT_DROP_ON_WRONG_SOP_S0_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_DROP_ON_WRONG_SOP_S1_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8002b,
	SOC_REG_FLAG_RO,
	1,
	soc_GPORT_DROP_ON_WRONG_SOP_S1_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_DROP_ON_WRONG_SOP_S3_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80030,
	SOC_REG_FLAG_RO,
	1,
	soc_GPORT_DROP_ON_WRONG_SOP_S3_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_DROP_ON_WRONG_SOP_S4_CNTr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8002f,
	SOC_REG_FLAG_RO,
	1,
	soc_GPORT_DROP_ON_WRONG_SOP_S4_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80e09,
	0,
	4,
	soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_EHG_RX_DATA_PARITY_STATUS_NACKr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80e0e,
	0,
	4,
	soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_EHG_RX_MASK_PARITY_STATUS_INTRr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80e0a,
	0,
	4,
	soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_EHG_RX_MASK_PARITY_STATUS_NACKr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80e0f,
	0,
	4,
	soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_EHG_TX_DATA_PARITY_STATUS_INTRr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80e08,
	0,
	4,
	soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_EHG_TX_DATA_PARITY_STATUS_NACKr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80e0d,
	0,
	4,
	soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_EXTRA_SERDES_CTLr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80e02,
	0,
	1,
	soc_GPORT_EXTRA_SERDES_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_FORCE_DOUBLE_BIT_ERRORr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80e04,
	0,
	5,
	soc_GPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_FORCE_SINGLE_BIT_ERRORr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80e05,
	0,
	5,
	soc_GPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_GBODE_TXFIFO_PARITY_STATUS_INTRr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80e0c,
	0,
	4,
	soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_GBOD_RXFIFO_PARITY_STATUS_INTRr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80e0b,
	0,
	4,
	soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_INTR_ENABLEr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80e07,
	0,
	5,
	soc_GPORT_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_INTR_STATUSr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80e06,
	SOC_REG_FLAG_RO,
	5,
	soc_GPORT_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_LINK_STATUS_TO_CMICr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2020500,
	0,
	1,
	soc_GPORT_LINK_STATUS_TO_CMICr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SELr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80031,
	0,
	1,
	soc_GPORT_MAC_CRS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM53314_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80031,
	0,
	1,
	soc_GPORT_MAC_CRS_SEL_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2022200,
	0,
	1,
	soc_GPORT_MAC_CRS_SEL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_MODE_REGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80e00,
	0,
	1,
	soc_GPORT_MODE_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_MODE_REG_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2020100,
	0,
	3,
	soc_GPORT_MODE_REG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_PARITY_CONTROLr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80e03,
	0,
	5,
	soc_GPORT_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASKr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80001,
	0,
	1,
	soc_GPORT_RSV_MASKr_fields,
	SOC_RESET_VAL_DEC(0x04380000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff0000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2020600,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56224_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80001,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56334_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80001,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56624_A0r */
	soc_block_list[137],
	soc_genreg,
	1,
	0x80901,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56634_A0r */
	soc_block_list[139],
	soc_genreg,
	1,
	0x80901,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56685_A0r */
	soc_block_list[141],
	soc_genreg,
	1,
	0x80901,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa01,
	0,
	1,
	soc_GPORT_RSV_MASKr_fields,
	SOC_RESET_VAL_DEC(0x04380000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff0000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x901,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM88230_A0r */
	soc_block_list[10],
	soc_genreg,
	1,
	0x80901,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_RX_EEE_LPI_DURATION_COUNTERr */
	soc_block_list[3],
	soc_portreg,
	1,
	0xbf,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	230,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_RX_EEE_LPI_EVENT_COUNTERr */
	soc_block_list[3],
	soc_portreg,
	1,
	0xbe,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	229,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_SERDES_CTLr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80e01,
	0,
	1,
	soc_XGPORT_SERDES_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GPORT_SGNDET_EARLYCRSr */
	soc_block_list[137],
	soc_portreg,
	1,
	0x908,
	0,
	2,
	soc_GPORT_SGNDET_EARLYCRSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x908,
	0,
	2,
	soc_GPORT_SGNDET_EARLYCRSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x908,
	0,
	2,
	soc_GPORT_SGNDET_EARLYCRSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xc09,
	0,
	2,
	soc_GPORT_SGNDET_EARLYCRSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM56840_A0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x228,
	0,
	2,
	soc_GPORT_SGNDET_EARLYCRSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM56840_B0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x228,
	0,
	2,
	soc_GPORT_SGNDET_EARLYCRSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x908,
	0,
	2,
	soc_GPORT_SGNDET_EARLYCRSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM88732_A0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x228,
	0,
	2,
	soc_GPORT_SGNDET_EARLYCRSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SELr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80032,
	0,
	1,
	soc_GPORT_SGN_DET_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SEL_BCM53314_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80032,
	0,
	1,
	soc_GPORT_SGN_DET_SEL_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SEL_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2022300,
	0,
	1,
	soc_GPORT_SGN_DET_SEL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_SOP_S0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8002a,
	0,
	1,
	soc_GPORT_SOP_S0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_SOP_S1r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80029,
	0,
	1,
	soc_GPORT_SOP_S1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_SOP_S3r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8002e,
	0,
	1,
	soc_GPORT_SOP_S3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_SOP_S4r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x8002d,
	0,
	1,
	soc_GPORT_SOP_S4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASKr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80002,
	0,
	1,
	soc_GPORT_RSV_MASKr_fields,
	SOC_RESET_VAL_DEC(0x04380000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff0000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2020700,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56224_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80002,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56334_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80002,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56624_A0r */
	soc_block_list[137],
	soc_genreg,
	1,
	0x80902,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56634_A0r */
	soc_block_list[139],
	soc_genreg,
	1,
	0x80902,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56685_A0r */
	soc_block_list[141],
	soc_genreg,
	1,
	0x80902,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa02,
	0,
	1,
	soc_GPORT_RSV_MASKr_fields,
	SOC_RESET_VAL_DEC(0x04380000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff0000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x902,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM88230_A0r */
	soc_block_list[10],
	soc_genreg,
	1,
	0x80902,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_SW_FLOW_CONTROLr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2020400,
	0,
	2,
	soc_GPORT_SW_FLOW_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GPORT_TPIDr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80028,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_TPID_BCM56150_A0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2022100,
	0,
	1,
	soc_EGR_OUTER_TPID_0r_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GPORT_TPID_BCM56624_A0r */
	soc_block_list[137],
	soc_genreg,
	1,
	0x80907,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_TPID_BCM56634_A0r */
	soc_block_list[139],
	soc_genreg,
	1,
	0x80907,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GPORT_TPID_BCM56685_A0r */
	soc_block_list[141],
	soc_genreg,
	1,
	0x80907,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GPORT_TPID_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa07,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GPORT_TPID_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x907,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GPORT_TPID_BCM88230_A0r */
	soc_block_list[10],
	soc_genreg,
	1,
	0x80907,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_31_0_REGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2020300,
	0,
	1,
	soc_GPORT_TS_TIMER_31_0_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_47_32_REGr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x2020200,
	0,
	1,
	soc_GPORT_TS_TIMER_47_32_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_TX_EEE_LPI_DURATION_COUNTERr */
	soc_block_list[3],
	soc_portreg,
	1,
	0xc1,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	232,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_TX_EEE_LPI_EVENT_COUNTERr */
	soc_block_list[3],
	soc_portreg,
	1,
	0xc0,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	231,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_UMAC_CONTROLr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80049,
	0,
	9,
	soc_GPORT_UMAC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR64r */
	soc_block_list[3],
	soc_portreg,
	1,
	0,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	34,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR127r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	35,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR255r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	36,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR511r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	37,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR1023r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x4,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	38,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR1518r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x5,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	39,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR2047r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x7,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	41,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR4095r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x8,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	42,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR9216r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x9,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	43,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR16383r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x9b,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	194,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR1023_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x95,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	196,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR1023_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1500,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	116,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR1023_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x95,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	191,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR1023_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x95,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	188,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR1023_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x84,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	174,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR1023_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x84,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	174,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR1023_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x84,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	174,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR1023_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x4b,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	117,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR1023_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x84,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	184,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GR1023_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x84,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	100,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR127_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x92,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	193,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR127_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1200,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	113,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR127_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x12,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	52,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR127_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x92,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	188,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR127_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x92,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	185,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR127_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x81,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	171,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR127_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x81,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	171,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR127_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x81,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	171,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR127_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x48,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	114,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR127_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x81,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	181,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GR127_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x81,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	97,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR1518_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x96,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	197,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR1518_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1600,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	117,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR1518_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x96,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	192,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR1518_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x96,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	189,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR1518_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x85,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	175,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR1518_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x85,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	175,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR1518_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x85,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	175,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR1518_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x4c,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	118,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR1518_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x85,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	185,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GR1518_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x85,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	101,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR2047_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x98,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	199,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR2047_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1800,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	119,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR2047_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x18,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	58,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR2047_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x98,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	194,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR2047_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x98,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	191,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR2047_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x87,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	177,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR2047_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x87,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	177,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR2047_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x87,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	177,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR2047_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x4e,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	120,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR2047_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x87,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	187,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GR2047_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x87,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	103,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR255_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x93,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	194,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR255_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1300,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	114,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GR255_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x13,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	53,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR255_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x93,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	189,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR255_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x93,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	186,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR255_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x82,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	172,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR255_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x82,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	172,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR255_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x82,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	172,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR255_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x49,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	115,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR255_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x82,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	182,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GR255_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x82,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	98,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR4095_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x99,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	200,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR4095_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1900,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	120,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR4095_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x19,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	59,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR4095_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x99,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	195,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR4095_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x99,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	192,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR4095_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x88,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	178,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR4095_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x88,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	178,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR4095_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x88,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	178,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR4095_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x4f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	121,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR4095_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x88,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	188,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GR4095_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x88,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	104,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR511_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x94,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	195,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR511_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1400,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	115,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GR511_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x14,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	54,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR511_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x94,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	190,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR511_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x94,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	187,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR511_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x83,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	173,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR511_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x83,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	173,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR511_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x83,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	173,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR511_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x4a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	116,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR511_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x83,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	183,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GR511_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x83,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	99,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR64_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x91,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	192,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR64_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1100,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	112,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR64_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x11,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	51,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR64_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x91,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	187,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR64_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x91,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	184,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR64_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x80,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	170,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR64_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x80,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	170,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR64_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x80,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	170,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR64_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x47,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	113,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR64_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x80,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	180,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GR64_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x80,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	96,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR9216_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x9a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	201,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR9216_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1a00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	121,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR9216_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	60,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR9216_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x9a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	196,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR9216_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x9a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	193,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR9216_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x89,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	179,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR9216_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x89,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	179,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR9216_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x89,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	179,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR9216_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x50,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	122,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR9216_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x89,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	189,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GR9216_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x89,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	105,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GRALNr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x12,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	52,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRALN_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x84,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	179,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRALN_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x400,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	99,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRALN_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x84,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	174,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRALN_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x84,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	171,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRALN_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x92,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	188,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRALN_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x92,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	188,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRALN_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x92,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	188,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRALN_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x59,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	131,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRALN_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x92,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	198,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRALN_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x92,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	114,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRBCAr */
	soc_block_list[3],
	soc_portreg,
	1,
	0xd,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	47,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRBCA_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x90,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	191,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRBCA_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1000,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	111,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRBCA_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x90,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	186,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRBCA_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x90,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	183,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRBCA_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x8d,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	183,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRBCA_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x8d,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	183,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRBCA_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x8d,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	183,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRBCA_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x54,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	126,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRBCA_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x8d,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	193,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRBCA_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x8d,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	109,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRBYTr */
	soc_block_list[3],
	soc_portreg,
	1,
	0xb,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	45,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRBYT_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x9c,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	203,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRBYT_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1c00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	123,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GRBYT_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1c,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	62,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRBYT_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x9c,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	198,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRBYT_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x9d,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	196,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRBYT_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x8b,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	181,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRBYT_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x8b,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	181,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRBYT_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x8b,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	181,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRBYT_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x52,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	124,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRBYT_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x8b,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	191,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRBYT_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x8b,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	107,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRCDEr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x14,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	54,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRCDE_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x86,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	181,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRCDE_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x600,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	101,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GRCDE_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x6,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	40,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRCDE_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x86,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	176,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRCDE_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x86,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	173,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRCDE_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x94,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	190,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRCDE_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x94,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	190,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRCDE_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x94,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	190,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRCDE_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5b,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	133,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRCDE_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x94,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	200,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRCDE_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x94,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	116,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GREETHTYPECUSTOMr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x608d,
	0,
	1,
	soc_GREETHTYPECUSTOMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GREETHTYPEIPV4r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x608a,
	0,
	1,
	soc_GREETHTYPEIPV4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GREETHTYPEIPV6r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x608b,
	0,
	1,
	soc_GREETHTYPEIPV6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GREETHTYPEMPLSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x608c,
	0,
	1,
	soc_GREETHTYPEMPLSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GRFCRr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x15,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	55,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRFCR_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x87,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	182,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRFCR_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x700,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	102,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRFCR_BCM56304_B0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x15,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	55,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRFCR_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x87,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	177,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRFCR_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x87,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	174,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRFCR_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x95,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	191,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRFCR_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x95,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	191,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRFCR_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x95,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	191,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRFCR_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5c,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	134,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRFCR_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x95,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	201,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRFCR_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x95,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	117,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GRFCSr */
	soc_block_list[3],
	soc_portreg,
	1,
	0xe,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	48,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRFCS_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x80,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	175,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRFCS_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	95,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRFCS_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x80,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	170,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRFCS_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x80,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	167,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRFCS_BCM56514_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xe,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	48,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRFCS_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x8e,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	184,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRFCS_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x8e,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	184,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRFCS_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x8e,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	184,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRFCS_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x55,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	127,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRFCS_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x8e,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	194,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRFCS_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x8e,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	110,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRFLRr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x13,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	53,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRFLR_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x85,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	180,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRFLR_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x500,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	100,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GRFLR_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x5,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	39,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRFLR_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x85,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	175,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRFLR_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x85,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	172,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRFLR_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x93,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	189,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRFLR_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x93,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	189,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRFLR_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x93,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	189,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRFLR_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5a,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	132,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRFLR_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x93,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	199,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRFLR_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x93,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	115,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRFRGr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1b,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	61,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRFRG_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x8d,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	188,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRFRG_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xd00,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	108,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GRFRG_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xd,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	47,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRFRG_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x8d,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	183,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRFRG_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x8d,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	180,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRFRG_BCM56514_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1d,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	63,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRFRG_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x9d,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	199,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRFRG_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x9d,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	199,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRFRG_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x9d,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	199,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRFRG_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x62,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	140,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRFRG_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x9e,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	210,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRFRG_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x9d,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	125,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GRJBRr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x17,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	57,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRJBR_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x89,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	184,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRJBR_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x900,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	104,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRJBR_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x89,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	179,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRJBR_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x89,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	176,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRJBR_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x97,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	193,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRJBR_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x97,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	193,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRJBR_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x97,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	193,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRJBR_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5e,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	136,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRJBR_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x97,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	203,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRJBR_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x97,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	119,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRMCAr */
	soc_block_list[3],
	soc_portreg,
	1,
	0xc,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	46,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRMCA_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x8f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	190,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRMCA_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xf00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	110,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRMCA_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x8f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	185,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRMCA_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x8f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	182,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRMCA_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x8c,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	182,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRMCA_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x8c,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	182,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRMCA_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x8c,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	182,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRMCA_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x53,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	125,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRMCA_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x8c,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	192,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRMCA_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x8c,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	108,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRMGVr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x6,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	40,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRMGV_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x97,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	198,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRMGV_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1700,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	118,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRMGV_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x17,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	57,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRMGV_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x97,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	193,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRMGV_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x97,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	190,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRMGV_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x86,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	176,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRMGV_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x86,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	176,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRMGV_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x86,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	176,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRMGV_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x4d,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	119,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRMGV_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x86,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	186,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRMGV_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x86,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	102,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GRMTUEr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x18,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	58,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRMTUE_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x8a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	185,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRMTUE_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xa00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	105,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRMTUE_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x8a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	180,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRMTUE_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x8a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	177,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRMTUE_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x98,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	194,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRMTUE_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x98,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	194,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRMTUE_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x98,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	194,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRMTUE_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	137,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRMTUE_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x98,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	204,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRMTUE_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x98,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	120,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GRNTBYTESSET0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x505,
	0,
	2,
	soc_GRNTBYTESSET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_GRNTBYTESSET1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x506,
	0,
	2,
	soc_GRNTBYTESSET1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007ff7ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GROVRr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x16,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	56,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GROVR_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x88,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	183,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GROVR_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x800,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	103,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GROVR_BCM56304_B0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x16,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	56,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GROVR_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x88,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	178,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GROVR_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x88,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	175,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GROVR_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x96,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	192,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GROVR_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x96,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	192,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GROVR_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x96,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	192,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GROVR_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5d,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	135,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GROVR_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x96,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	202,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GROVR_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x96,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	118,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRPKTr */
	soc_block_list[3],
	soc_portreg,
	1,
	0xa,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	44,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRPKT_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x9b,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	202,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRPKT_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1b00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	122,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GRPKT_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1b,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	61,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRPKT_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x9b,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	197,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRPKT_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x9c,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	195,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRPKT_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x8a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	180,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRPKT_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x8a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	180,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRPKT_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x8a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	180,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRPKT_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x51,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	123,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRPKT_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x8a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	190,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRPKT_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x8a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	106,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRPOKr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1e,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	64,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRPOK_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x9e,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	205,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRPOK_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1e00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	125,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GRPOK_BCM56224_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1e,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	64,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRPOK_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x9e,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	200,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRPOK_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x9f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	198,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_GRPOK_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x9a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	196,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRPOK_BCM56624_B0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x9a,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	196,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRPOK_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x9a,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	196,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRPOK_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x9a,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	196,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRPOK_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x9a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	206,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRPOK_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x9a,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	122,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRRBYTr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x8e,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	181,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRRBYT_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xe00,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	109,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRRPKTr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x8b,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	178,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRRPKT_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xb00,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	106,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRUCr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1d,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	63,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRUC_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x9d,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	204,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRUC_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1d00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	124,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GRUC_BCM56224_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1d,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	63,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRUC_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x9d,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	199,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRUC_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x9e,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	197,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_GRUC_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x99,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	195,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRUC_BCM56624_B0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x99,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	195,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRUC_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x99,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	195,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRUC_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x99,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	195,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRUC_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x99,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	205,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRUC_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x99,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	121,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GRUNDr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1a,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	60,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRUND_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x8c,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	187,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRUND_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xc00,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	107,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GRUND_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xc,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	46,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRUND_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x8c,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	182,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRUND_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x8c,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	179,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRUND_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x9c,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	198,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRUND_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x9c,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	198,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRUND_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x9c,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	198,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRUND_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x61,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	139,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRUND_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x9d,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	209,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRUND_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x9c,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	124,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRXCFr */
	soc_block_list[3],
	soc_portreg,
	1,
	0xf,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	49,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRXCF_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x81,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	176,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRXCF_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x100,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	96,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRXCF_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x81,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	171,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRXCF_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x81,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	168,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRXCF_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x8f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	185,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRXCF_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x8f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	185,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRXCF_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x8f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	185,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRXCF_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x56,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	128,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRXCF_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x8f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	195,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRXCF_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x8f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	111,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRXPFr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x10,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	50,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRXPF_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x82,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	177,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRXPF_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x200,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	97,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRXPF_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x82,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	172,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRXPF_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x82,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	169,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRXPF_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x90,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	186,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRXPF_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x90,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	186,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRXPF_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x90,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	186,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRXPF_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x57,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	129,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRXPF_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x90,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	196,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRXPF_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x90,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	112,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRXPPr */
	soc_block_list[138],
	soc_portreg,
	1,
	0x9b,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	207,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GRXUOr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x11,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	51,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRXUO_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x83,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	178,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRXUO_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x300,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	98,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRXUO_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x83,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	173,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRXUO_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x83,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	170,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRXUO_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x91,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	187,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRXUO_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x91,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	187,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRXUO_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x91,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	187,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRXUO_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x58,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	130,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRXUO_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x91,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	197,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GRXUO_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x91,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	113,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_DURATION_COUNTERr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3d00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	156,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_EVENT_COUNTERr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3c00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	155,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GSA0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x104,
	0,
	1,
	soc_GSA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GSA1r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x105,
	0,
	1,
	soc_GSA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GSA0_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x104,
	0,
	1,
	soc_GSA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GSA1_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x105,
	0,
	1,
	soc_GSA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GSBU_OVERSUB_FC_CONFIG1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xb080061,
	0,
	6,
	soc_GSBU_OVERSUB_FC_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GT64r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1d,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	63,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GT127r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1e,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	64,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GT255r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	65,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GT511r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x20,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	66,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GT1023r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x21,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	67,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GT1518r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x22,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	68,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GT2047r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x24,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	70,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GT4095r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x25,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	71,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GT9216r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x26,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	72,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT16383r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xb9,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	224,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT1023_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb2,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	225,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT1023_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3200,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	145,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT1023_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x32,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	84,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT1023_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb2,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	220,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT1023_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xb3,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	218,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT1023_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xa3,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	205,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT1023_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xa3,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	205,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT1023_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xa3,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	205,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT1023_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x68,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	146,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT1023_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xa4,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	216,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GT1023_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa3,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	131,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT127_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xaf,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	222,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT127_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2f00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	142,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT127_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	81,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT127_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xaf,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	217,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT127_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xb0,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	215,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT127_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xa0,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	202,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT127_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xa0,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	202,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT127_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xa0,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	202,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT127_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x65,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	143,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT127_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xa1,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	213,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GT127_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa0,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	128,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT1518_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb3,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	226,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT1518_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3300,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	146,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT1518_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x33,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	85,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT1518_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb3,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	221,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT1518_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xb4,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	219,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT1518_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xa4,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	206,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT1518_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xa4,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	206,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT1518_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xa4,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	206,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT1518_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x69,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	147,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT1518_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xa5,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	217,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GT1518_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa4,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	132,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT2047_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb5,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	228,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT2047_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3500,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	148,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT2047_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x35,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	87,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT2047_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb5,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	223,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT2047_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xb6,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	221,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT2047_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xa6,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	208,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT2047_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xa6,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	208,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT2047_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xa6,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	208,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT2047_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x6b,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	149,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT2047_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xa7,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	219,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GT2047_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa6,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	134,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT255_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb0,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	223,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT255_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3000,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	143,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT255_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x30,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	82,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT255_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb0,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	218,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT255_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xb1,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	216,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT255_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xa1,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	203,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT255_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xa1,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	203,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT255_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xa1,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	203,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT255_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x66,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	144,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT255_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xa2,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	214,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GT255_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa1,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	129,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT4095_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb6,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	229,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT4095_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3600,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	149,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT4095_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x36,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	88,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT4095_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb6,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	224,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT4095_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xb7,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	222,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT4095_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xa7,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	209,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT4095_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xa7,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	209,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT4095_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xa7,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	209,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT4095_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x6c,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	150,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT4095_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xa8,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	220,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GT4095_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa7,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	135,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT511_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb1,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	224,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT511_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3100,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	144,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT511_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x31,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	83,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT511_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb1,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	219,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT511_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xb2,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	217,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT511_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xa2,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	204,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT511_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xa2,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	204,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT511_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xa2,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	204,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT511_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x67,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	145,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT511_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xa3,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	215,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GT511_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa2,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	130,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT64_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xae,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	221,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT64_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2e00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	141,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT64_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2e,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	80,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT64_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xae,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	216,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT64_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xaf,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	214,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT64_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0x9f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	201,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT64_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x9f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	201,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT64_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x9f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	201,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT64_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x64,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	142,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT64_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xa0,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	212,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GT64_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x9f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	127,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT9216_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb7,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	230,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT9216_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3700,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	150,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT9216_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x37,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	89,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT9216_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb7,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	225,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT9216_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xb8,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	223,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GT9216_BCM56514_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x28,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	74,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT9216_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xa8,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	210,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT9216_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xa8,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	210,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT9216_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xa8,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	210,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT9216_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x6d,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	151,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT9216_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xa9,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	221,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GT9216_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa8,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	136,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GTBCAr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x29,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	75,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTBCA_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xad,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	220,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTBCA_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2d00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	140,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTBCA_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xad,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	215,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTBCA_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xae,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	213,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTBCA_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xab,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	213,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTBCA_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xab,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	213,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTBCA_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xab,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	213,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTBCA_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x70,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	154,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTBCA_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xac,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	224,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTBCA_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xab,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	139,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GTBYTr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x37,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	89,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTBYT_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb9,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	232,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTBYT_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3900,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	152,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTBYT_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x39,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	91,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTBYT_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb9,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	227,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTBYT_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xbb,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	226,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTBYT_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xb9,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	227,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTBYT_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xb9,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	227,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTBYT_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xb9,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	227,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTBYT_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x7e,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	168,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTBYT_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xba,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	238,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTBYT_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xb9,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	153,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GTDFRr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2f,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	81,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTDFR_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa4,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	211,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTDFR_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2400,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	131,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTDFR_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x24,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	70,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTDFR_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa4,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	206,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTDFR_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xa5,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	204,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTDFR_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xb1,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	219,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTDFR_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xb1,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	219,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTDFR_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xb1,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	219,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTDFR_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x76,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	160,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTDFR_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xb2,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	230,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTDFR_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xb1,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	145,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTEDFr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x30,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	82,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTEDF_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa5,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	212,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTEDF_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2500,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	132,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTEDF_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x25,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	71,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTEDF_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa5,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	207,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTEDF_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xa6,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	205,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTEDF_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xb2,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	220,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTEDF_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xb2,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	220,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTEDF_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xb2,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	220,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTEDF_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x77,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	161,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTEDF_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xb3,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	231,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTEDF_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xb2,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	146,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GTFCSr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2c,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	78,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTFCS_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa1,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	208,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTFCS_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2100,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	128,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTFCS_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x21,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	67,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTFCS_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa1,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	203,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTFCS_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xa2,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	201,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTFCS_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xae,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	216,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTFCS_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xae,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	216,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTFCS_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xae,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	216,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTFCS_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x73,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	157,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTFCS_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xaf,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	227,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTFCS_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xae,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	142,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTFRGr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x35,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	87,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTFRG_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xaa,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	217,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTFRG_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2a00,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	137,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTFRG_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2a,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	76,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTFRG_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xaa,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	212,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTFRG_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xab,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	210,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTFRG_BCM56514_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x37,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	89,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTFRG_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xb7,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	225,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTFRG_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xb7,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	225,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTFRG_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xb7,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	225,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTFRG_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x7c,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	166,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTFRG_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xb8,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	236,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTFRG_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xb7,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	151,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GTJBRr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2b,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	77,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTJBR_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa0,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	207,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTJBR_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2000,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	127,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTJBR_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x20,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	66,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTJBR_BCM56304_B0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2b,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	77,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTJBR_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa0,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	202,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTJBR_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xa1,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	200,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTJBR_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xad,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	215,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTJBR_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xad,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	215,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTJBR_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xad,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	215,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTJBR_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x72,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	156,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTJBR_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xae,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	226,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTJBR_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xad,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	141,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GTLCLr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x33,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	85,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTLCL_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa8,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	215,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTLCL_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2800,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	135,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTLCL_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x28,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	74,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTLCL_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa8,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	210,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTLCL_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xa9,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	208,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTLCL_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xb5,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	223,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTLCL_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xb5,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	223,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTLCL_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xb5,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	223,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTLCL_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x7a,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	164,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTLCL_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xb6,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	234,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTLCL_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xb5,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	149,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GTMCAr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x28,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	74,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTMCA_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xac,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	219,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTMCA_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2c00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	139,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTMCA_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2c,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	78,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTMCA_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xac,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	214,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTMCA_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xad,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	212,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTMCA_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xaa,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	212,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTMCA_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xaa,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	212,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTMCA_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xaa,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	212,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTMCA_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x6f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	153,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTMCA_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xab,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	223,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTMCA_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xaa,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	138,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTMCLr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x32,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	84,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTMCL_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa7,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	214,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTMCL_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2700,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	134,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTMCL_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x27,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	73,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTMCL_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa7,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	209,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTMCL_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xa8,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	207,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTMCL_BCM56514_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x34,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	86,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTMCL_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xb4,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	222,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTMCL_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xb4,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	222,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTMCL_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xb4,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	222,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTMCL_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x79,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	163,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTMCL_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xb5,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	233,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTMCL_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xb4,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	148,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTMGVr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x23,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	69,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTMGV_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb4,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	227,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTMGV_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3400,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	147,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTMGV_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x34,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	86,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTMGV_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb4,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	222,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTMGV_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xb5,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	220,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTMGV_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xa5,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	207,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTMGV_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xa5,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	207,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTMGV_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xa5,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	207,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTMGV_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x6a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	148,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTMGV_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xa6,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	218,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTMGV_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa5,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	133,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTNCLr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x36,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	88,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTNCL_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xab,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	218,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTNCL_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2b00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	138,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTNCL_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xab,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	213,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTNCL_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xac,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	211,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTNCL_BCM56514_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x38,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	90,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTNCL_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xb8,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	226,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTNCL_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xb8,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	226,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTNCL_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xb8,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	226,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTNCL_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x7d,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	167,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTNCL_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xb9,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	237,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTNCL_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xb8,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	152,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTOVRr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2e,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	80,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTOVR_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa3,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	210,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTOVR_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2300,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	130,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTOVR_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x23,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	69,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTOVR_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa3,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	205,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTOVR_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xa4,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	203,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTOVR_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xb0,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	218,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTOVR_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xb0,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	218,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTOVR_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xb0,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	218,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTOVR_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x75,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	159,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTOVR_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xb1,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	229,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTOVR_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xb0,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	144,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTPKTr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x27,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	73,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTPKT_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb8,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	231,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTPKT_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3800,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	151,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTPKT_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x38,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	90,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTPKT_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xb8,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	226,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTPKT_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xba,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	225,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTPKT_BCM56514_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x29,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	75,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTPKT_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xa9,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	211,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTPKT_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xa9,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	211,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTPKT_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xa9,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	211,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTPKT_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x6e,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	152,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTPKT_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xaa,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	222,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTPKT_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa9,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	137,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTPOKr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3b,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	93,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTPOK_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xbb,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	234,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTPOK_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3b00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	154,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTPOK_BCM56224_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3b,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	93,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTPOK_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xbb,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	229,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTPOK_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xbd,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	228,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTPOK_BCM56514_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3b,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	93,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_GTPOK_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xbb,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	229,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTPOK_BCM56624_B0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xbb,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	229,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTPOK_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xbb,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	229,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTPOK_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xbb,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	229,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTPOK_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xbc,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	240,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTPOK_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xbb,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	155,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTSCLr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x31,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	83,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTSCL_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa6,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	213,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTSCL_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2600,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	133,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTSCL_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x26,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	72,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTSCL_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa6,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	208,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTSCL_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xa7,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	206,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTSCL_BCM56514_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x33,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	85,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTSCL_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xb3,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	221,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTSCL_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xb3,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	221,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTSCL_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xb3,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	221,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTSCL_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x78,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	162,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTSCL_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xb4,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	232,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTSCL_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xb3,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	147,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTUCr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	92,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTUC_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xba,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	233,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTUC_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3a00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	153,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTUC_BCM56224_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	92,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTUC_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xba,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	228,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTUC_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xbc,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	227,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTUC_BCM56514_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	92,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_GTUC_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xba,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	228,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTUC_BCM56624_B0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xba,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	228,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTUC_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xba,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	228,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTUC_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xba,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	228,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTUC_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xbb,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	239,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTUC_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xba,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	154,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTXCFr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2d,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	79,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTXCF_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa2,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	209,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTXCF_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2200,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	129,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTXCF_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x22,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	68,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTXCF_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa2,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	204,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTXCF_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xa3,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	202,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTXCF_BCM56514_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	81,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTXCF_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xaf,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	217,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTXCF_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xaf,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	217,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTXCF_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xaf,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	217,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTXCF_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x74,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	158,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTXCF_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xb0,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	228,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTXCF_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xaf,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	143,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_GTXCLr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x34,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	86,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTXCL_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa9,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	216,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTXCL_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2900,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	136,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTXCL_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x29,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	75,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTXCL_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0xa9,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	211,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTXCL_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xaa,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	209,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTXCL_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xb6,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	224,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTXCL_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xb6,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	224,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTXCL_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xb6,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	224,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTXCL_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x7b,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	165,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTXCL_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xb7,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	235,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTXCL_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xb6,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	150,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTXPFr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x2a,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	76,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTXPF_BCM56142_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x9f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	206,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTXPF_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1f00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	126,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTXPF_BCM56218_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x1f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	65,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTXPF_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x9f,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	201,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTXPF_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0xa0,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	199,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTXPF_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xac,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	214,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTXPF_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xac,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	214,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTXPF_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xac,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	214,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTXPF_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x71,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	155,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTXPF_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0xad,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	225,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GTXPF_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xac,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	140,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTXPPr */
	soc_block_list[138],
	soc_portreg,
	1,
	0xbd,
	SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_GR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	241,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_DURATION_COUNTERr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3f00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	158,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_EVENT_COUNTERr */
	soc_block_list[3],
	soc_portreg,
	1,
	0x3e00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_RX_EEE_LPI_DURATION_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	157,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIGr */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa08,
	0,
	3,
	soc_GXPORT_LAG_FAILOVER_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000005, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0xb00,
	0,
	1,
	soc_GXPORT_LAG_FAILOVER_CONFIG_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0xb00,
	0,
	4,
	soc_GXPORT_LAG_FAILOVER_CONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xb00,
	0,
	4,
	soc_GXPORT_LAG_FAILOVER_CONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xb00,
	0,
	4,
	soc_GXPORT_LAG_FAILOVER_CONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xb00,
	0,
	4,
	soc_GXPORT_LAG_FAILOVER_CONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xc06,
	0,
	4,
	soc_GXPORT_LAG_FAILOVER_CONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xb00,
	0,
	4,
	soc_GXPORT_LAG_FAILOVER_CONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUSr */
	soc_block_list[10],
	soc_portreg,
	1,
	0xa09,
	SOC_REG_FLAG_RO,
	1,
	soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0xb01,
	SOC_REG_FLAG_RO,
	1,
	soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM56624_A0r */
	soc_block_list[137],
	soc_portreg,
	1,
	0xb01,
	SOC_REG_FLAG_RO,
	1,
	soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0xb01,
	SOC_REG_FLAG_RO,
	1,
	soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0xb01,
	SOC_REG_FLAG_RO,
	1,
	soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xc07,
	SOC_REG_FLAG_RO,
	1,
	soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xb01,
	SOC_REG_FLAG_RO,
	1,
	soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

