<dec f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='97' type='bool llvm::R600InstrInfo::isVectorOnly(const llvm::MachineInstr &amp; MI) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='168' ll='170' type='bool llvm::R600InstrInfo::isVectorOnly(const llvm::MachineInstr &amp; MI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='320' u='c' c='_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='232' u='c' c='_ZN12_GLOBAL__N_118R600PacketizerList25isBundlableWithCurrentPMIERN4llvm12MachineInstrERKNS1_8DenseMapIjjNS1_12DenseMapInfoIjEENS1_6detail12DenseMapPa12601239'/>
