<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class MachineIRBuilder: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="page2D29183DC2C80B69"><span>class MachineIRBuilder</span></a></li></ul></nav><main class="content"><h1>class MachineIRBuilder</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class MachineIRBuilder { /* full declaration omitted */ };</code></pre><h2>Description</h2><p>Helper class to build MachineInstr. It keeps internally the insertion point and debug location for all the new instructions we want to create. This information can be modify via the related setters.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L221">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:221</a></p><h2>Method Overview</h2><ul><li class="is-family-code">public  <a href="#9877520332F1FA3D"><b>MachineIRBuilder</b></a>()</li><li class="is-family-code">public  <a href="#2928CC072B7D3B64"><b>MachineIRBuilder</b></a>(llvm::MachineFunction &amp; MF)</li><li class="is-family-code">public  <a href="#2CC21D21B886472B"><b>MachineIRBuilder</b></a>(llvm::MachineInstr &amp; MI)</li><li class="is-family-code">public  <a href="#EB80FCC56853218A"><b>MachineIRBuilder</b></a>(const llvm::MachineIRBuilderState &amp; BState)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#D4741ADFE6B211E4"><b>buildAShr</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#D6B60CE39B043757"><b>buildAdd</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#37F8F152BF25BE6D"><b>buildAddrSpaceCast</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#2D74FD63378C6EFA"><b>buildAnd</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#4AF1FAD7413B805E"><b>buildAnyExt</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#5902F0E7294C2D59"><b>buildAnyExtOrTrunc</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#26FC171EBF3613C9"><b>buildAtomicCmpXchg</b></a>(llvm::Register OldValRes, llvm::Register Addr, llvm::Register CmpVal, llvm::Register NewVal, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#9547D28AFA1B30A3"><b>buildAtomicCmpXchgWithSuccess</b></a>(llvm::Register OldValRes, llvm::Register SuccessRes, llvm::Register Addr, llvm::Register CmpVal, llvm::Register NewVal, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#48B8CBC5C08F3011"><b>buildAtomicRMW</b></a>(unsigned int Opcode, const llvm::DstOp &amp; OldValRes, const llvm::SrcOp &amp; Addr, const llvm::SrcOp &amp; Val, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#0F206FE108E62793"><b>buildAtomicRMWAdd</b></a>(llvm::Register OldValRes, llvm::Register Addr, llvm::Register Val, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#3BE0BE95FF7B5FF2"><b>buildAtomicRMWAnd</b></a>(llvm::Register OldValRes, llvm::Register Addr, llvm::Register Val, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#EC3C26A71ADC33F7"><b>buildAtomicRMWFAdd</b></a>(const llvm::DstOp &amp; OldValRes, const llvm::SrcOp &amp; Addr, const llvm::SrcOp &amp; Val, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#4F2637FAA6D3C7F7"><b>buildAtomicRMWFSub</b></a>(const llvm::DstOp &amp; OldValRes, const llvm::SrcOp &amp; Addr, const llvm::SrcOp &amp; Val, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#67C4EBFB150226FA"><b>buildAtomicRMWMax</b></a>(llvm::Register OldValRes, llvm::Register Addr, llvm::Register Val, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#B70D8D31845DBD61"><b>buildAtomicRMWMin</b></a>(llvm::Register OldValRes, llvm::Register Addr, llvm::Register Val, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#9927820EBF362D00"><b>buildAtomicRMWNand</b></a>(llvm::Register OldValRes, llvm::Register Addr, llvm::Register Val, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#2460E30BE5F41D11"><b>buildAtomicRMWOr</b></a>(llvm::Register OldValRes, llvm::Register Addr, llvm::Register Val, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#8AFF50C75BE1A1C0"><b>buildAtomicRMWSub</b></a>(llvm::Register OldValRes, llvm::Register Addr, llvm::Register Val, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#1FE14F5F73AE21FD"><b>buildAtomicRMWUmax</b></a>(llvm::Register OldValRes, llvm::Register Addr, llvm::Register Val, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#0889FB5D65F05E2C"><b>buildAtomicRMWUmin</b></a>(llvm::Register OldValRes, llvm::Register Addr, llvm::Register Val, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#11919833EFEE1DF0"><b>buildAtomicRMWXchg</b></a>(llvm::Register OldValRes, llvm::Register Addr, llvm::Register Val, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#C79D56DB6B037010"><b>buildAtomicRMWXor</b></a>(llvm::Register OldValRes, llvm::Register Addr, llvm::Register Val, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#473AA97701296385"><b>buildBitcast</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#59A3FEBFE2C6CDF0"><b>buildBlockAddress</b></a>(llvm::Register Res, const llvm::BlockAddress * BA)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#01D5E6440760E8A1"><b>buildBoolExt</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op, bool IsFP)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#0A5B5EE074625ACA"><b>buildBr</b></a>(llvm::MachineBasicBlock &amp; Dest)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#66D43E4B07B7DA99"><b>buildBrCond</b></a>(llvm::Register Tst, llvm::MachineBasicBlock &amp; Dest)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#4DEFF18E068C53E1"><b>buildBrIndirect</b></a>(llvm::Register Tgt)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#F274AEA838C925CA"><b>buildBrJT</b></a>(llvm::Register TablePtr, unsigned int JTI, llvm::Register IndexReg)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#F957BAA6724C2C79"><b>buildBuildVector</b></a>(const llvm::DstOp &amp; Res, ArrayRef&lt;llvm::Register&gt; Ops)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#83A6CE80606C8260"><b>buildBuildVectorTrunc</b></a>(const llvm::DstOp &amp; Res, ArrayRef&lt;llvm::Register&gt; Ops)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#4CCC3C992E5197C0"><b>buildCTLZ</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#65DFD23D109FFE5E"><b>buildCTLZ_ZERO_UNDEF</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#A026268BEE282C4D"><b>buildCTPOP</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#E1C579BDBF5E18E7"><b>buildCTTZ</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#4D1B3EB513F9A7B5"><b>buildCTTZ_ZERO_UNDEF</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#11E079B9592BF86A"><b>buildCast</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#09BCC7624685D980"><b>buildConcatVectors</b></a>(const llvm::DstOp &amp; Res, ArrayRef&lt;llvm::Register&gt; Ops)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#B7F18BADA46DD5C9"><b>buildConstDbgValue</b></a>(const llvm::Constant &amp; C, const llvm::MDNode * Variable, const llvm::MDNode * Expr)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#25D4C03973BA2C02"><b>buildConstant</b></a>(const llvm::DstOp &amp; Res, int64_t Val)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#365F656D5032A921"><b>buildConstant</b></a>(const llvm::DstOp &amp; Res, const llvm::APInt &amp; Val)</li><li class="is-family-code">public virtual llvm::MachineInstrBuilder  <a href="#939D6D00D7C77DE5"><b>buildConstant</b></a>(const llvm::DstOp &amp; Res, const llvm::ConstantInt &amp; Val)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#4D0F1CE9C27330D6"><b>buildCopy</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#4A6F69392255FC62"><b>buildDbgLabel</b></a>(const llvm::MDNode * Label)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#31129642C0AFC8B9"><b>buildDirectDbgValue</b></a>(llvm::Register Reg, const llvm::MDNode * Variable, const llvm::MDNode * Expr)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#650BE356D729169A"><b>buildDynStackAlloc</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Size, unsigned int Align)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#4D226A2C908808E9"><b>buildExtOrTrunc</b></a>(unsigned int ExtOpc, const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#1E27D0A8E6F5C364"><b>buildExtract</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Src, uint64_t Index)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#D096B55A3C744D73"><b>buildExtractVectorElement</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Val, const llvm::SrcOp &amp; Idx)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#FDA4AF33F8778349"><b>buildFAbs</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#91B10A6F4B00AA20"><b>buildFAdd</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#B02C3F74D15EE7F7"><b>buildFCanonicalize</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#2308600804E6733B"><b>buildFCmp</b></a>(CmpInst::Predicate Pred, const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op0, const llvm::SrcOp &amp; Op1, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public virtual llvm::MachineInstrBuilder  <a href="#8FA2D82A821B6097"><b>buildFConstant</b></a>(const llvm::DstOp &amp; Res, const llvm::ConstantFP &amp; Val)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#F5915D0FCA66BD07"><b>buildFConstant</b></a>(const llvm::DstOp &amp; Res, double Val)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#4DEE27B8CA51045B"><b>buildFConstant</b></a>(const llvm::DstOp &amp; Res, const llvm::APFloat &amp; Val)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#1A99DDF487B6FA4F"><b>buildFCopysign</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#EA62A81651FBE432"><b>buildFIDbgValue</b></a>(int FI, const llvm::MDNode * Variable, const llvm::MDNode * Expr)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#9C58FAC8844D7528"><b>buildFMA</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1, const llvm::SrcOp &amp; Src2, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#ABEB6066D42DDD71"><b>buildFMAD</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1, const llvm::SrcOp &amp; Src2, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#70DEB7B81C52A5CB"><b>buildFMul</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#981B3ED16E3F82D1"><b>buildFNeg</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#9643A00B5A586345"><b>buildFPExt</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#6F4BB151B7732157"><b>buildFPTOSI</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#A6EAD6899656917B"><b>buildFPTOUI</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#93B147E265966CC5"><b>buildFPTrunc</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op, Optional&lt;unsigned int&gt; FLags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#2F25C3829961FD38"><b>buildFSub</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#732352732512076F"><b>buildFence</b></a>(unsigned int Ordering, unsigned int Scope)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#4D3610EBD10807B5"><b>buildFrameIndex</b></a>(const llvm::DstOp &amp; Res, int Idx)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#272AF98F84E9FEEB"><b>buildGlobalValue</b></a>(const llvm::DstOp &amp; Res, const llvm::GlobalValue * GV)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#5E0C80F1DC8B3A81"><b>buildICmp</b></a>(CmpInst::Predicate Pred, const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op0, const llvm::SrcOp &amp; Op1)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#5D0519ED68756726"><b>buildIndirectDbgValue</b></a>(llvm::Register Reg, const llvm::MDNode * Variable, const llvm::MDNode * Expr)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#E02C324B3A713197"><b>buildInsert</b></a>(llvm::Register Res, llvm::Register Src, llvm::Register Op, unsigned int Index)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#B49662AB5CEF8264"><b>buildInsertVectorElement</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Val, const llvm::SrcOp &amp; Elt, const llvm::SrcOp &amp; Idx)</li><li class="is-family-code">public virtual llvm::MachineInstrBuilder  <a href="#A039C9AAC6CFB37B"><b>buildInstr</b></a>(unsigned int Opc, ArrayRef&lt;llvm::DstOp&gt; DstOps, ArrayRef&lt;llvm::SrcOp&gt; SrcOps, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#9DAAC468811F2DE5"><b>buildInstr</b></a>(unsigned int Opcode)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#47C373CDB6B12680"><b>buildInstrNoInsert</b></a>(unsigned int Opcode)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#FB44C7E0675B2BE6"><b>buildIntToPtr</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#07498017F83CF09D"><b>buildIntrinsic</b></a>(Intrinsic::ID ID, ArrayRef&lt;llvm::Register&gt; Res, bool HasSideEffects)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#0CC0C3FB2298B572"><b>buildIntrinsic</b></a>(Intrinsic::ID ID, ArrayRef&lt;llvm::DstOp&gt; Res, bool HasSideEffects)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#5844472F59E942D2"><b>buildIntrinsicTrunc</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#16B413111BA4D283"><b>buildJumpTable</b></a>(const llvm::LLT PtrTy, unsigned int JTI)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#9221C757D9F726EC"><b>buildLShr</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#431D31EA747990C2"><b>buildLoad</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Addr, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#3B26A2B68234C233"><b>buildLoadInstr</b></a>(unsigned int Opcode, const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Addr, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#E44E3408C09D32B7"><b>buildMerge</b></a>(const llvm::DstOp &amp; Res, ArrayRef&lt;llvm::Register&gt; Ops)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#0CE430552ECFCE37"><b>buildMul</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#1695BC99AF5C954C"><b>buildNot</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#FD7C4F9C1972CF66"><b>buildOr</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#7F51B4D55EDE5D0E"><b>buildPtrAdd</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op0, const llvm::SrcOp &amp; Op1)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#477B250081AB2711"><b>buildPtrMask</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op0, uint32_t NumBits)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#4CB8C226736E3188"><b>buildPtrToInt</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#A6C3038CAA5CBF16"><b>buildSExt</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#9712B170D1F4BA97"><b>buildSExtOrTrunc</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#0AE2845BD9CB159B"><b>buildSITOFP</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#2F12831980C46E6D"><b>buildSMax</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#E9620E85C05F7642"><b>buildSMin</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#1AE6B1732B08C910"><b>buildSMulH</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#06571266B8017929"><b>buildSelect</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Tst, const llvm::SrcOp &amp; Op0, const llvm::SrcOp &amp; Op1, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public void  <a href="#F1AEB245185BB290"><b>buildSequence</b></a>(llvm::Register Res, ArrayRef&lt;llvm::Register&gt; Ops, ArrayRef&lt;uint64_t&gt; Indices)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#F8E43D24CC7DB331"><b>buildShl</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#8297F63B22A7FC99"><b>buildSplatVector</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Src)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#708D70D59A47D3C2"><b>buildStore</b></a>(const llvm::SrcOp &amp; Val, const llvm::SrcOp &amp; Addr, llvm::MachineMemOperand &amp; MMO)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#E02050A7872A9FFB"><b>buildSub</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#F240F66D6CB2A0E1"><b>buildTrunc</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#1AE6DC37FA5939A6"><b>buildUAdde</b></a>(const llvm::DstOp &amp; Res, const llvm::DstOp &amp; CarryOut, const llvm::SrcOp &amp; Op0, const llvm::SrcOp &amp; Op1, const llvm::SrcOp &amp; CarryIn)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#7D3BFA05E56A689D"><b>buildUAddo</b></a>(const llvm::DstOp &amp; Res, const llvm::DstOp &amp; CarryOut, const llvm::SrcOp &amp; Op0, const llvm::SrcOp &amp; Op1)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#30F1FAFBD756D166"><b>buildUITOFP</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#1A3CB4EB512B4FC0"><b>buildUMax</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#145E3EBFA07C44CE"><b>buildUMin</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#5528E6A2B10A5C62"><b>buildUMulH</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1, Optional&lt;unsigned int&gt; Flags = None)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#689398373CC21C54"><b>buildUndef</b></a>(const llvm::DstOp &amp; Res)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#07FE6A7E6C586BB3"><b>buildUnmerge</b></a>(llvm::LLT Res, const llvm::SrcOp &amp; Op)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#32AADC71B027885A"><b>buildUnmerge</b></a>(ArrayRef&lt;llvm::LLT&gt; Res, const llvm::SrcOp &amp; Op)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#AA1B1EA6178943D9"><b>buildUnmerge</b></a>(ArrayRef&lt;llvm::Register&gt; Res, const llvm::SrcOp &amp; Op)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#07EB6FEE6E4B175D"><b>buildXor</b></a>(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#3F745FF8627A24E8"><b>buildZExt</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op)</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#01600E66FAED0E7E"><b>buildZExtOrTrunc</b></a>(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op)</li><li class="is-family-code">public unsigned int  <a href="#0E8C4276DE935943"><b>getBoolExtOp</b></a>(bool IsVec, bool IsFP) const</li><li class="is-family-code">public llvm::GISelCSEInfo *  <a href="#354F3DF27A11E920"><b>getCSEInfo</b></a>()</li><li class="is-family-code">public const llvm::GISelCSEInfo *  <a href="#E9BBC4509036B0CC"><b>getCSEInfo</b></a>() const</li><li class="is-family-code">public const llvm::DebugLoc &amp;  <a href="#4D1E655D23B040D4"><b>getDL</b></a>()</li><li class="is-family-code">public const llvm::DataLayout &amp;  <a href="#54926A31B80B7495"><b>getDataLayout</b></a>() const</li><li class="is-family-code">public llvm::DebugLoc  <a href="#899E837C4FD9572C"><b>getDebugLoc</b></a>()</li><li class="is-family-code">public MachineBasicBlock::iterator  <a href="#FF832FBB6B16A0B6"><b>getInsertPt</b></a>()</li><li class="is-family-code">public llvm::MachineBasicBlock &amp;  <a href="#E1F1FBD203B8C567"><b>getMBB</b></a>()</li><li class="is-family-code">public const llvm::MachineBasicBlock &amp;  <a href="#50E98F3BE52BAD5A"><b>getMBB</b></a>() const</li><li class="is-family-code">public llvm::MachineFunction &amp;  <a href="#01A757B28C9B03E7"><b>getMF</b></a>()</li><li class="is-family-code">public const llvm::MachineFunction &amp;  <a href="#0E67F73C26C4EFE0"><b>getMF</b></a>() const</li><li class="is-family-code">public const llvm::MachineRegisterInfo *  <a href="#867874C06468C8F4"><b>getMRI</b></a>() const</li><li class="is-family-code">public llvm::MachineRegisterInfo *  <a href="#27F2AA894F06108E"><b>getMRI</b></a>()</li><li class="is-family-code">public llvm::MachineIRBuilderState &amp;  <a href="#F05FAB588D24FCA4"><b>getState</b></a>()</li><li class="is-family-code">public const llvm::TargetInstrInfo &amp;  <a href="#B62402552BC9748C"><b>getTII</b></a>()</li><li class="is-family-code">public llvm::MachineInstrBuilder  <a href="#C4C4B65B4CFEAA2A"><b>insertInstr</b></a>(llvm::MachineInstrBuilder MIB)</li><li class="is-family-code">public Optional&lt;llvm::MachineInstrBuilder&gt;  <a href="#25373396B7FE97A7"><b>materializePtrAdd</b></a>(llvm::Register &amp; Res, llvm::Register Op0, const llvm::LLT &amp; ValueTy, uint64_t Value)</li><li class="is-family-code">protected void  <a href="#67F53B13C2C42525"><b>recordInsertion</b></a>(llvm::MachineInstr * MI) const</li><li class="is-family-code">public void  <a href="#96AF5F70D69B3951"><b>setCSEInfo</b></a>(llvm::GISelCSEInfo * Info)</li><li class="is-family-code">public void  <a href="#4F25DE32C798F0BA"><b>setChangeObserver</b></a>(llvm::GISelChangeObserver &amp; Observer)</li><li class="is-family-code">public void  <a href="#538B21B79BDB2F6F"><b>setDebugLoc</b></a>(const llvm::DebugLoc &amp; DL)</li><li class="is-family-code">public void  <a href="#9FFC629649FAC0AB"><b>setInsertPt</b></a>(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator II)</li><li class="is-family-code">public void  <a href="#B2066182E81806B8"><b>setInstr</b></a>(llvm::MachineInstr &amp; MI)</li><li class="is-family-code">public void  <a href="#E30DC4B96DEF85C5"><b>setMBB</b></a>(llvm::MachineBasicBlock &amp; MBB)</li><li class="is-family-code">public void  <a href="#DB52871BF71D6648"><b>setMF</b></a>(llvm::MachineFunction &amp; MF)</li><li class="is-family-code">public void  <a href="#FE943F77C9B3F284"><b>stopObservingChanges</b></a>()</li><li class="is-family-code">protected void  <a href="#BEF3362C33B938A1"><b>validateBinaryOp</b></a>(const llvm::LLT &amp; Res, const llvm::LLT &amp; Op0, const llvm::LLT &amp; Op1)</li><li class="is-family-code">protected void  <a href="#A08D9355577AE0B1"><b>validateSelectOp</b></a>(const llvm::LLT &amp; ResTy, const llvm::LLT &amp; TstTy, const llvm::LLT &amp; Op0Ty, const llvm::LLT &amp; Op1Ty)</li><li class="is-family-code">protected void  <a href="#5B23DC3FE3FA82CA"><b>validateShiftOp</b></a>(const llvm::LLT &amp; Res, const llvm::LLT &amp; Op0, const llvm::LLT &amp; Op1)</li><li class="is-family-code">protected void  <a href="#C78ECC35344D2139"><b>validateTruncExt</b></a>(const llvm::LLT &amp; Dst, const llvm::LLT &amp; Src, bool IsExtend)</li><li class="is-family-code">public virtual  <a href="#AD417AA218274F09"><b>~MachineIRBuilder</b></a>()</li></ul><h2>Methods</h2><h3 id="9877520332F1FA3D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9877520332F1FA3D">¶</a><code class="hdoc-function-code language-cpp">MachineIRBuilder()</code></pre></h3><h4>Description</h4><p>Some constructors for easy use.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L237">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:237</a></p><h3 id="2928CC072B7D3B64"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2928CC072B7D3B64">¶</a><code class="hdoc-function-code language-cpp">MachineIRBuilder(<a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L238">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:238</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="2CC21D21B886472B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2CC21D21B886472B">¶</a><code class="hdoc-function-code language-cpp">MachineIRBuilder(<a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; MI)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L239">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:239</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> MI</b></dt></dl><h3 id="EB80FCC56853218A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EB80FCC56853218A">¶</a><code class="hdoc-function-code language-cpp">MachineIRBuilder(
    const <a href="r4CC463CEA2B40D6C.html">llvm::MachineIRBuilderState</a>&amp; BState)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L245">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:245</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r4CC463CEA2B40D6C.html">llvm::MachineIRBuilderState</a>&amp;<b> BState</b></dt></dl><h3 id="D4741ADFE6B211E4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D4741ADFE6B211E4">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAShr(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1295">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1295</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h3 id="D6B60CE39B043757"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D6B60CE39B043757">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAdd(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_ADD \p Op0, \p Op1 G_ADD sets \p Res to the sum of integer parameters \p Op0 and \p Op1, truncated to their width.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1226">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1226</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="37F8F152BF25BE6D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#37F8F152BF25BE6D">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAddrSpaceCast(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src)</code></pre></h3><h4>Description</h4><p>Build and insert \p Dst = G_ADDRSPACE_CAST \p Src</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L544">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:544</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src</b></dt></dl><h3 id="2D74FD63378C6EFA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2D74FD63378C6EFA">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAnd(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_AND \p Op0, \p Op1 G_AND sets \p Res to the bitwise and of integer parameters \p Op0 and \p Op1.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1312">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1312</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="4AF1FAD7413B805E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4AF1FAD7413B805E">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAnyExt(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_ANYEXT \p Op0 G_ANYEXT produces a register of the specified width, with bits 0 to sizeof(\p Ty) * 8 set to \p Op. The remaining bits are unspecified (i.e. this is neither zero nor sign-extension). For a vector register, each element is extended individually.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L505">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:505</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="5902F0E7294C2D59"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5902F0E7294C2D59">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAnyExtOrTrunc(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op)</code></pre></h3><h4>Description</h4><p>\p Res = COPY \p Op depending on the differing sizes of \p Res and \p Op. ///</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L599">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:599</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="26FC171EBF3613C9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#26FC171EBF3613C9">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAtomicCmpXchg(
    <a href="rD04632A218C37229.html">llvm::Register</a> OldValRes,
    <a href="rD04632A218C37229.html">llvm::Register</a> Addr,
    <a href="rD04632A218C37229.html">llvm::Register</a> CmpVal,
    <a href="rD04632A218C37229.html">llvm::Register</a> NewVal,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `OldValRes &lt;def &gt; = G_ATOMIC_CMPXCHG Addr, CmpVal, NewVal, MMO`. Atomically replace the value at \p Addr with \p NewVal if it is currently\p CmpVal otherwise leaves it unchanged. Puts the original value from \p Addr in \p Res.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1001">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1001</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> OldValRes</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Addr</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> CmpVal</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> NewVal</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="9547D28AFA1B30A3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9547D28AFA1B30A3">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a>
buildAtomicCmpXchgWithSuccess(
    <a href="rD04632A218C37229.html">llvm::Register</a> OldValRes,
    <a href="rD04632A218C37229.html">llvm::Register</a> SuccessRes,
    <a href="rD04632A218C37229.html">llvm::Register</a> Addr,
    <a href="rD04632A218C37229.html">llvm::Register</a> CmpVal,
    <a href="rD04632A218C37229.html">llvm::Register</a> NewVal,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `OldValRes &lt;def &gt;, SuccessRes &lt;def &gt; = G_ATOMIC_CMPXCHG_WITH_SUCCESS Addr, CmpVal, NewVal, MMO`. Atomically replace the value at \p Addr with \p NewVal if it is currently\p CmpVal otherwise leaves it unchanged. Puts the original value from \p Addr in \p Res, along with an s1 indicating whether it was replaced.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L983">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:983</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> OldValRes</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> SuccessRes</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Addr</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> CmpVal</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> NewVal</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="48B8CBC5C08F3011"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#48B8CBC5C08F3011">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAtomicRMW(
    unsigned int Opcode,
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; OldValRes,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Addr,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Val,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `OldValRes &lt;def &gt; = G_ATOMICRMW_ &lt;Opcode &gt; Addr, Val, MMO`. Atomically read-modify-update the value at \p Addr with \p Val. Puts the original value from \p Addr in \p OldValRes. The modification is determined by the opcode.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1018">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1018</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Opcode</b></dt><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> OldValRes</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Addr</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Val</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="0F206FE108E62793"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0F206FE108E62793">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAtomicRMWAdd(
    <a href="rD04632A218C37229.html">llvm::Register</a> OldValRes,
    <a href="rD04632A218C37229.html">llvm::Register</a> Addr,
    <a href="rD04632A218C37229.html">llvm::Register</a> Val,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `OldValRes &lt;def &gt; = G_ATOMICRMW_ADD Addr, Val, MMO`. Atomically replace the value at \p Addr with the addition of \p Val and the original value. Puts the original value from \p Addr in \p OldValRes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1049">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1049</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> OldValRes</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Addr</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Val</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="3BE0BE95FF7B5FF2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3BE0BE95FF7B5FF2">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAtomicRMWAnd(
    <a href="rD04632A218C37229.html">llvm::Register</a> OldValRes,
    <a href="rD04632A218C37229.html">llvm::Register</a> Addr,
    <a href="rD04632A218C37229.html">llvm::Register</a> Val,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `OldValRes &lt;def &gt; = G_ATOMICRMW_AND Addr, Val, MMO`. Atomically replace the value at \p Addr with the bitwise and of \p Val and the original value. Puts the original value from \p Addr in \p OldValRes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1079">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1079</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> OldValRes</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Addr</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Val</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="EC3C26A71ADC33F7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EC3C26A71ADC33F7">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAtomicRMWFAdd(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; OldValRes,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Addr,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Val,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `OldValRes &lt;def &gt; = G_ATOMICRMW_FADD Addr, Val, MMO`.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1193">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1193</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> OldValRes</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Addr</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Val</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h3 id="4F2637FAA6D3C7F7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4F2637FAA6D3C7F7">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAtomicRMWFSub(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; OldValRes,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Addr,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Val,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `OldValRes &lt;def &gt; = G_ATOMICRMW_FSUB Addr, Val, MMO`.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1198">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1198</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> OldValRes</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Addr</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Val</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h3 id="67C4EBFB150226FA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#67C4EBFB150226FA">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAtomicRMWMax(
    <a href="rD04632A218C37229.html">llvm::Register</a> OldValRes,
    <a href="rD04632A218C37229.html">llvm::Register</a> Addr,
    <a href="rD04632A218C37229.html">llvm::Register</a> Val,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `OldValRes &lt;def &gt; = G_ATOMICRMW_MAX Addr, Val, MMO`. Atomically replace the value at \p Addr with the signed maximum of \p Val and the original value. Puts the original value from \p Addr in \p OldValRes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1141">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1141</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> OldValRes</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Addr</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Val</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="B70D8D31845DBD61"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B70D8D31845DBD61">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAtomicRMWMin(
    <a href="rD04632A218C37229.html">llvm::Register</a> OldValRes,
    <a href="rD04632A218C37229.html">llvm::Register</a> Addr,
    <a href="rD04632A218C37229.html">llvm::Register</a> Val,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `OldValRes &lt;def &gt; = G_ATOMICRMW_MIN Addr, Val, MMO`. Atomically replace the value at \p Addr with the signed minimum of \p Val and the original value. Puts the original value from \p Addr in \p OldValRes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1157">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1157</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> OldValRes</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Addr</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Val</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="9927820EBF362D00"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9927820EBF362D00">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAtomicRMWNand(
    <a href="rD04632A218C37229.html">llvm::Register</a> OldValRes,
    <a href="rD04632A218C37229.html">llvm::Register</a> Addr,
    <a href="rD04632A218C37229.html">llvm::Register</a> Val,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `OldValRes &lt;def &gt; = G_ATOMICRMW_NAND Addr, Val, MMO`. Atomically replace the value at \p Addr with the bitwise nand of \p Val and the original value. Puts the original value from \p Addr in \p OldValRes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1095">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1095</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> OldValRes</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Addr</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Val</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="2460E30BE5F41D11"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2460E30BE5F41D11">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAtomicRMWOr(
    <a href="rD04632A218C37229.html">llvm::Register</a> OldValRes,
    <a href="rD04632A218C37229.html">llvm::Register</a> Addr,
    <a href="rD04632A218C37229.html">llvm::Register</a> Val,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `OldValRes &lt;def &gt; = G_ATOMICRMW_OR Addr, Val, MMO`. Atomically replace the value at \p Addr with the bitwise or of \p Val and the original value. Puts the original value from \p Addr in \p OldValRes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1110">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1110</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> OldValRes</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Addr</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Val</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="8AFF50C75BE1A1C0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8AFF50C75BE1A1C0">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAtomicRMWSub(
    <a href="rD04632A218C37229.html">llvm::Register</a> OldValRes,
    <a href="rD04632A218C37229.html">llvm::Register</a> Addr,
    <a href="rD04632A218C37229.html">llvm::Register</a> Val,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `OldValRes &lt;def &gt; = G_ATOMICRMW_SUB Addr, Val, MMO`. Atomically replace the value at \p Addr with the subtraction of \p Val and the original value. Puts the original value from \p Addr in \p OldValRes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1064">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1064</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> OldValRes</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Addr</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Val</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="1FE14F5F73AE21FD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1FE14F5F73AE21FD">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAtomicRMWUmax(
    <a href="rD04632A218C37229.html">llvm::Register</a> OldValRes,
    <a href="rD04632A218C37229.html">llvm::Register</a> Addr,
    <a href="rD04632A218C37229.html">llvm::Register</a> Val,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `OldValRes &lt;def &gt; = G_ATOMICRMW_UMAX Addr, Val, MMO`. Atomically replace the value at \p Addr with the unsigned maximum of \p Val and the original value. Puts the original value from \p Addr in \p OldValRes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1173">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1173</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> OldValRes</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Addr</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Val</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="0889FB5D65F05E2C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0889FB5D65F05E2C">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAtomicRMWUmin(
    <a href="rD04632A218C37229.html">llvm::Register</a> OldValRes,
    <a href="rD04632A218C37229.html">llvm::Register</a> Addr,
    <a href="rD04632A218C37229.html">llvm::Register</a> Val,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `OldValRes &lt;def &gt; = G_ATOMICRMW_UMIN Addr, Val, MMO`. Atomically replace the value at \p Addr with the unsigned minimum of \p Val and the original value. Puts the original value from \p Addr in \p OldValRes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1189">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1189</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> OldValRes</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Addr</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Val</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="11919833EFEE1DF0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#11919833EFEE1DF0">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAtomicRMWXchg(
    <a href="rD04632A218C37229.html">llvm::Register</a> OldValRes,
    <a href="rD04632A218C37229.html">llvm::Register</a> Addr,
    <a href="rD04632A218C37229.html">llvm::Register</a> Val,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `OldValRes &lt;def &gt; = G_ATOMICRMW_XCHG Addr, Val, MMO`. Atomically replace the value at \p Addr with \p Val. Puts the original value from \p Addr in \p OldValRes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1034">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1034</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> OldValRes</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Addr</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Val</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="C79D56DB6B037010"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C79D56DB6B037010">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildAtomicRMWXor(
    <a href="rD04632A218C37229.html">llvm::Register</a> OldValRes,
    <a href="rD04632A218C37229.html">llvm::Register</a> Addr,
    <a href="rD04632A218C37229.html">llvm::Register</a> Val,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `OldValRes &lt;def &gt; = G_ATOMICRMW_XOR Addr, Val, MMO`. Atomically replace the value at \p Addr with the bitwise xor of \p Val and the original value. Puts the original value from \p Addr in \p OldValRes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1125">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1125</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> OldValRes</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Addr</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Val</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="473AA97701296385"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#473AA97701296385">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildBitcast(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src)</code></pre></h3><h4>Description</h4><p>Build and insert \p Dst = G_BITCAST \p Src</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L539">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:539</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src</b></dt></dl><h3 id="59A3FEBFE2C6CDF0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#59A3FEBFE2C6CDF0">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildBlockAddress(
    <a href="rD04632A218C37229.html">llvm::Register</a> Res,
    const <a href="rDE5A02D690114714.html">llvm::BlockAddress</a>* BA)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_BLOCK_ADDR \p BA G_BLOCK_ADDR computes the address of a basic block.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1213">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1213</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Res</b></dt><dt class="is-family-code">const <a href="rDE5A02D690114714.html">llvm::BlockAddress</a>*<b> BA</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="01D5E6440760E8A1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#01D5E6440760E8A1">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildBoolExt(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op,
    bool IsFP)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L554">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:554</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op</b></dt><dt class="is-family-code">bool<b> IsFP</b></dt></dl><h3 id="0A5B5EE074625ACA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0A5B5EE074625ACA">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildBr(
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp; Dest)</code></pre></h3><h4>Description</h4><p>Build and insert G_BR \p Dest G_BR is an unconditional branch to \p Dest.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L623">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:623</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp;<b> Dest</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="66D43E4B07B7DA99"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#66D43E4B07B7DA99">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildBrCond(
    <a href="rD04632A218C37229.html">llvm::Register</a> Tst,
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp; Dest)</code></pre></h3><h4>Description</h4><p>Build and insert G_BRCOND \p Tst, \p Dest G_BRCOND is a conditional branch to \p Dest.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L637">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:637</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Tst</b></dt><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp;<b> Dest</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="4DEFF18E068C53E1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4DEFF18E068C53E1">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildBrIndirect(
    <a href="rD04632A218C37229.html">llvm::Register</a> Tgt)</code></pre></h3><h4>Description</h4><p>Build and insert G_BRINDIRECT \p Tgt G_BRINDIRECT is an indirect branch to \p Tgt.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L647">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:647</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Tgt</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="F274AEA838C925CA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F274AEA838C925CA">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildBrJT(
    <a href="rD04632A218C37229.html">llvm::Register</a> TablePtr,
    unsigned int JTI,
    <a href="rD04632A218C37229.html">llvm::Register</a> IndexReg)</code></pre></h3><h4>Description</h4><p>Build and insert G_BRJT \p TablePtr, \p JTI, \p IndexReg G_BRJT is a jump table branch using a table base pointer \p TablePtr, jump table index \p JTI and index \p IndexReg</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L660">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:660</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> TablePtr</b></dt><dt class="is-family-code">unsigned int<b> JTI</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> IndexReg</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="F957BAA6724C2C79"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F957BAA6724C2C79">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildBuildVector(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt; Ops)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_BUILD_VECTOR \p Op0, ... G_BUILD_VECTOR creates a vector value from multiple scalar registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L812">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:812</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt;<b> Ops</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="83A6CE80606C8260"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#83A6CE80606C8260">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildBuildVectorTrunc(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt; Ops)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_BUILD_VECTOR_TRUNC \p Op0, ... G_BUILD_VECTOR_TRUNC creates a vector value from multiple scalar registers which have types larger than the destination vector element type, and truncates the values to fit. If the operands given are already the same size as the vector elt type, then this method will instead create a G_BUILD_VECTOR instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L833">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:833</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt;<b> Ops</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="4CCC3C992E5197C0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4CCC3C992E5197C0">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildCTLZ(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_CTLZ \p Op0, \p Src0</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1352">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1352</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt></dl><h3 id="65DFD23D109FFE5E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#65DFD23D109FFE5E">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildCTLZ_ZERO_UNDEF(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_CTLZ_ZERO_UNDEF \p Op0, \p Src0</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1357">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1357</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt></dl><h3 id="A026268BEE282C4D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A026268BEE282C4D">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildCTPOP(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_CTPOP \p Op0, \p Src0</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1347">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1347</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt></dl><h3 id="E1C579BDBF5E18E7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E1C579BDBF5E18E7">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildCTTZ(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_CTTZ \p Op0, \p Src0</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1362">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1362</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt></dl><h3 id="4D1B3EB513F9A7B5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4D1B3EB513F9A7B5">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildCTTZ_ZERO_UNDEF(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_CTTZ_ZERO_UNDEF \p Op0, \p Src0</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1367">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1367</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt></dl><h3 id="11E079B9592BF86A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#11E079B9592BF86A">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildCast(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src)</code></pre></h3><h4>Description</h4><p>Build and insert an appropriate cast between two registers of equal size.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L614">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:614</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src</b></dt></dl><h3 id="09BCC7624685D980"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#09BCC7624685D980">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildConcatVectors(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt; Ops)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_CONCAT_VECTORS \p Op0, ... G_CONCAT_VECTORS creates a vector from the concatenation of 2 or more vectors.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L847">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:847</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt;<b> Ops</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="B7F18BADA46DD5C9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B7F18BADA46DD5C9">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildConstDbgValue(
    const <a href="r0CE2309DD94A32FA.html">llvm::Constant</a>&amp; C,
    const <a href="r27429CCC2466601C.html">llvm::MDNode</a>* Variable,
    const <a href="r27429CCC2466601C.html">llvm::MDNode</a>* Expr)</code></pre></h3><h4>Description</h4><p>Build and insert a DBG_VALUE instructions specifying that \p Variable is given by \p C (suitably modified by \p Expr).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L365">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:365</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0CE2309DD94A32FA.html">llvm::Constant</a>&amp;<b> C</b></dt><dt class="is-family-code">const <a href="r27429CCC2466601C.html">llvm::MDNode</a>*<b> Variable</b></dt><dt class="is-family-code">const <a href="r27429CCC2466601C.html">llvm::MDNode</a>*<b> Expr</b></dt></dl><h3 id="25D4C03973BA2C02"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#25D4C03973BA2C02">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildConstant(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    int64_t Val)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_CONSTANT \p Val G_CONSTANT is an integer constant with the specified size and value.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L684">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:684</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">int64_t<b> Val</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="365F656D5032A921"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#365F656D5032A921">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildConstant(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; Val)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L685">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:685</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> Val</b></dt></dl><h3 id="939D6D00D7C77DE5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#939D6D00D7C77DE5">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildConstant(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r822119A505FDAFD1.html">llvm::ConstantInt</a>&amp; Val)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_CONSTANT \p Val G_CONSTANT is an integer constant with the specified size and value. \p Val will be extended or truncated to the size of \p Reg.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L673">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:673</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r822119A505FDAFD1.html">llvm::ConstantInt</a>&amp;<b> Val</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="4D0F1CE9C27330D6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4D0F1CE9C27330D6">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildCopy(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = COPY Op Register-to-register COPY sets \p Res to \p Op.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L709">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:709</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="4A6F69392255FC62"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4A6F69392255FC62">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildDbgLabel(
    const <a href="r27429CCC2466601C.html">llvm::MDNode</a>* Label)</code></pre></h3><h4>Description</h4><p>Build and insert a DBG_LABEL instructions specifying that \p Label is given. Convert &quot;llvm.dbg.label Label&quot; to &quot;DBG_LABEL Label&quot;.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L371">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:371</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r27429CCC2466601C.html">llvm::MDNode</a>*<b> Label</b></dt></dl><h3 id="31129642C0AFC8B9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#31129642C0AFC8B9">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildDirectDbgValue(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg,
    const <a href="r27429CCC2466601C.html">llvm::MDNode</a>* Variable,
    const <a href="r27429CCC2466601C.html">llvm::MDNode</a>* Expr)</code></pre></h3><h4>Description</h4><p>Build and insert a DBG_VALUE instruction expressing the fact that the associated \p Variable lives in \p Reg (suitably modified by \p Expr).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L347">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:347</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">const <a href="r27429CCC2466601C.html">llvm::MDNode</a>*<b> Variable</b></dt><dt class="is-family-code">const <a href="r27429CCC2466601C.html">llvm::MDNode</a>*<b> Expr</b></dt></dl><h3 id="650BE356D729169A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#650BE356D729169A">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildDynStackAlloc(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Size,
    unsigned int Align)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_DYN_STACKALLOC \p Size, \p Align G_DYN_STACKALLOC does a dynamic stack allocation and writes the address of the allocated memory into \p Res.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L381">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:381</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Size</b></dt><dt class="is-family-code">unsigned int<b> Align</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="4D226A2C908808E9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4D226A2C908808E9">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildExtOrTrunc(
    unsigned int ExtOpc,
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = \p ExtOpc, \p Res = G_TRUNC \p Op, or \p Res = COPY \p Op depending on the differing sizes of \p Res and\p Op. ///</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L610">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:610</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> ExtOpc</b></dt><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="1E27D0A8E6F5C364"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1E27D0A8E6F5C364">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildExtract(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src,
    uint64_t Index)</code></pre></h3><h4>Description</h4><p>Build and insert `Res0, ... = G_EXTRACT Src, Idx0`.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L753">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:753</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src</b></dt><dt class="is-family-code">uint64_t<b> Index</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="D096B55A3C744D73"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D096B55A3C744D73">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a>
buildExtractVectorElement(const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
                          const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Val,
                          const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Idx)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_EXTRACT_VECTOR_ELT \p Val, \p Idx</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L962">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:962</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Val</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Idx</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="FDA4AF33F8778349"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FDA4AF33F8778349">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFAbs(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_FABS \p Op0</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1405">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1405</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h3 id="91B10A6F4B00AA20"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#91B10A6F4B00AA20">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFAdd(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_FADD \p Op0, \p Op1</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1372">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1372</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h3 id="B02C3F74D15EE7F7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B02C3F74D15EE7F7">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFCanonicalize(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><h4>Description</h4><p>Build and insert \p Dst = G_FCANONICALIZE \p Src0</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1411">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1411</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h3 id="2308600804E6733B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2308600804E6733B">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFCmp(
    CmpInst::Predicate Pred,
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op1,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L921">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:921</a></p><h4>Parameters</h4><dl><dt class="is-family-code">CmpInst::Predicate<b> Pred</b></dt><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op1</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="8FA2D82A821B6097"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8FA2D82A821B6097">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFConstant(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r0A34530A96A64A05.html">llvm::ConstantFP</a>&amp; Val)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_FCONSTANT \p Val G_FCONSTANT is a floating-point constant with the specified size and value.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L696">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:696</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r0A34530A96A64A05.html">llvm::ConstantFP</a>&amp;<b> Val</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="F5915D0FCA66BD07"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F5915D0FCA66BD07">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFConstant(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    double Val)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L699">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:699</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">double<b> Val</b></dt></dl><h3 id="4DEE27B8CA51045B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4DEE27B8CA51045B">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFConstant(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r66A1A9331FF88FE0.html">llvm::APFloat</a>&amp; Val)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L700">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:700</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r66A1A9331FF88FE0.html">llvm::APFloat</a>&amp;<b> Val</b></dt></dl><h3 id="1A99DDF487B6FA4F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1A99DDF487B6FA4F">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFCopysign(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_FCOPYSIGN \p Op0, \p Op1</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1423">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1423</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt></dl><h3 id="EA62A81651FBE432"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EA62A81651FBE432">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFIDbgValue(
    int FI,
    const <a href="r27429CCC2466601C.html">llvm::MDNode</a>* Variable,
    const <a href="r27429CCC2466601C.html">llvm::MDNode</a>* Expr)</code></pre></h3><h4>Description</h4><p>Build and insert a DBG_VALUE instruction expressing the fact that the associated \p Variable lives in the stack slot specified by \p FI (suitably modified by \p Expr).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L360">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:360</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int<b> FI</b></dt><dt class="is-family-code">const <a href="r27429CCC2466601C.html">llvm::MDNode</a>*<b> Variable</b></dt><dt class="is-family-code">const <a href="r27429CCC2466601C.html">llvm::MDNode</a>*<b> Expr</b></dt></dl><h3 id="9C58FAC8844D7528"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9C58FAC8844D7528">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFMA(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src2,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_FMA \p Op0, \p Op1, \p Op2</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1385">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1385</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src2</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h3 id="ABEB6066D42DDD71"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#ABEB6066D42DDD71">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFMAD(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src2,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_FMAD \p Op0, \p Op1, \p Op2</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1392">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1392</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src2</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h3 id="70DEB7B81C52A5CB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#70DEB7B81C52A5CB">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFMul(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1277">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1277</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h3 id="981B3ED16E3F82D1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#981B3ED16E3F82D1">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFNeg(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_FNEG \p Op0</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1399">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1399</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h3 id="9643A00B5A586345"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9643A00B5A586345">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFPExt(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_FPEXT \p Op</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L522">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:522</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h3 id="6F4BB151B7732157"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6F4BB151B7732157">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFPTOSI(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_FPTOSI \p Src0</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1444">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1444</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt></dl><h3 id="A6EAD6899656917B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A6EAD6899656917B">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFPTOUI(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_FPTOUI \p Src0</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1439">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1439</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt></dl><h3 id="93B147E265966CC5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#93B147E265966CC5">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFPTrunc(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; FLags = None)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_FPTRUNC \p Op G_FPTRUNC converts a floating-point value into one with a smaller type.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L878">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:878</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> FLags</b> = None</dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="2F25C3829961FD38"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2F25C3829961FD38">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFSub(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_FSUB \p Op0, \p Op1</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1379">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1379</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt></dl><h3 id="732352732512076F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#732352732512076F">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFence(
    unsigned int Ordering,
    unsigned int Scope)</code></pre></h3><h4>Description</h4><p>Build and insert `G_FENCE Ordering, Scope`.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1203">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1203</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Ordering</b></dt><dt class="is-family-code">unsigned int<b> Scope</b></dt></dl><h3 id="4D3610EBD10807B5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4D3610EBD10807B5">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildFrameIndex(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    int Idx)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_FRAME_INDEX \p Idx G_FRAME_INDEX materializes the address of an alloca value or other stack-based object.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L393">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:393</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">int<b> Idx</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="272AF98F84E9FEEB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#272AF98F84E9FEEB">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildGlobalValue(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="rC19E204A1DC9E834.html">llvm::GlobalValue</a>* GV)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_GLOBAL_VALUE \p GV G_GLOBAL_VALUE materializes the address of the specified global into \p Res.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L405">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:405</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="rC19E204A1DC9E834.html">llvm::GlobalValue</a>*<b> GV</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="5E0C80F1DC8B3A81"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5E0C80F1DC8B3A81">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildICmp(
    CmpInst::Predicate Pred,
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op1)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L906">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:906</a></p><h4>Parameters</h4><dl><dt class="is-family-code">CmpInst::Predicate<b> Pred</b></dt><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op1</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="5D0519ED68756726"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5D0519ED68756726">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildIndirectDbgValue(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg,
    const <a href="r27429CCC2466601C.html">llvm::MDNode</a>* Variable,
    const <a href="r27429CCC2466601C.html">llvm::MDNode</a>* Expr)</code></pre></h3><h4>Description</h4><p>Build and insert a DBG_VALUE instruction expressing the fact that the associated \p Variable lives in memory at \p Reg (suitably modified by \p Expr).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L353">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:353</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt><dt class="is-family-code">const <a href="r27429CCC2466601C.html">llvm::MDNode</a>*<b> Variable</b></dt><dt class="is-family-code">const <a href="r27429CCC2466601C.html">llvm::MDNode</a>*<b> Expr</b></dt></dl><h3 id="E02C324B3A713197"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E02C324B3A713197">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildInsert(
    <a href="rD04632A218C37229.html">llvm::Register</a> Res,
    <a href="rD04632A218C37229.html">llvm::Register</a> Src,
    <a href="rD04632A218C37229.html">llvm::Register</a> Op,
    unsigned int Index)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L850">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:850</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Res</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Src</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Op</b></dt><dt class="is-family-code">unsigned int<b> Index</b></dt></dl><h3 id="B49662AB5CEF8264"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B49662AB5CEF8264">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a>
buildInsertVectorElement(const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
                         const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Val,
                         const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Elt,
                         const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Idx)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L949">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:949</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Val</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Elt</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Idx</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="A039C9AAC6CFB37B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A039C9AAC6CFB37B">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildInstr(
    unsigned int Opc,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::DstOp&gt; DstOps,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::SrcOp&gt; SrcOps,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1480">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1480</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Opc</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::DstOp&gt;<b> DstOps</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::SrcOp&gt;<b> SrcOps</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h3 id="9DAAC468811F2DE5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9DAAC468811F2DE5">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildInstr(
    unsigned int Opcode)</code></pre></h3><h4>Description</h4><p>Build and insert  &lt;empty &gt; = \p Opcode &lt;empty &gt;. The insertion point is the one set by the last call of either setBasicBlock or setMI.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L333">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:333</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Opcode</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="47C373CDB6B12680"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#47C373CDB6B12680">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildInstrNoInsert(
    unsigned int Opcode)</code></pre></h3><h4>Description</h4><p>Build but don&apos;t insert  &lt;empty &gt; = \p Opcode &lt;empty &gt;.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L340">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:340</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Opcode</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="FB44C7E0675B2BE6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FB44C7E0675B2BE6">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildIntToPtr(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src)</code></pre></h3><h4>Description</h4><p>Build and insert a G_INTTOPTR instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L534">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:534</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src</b></dt></dl><h3 id="07498017F83CF09D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#07498017F83CF09D">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildIntrinsic(
    Intrinsic::ID ID,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt; Res,
    bool HasSideEffects)</code></pre></h3><h4>Description</h4><p>Build and insert either a G_INTRINSIC (if \p HasSideEffects is false) or G_INTRINSIC_W_SIDE_EFFECTS instruction. Its first operand will be the result register definition unless \p Reg is NoReg (== 0). The second operand will be the intrinsic&apos;s ID. Callers are expected to add the required definitions and uses afterwards.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L863">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:863</a></p><h4>Parameters</h4><dl><dt class="is-family-code">Intrinsic::ID<b> ID</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt;<b> Res</b></dt><dt class="is-family-code">bool<b> HasSideEffects</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="0CC0C3FB2298B572"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0CC0C3FB2298B572">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildIntrinsic(
    Intrinsic::ID ID,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::DstOp&gt; Res,
    bool HasSideEffects)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L865">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:865</a></p><h4>Parameters</h4><dl><dt class="is-family-code">Intrinsic::ID<b> ID</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::DstOp&gt;<b> Res</b></dt><dt class="is-family-code">bool<b> HasSideEffects</b></dt></dl><h3 id="5844472F59E942D2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5844472F59E942D2">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildIntrinsicTrunc(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><h4>Description</h4><p>Build and insert \p Dst = G_INTRINSIC_TRUNC \p Src0</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1417">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1417</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h3 id="16B413111BA4D283"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#16B413111BA4D283">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildJumpTable(
    const <a href="r39DC930C6225822E.html">llvm::LLT</a> PtrTy,
    unsigned int JTI)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_JUMP_TABLE \p JTI G_JUMP_TABLE sets \p Res to the address of the jump table specified by the jump table index \p JTI.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1478">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1478</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r39DC930C6225822E.html">llvm::LLT</a><b> PtrTy</b></dt><dt class="is-family-code">unsigned int<b> JTI</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="9221C757D9F726EC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9221C757D9F726EC">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildLShr(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1289">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1289</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h3 id="431D31EA747990C2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#431D31EA747990C2">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildLoad(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Addr,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `Res = G_LOAD Addr, MMO`. Loads the value stored at \p Addr. Puts the result in \p Res.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L720">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:720</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Addr</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="3B26A2B68234C233"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3B26A2B68234C233">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildLoadInstr(
    unsigned int Opcode,
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Addr,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `Res =  &lt;opcode &gt; Addr, MMO`. Loads the value stored at \p Addr. Puts the result in \p Res.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L732">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:732</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Opcode</b></dt><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Addr</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="E44E3408C09D32B7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E44E3408C09D32B7">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildMerge(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt; Ops)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_MERGE_VALUES \p Op0, ... G_MERGE_VALUES combines the input elements contiguously into a larger register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L785">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:785</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt;<b> Ops</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="0CE430552ECFCE37"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0CE430552ECFCE37">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildMul(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_MUL \p Op0, \p Op1 G_MUL sets \p Res to the sum of integer parameters \p Op0 and \p Op1, truncated to their width.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1259">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1259</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="1695BC99AF5C954C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1695BC99AF5C954C">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildNot(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0)</code></pre></h3><h4>Description</h4><p>Build and insert a bitwise not,\p NegOne = G_CONSTANT -1\p Res = G_OR \p Op0, NegOne</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1341">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1341</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt></dl><h3 id="FD7C4F9C1972CF66"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FD7C4F9C1972CF66">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildOr(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_OR \p Op0, \p Op1 G_OR sets \p Res to the bitwise or of integer parameters \p Op0 and \p Op1.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1327">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1327</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="7F51B4D55EDE5D0E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7F51B4D55EDE5D0E">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildPtrAdd(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op1)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_PTR_ADD \p Op0, \p Op1 G_PTR_ADD adds \p Op1 addressible units to the pointer specified by \p Op0, storing the resulting pointer in \p Res. Addressible units are typically bytes but this can vary between targets.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L419">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:419</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op1</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="477B250081AB2711"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#477B250081AB2711">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildPtrMask(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op0,
    uint32_t NumBits)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_PTR_MASK \p Op0, \p NumBits G_PTR_MASK clears the low bits of a pointer operand without destroying its pointer properties. This has the effect of rounding the address *down* to a specified alignment in bits.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L455">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:455</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op0</b></dt><dt class="is-family-code">uint32_t<b> NumBits</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="4CB8C226736E3188"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4CB8C226736E3188">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildPtrToInt(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src)</code></pre></h3><h4>Description</h4><p>Build and insert a G_PTRTOINT instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L529">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:529</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src</b></dt></dl><h3 id="A6C3038CAA5CBF16"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A6C3038CAA5CBF16">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildSExt(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_SEXT \p Op G_SEXT produces a register of the specified width, with bits 0 to sizeof(\p Ty) * 8 set to \p Op. The remaining bits are duplicated from the high bit of \p Op (i.e. 2s-complement sign extended).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L519">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:519</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="9712B170D1F4BA97"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9712B170D1F4BA97">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildSExtOrTrunc(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_SEXT \p Op, \p Res = G_TRUNC \p Op, or\p Res = COPY \p Op depending on the differing sizes of \p Res and \p Op. ///</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L579">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:579</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="0AE2845BD9CB159B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0AE2845BD9CB159B">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildSITOFP(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_SITOFP \p Src0</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1434">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1434</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt></dl><h3 id="2F12831980C46E6D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2F12831980C46E6D">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildSMax(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_SMAX \p Op0, \p Op1</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1455">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1455</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt></dl><h3 id="E9620E85C05F7642"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E9620E85C05F7642">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildSMin(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_SMIN \p Op0, \p Op1</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1449">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1449</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt></dl><h3 id="1AE6B1732B08C910"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1AE6B1732B08C910">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildSMulH(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1271">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1271</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h3 id="06571266B8017929"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#06571266B8017929">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildSelect(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Tst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op1,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><h4>Description</h4><p>Build and insert a \p Res = G_SELECT \p Tst, \p Op0, \p Op1</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L935">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:935</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Tst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op1</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="F1AEB245185BB290"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F1AEB245185BB290">¶</a><code class="hdoc-function-code language-cpp">void buildSequence(<a href="rD04632A218C37229.html">llvm::Register</a> Res,
                   <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt; Ops,
                   <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;uint64_t&gt; Indices)</code></pre></h3><h4>Description</h4><p>Build and insert instructions to put \p Ops together at the specified p Indices to form a larger register. If the types of the input registers are uniform and cover the entirity of\p Res then a G_MERGE_VALUES will be produced. Otherwise an IMPLICIT_DEF followed by a sequence of G_INSERT instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L771">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:771</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Res</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt;<b> Ops</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;uint64_t&gt;<b> Indices</b></dt></dl><h3 id="F8E43D24CC7DB331"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F8E43D24CC7DB331">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildShl(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1283">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1283</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h3 id="8297F63B22A7FC99"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8297F63B22A7FC99">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildSplatVector(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_BUILD_VECTOR with \p Src replicated to fill the number of elements</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L817">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:817</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src</b></dt></dl><h3 id="708D70D59A47D3C2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#708D70D59A47D3C2">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildStore(
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Val,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Addr,
    <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO)</code></pre></h3><h4>Description</h4><p>Build and insert `G_STORE Val, Addr, MMO`. Stores the value \p Val to \p Addr.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L744">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:744</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Val</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Addr</b></dt><dt class="is-family-code"><a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="E02050A7872A9FFB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E02050A7872A9FFB">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildSub(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_SUB \p Op0, \p Op1 G_SUB sets \p Res to the sum of integer parameters \p Op0 and \p Op1, truncated to their width.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1243">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1243</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="F240F66D6CB2A0E1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F240F66D6CB2A0E1">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildTrunc(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_TRUNC \p Op G_TRUNC extracts the low bits of a type. For a vector type each element is truncated independently before being packed into the destination.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L892">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:892</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="1AE6DC37FA5939A6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1AE6DC37FA5939A6">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildUAdde(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; CarryOut,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op1,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; CarryIn)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res, \p CarryOut = G_UADDE \p Op0, \p Op1, \p CarryIn G_UADDE sets \p Res to \p Op0 + \p Op1 + \p CarryIn (truncated to the bit width) and sets \p CarryOut to 1 if the result overflowed in unsigned arithmetic.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L487">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:487</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> CarryOut</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op1</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> CarryIn</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="7D3BFA05E56A689D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7D3BFA05E56A689D">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildUAddo(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; CarryOut,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op1)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res, \p CarryOut = G_UADDO \p Op0, \p Op1 G_UADDO sets \p Res to \p Op0 + \p Op1 (truncated to the bit width) and sets \p CarryOut to 1 if the result overflowed in unsigned arithmetic.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L470">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:470</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> CarryOut</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op1</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="30F1FAFBD756D166"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#30F1FAFBD756D166">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildUITOFP(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_UITOFP \p Src0</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1429">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1429</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt></dl><h3 id="1A3CB4EB512B4FC0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1A3CB4EB512B4FC0">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildUMax(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_UMAX \p Op0, \p Op1</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1467">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1467</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt></dl><h3 id="145E3EBFA07C44CE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#145E3EBFA07C44CE">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildUMin(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_UMIN \p Op0, \p Op1</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1461">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1461</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt></dl><h3 id="5528E6A2B10A5C62"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5528E6A2B10A5C62">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildUMulH(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1,
    <a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt; Flags = None)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1265">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1265</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt><dt class="is-family-code"><a href="r6607998C23E31109.html">Optional</a>&lt;unsigned int&gt;<b> Flags</b> = None</dt></dl><h3 id="689398373CC21C54"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#689398373CC21C54">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildUndef(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = IMPLICIT_DEF.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L756">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:756</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt></dl><h3 id="07FE6A7E6C586BB3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#07FE6A7E6C586BB3">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildUnmerge(
    <a href="r39DC930C6225822E.html">llvm::LLT</a> Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op)</code></pre></h3><h4>Description</h4><p>Build and insert an unmerge of \p Res sized pieces to cover \p Op</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L801">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:801</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r39DC930C6225822E.html">llvm::LLT</a><b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op</b></dt></dl><h3 id="32AADC71B027885A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#32AADC71B027885A">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildUnmerge(
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::LLT&gt; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res0, ... = G_UNMERGE_VALUES \p Op G_UNMERGE_VALUES splits contiguous bits of the input into multiple</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L797">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:797</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::LLT&gt;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="AA1B1EA6178943D9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AA1B1EA6178943D9">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildUnmerge(
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L798">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:798</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op</b></dt></dl><h3 id="07EB6FEE6E4B175D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#07EB6FEE6E4B175D">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildXor(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Dst,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src0,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Src1)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_XOR \p Op0, \p Op1</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L1333">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:1333</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src0</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Src1</b></dt></dl><h3 id="3F745FF8627A24E8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3F745FF8627A24E8">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildZExt(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_ZEXT \p Op G_ZEXT produces a register of the specified width, with bits 0 to sizeof(\p Ty) * 8 set to \p Op. The remaining bits are 0. For a vector register, each element is extended individually.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L569">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:569</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="01600E66FAED0E7E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#01600E66FAED0E7E">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> buildZExtOrTrunc(
    const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp; Res,
    const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp; Op)</code></pre></h3><h4>Description</h4><p>Build and insert \p Res = G_ZEXT \p Op, \p Res = G_TRUNC \p Op, or\p Res = COPY \p Op depending on the differing sizes of \p Res and \p Op. ///</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L589">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:589</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rDA20E657171E29A1.html">llvm::DstOp</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r2183E12B5BAD0D5A.html">llvm::SrcOp</a>&amp;<b> Op</b></dt></dl><h4>Returns</h4><p>The newly created instruction.</p><h3 id="0E8C4276DE935943"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0E8C4276DE935943">¶</a><code class="hdoc-function-code language-cpp">unsigned int getBoolExtOp(bool IsVec,
                          bool IsFP) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L550">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:550</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool<b> IsVec</b></dt><dt class="is-family-code">bool<b> IsFP</b></dt></dl><h4>Returns</h4><p>The opcode of the extension the target wants to use for boolean values.</p><h3 id="354F3DF27A11E920"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#354F3DF27A11E920">¶</a><code class="hdoc-function-code language-cpp"><a href="rBD0592DD271D8F1B.html">llvm::GISelCSEInfo</a>* getCSEInfo()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L288">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:288</a></p><h3 id="E9BBC4509036B0CC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E9BBC4509036B0CC">¶</a><code class="hdoc-function-code language-cpp">const <a href="rBD0592DD271D8F1B.html">llvm::GISelCSEInfo</a>* getCSEInfo() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L289">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:289</a></p><h3 id="4D1E655D23B040D4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4D1E655D23B040D4">¶</a><code class="hdoc-function-code language-cpp">const <a href="r7D971FB9604CC807.html">llvm::DebugLoc</a>&amp; getDL()</code></pre></h3><h4>Description</h4><p>Getter for DebugLoc</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L268">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:268</a></p><h3 id="54926A31B80B7495"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#54926A31B80B7495">¶</a><code class="hdoc-function-code language-cpp">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; getDataLayout() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L263">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:263</a></p><h3 id="899E837C4FD9572C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#899E837C4FD9572C">¶</a><code class="hdoc-function-code language-cpp"><a href="r7D971FB9604CC807.html">llvm::DebugLoc</a> getDebugLoc()</code></pre></h3><h4>Description</h4><p>Get the current instruction&apos;s debug location.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L324">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:324</a></p><h3 id="FF832FBB6B16A0B6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FF832FBB6B16A0B6">¶</a><code class="hdoc-function-code language-cpp"><a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> getInsertPt()</code></pre></h3><h4>Description</h4><p>Current insertion point for new instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L292">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:292</a></p><h3 id="E1F1FBD203B8C567"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E1F1FBD203B8C567">¶</a><code class="hdoc-function-code language-cpp"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp; getMBB()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L283">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:283</a></p><h3 id="50E98F3BE52BAD5A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#50E98F3BE52BAD5A">¶</a><code class="hdoc-function-code language-cpp">const <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp; getMBB() const</code></pre></h3><h4>Description</h4><p>Getter for the basic block we currently build.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L278">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:278</a></p><h3 id="01A757B28C9B03E7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#01A757B28C9B03E7">¶</a><code class="hdoc-function-code language-cpp"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; getMF()</code></pre></h3><h4>Description</h4><p>Getter for the function we currently build.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L253">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:253</a></p><h3 id="0E67F73C26C4EFE0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0E67F73C26C4EFE0">¶</a><code class="hdoc-function-code language-cpp">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; getMF() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L258">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:258</a></p><h3 id="867874C06468C8F4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#867874C06468C8F4">¶</a><code class="hdoc-function-code language-cpp">const <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>* getMRI() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L272">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:272</a></p><h3 id="27F2AA894F06108E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#27F2AA894F06108E">¶</a><code class="hdoc-function-code language-cpp"><a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>* getMRI()</code></pre></h3><h4>Description</h4><p>Getter for MRI</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L271">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:271</a></p><h3 id="F05FAB588D24FCA4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F05FAB588D24FCA4">¶</a><code class="hdoc-function-code language-cpp"><a href="r4CC463CEA2B40D6C.html">llvm::MachineIRBuilderState</a>&amp; getState()</code></pre></h3><h4>Description</h4><p>Getter for the State</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L275">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:275</a></p><h3 id="B62402552BC9748C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B62402552BC9748C">¶</a><code class="hdoc-function-code language-cpp">const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>&amp; getTII()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L247">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:247</a></p><h3 id="C4C4B65B4CFEAA2A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C4C4B65B4CFEAA2A">¶</a><code class="hdoc-function-code language-cpp"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> insertInstr(
    <a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a> MIB)</code></pre></h3><h4>Description</h4><p>Insert an existing instruction at the insertion point.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L343">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:343</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r62D9C46E43370487.html">llvm::MachineInstrBuilder</a><b> MIB</b></dt></dl><h3 id="25373396B7FE97A7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#25373396B7FE97A7">¶</a><code class="hdoc-function-code language-cpp"><a href="r6607998C23E31109.html">Optional</a>&lt;llvm::MachineInstrBuilder&gt;
materializePtrAdd(<a href="rD04632A218C37229.html">llvm::Register</a>&amp; Res,
                  <a href="rD04632A218C37229.html">llvm::Register</a> Op0,
                  const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp; ValueTy,
                  uint64_t Value)</code></pre></h3><h4>Description</h4><p>Materialize and insert \p Res = G_PTR_ADD \p Op0, (G_CONSTANT \p Value) G_PTR_ADD adds \p Value bytes to the pointer specified by \p Op0, storing the resulting pointer in \p Res. If \p Value is zero then no G_PTR_ADD or G_CONSTANT will be created and</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L438">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:438</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a>&amp;<b> Res</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Op0</b></dt><dt class="is-family-code">const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp;<b> ValueTy</b></dt><dt class="is-family-code">uint64_t<b> Value</b></dt></dl><h4>Returns</h4><p>a MachineInstrBuilder for the newly created instruction.</p><h3 id="67F53B13C2C42525"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#67F53B13C2C42525">¶</a><code class="hdoc-function-code language-cpp">void recordInsertion(<a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* MI) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L233">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:233</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>*<b> MI</b></dt></dl><h3 id="96AF5F70D69B3951"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#96AF5F70D69B3951">¶</a><code class="hdoc-function-code language-cpp">void setCSEInfo(<a href="rBD0592DD271D8F1B.html">llvm::GISelCSEInfo</a>* Info)</code></pre></h3><h4>Description</h4><p> @ }</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L300">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:300</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rBD0592DD271D8F1B.html">llvm::GISelCSEInfo</a>*<b> Info</b></dt></dl><h3 id="4F25DE32C798F0BA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4F25DE32C798F0BA">¶</a><code class="hdoc-function-code language-cpp">void setChangeObserver(
    <a href="r8EA8465251B31B71.html">llvm::GISelChangeObserver</a>&amp; Observer)</code></pre></h3><h4>Description</h4><p> @ }</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L316">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:316</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r8EA8465251B31B71.html">llvm::GISelChangeObserver</a>&amp;<b> Observer</b></dt></dl><h3 id="538B21B79BDB2F6F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#538B21B79BDB2F6F">¶</a><code class="hdoc-function-code language-cpp">void setDebugLoc(const <a href="r7D971FB9604CC807.html">llvm::DebugLoc</a>&amp; DL)</code></pre></h3><h4>Description</h4><p>Set the debug location to \p DL for all the next build instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L321">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:321</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r7D971FB9604CC807.html">llvm::DebugLoc</a>&amp;<b> DL</b></dt></dl><h3 id="9FFC629649FAC0AB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9FFC629649FAC0AB">¶</a><code class="hdoc-function-code language-cpp">void setInsertPt(<a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp; MBB,
                 <a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> II)</code></pre></h3><h4>Description</h4><p>Set the insertion point before the specified position.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L297">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:297</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp;<b> MBB</b></dt><dt class="is-family-code"><a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a><b> II</b></dt></dl><h3 id="B2066182E81806B8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B2066182E81806B8">¶</a><code class="hdoc-function-code language-cpp">void setInstr(<a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; MI)</code></pre></h3><h4>Description</h4><p>Set the insertion point to before MI.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L313">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:313</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> MI</b></dt></dl><h3 id="E30DC4B96DEF85C5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E30DC4B96DEF85C5">¶</a><code class="hdoc-function-code language-cpp">void setMBB(<a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp; MBB)</code></pre></h3><h4>Description</h4><p>Set the insertion point to the  end of \p MBB.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L309">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:309</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp;<b> MBB</b></dt></dl><h3 id="DB52871BF71D6648"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DB52871BF71D6648">¶</a><code class="hdoc-function-code language-cpp">void setMF(<a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF)</code></pre></h3><h4>Description</h4><p> @ { Set the MachineFunction where to build instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L305">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:305</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="FE943F77C9B3F284"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FE943F77C9B3F284">¶</a><code class="hdoc-function-code language-cpp">void stopObservingChanges()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L317">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:317</a></p><h3 id="BEF3362C33B938A1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BEF3362C33B938A1">¶</a><code class="hdoc-function-code language-cpp">void validateBinaryOp(const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp; Res,
                      const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp; Op0,
                      const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp; Op1)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L228">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:228</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp;<b> Op0</b></dt><dt class="is-family-code">const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp;<b> Op1</b></dt></dl><h3 id="A08D9355577AE0B1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A08D9355577AE0B1">¶</a><code class="hdoc-function-code language-cpp">void validateSelectOp(const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp; ResTy,
                      const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp; TstTy,
                      const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp; Op0Ty,
                      const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp; Op1Ty)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L231">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:231</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp;<b> ResTy</b></dt><dt class="is-family-code">const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp;<b> TstTy</b></dt><dt class="is-family-code">const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp;<b> Op0Ty</b></dt><dt class="is-family-code">const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp;<b> Op1Ty</b></dt></dl><h3 id="5B23DC3FE3FA82CA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5B23DC3FE3FA82CA">¶</a><code class="hdoc-function-code language-cpp">void validateShiftOp(const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp; Res,
                     const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp; Op0,
                     const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp; Op1)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L229">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:229</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp;<b> Res</b></dt><dt class="is-family-code">const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp;<b> Op0</b></dt><dt class="is-family-code">const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp;<b> Op1</b></dt></dl><h3 id="C78ECC35344D2139"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C78ECC35344D2139">¶</a><code class="hdoc-function-code language-cpp">void validateTruncExt(const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp; Dst,
                      const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp; Src,
                      bool IsExtend)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L226">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:226</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp;<b> Dst</b></dt><dt class="is-family-code">const <a href="r39DC930C6225822E.html">llvm::LLT</a>&amp;<b> Src</b></dt><dt class="is-family-code">bool<b> IsExtend</b></dt></dl><h3 id="AD417AA218274F09"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AD417AA218274F09">¶</a><code class="hdoc-function-code language-cpp">virtual ~MachineIRBuilder()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h#L243">llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h:243</a></p></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>