// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6_VITIS_LOOP_48_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_dataOut_AWVALID,
        m_axi_dataOut_AWREADY,
        m_axi_dataOut_AWADDR,
        m_axi_dataOut_AWID,
        m_axi_dataOut_AWLEN,
        m_axi_dataOut_AWSIZE,
        m_axi_dataOut_AWBURST,
        m_axi_dataOut_AWLOCK,
        m_axi_dataOut_AWCACHE,
        m_axi_dataOut_AWPROT,
        m_axi_dataOut_AWQOS,
        m_axi_dataOut_AWREGION,
        m_axi_dataOut_AWUSER,
        m_axi_dataOut_WVALID,
        m_axi_dataOut_WREADY,
        m_axi_dataOut_WDATA,
        m_axi_dataOut_WSTRB,
        m_axi_dataOut_WLAST,
        m_axi_dataOut_WID,
        m_axi_dataOut_WUSER,
        m_axi_dataOut_ARVALID,
        m_axi_dataOut_ARREADY,
        m_axi_dataOut_ARADDR,
        m_axi_dataOut_ARID,
        m_axi_dataOut_ARLEN,
        m_axi_dataOut_ARSIZE,
        m_axi_dataOut_ARBURST,
        m_axi_dataOut_ARLOCK,
        m_axi_dataOut_ARCACHE,
        m_axi_dataOut_ARPROT,
        m_axi_dataOut_ARQOS,
        m_axi_dataOut_ARREGION,
        m_axi_dataOut_ARUSER,
        m_axi_dataOut_RVALID,
        m_axi_dataOut_RREADY,
        m_axi_dataOut_RDATA,
        m_axi_dataOut_RLAST,
        m_axi_dataOut_RID,
        m_axi_dataOut_RFIFONUM,
        m_axi_dataOut_RUSER,
        m_axi_dataOut_RRESP,
        m_axi_dataOut_BVALID,
        m_axi_dataOut_BREADY,
        m_axi_dataOut_BRESP,
        m_axi_dataOut_BID,
        m_axi_dataOut_BUSER,
        sext_ln47,
        Out_local_address0,
        Out_local_ce0,
        Out_local_q0,
        Out_local_1_address0,
        Out_local_1_ce0,
        Out_local_1_q0,
        Out_local_2_address0,
        Out_local_2_ce0,
        Out_local_2_q0,
        Out_local_3_address0,
        Out_local_3_ce0,
        Out_local_3_q0,
        Out_local_4_address0,
        Out_local_4_ce0,
        Out_local_4_q0,
        Out_local_5_address0,
        Out_local_5_ce0,
        Out_local_5_q0,
        Out_local_6_address0,
        Out_local_6_ce0,
        Out_local_6_q0,
        Out_local_7_address0,
        Out_local_7_ce0,
        Out_local_7_q0,
        Out_local_8_address0,
        Out_local_8_ce0,
        Out_local_8_q0,
        Out_local_9_address0,
        Out_local_9_ce0,
        Out_local_9_q0,
        Out_local_10_address0,
        Out_local_10_ce0,
        Out_local_10_q0,
        Out_local_11_address0,
        Out_local_11_ce0,
        Out_local_11_q0,
        Out_local_12_address0,
        Out_local_12_ce0,
        Out_local_12_q0,
        Out_local_13_address0,
        Out_local_13_ce0,
        Out_local_13_q0,
        Out_local_14_address0,
        Out_local_14_ce0,
        Out_local_14_q0,
        Out_local_15_address0,
        Out_local_15_ce0,
        Out_local_15_q0,
        Out_local_16_address0,
        Out_local_16_ce0,
        Out_local_16_q0,
        Out_local_17_address0,
        Out_local_17_ce0,
        Out_local_17_q0,
        Out_local_18_address0,
        Out_local_18_ce0,
        Out_local_18_q0,
        Out_local_19_address0,
        Out_local_19_ce0,
        Out_local_19_q0,
        Out_local_20_address0,
        Out_local_20_ce0,
        Out_local_20_q0,
        Out_local_21_address0,
        Out_local_21_ce0,
        Out_local_21_q0,
        Out_local_22_address0,
        Out_local_22_ce0,
        Out_local_22_q0,
        Out_local_23_address0,
        Out_local_23_ce0,
        Out_local_23_q0,
        Out_local_24_address0,
        Out_local_24_ce0,
        Out_local_24_q0,
        Out_local_25_address0,
        Out_local_25_ce0,
        Out_local_25_q0,
        Out_local_26_address0,
        Out_local_26_ce0,
        Out_local_26_q0,
        Out_local_27_address0,
        Out_local_27_ce0,
        Out_local_27_q0,
        Out_local_28_address0,
        Out_local_28_ce0,
        Out_local_28_q0,
        Out_local_29_address0,
        Out_local_29_ce0,
        Out_local_29_q0,
        Out_local_30_address0,
        Out_local_30_ce0,
        Out_local_30_q0,
        Out_local_31_address0,
        Out_local_31_ce0,
        Out_local_31_q0,
        Out_local_32_address0,
        Out_local_32_ce0,
        Out_local_32_q0,
        Out_local_33_address0,
        Out_local_33_ce0,
        Out_local_33_q0,
        Out_local_34_address0,
        Out_local_34_ce0,
        Out_local_34_q0,
        Out_local_35_address0,
        Out_local_35_ce0,
        Out_local_35_q0,
        Out_local_36_address0,
        Out_local_36_ce0,
        Out_local_36_q0,
        Out_local_37_address0,
        Out_local_37_ce0,
        Out_local_37_q0,
        Out_local_38_address0,
        Out_local_38_ce0,
        Out_local_38_q0,
        Out_local_39_address0,
        Out_local_39_ce0,
        Out_local_39_q0,
        Out_local_40_address0,
        Out_local_40_ce0,
        Out_local_40_q0,
        Out_local_41_address0,
        Out_local_41_ce0,
        Out_local_41_q0,
        Out_local_42_address0,
        Out_local_42_ce0,
        Out_local_42_q0,
        Out_local_43_address0,
        Out_local_43_ce0,
        Out_local_43_q0,
        Out_local_44_address0,
        Out_local_44_ce0,
        Out_local_44_q0,
        Out_local_45_address0,
        Out_local_45_ce0,
        Out_local_45_q0,
        Out_local_46_address0,
        Out_local_46_ce0,
        Out_local_46_q0,
        Out_local_47_address0,
        Out_local_47_ce0,
        Out_local_47_q0,
        Out_local_48_address0,
        Out_local_48_ce0,
        Out_local_48_q0,
        Out_local_49_address0,
        Out_local_49_ce0,
        Out_local_49_q0,
        Out_local_50_address0,
        Out_local_50_ce0,
        Out_local_50_q0,
        Out_local_51_address0,
        Out_local_51_ce0,
        Out_local_51_q0,
        Out_local_52_address0,
        Out_local_52_ce0,
        Out_local_52_q0,
        Out_local_53_address0,
        Out_local_53_ce0,
        Out_local_53_q0,
        Out_local_54_address0,
        Out_local_54_ce0,
        Out_local_54_q0,
        Out_local_55_address0,
        Out_local_55_ce0,
        Out_local_55_q0,
        Out_local_56_address0,
        Out_local_56_ce0,
        Out_local_56_q0,
        Out_local_57_address0,
        Out_local_57_ce0,
        Out_local_57_q0,
        Out_local_58_address0,
        Out_local_58_ce0,
        Out_local_58_q0,
        Out_local_59_address0,
        Out_local_59_ce0,
        Out_local_59_q0,
        Out_local_60_address0,
        Out_local_60_ce0,
        Out_local_60_q0,
        Out_local_61_address0,
        Out_local_61_ce0,
        Out_local_61_q0,
        Out_local_62_address0,
        Out_local_62_ce0,
        Out_local_62_q0,
        Out_local_63_address0,
        Out_local_63_ce0,
        Out_local_63_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_dataOut_AWVALID;
input   m_axi_dataOut_AWREADY;
output  [63:0] m_axi_dataOut_AWADDR;
output  [0:0] m_axi_dataOut_AWID;
output  [31:0] m_axi_dataOut_AWLEN;
output  [2:0] m_axi_dataOut_AWSIZE;
output  [1:0] m_axi_dataOut_AWBURST;
output  [1:0] m_axi_dataOut_AWLOCK;
output  [3:0] m_axi_dataOut_AWCACHE;
output  [2:0] m_axi_dataOut_AWPROT;
output  [3:0] m_axi_dataOut_AWQOS;
output  [3:0] m_axi_dataOut_AWREGION;
output  [0:0] m_axi_dataOut_AWUSER;
output   m_axi_dataOut_WVALID;
input   m_axi_dataOut_WREADY;
output  [31:0] m_axi_dataOut_WDATA;
output  [3:0] m_axi_dataOut_WSTRB;
output   m_axi_dataOut_WLAST;
output  [0:0] m_axi_dataOut_WID;
output  [0:0] m_axi_dataOut_WUSER;
output   m_axi_dataOut_ARVALID;
input   m_axi_dataOut_ARREADY;
output  [63:0] m_axi_dataOut_ARADDR;
output  [0:0] m_axi_dataOut_ARID;
output  [31:0] m_axi_dataOut_ARLEN;
output  [2:0] m_axi_dataOut_ARSIZE;
output  [1:0] m_axi_dataOut_ARBURST;
output  [1:0] m_axi_dataOut_ARLOCK;
output  [3:0] m_axi_dataOut_ARCACHE;
output  [2:0] m_axi_dataOut_ARPROT;
output  [3:0] m_axi_dataOut_ARQOS;
output  [3:0] m_axi_dataOut_ARREGION;
output  [0:0] m_axi_dataOut_ARUSER;
input   m_axi_dataOut_RVALID;
output   m_axi_dataOut_RREADY;
input  [31:0] m_axi_dataOut_RDATA;
input   m_axi_dataOut_RLAST;
input  [0:0] m_axi_dataOut_RID;
input  [8:0] m_axi_dataOut_RFIFONUM;
input  [0:0] m_axi_dataOut_RUSER;
input  [1:0] m_axi_dataOut_RRESP;
input   m_axi_dataOut_BVALID;
output   m_axi_dataOut_BREADY;
input  [1:0] m_axi_dataOut_BRESP;
input  [0:0] m_axi_dataOut_BID;
input  [0:0] m_axi_dataOut_BUSER;
input  [61:0] sext_ln47;
output  [5:0] Out_local_address0;
output   Out_local_ce0;
input  [31:0] Out_local_q0;
output  [5:0] Out_local_1_address0;
output   Out_local_1_ce0;
input  [31:0] Out_local_1_q0;
output  [5:0] Out_local_2_address0;
output   Out_local_2_ce0;
input  [31:0] Out_local_2_q0;
output  [5:0] Out_local_3_address0;
output   Out_local_3_ce0;
input  [31:0] Out_local_3_q0;
output  [5:0] Out_local_4_address0;
output   Out_local_4_ce0;
input  [31:0] Out_local_4_q0;
output  [5:0] Out_local_5_address0;
output   Out_local_5_ce0;
input  [31:0] Out_local_5_q0;
output  [5:0] Out_local_6_address0;
output   Out_local_6_ce0;
input  [31:0] Out_local_6_q0;
output  [5:0] Out_local_7_address0;
output   Out_local_7_ce0;
input  [31:0] Out_local_7_q0;
output  [5:0] Out_local_8_address0;
output   Out_local_8_ce0;
input  [31:0] Out_local_8_q0;
output  [5:0] Out_local_9_address0;
output   Out_local_9_ce0;
input  [31:0] Out_local_9_q0;
output  [5:0] Out_local_10_address0;
output   Out_local_10_ce0;
input  [31:0] Out_local_10_q0;
output  [5:0] Out_local_11_address0;
output   Out_local_11_ce0;
input  [31:0] Out_local_11_q0;
output  [5:0] Out_local_12_address0;
output   Out_local_12_ce0;
input  [31:0] Out_local_12_q0;
output  [5:0] Out_local_13_address0;
output   Out_local_13_ce0;
input  [31:0] Out_local_13_q0;
output  [5:0] Out_local_14_address0;
output   Out_local_14_ce0;
input  [31:0] Out_local_14_q0;
output  [5:0] Out_local_15_address0;
output   Out_local_15_ce0;
input  [31:0] Out_local_15_q0;
output  [5:0] Out_local_16_address0;
output   Out_local_16_ce0;
input  [31:0] Out_local_16_q0;
output  [5:0] Out_local_17_address0;
output   Out_local_17_ce0;
input  [31:0] Out_local_17_q0;
output  [5:0] Out_local_18_address0;
output   Out_local_18_ce0;
input  [31:0] Out_local_18_q0;
output  [5:0] Out_local_19_address0;
output   Out_local_19_ce0;
input  [31:0] Out_local_19_q0;
output  [5:0] Out_local_20_address0;
output   Out_local_20_ce0;
input  [31:0] Out_local_20_q0;
output  [5:0] Out_local_21_address0;
output   Out_local_21_ce0;
input  [31:0] Out_local_21_q0;
output  [5:0] Out_local_22_address0;
output   Out_local_22_ce0;
input  [31:0] Out_local_22_q0;
output  [5:0] Out_local_23_address0;
output   Out_local_23_ce0;
input  [31:0] Out_local_23_q0;
output  [5:0] Out_local_24_address0;
output   Out_local_24_ce0;
input  [31:0] Out_local_24_q0;
output  [5:0] Out_local_25_address0;
output   Out_local_25_ce0;
input  [31:0] Out_local_25_q0;
output  [5:0] Out_local_26_address0;
output   Out_local_26_ce0;
input  [31:0] Out_local_26_q0;
output  [5:0] Out_local_27_address0;
output   Out_local_27_ce0;
input  [31:0] Out_local_27_q0;
output  [5:0] Out_local_28_address0;
output   Out_local_28_ce0;
input  [31:0] Out_local_28_q0;
output  [5:0] Out_local_29_address0;
output   Out_local_29_ce0;
input  [31:0] Out_local_29_q0;
output  [5:0] Out_local_30_address0;
output   Out_local_30_ce0;
input  [31:0] Out_local_30_q0;
output  [5:0] Out_local_31_address0;
output   Out_local_31_ce0;
input  [31:0] Out_local_31_q0;
output  [5:0] Out_local_32_address0;
output   Out_local_32_ce0;
input  [31:0] Out_local_32_q0;
output  [5:0] Out_local_33_address0;
output   Out_local_33_ce0;
input  [31:0] Out_local_33_q0;
output  [5:0] Out_local_34_address0;
output   Out_local_34_ce0;
input  [31:0] Out_local_34_q0;
output  [5:0] Out_local_35_address0;
output   Out_local_35_ce0;
input  [31:0] Out_local_35_q0;
output  [5:0] Out_local_36_address0;
output   Out_local_36_ce0;
input  [31:0] Out_local_36_q0;
output  [5:0] Out_local_37_address0;
output   Out_local_37_ce0;
input  [31:0] Out_local_37_q0;
output  [5:0] Out_local_38_address0;
output   Out_local_38_ce0;
input  [31:0] Out_local_38_q0;
output  [5:0] Out_local_39_address0;
output   Out_local_39_ce0;
input  [31:0] Out_local_39_q0;
output  [5:0] Out_local_40_address0;
output   Out_local_40_ce0;
input  [31:0] Out_local_40_q0;
output  [5:0] Out_local_41_address0;
output   Out_local_41_ce0;
input  [31:0] Out_local_41_q0;
output  [5:0] Out_local_42_address0;
output   Out_local_42_ce0;
input  [31:0] Out_local_42_q0;
output  [5:0] Out_local_43_address0;
output   Out_local_43_ce0;
input  [31:0] Out_local_43_q0;
output  [5:0] Out_local_44_address0;
output   Out_local_44_ce0;
input  [31:0] Out_local_44_q0;
output  [5:0] Out_local_45_address0;
output   Out_local_45_ce0;
input  [31:0] Out_local_45_q0;
output  [5:0] Out_local_46_address0;
output   Out_local_46_ce0;
input  [31:0] Out_local_46_q0;
output  [5:0] Out_local_47_address0;
output   Out_local_47_ce0;
input  [31:0] Out_local_47_q0;
output  [5:0] Out_local_48_address0;
output   Out_local_48_ce0;
input  [31:0] Out_local_48_q0;
output  [5:0] Out_local_49_address0;
output   Out_local_49_ce0;
input  [31:0] Out_local_49_q0;
output  [5:0] Out_local_50_address0;
output   Out_local_50_ce0;
input  [31:0] Out_local_50_q0;
output  [5:0] Out_local_51_address0;
output   Out_local_51_ce0;
input  [31:0] Out_local_51_q0;
output  [5:0] Out_local_52_address0;
output   Out_local_52_ce0;
input  [31:0] Out_local_52_q0;
output  [5:0] Out_local_53_address0;
output   Out_local_53_ce0;
input  [31:0] Out_local_53_q0;
output  [5:0] Out_local_54_address0;
output   Out_local_54_ce0;
input  [31:0] Out_local_54_q0;
output  [5:0] Out_local_55_address0;
output   Out_local_55_ce0;
input  [31:0] Out_local_55_q0;
output  [5:0] Out_local_56_address0;
output   Out_local_56_ce0;
input  [31:0] Out_local_56_q0;
output  [5:0] Out_local_57_address0;
output   Out_local_57_ce0;
input  [31:0] Out_local_57_q0;
output  [5:0] Out_local_58_address0;
output   Out_local_58_ce0;
input  [31:0] Out_local_58_q0;
output  [5:0] Out_local_59_address0;
output   Out_local_59_ce0;
input  [31:0] Out_local_59_q0;
output  [5:0] Out_local_60_address0;
output   Out_local_60_ce0;
input  [31:0] Out_local_60_q0;
output  [5:0] Out_local_61_address0;
output   Out_local_61_ce0;
input  [31:0] Out_local_61_q0;
output  [5:0] Out_local_62_address0;
output   Out_local_62_ce0;
input  [31:0] Out_local_62_q0;
output  [5:0] Out_local_63_address0;
output   Out_local_63_ce0;
input  [31:0] Out_local_63_q0;

reg ap_idle;
reg m_axi_dataOut_WVALID;
reg Out_local_ce0;
reg Out_local_1_ce0;
reg Out_local_2_ce0;
reg Out_local_3_ce0;
reg Out_local_4_ce0;
reg Out_local_5_ce0;
reg Out_local_6_ce0;
reg Out_local_7_ce0;
reg Out_local_8_ce0;
reg Out_local_9_ce0;
reg Out_local_10_ce0;
reg Out_local_11_ce0;
reg Out_local_12_ce0;
reg Out_local_13_ce0;
reg Out_local_14_ce0;
reg Out_local_15_ce0;
reg Out_local_16_ce0;
reg Out_local_17_ce0;
reg Out_local_18_ce0;
reg Out_local_19_ce0;
reg Out_local_20_ce0;
reg Out_local_21_ce0;
reg Out_local_22_ce0;
reg Out_local_23_ce0;
reg Out_local_24_ce0;
reg Out_local_25_ce0;
reg Out_local_26_ce0;
reg Out_local_27_ce0;
reg Out_local_28_ce0;
reg Out_local_29_ce0;
reg Out_local_30_ce0;
reg Out_local_31_ce0;
reg Out_local_32_ce0;
reg Out_local_33_ce0;
reg Out_local_34_ce0;
reg Out_local_35_ce0;
reg Out_local_36_ce0;
reg Out_local_37_ce0;
reg Out_local_38_ce0;
reg Out_local_39_ce0;
reg Out_local_40_ce0;
reg Out_local_41_ce0;
reg Out_local_42_ce0;
reg Out_local_43_ce0;
reg Out_local_44_ce0;
reg Out_local_45_ce0;
reg Out_local_46_ce0;
reg Out_local_47_ce0;
reg Out_local_48_ce0;
reg Out_local_49_ce0;
reg Out_local_50_ce0;
reg Out_local_51_ce0;
reg Out_local_52_ce0;
reg Out_local_53_ce0;
reg Out_local_54_ce0;
reg Out_local_55_ce0;
reg Out_local_56_ce0;
reg Out_local_57_ce0;
reg Out_local_58_ce0;
reg Out_local_59_ce0;
reg Out_local_60_ce0;
reg Out_local_61_ce0;
reg Out_local_62_ce0;
reg Out_local_63_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln47_reg_2807;
reg   [0:0] icmp_ln47_reg_2807_pp0_iter2_reg;
reg    ap_block_state4_io;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln47_fu_1467_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    dataOut_blk_n_W;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln47_reg_2807_pp0_iter1_reg;
wire   [0:0] or_ln47_fu_1491_p2;
reg   [0:0] or_ln47_reg_2811;
wire   [5:0] trunc_ln48_fu_1587_p1;
reg   [5:0] trunc_ln48_reg_3135;
reg   [5:0] trunc_ln48_reg_3135_pp0_iter1_reg;
wire   [31:0] tmp_fu_2124_p131;
reg   [31:0] tmp_reg_3140;
reg   [0:0] ap_phi_mux_first_iter_2_phi_fu_1437_p4;
wire    ap_loop_init;
wire   [63:0] zext_ln47_fu_1519_p1;
wire    ap_block_pp0_stage0_01001;
reg   [6:0] j_fu_320;
wire   [6:0] add_ln48_fu_1591_p2;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [6:0] i_fu_324;
wire   [6:0] select_ln47_1_fu_1511_p3;
reg   [6:0] ap_sig_allocacmp_i_load;
reg   [12:0] indvar_flatten141_fu_328;
wire   [12:0] add_ln47_fu_1473_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten141_load;
reg   [31:0] Out_local_63_load1_fu_332;
reg   [31:0] Out_local_62_load3_fu_336;
reg   [31:0] Out_local_61_load5_fu_340;
reg   [31:0] Out_local_60_load7_fu_344;
reg   [31:0] Out_local_59_load9_fu_348;
reg   [31:0] Out_local_58_load11_fu_352;
reg   [31:0] Out_local_57_load13_fu_356;
reg   [31:0] Out_local_56_load15_fu_360;
reg   [31:0] Out_local_55_load17_fu_364;
reg   [31:0] Out_local_54_load19_fu_368;
reg   [31:0] Out_local_53_load21_fu_372;
reg   [31:0] Out_local_52_load23_fu_376;
reg   [31:0] Out_local_51_load25_fu_380;
reg   [31:0] Out_local_50_load27_fu_384;
reg   [31:0] Out_local_49_load29_fu_388;
reg   [31:0] Out_local_48_load31_fu_392;
reg   [31:0] Out_local_47_load33_fu_396;
reg   [31:0] Out_local_46_load35_fu_400;
reg   [31:0] Out_local_45_load37_fu_404;
reg   [31:0] Out_local_44_load39_fu_408;
reg   [31:0] Out_local_43_load41_fu_412;
reg   [31:0] Out_local_42_load43_fu_416;
reg   [31:0] Out_local_41_load45_fu_420;
reg   [31:0] Out_local_40_load47_fu_424;
reg   [31:0] Out_local_39_load49_fu_428;
reg   [31:0] Out_local_38_load51_fu_432;
reg   [31:0] Out_local_37_load53_fu_436;
reg   [31:0] Out_local_36_load55_fu_440;
reg   [31:0] Out_local_35_load57_fu_444;
reg   [31:0] Out_local_34_load59_fu_448;
reg   [31:0] Out_local_33_load61_fu_452;
reg   [31:0] Out_local_32_load63_fu_456;
reg   [31:0] Out_local_31_load65_fu_460;
reg   [31:0] Out_local_30_load67_fu_464;
reg   [31:0] Out_local_29_load69_fu_468;
reg   [31:0] Out_local_28_load71_fu_472;
reg   [31:0] Out_local_27_load73_fu_476;
reg   [31:0] Out_local_26_load75_fu_480;
reg   [31:0] Out_local_25_load77_fu_484;
reg   [31:0] Out_local_24_load79_fu_488;
reg   [31:0] Out_local_23_load81_fu_492;
reg   [31:0] Out_local_22_load83_fu_496;
reg   [31:0] Out_local_21_load85_fu_500;
reg   [31:0] Out_local_20_load87_fu_504;
reg   [31:0] Out_local_19_load89_fu_508;
reg   [31:0] Out_local_18_load91_fu_512;
reg   [31:0] Out_local_17_load93_fu_516;
reg   [31:0] Out_local_16_load95_fu_520;
reg   [31:0] Out_local_15_load97_fu_524;
reg   [31:0] Out_local_14_load99_fu_528;
reg   [31:0] Out_local_13_load101_fu_532;
reg   [31:0] Out_local_12_load103_fu_536;
reg   [31:0] Out_local_11_load105_fu_540;
reg   [31:0] Out_local_10_load107_fu_544;
reg   [31:0] Out_local_9_load109_fu_548;
reg   [31:0] Out_local_8_load111_fu_552;
reg   [31:0] Out_local_7_load113_fu_556;
reg   [31:0] Out_local_6_load115_fu_560;
reg   [31:0] Out_local_5_load117_fu_564;
reg   [31:0] Out_local_4_load119_fu_568;
reg   [31:0] Out_local_3_load121_fu_572;
reg   [31:0] Out_local_2_load123_fu_576;
reg   [31:0] Out_local_1_load125_fu_580;
reg   [31:0] Out_local_load127_fu_584;
wire   [0:0] icmp_ln48_fu_1485_p2;
wire   [6:0] add_ln47_1_fu_1505_p2;
wire   [6:0] select_ln47_fu_1497_p3;
wire   [31:0] tmp_fu_2124_p129;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1754;
wire   [5:0] tmp_fu_2124_p1;
wire   [5:0] tmp_fu_2124_p3;
wire   [5:0] tmp_fu_2124_p5;
wire   [5:0] tmp_fu_2124_p7;
wire   [5:0] tmp_fu_2124_p9;
wire   [5:0] tmp_fu_2124_p11;
wire   [5:0] tmp_fu_2124_p13;
wire   [5:0] tmp_fu_2124_p15;
wire   [5:0] tmp_fu_2124_p17;
wire   [5:0] tmp_fu_2124_p19;
wire   [5:0] tmp_fu_2124_p21;
wire   [5:0] tmp_fu_2124_p23;
wire   [5:0] tmp_fu_2124_p25;
wire   [5:0] tmp_fu_2124_p27;
wire   [5:0] tmp_fu_2124_p29;
wire   [5:0] tmp_fu_2124_p31;
wire   [5:0] tmp_fu_2124_p33;
wire   [5:0] tmp_fu_2124_p35;
wire   [5:0] tmp_fu_2124_p37;
wire   [5:0] tmp_fu_2124_p39;
wire   [5:0] tmp_fu_2124_p41;
wire   [5:0] tmp_fu_2124_p43;
wire   [5:0] tmp_fu_2124_p45;
wire   [5:0] tmp_fu_2124_p47;
wire   [5:0] tmp_fu_2124_p49;
wire   [5:0] tmp_fu_2124_p51;
wire   [5:0] tmp_fu_2124_p53;
wire   [5:0] tmp_fu_2124_p55;
wire   [5:0] tmp_fu_2124_p57;
wire   [5:0] tmp_fu_2124_p59;
wire   [5:0] tmp_fu_2124_p61;
wire   [5:0] tmp_fu_2124_p63;
wire  signed [5:0] tmp_fu_2124_p65;
wire  signed [5:0] tmp_fu_2124_p67;
wire  signed [5:0] tmp_fu_2124_p69;
wire  signed [5:0] tmp_fu_2124_p71;
wire  signed [5:0] tmp_fu_2124_p73;
wire  signed [5:0] tmp_fu_2124_p75;
wire  signed [5:0] tmp_fu_2124_p77;
wire  signed [5:0] tmp_fu_2124_p79;
wire  signed [5:0] tmp_fu_2124_p81;
wire  signed [5:0] tmp_fu_2124_p83;
wire  signed [5:0] tmp_fu_2124_p85;
wire  signed [5:0] tmp_fu_2124_p87;
wire  signed [5:0] tmp_fu_2124_p89;
wire  signed [5:0] tmp_fu_2124_p91;
wire  signed [5:0] tmp_fu_2124_p93;
wire  signed [5:0] tmp_fu_2124_p95;
wire  signed [5:0] tmp_fu_2124_p97;
wire  signed [5:0] tmp_fu_2124_p99;
wire  signed [5:0] tmp_fu_2124_p101;
wire  signed [5:0] tmp_fu_2124_p103;
wire  signed [5:0] tmp_fu_2124_p105;
wire  signed [5:0] tmp_fu_2124_p107;
wire  signed [5:0] tmp_fu_2124_p109;
wire  signed [5:0] tmp_fu_2124_p111;
wire  signed [5:0] tmp_fu_2124_p113;
wire  signed [5:0] tmp_fu_2124_p115;
wire  signed [5:0] tmp_fu_2124_p117;
wire  signed [5:0] tmp_fu_2124_p119;
wire  signed [5:0] tmp_fu_2124_p121;
wire  signed [5:0] tmp_fu_2124_p123;
wire  signed [5:0] tmp_fu_2124_p125;
wire  signed [5:0] tmp_fu_2124_p127;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 j_fu_320 = 7'd0;
#0 i_fu_324 = 7'd0;
#0 indvar_flatten141_fu_328 = 13'd0;
#0 Out_local_63_load1_fu_332 = 32'd0;
#0 Out_local_62_load3_fu_336 = 32'd0;
#0 Out_local_61_load5_fu_340 = 32'd0;
#0 Out_local_60_load7_fu_344 = 32'd0;
#0 Out_local_59_load9_fu_348 = 32'd0;
#0 Out_local_58_load11_fu_352 = 32'd0;
#0 Out_local_57_load13_fu_356 = 32'd0;
#0 Out_local_56_load15_fu_360 = 32'd0;
#0 Out_local_55_load17_fu_364 = 32'd0;
#0 Out_local_54_load19_fu_368 = 32'd0;
#0 Out_local_53_load21_fu_372 = 32'd0;
#0 Out_local_52_load23_fu_376 = 32'd0;
#0 Out_local_51_load25_fu_380 = 32'd0;
#0 Out_local_50_load27_fu_384 = 32'd0;
#0 Out_local_49_load29_fu_388 = 32'd0;
#0 Out_local_48_load31_fu_392 = 32'd0;
#0 Out_local_47_load33_fu_396 = 32'd0;
#0 Out_local_46_load35_fu_400 = 32'd0;
#0 Out_local_45_load37_fu_404 = 32'd0;
#0 Out_local_44_load39_fu_408 = 32'd0;
#0 Out_local_43_load41_fu_412 = 32'd0;
#0 Out_local_42_load43_fu_416 = 32'd0;
#0 Out_local_41_load45_fu_420 = 32'd0;
#0 Out_local_40_load47_fu_424 = 32'd0;
#0 Out_local_39_load49_fu_428 = 32'd0;
#0 Out_local_38_load51_fu_432 = 32'd0;
#0 Out_local_37_load53_fu_436 = 32'd0;
#0 Out_local_36_load55_fu_440 = 32'd0;
#0 Out_local_35_load57_fu_444 = 32'd0;
#0 Out_local_34_load59_fu_448 = 32'd0;
#0 Out_local_33_load61_fu_452 = 32'd0;
#0 Out_local_32_load63_fu_456 = 32'd0;
#0 Out_local_31_load65_fu_460 = 32'd0;
#0 Out_local_30_load67_fu_464 = 32'd0;
#0 Out_local_29_load69_fu_468 = 32'd0;
#0 Out_local_28_load71_fu_472 = 32'd0;
#0 Out_local_27_load73_fu_476 = 32'd0;
#0 Out_local_26_load75_fu_480 = 32'd0;
#0 Out_local_25_load77_fu_484 = 32'd0;
#0 Out_local_24_load79_fu_488 = 32'd0;
#0 Out_local_23_load81_fu_492 = 32'd0;
#0 Out_local_22_load83_fu_496 = 32'd0;
#0 Out_local_21_load85_fu_500 = 32'd0;
#0 Out_local_20_load87_fu_504 = 32'd0;
#0 Out_local_19_load89_fu_508 = 32'd0;
#0 Out_local_18_load91_fu_512 = 32'd0;
#0 Out_local_17_load93_fu_516 = 32'd0;
#0 Out_local_16_load95_fu_520 = 32'd0;
#0 Out_local_15_load97_fu_524 = 32'd0;
#0 Out_local_14_load99_fu_528 = 32'd0;
#0 Out_local_13_load101_fu_532 = 32'd0;
#0 Out_local_12_load103_fu_536 = 32'd0;
#0 Out_local_11_load105_fu_540 = 32'd0;
#0 Out_local_10_load107_fu_544 = 32'd0;
#0 Out_local_9_load109_fu_548 = 32'd0;
#0 Out_local_8_load111_fu_552 = 32'd0;
#0 Out_local_7_load113_fu_556 = 32'd0;
#0 Out_local_6_load115_fu_560 = 32'd0;
#0 Out_local_5_load117_fu_564 = 32'd0;
#0 Out_local_4_load119_fu_568 = 32'd0;
#0 Out_local_3_load121_fu_572 = 32'd0;
#0 Out_local_2_load123_fu_576 = 32'd0;
#0 Out_local_1_load125_fu_580 = 32'd0;
#0 Out_local_load127_fu_584 = 32'd0;
#0 ap_done_reg = 1'b0;
end

matmul_optimized_sparsemux_129_6_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 32 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 32 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 32 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 32 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 32 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 32 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 32 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 32 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 32 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 32 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 32 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 32 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 32 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 32 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 32 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 32 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 32 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 32 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 32 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 32 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 32 ),
    .CASE36( 6'h24 ),
    .din36_WIDTH( 32 ),
    .CASE37( 6'h25 ),
    .din37_WIDTH( 32 ),
    .CASE38( 6'h26 ),
    .din38_WIDTH( 32 ),
    .CASE39( 6'h27 ),
    .din39_WIDTH( 32 ),
    .CASE40( 6'h28 ),
    .din40_WIDTH( 32 ),
    .CASE41( 6'h29 ),
    .din41_WIDTH( 32 ),
    .CASE42( 6'h2A ),
    .din42_WIDTH( 32 ),
    .CASE43( 6'h2B ),
    .din43_WIDTH( 32 ),
    .CASE44( 6'h2C ),
    .din44_WIDTH( 32 ),
    .CASE45( 6'h2D ),
    .din45_WIDTH( 32 ),
    .CASE46( 6'h2E ),
    .din46_WIDTH( 32 ),
    .CASE47( 6'h2F ),
    .din47_WIDTH( 32 ),
    .CASE48( 6'h30 ),
    .din48_WIDTH( 32 ),
    .CASE49( 6'h31 ),
    .din49_WIDTH( 32 ),
    .CASE50( 6'h32 ),
    .din50_WIDTH( 32 ),
    .CASE51( 6'h33 ),
    .din51_WIDTH( 32 ),
    .CASE52( 6'h34 ),
    .din52_WIDTH( 32 ),
    .CASE53( 6'h35 ),
    .din53_WIDTH( 32 ),
    .CASE54( 6'h36 ),
    .din54_WIDTH( 32 ),
    .CASE55( 6'h37 ),
    .din55_WIDTH( 32 ),
    .CASE56( 6'h38 ),
    .din56_WIDTH( 32 ),
    .CASE57( 6'h39 ),
    .din57_WIDTH( 32 ),
    .CASE58( 6'h3A ),
    .din58_WIDTH( 32 ),
    .CASE59( 6'h3B ),
    .din59_WIDTH( 32 ),
    .CASE60( 6'h3C ),
    .din60_WIDTH( 32 ),
    .CASE61( 6'h3D ),
    .din61_WIDTH( 32 ),
    .CASE62( 6'h3E ),
    .din62_WIDTH( 32 ),
    .CASE63( 6'h3F ),
    .din63_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
sparsemux_129_6_32_1_1_U519(
    .din0(Out_local_load127_fu_584),
    .din1(Out_local_1_load125_fu_580),
    .din2(Out_local_2_load123_fu_576),
    .din3(Out_local_3_load121_fu_572),
    .din4(Out_local_4_load119_fu_568),
    .din5(Out_local_5_load117_fu_564),
    .din6(Out_local_6_load115_fu_560),
    .din7(Out_local_7_load113_fu_556),
    .din8(Out_local_8_load111_fu_552),
    .din9(Out_local_9_load109_fu_548),
    .din10(Out_local_10_load107_fu_544),
    .din11(Out_local_11_load105_fu_540),
    .din12(Out_local_12_load103_fu_536),
    .din13(Out_local_13_load101_fu_532),
    .din14(Out_local_14_load99_fu_528),
    .din15(Out_local_15_load97_fu_524),
    .din16(Out_local_16_load95_fu_520),
    .din17(Out_local_17_load93_fu_516),
    .din18(Out_local_18_load91_fu_512),
    .din19(Out_local_19_load89_fu_508),
    .din20(Out_local_20_load87_fu_504),
    .din21(Out_local_21_load85_fu_500),
    .din22(Out_local_22_load83_fu_496),
    .din23(Out_local_23_load81_fu_492),
    .din24(Out_local_24_load79_fu_488),
    .din25(Out_local_25_load77_fu_484),
    .din26(Out_local_26_load75_fu_480),
    .din27(Out_local_27_load73_fu_476),
    .din28(Out_local_28_load71_fu_472),
    .din29(Out_local_29_load69_fu_468),
    .din30(Out_local_30_load67_fu_464),
    .din31(Out_local_31_load65_fu_460),
    .din32(Out_local_32_load63_fu_456),
    .din33(Out_local_33_load61_fu_452),
    .din34(Out_local_34_load59_fu_448),
    .din35(Out_local_35_load57_fu_444),
    .din36(Out_local_36_load55_fu_440),
    .din37(Out_local_37_load53_fu_436),
    .din38(Out_local_38_load51_fu_432),
    .din39(Out_local_39_load49_fu_428),
    .din40(Out_local_40_load47_fu_424),
    .din41(Out_local_41_load45_fu_420),
    .din42(Out_local_42_load43_fu_416),
    .din43(Out_local_43_load41_fu_412),
    .din44(Out_local_44_load39_fu_408),
    .din45(Out_local_45_load37_fu_404),
    .din46(Out_local_46_load35_fu_400),
    .din47(Out_local_47_load33_fu_396),
    .din48(Out_local_48_load31_fu_392),
    .din49(Out_local_49_load29_fu_388),
    .din50(Out_local_50_load27_fu_384),
    .din51(Out_local_51_load25_fu_380),
    .din52(Out_local_52_load23_fu_376),
    .din53(Out_local_53_load21_fu_372),
    .din54(Out_local_54_load19_fu_368),
    .din55(Out_local_55_load17_fu_364),
    .din56(Out_local_56_load15_fu_360),
    .din57(Out_local_57_load13_fu_356),
    .din58(Out_local_58_load11_fu_352),
    .din59(Out_local_59_load9_fu_348),
    .din60(Out_local_60_load7_fu_344),
    .din61(Out_local_61_load5_fu_340),
    .din62(Out_local_62_load3_fu_336),
    .din63(Out_local_63_load1_fu_332),
    .def(tmp_fu_2124_p129),
    .sel(trunc_ln48_reg_3135_pp0_iter1_reg),
    .dout(tmp_fu_2124_p131)
);

matmul_optimized_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln47_fu_1467_p2 == 1'd0))) begin
            i_fu_324 <= select_ln47_1_fu_1511_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_324 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln47_fu_1467_p2 == 1'd0))) begin
            indvar_flatten141_fu_328 <= add_ln47_fu_1473_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten141_fu_328 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln47_fu_1467_p2 == 1'd0))) begin
            j_fu_320 <= add_ln48_fu_1591_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_320 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln47_reg_2811 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_10_load107_fu_544 <= Out_local_10_q0;
        Out_local_11_load105_fu_540 <= Out_local_11_q0;
        Out_local_12_load103_fu_536 <= Out_local_12_q0;
        Out_local_13_load101_fu_532 <= Out_local_13_q0;
        Out_local_14_load99_fu_528 <= Out_local_14_q0;
        Out_local_15_load97_fu_524 <= Out_local_15_q0;
        Out_local_16_load95_fu_520 <= Out_local_16_q0;
        Out_local_17_load93_fu_516 <= Out_local_17_q0;
        Out_local_18_load91_fu_512 <= Out_local_18_q0;
        Out_local_19_load89_fu_508 <= Out_local_19_q0;
        Out_local_1_load125_fu_580 <= Out_local_1_q0;
        Out_local_20_load87_fu_504 <= Out_local_20_q0;
        Out_local_21_load85_fu_500 <= Out_local_21_q0;
        Out_local_22_load83_fu_496 <= Out_local_22_q0;
        Out_local_23_load81_fu_492 <= Out_local_23_q0;
        Out_local_24_load79_fu_488 <= Out_local_24_q0;
        Out_local_25_load77_fu_484 <= Out_local_25_q0;
        Out_local_26_load75_fu_480 <= Out_local_26_q0;
        Out_local_27_load73_fu_476 <= Out_local_27_q0;
        Out_local_28_load71_fu_472 <= Out_local_28_q0;
        Out_local_29_load69_fu_468 <= Out_local_29_q0;
        Out_local_2_load123_fu_576 <= Out_local_2_q0;
        Out_local_30_load67_fu_464 <= Out_local_30_q0;
        Out_local_31_load65_fu_460 <= Out_local_31_q0;
        Out_local_32_load63_fu_456 <= Out_local_32_q0;
        Out_local_33_load61_fu_452 <= Out_local_33_q0;
        Out_local_34_load59_fu_448 <= Out_local_34_q0;
        Out_local_35_load57_fu_444 <= Out_local_35_q0;
        Out_local_36_load55_fu_440 <= Out_local_36_q0;
        Out_local_37_load53_fu_436 <= Out_local_37_q0;
        Out_local_38_load51_fu_432 <= Out_local_38_q0;
        Out_local_39_load49_fu_428 <= Out_local_39_q0;
        Out_local_3_load121_fu_572 <= Out_local_3_q0;
        Out_local_40_load47_fu_424 <= Out_local_40_q0;
        Out_local_41_load45_fu_420 <= Out_local_41_q0;
        Out_local_42_load43_fu_416 <= Out_local_42_q0;
        Out_local_43_load41_fu_412 <= Out_local_43_q0;
        Out_local_44_load39_fu_408 <= Out_local_44_q0;
        Out_local_45_load37_fu_404 <= Out_local_45_q0;
        Out_local_46_load35_fu_400 <= Out_local_46_q0;
        Out_local_47_load33_fu_396 <= Out_local_47_q0;
        Out_local_48_load31_fu_392 <= Out_local_48_q0;
        Out_local_49_load29_fu_388 <= Out_local_49_q0;
        Out_local_4_load119_fu_568 <= Out_local_4_q0;
        Out_local_50_load27_fu_384 <= Out_local_50_q0;
        Out_local_51_load25_fu_380 <= Out_local_51_q0;
        Out_local_52_load23_fu_376 <= Out_local_52_q0;
        Out_local_53_load21_fu_372 <= Out_local_53_q0;
        Out_local_54_load19_fu_368 <= Out_local_54_q0;
        Out_local_55_load17_fu_364 <= Out_local_55_q0;
        Out_local_56_load15_fu_360 <= Out_local_56_q0;
        Out_local_57_load13_fu_356 <= Out_local_57_q0;
        Out_local_58_load11_fu_352 <= Out_local_58_q0;
        Out_local_59_load9_fu_348 <= Out_local_59_q0;
        Out_local_5_load117_fu_564 <= Out_local_5_q0;
        Out_local_60_load7_fu_344 <= Out_local_60_q0;
        Out_local_61_load5_fu_340 <= Out_local_61_q0;
        Out_local_62_load3_fu_336 <= Out_local_62_q0;
        Out_local_63_load1_fu_332 <= Out_local_63_q0;
        Out_local_6_load115_fu_560 <= Out_local_6_q0;
        Out_local_7_load113_fu_556 <= Out_local_7_q0;
        Out_local_8_load111_fu_552 <= Out_local_8_q0;
        Out_local_9_load109_fu_548 <= Out_local_9_q0;
        Out_local_load127_fu_584 <= Out_local_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln47_reg_2807 <= icmp_ln47_fu_1467_p2;
        icmp_ln47_reg_2807_pp0_iter1_reg <= icmp_ln47_reg_2807;
        or_ln47_reg_2811 <= or_ln47_fu_1491_p2;
        trunc_ln48_reg_3135 <= trunc_ln48_fu_1587_p1;
        trunc_ln48_reg_3135_pp0_iter1_reg <= trunc_ln48_reg_3135;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln47_reg_2807_pp0_iter2_reg <= icmp_ln47_reg_2807_pp0_iter1_reg;
        tmp_reg_3140 <= tmp_fu_2124_p131;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_10_ce0 = 1'b1;
    end else begin
        Out_local_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_11_ce0 = 1'b1;
    end else begin
        Out_local_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_12_ce0 = 1'b1;
    end else begin
        Out_local_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_13_ce0 = 1'b1;
    end else begin
        Out_local_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_14_ce0 = 1'b1;
    end else begin
        Out_local_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_15_ce0 = 1'b1;
    end else begin
        Out_local_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_16_ce0 = 1'b1;
    end else begin
        Out_local_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_17_ce0 = 1'b1;
    end else begin
        Out_local_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_18_ce0 = 1'b1;
    end else begin
        Out_local_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_19_ce0 = 1'b1;
    end else begin
        Out_local_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_1_ce0 = 1'b1;
    end else begin
        Out_local_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_20_ce0 = 1'b1;
    end else begin
        Out_local_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_21_ce0 = 1'b1;
    end else begin
        Out_local_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_22_ce0 = 1'b1;
    end else begin
        Out_local_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_23_ce0 = 1'b1;
    end else begin
        Out_local_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_24_ce0 = 1'b1;
    end else begin
        Out_local_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_25_ce0 = 1'b1;
    end else begin
        Out_local_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_26_ce0 = 1'b1;
    end else begin
        Out_local_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_27_ce0 = 1'b1;
    end else begin
        Out_local_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_28_ce0 = 1'b1;
    end else begin
        Out_local_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_29_ce0 = 1'b1;
    end else begin
        Out_local_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_2_ce0 = 1'b1;
    end else begin
        Out_local_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_30_ce0 = 1'b1;
    end else begin
        Out_local_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_31_ce0 = 1'b1;
    end else begin
        Out_local_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_32_ce0 = 1'b1;
    end else begin
        Out_local_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_33_ce0 = 1'b1;
    end else begin
        Out_local_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_34_ce0 = 1'b1;
    end else begin
        Out_local_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_35_ce0 = 1'b1;
    end else begin
        Out_local_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_36_ce0 = 1'b1;
    end else begin
        Out_local_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_37_ce0 = 1'b1;
    end else begin
        Out_local_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_38_ce0 = 1'b1;
    end else begin
        Out_local_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_39_ce0 = 1'b1;
    end else begin
        Out_local_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_3_ce0 = 1'b1;
    end else begin
        Out_local_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_40_ce0 = 1'b1;
    end else begin
        Out_local_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_41_ce0 = 1'b1;
    end else begin
        Out_local_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_42_ce0 = 1'b1;
    end else begin
        Out_local_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_43_ce0 = 1'b1;
    end else begin
        Out_local_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_44_ce0 = 1'b1;
    end else begin
        Out_local_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_45_ce0 = 1'b1;
    end else begin
        Out_local_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_46_ce0 = 1'b1;
    end else begin
        Out_local_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_47_ce0 = 1'b1;
    end else begin
        Out_local_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_48_ce0 = 1'b1;
    end else begin
        Out_local_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_49_ce0 = 1'b1;
    end else begin
        Out_local_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_4_ce0 = 1'b1;
    end else begin
        Out_local_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_50_ce0 = 1'b1;
    end else begin
        Out_local_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_51_ce0 = 1'b1;
    end else begin
        Out_local_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_52_ce0 = 1'b1;
    end else begin
        Out_local_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_53_ce0 = 1'b1;
    end else begin
        Out_local_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_54_ce0 = 1'b1;
    end else begin
        Out_local_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_55_ce0 = 1'b1;
    end else begin
        Out_local_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_56_ce0 = 1'b1;
    end else begin
        Out_local_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_57_ce0 = 1'b1;
    end else begin
        Out_local_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_58_ce0 = 1'b1;
    end else begin
        Out_local_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_59_ce0 = 1'b1;
    end else begin
        Out_local_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_5_ce0 = 1'b1;
    end else begin
        Out_local_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_60_ce0 = 1'b1;
    end else begin
        Out_local_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_61_ce0 = 1'b1;
    end else begin
        Out_local_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_62_ce0 = 1'b1;
    end else begin
        Out_local_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_63_ce0 = 1'b1;
    end else begin
        Out_local_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_6_ce0 = 1'b1;
    end else begin
        Out_local_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_7_ce0 = 1'b1;
    end else begin
        Out_local_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_8_ce0 = 1'b1;
    end else begin
        Out_local_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_9_ce0 = 1'b1;
    end else begin
        Out_local_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Out_local_ce0 = 1'b1;
    end else begin
        Out_local_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln47_fu_1467_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1754)) begin
            ap_phi_mux_first_iter_2_phi_fu_1437_p4 = 1'd0;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_first_iter_2_phi_fu_1437_p4 = 1'd1;
        end else begin
            ap_phi_mux_first_iter_2_phi_fu_1437_p4 = 1'd0;
        end
    end else begin
        ap_phi_mux_first_iter_2_phi_fu_1437_p4 = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 7'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_324;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten141_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten141_load = indvar_flatten141_fu_328;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_320;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln47_reg_2807_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        dataOut_blk_n_W = m_axi_dataOut_WREADY;
    end else begin
        dataOut_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln47_reg_2807_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        m_axi_dataOut_WVALID = 1'b1;
    end else begin
        m_axi_dataOut_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Out_local_10_address0 = zext_ln47_fu_1519_p1;

assign Out_local_11_address0 = zext_ln47_fu_1519_p1;

assign Out_local_12_address0 = zext_ln47_fu_1519_p1;

assign Out_local_13_address0 = zext_ln47_fu_1519_p1;

assign Out_local_14_address0 = zext_ln47_fu_1519_p1;

assign Out_local_15_address0 = zext_ln47_fu_1519_p1;

assign Out_local_16_address0 = zext_ln47_fu_1519_p1;

assign Out_local_17_address0 = zext_ln47_fu_1519_p1;

assign Out_local_18_address0 = zext_ln47_fu_1519_p1;

assign Out_local_19_address0 = zext_ln47_fu_1519_p1;

assign Out_local_1_address0 = zext_ln47_fu_1519_p1;

assign Out_local_20_address0 = zext_ln47_fu_1519_p1;

assign Out_local_21_address0 = zext_ln47_fu_1519_p1;

assign Out_local_22_address0 = zext_ln47_fu_1519_p1;

assign Out_local_23_address0 = zext_ln47_fu_1519_p1;

assign Out_local_24_address0 = zext_ln47_fu_1519_p1;

assign Out_local_25_address0 = zext_ln47_fu_1519_p1;

assign Out_local_26_address0 = zext_ln47_fu_1519_p1;

assign Out_local_27_address0 = zext_ln47_fu_1519_p1;

assign Out_local_28_address0 = zext_ln47_fu_1519_p1;

assign Out_local_29_address0 = zext_ln47_fu_1519_p1;

assign Out_local_2_address0 = zext_ln47_fu_1519_p1;

assign Out_local_30_address0 = zext_ln47_fu_1519_p1;

assign Out_local_31_address0 = zext_ln47_fu_1519_p1;

assign Out_local_32_address0 = zext_ln47_fu_1519_p1;

assign Out_local_33_address0 = zext_ln47_fu_1519_p1;

assign Out_local_34_address0 = zext_ln47_fu_1519_p1;

assign Out_local_35_address0 = zext_ln47_fu_1519_p1;

assign Out_local_36_address0 = zext_ln47_fu_1519_p1;

assign Out_local_37_address0 = zext_ln47_fu_1519_p1;

assign Out_local_38_address0 = zext_ln47_fu_1519_p1;

assign Out_local_39_address0 = zext_ln47_fu_1519_p1;

assign Out_local_3_address0 = zext_ln47_fu_1519_p1;

assign Out_local_40_address0 = zext_ln47_fu_1519_p1;

assign Out_local_41_address0 = zext_ln47_fu_1519_p1;

assign Out_local_42_address0 = zext_ln47_fu_1519_p1;

assign Out_local_43_address0 = zext_ln47_fu_1519_p1;

assign Out_local_44_address0 = zext_ln47_fu_1519_p1;

assign Out_local_45_address0 = zext_ln47_fu_1519_p1;

assign Out_local_46_address0 = zext_ln47_fu_1519_p1;

assign Out_local_47_address0 = zext_ln47_fu_1519_p1;

assign Out_local_48_address0 = zext_ln47_fu_1519_p1;

assign Out_local_49_address0 = zext_ln47_fu_1519_p1;

assign Out_local_4_address0 = zext_ln47_fu_1519_p1;

assign Out_local_50_address0 = zext_ln47_fu_1519_p1;

assign Out_local_51_address0 = zext_ln47_fu_1519_p1;

assign Out_local_52_address0 = zext_ln47_fu_1519_p1;

assign Out_local_53_address0 = zext_ln47_fu_1519_p1;

assign Out_local_54_address0 = zext_ln47_fu_1519_p1;

assign Out_local_55_address0 = zext_ln47_fu_1519_p1;

assign Out_local_56_address0 = zext_ln47_fu_1519_p1;

assign Out_local_57_address0 = zext_ln47_fu_1519_p1;

assign Out_local_58_address0 = zext_ln47_fu_1519_p1;

assign Out_local_59_address0 = zext_ln47_fu_1519_p1;

assign Out_local_5_address0 = zext_ln47_fu_1519_p1;

assign Out_local_60_address0 = zext_ln47_fu_1519_p1;

assign Out_local_61_address0 = zext_ln47_fu_1519_p1;

assign Out_local_62_address0 = zext_ln47_fu_1519_p1;

assign Out_local_63_address0 = zext_ln47_fu_1519_p1;

assign Out_local_6_address0 = zext_ln47_fu_1519_p1;

assign Out_local_7_address0 = zext_ln47_fu_1519_p1;

assign Out_local_8_address0 = zext_ln47_fu_1519_p1;

assign Out_local_9_address0 = zext_ln47_fu_1519_p1;

assign Out_local_address0 = zext_ln47_fu_1519_p1;

assign add_ln47_1_fu_1505_p2 = (ap_sig_allocacmp_i_load + 7'd1);

assign add_ln47_fu_1473_p2 = (ap_sig_allocacmp_indvar_flatten141_load + 13'd1);

assign add_ln48_fu_1591_p2 = (select_ln47_fu_1497_p3 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_io));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_io));
end

always @ (*) begin
    ap_block_state4_io = ((icmp_ln47_reg_2807_pp0_iter2_reg == 1'd0) & (m_axi_dataOut_WREADY == 1'b0));
end

always @ (*) begin
    ap_condition_1754 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln47_reg_2807 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln47_fu_1467_p2 = ((ap_sig_allocacmp_indvar_flatten141_load == 13'd4096) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_1485_p2 = ((ap_sig_allocacmp_j_load == 7'd64) ? 1'b1 : 1'b0);

assign m_axi_dataOut_ARADDR = 64'd0;

assign m_axi_dataOut_ARBURST = 2'd0;

assign m_axi_dataOut_ARCACHE = 4'd0;

assign m_axi_dataOut_ARID = 1'd0;

assign m_axi_dataOut_ARLEN = 32'd0;

assign m_axi_dataOut_ARLOCK = 2'd0;

assign m_axi_dataOut_ARPROT = 3'd0;

assign m_axi_dataOut_ARQOS = 4'd0;

assign m_axi_dataOut_ARREGION = 4'd0;

assign m_axi_dataOut_ARSIZE = 3'd0;

assign m_axi_dataOut_ARUSER = 1'd0;

assign m_axi_dataOut_ARVALID = 1'b0;

assign m_axi_dataOut_AWADDR = 64'd0;

assign m_axi_dataOut_AWBURST = 2'd0;

assign m_axi_dataOut_AWCACHE = 4'd0;

assign m_axi_dataOut_AWID = 1'd0;

assign m_axi_dataOut_AWLEN = 32'd0;

assign m_axi_dataOut_AWLOCK = 2'd0;

assign m_axi_dataOut_AWPROT = 3'd0;

assign m_axi_dataOut_AWQOS = 4'd0;

assign m_axi_dataOut_AWREGION = 4'd0;

assign m_axi_dataOut_AWSIZE = 3'd0;

assign m_axi_dataOut_AWUSER = 1'd0;

assign m_axi_dataOut_AWVALID = 1'b0;

assign m_axi_dataOut_BREADY = 1'b0;

assign m_axi_dataOut_RREADY = 1'b0;

assign m_axi_dataOut_WDATA = tmp_reg_3140;

assign m_axi_dataOut_WID = 1'd0;

assign m_axi_dataOut_WLAST = 1'b0;

assign m_axi_dataOut_WSTRB = 4'd15;

assign m_axi_dataOut_WUSER = 1'd0;

assign or_ln47_fu_1491_p2 = (icmp_ln48_fu_1485_p2 | ap_phi_mux_first_iter_2_phi_fu_1437_p4);

assign select_ln47_1_fu_1511_p3 = ((icmp_ln48_fu_1485_p2[0:0] == 1'b1) ? add_ln47_1_fu_1505_p2 : ap_sig_allocacmp_i_load);

assign select_ln47_fu_1497_p3 = ((icmp_ln48_fu_1485_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_j_load);

assign tmp_fu_2124_p129 = 'bx;

assign trunc_ln48_fu_1587_p1 = select_ln47_fu_1497_p3[5:0];

assign zext_ln47_fu_1519_p1 = select_ln47_1_fu_1511_p3;

endmodule //matmul_optimized_matmul_optimized_Pipeline_VITIS_LOOP_47_6_VITIS_LOOP_48_7
