Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/suuser/Desktop/New folder/jerena_lab3/test_CLA_1_isim_beh.exe -prj C:/Users/suuser/Desktop/New folder/jerena_lab3/test_CLA_1_beh.prj work.test_CLA_1 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/suuser/Desktop/New folder/jerena_lab3/CLA.v" into library work
Analyzing Verilog file "C:/Users/suuser/Desktop/New folder/jerena_lab3/test_CLA_1.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module CLA
Compiling module CLA_forOVF
Compiling module CLA_20
Compiling module test_CLA_1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/suuser/Desktop/New folder/jerena_lab3/test_CLA_1_isim_beh.exe
Fuse Memory Usage: 27364 KB
Fuse CPU Usage: 530 ms
