[+] ARB_timer (top)
  Architectures:
  {+} fsm
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
[+] ARB_trigger
  Architectures:
  {+} fsm
    Subcomponent hierarchy:
  Instantiated as:
  > ARB_trigger_1 in pulse_timer (struct) (struct)
  > ARB_trigger_1 in tacan_freq_gen_tb (behavioral)
  > U_21 in pulse_timer (struct) (struct)
[+] ATC_reply
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > DUT in ATC_reply_tb (testbench)
  > ATC_REPLY_DETECTOR in pulse_decoder (rtl) (rtl)
  > ATC_REPLY_DETECTOR in pulse_decoder (rtl) (rtl)
[+] ATC_reply_old
  Instantiated as:
  > DUT_OLD in ATC_reply_tb (testbench)
[+] ATC_reply_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: ATC_reply  (rtl)
    |-> DUT_OLD: ATC_reply_old
  Instantiated as:
[+] ATCwindow
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > ATC_WINDOW in pulse_decoder (rtl) (rtl)
  > ATC_WINDOW in pulse_decoder (rtl) (rtl)
[+] Average_GenericSized
  Instantiated as:
  > Detect_Analog_Avg in adc_control (rtl)
  > Pulse_Width_Avg in adc_control (rtl)
  > Pulse_Freq_Avg in adc_control (rtl)
  > Pulse_Width_Noise_Avg in adc_control (rtl)
  > Pulse_Freq_Noise_Avg in adc_control (rtl)
  > VCO_Noise_Avg in adc_control (rtl)
[+] AxiBurstType
  Instantiated as:
  > burst_type_decode in altera_merlin_address_alignment
  > burst_type_decode in altera_merlin_axi_master_ni
  > burst_type_decode in altera_merlin_address_alignment
  > burst_type_decode in altera_merlin_address_alignment
  > burst_type_decode in altera_merlin_axi_master_ni
  > burst_type_decode in altera_merlin_address_alignment
[+] CIC_DEC
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > CIC_FILT in rx_dsp_top (rtl)
  > CIC_FILT in uat_rx_demod (rtl)
[+] CIC_dec (top)
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
[+] CORDIC_P2R
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > DUT in CORDIC_P2R_tb (behavioral)
  > CORDIC_P2R_1 in xpdr_source_top (rtl)
  > CORDIC in upconverter (arch)
  > CORDIC_P2R_1 in uat_tx_mod (arch)
[+] CORDIC_P2R_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> DUT: CORDIC_P2R  (arch)
  Instantiated as:
[+] CORDIC_R2P
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > DUT in CORDIC_R2P_tb (behavioral)
  > CORDIC in rx_dsp_top (rtl)
  > CORDIC in rx_dsp_top_lf (rtl)
  > CORDIC in uat_rx_demod (rtl)
[+] CORDIC_R2P_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> DUT: CORDIC_R2P  (arch)
  Instantiated as:
[+] DataDelay128
  Architectures:
  {+} struct
    Subcomponent hierarchy:
    |-> I1: delay_cntl  (struct)
    |-> I0: digitaldelay  (digitaldelay_a)
  Instantiated as:
  > DUT in DataDelay128_tb (behavioral) (struct)
  > I0 in DataDelay128_tb (behavioral) (struct)
[+] DataDelay128_tb (top)
  Architectures:
  {+} behavioral
  {+} struct
    Subcomponent hierarchy:
    |-> DUT: DataDelay128  (struct)
    |-> data_fifo_1: data_fifo  (rtl)
    |-> I0: DataDelay128  (struct)
    |-> I1: DataDelay128_tester  (imp)
  Instantiated as:
[+] DataDelay128_tester
  Architectures:
  {+} imp
    Subcomponent hierarchy:
  Instantiated as:
  > I1 in DataDelay128_tb (behavioral) (struct)
[+] HBF
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > HALF_BAND_FILT in rx_dsp_top (rtl)
  > HALF_BAND_FILT in uat_rx_demod (rtl)
[+] IQ_DDS
  Architectures:
  {+} arch
    Subcomponent hierarchy:
    |-> ROM_A: IQ_DDS_ROM  (arch) (arch) (sim)
  Instantiated as:
  > U_1 in quadrature_mixer (arch)
[+] IQ_DDS_ROM
  Architectures:
  {+} arch
  {+} arch
  {+} sim
    Subcomponent hierarchy:
  Instantiated as:
  > ROM_A in IQ_DDS (arch)
[+] MRB_timer (top)
  Architectures:
  {+} fsm
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
[+] MRB_trigger
  Architectures:
  {+} fsm
    Subcomponent hierarchy:
  Instantiated as:
  > MRB_trigger_1 in pulse_timer (struct) (struct)
  > MRB_trigger_1 in tacan_freq_gen_tb (behavioral)
  > U_20 in pulse_timer (struct) (struct)
[+] RMII2MII_rev2
  Architectures:
  {+} arch_RMII2MII_rev2
    Subcomponent hierarchy:
  Instantiated as:
  > RMII2MII_rev2_2 in firefly_fpga_top (rtl)
  > RMII2MII_rev2_1 in firefly_fpga_top (rtl)
[+] SCF
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > SCF_FILT in rx_dsp_top (rtl)
  > SCF_FILT in rx_dsp_top_lf (rtl)
  > SCF_FILT in uat_rx_demod (rtl)
[+] VCO_Freq_Processor
  Instantiated as:
  > VCO_Freq_Proc in adc_control (rtl)
[+] a10_hps_emif_interface
  Instantiated as:
  > emif_interface in hps_platform_altera_arria10_interface_generator_140_v2xnp4q
  > emif_interface in hps_platform_altera_arria10_interface_generator_140_vassg6i
[+] ad7689_driver
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > DUT in ad7689_driver_seq_tb (functional)
  > DUT in ad7689_driver_ss_tb (functional)
  > ad7689_driver_1 in rf_ad7682_ctrl (rtl)
[+] ad7689_driver_seq_tb (top)
  Architectures:
  {+} functional
    Subcomponent hierarchy:
    |-> DUT: ad7689_driver  (rtl)
  Instantiated as:
[+] ad7689_driver_ss_tb (top)
  Architectures:
  {+} functional
    Subcomponent hierarchy:
    |-> DUT: ad7689_driver  (rtl)
  Instantiated as:
[+] adc_control
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> Detect_Analog_Avg: Average_GenericSized
    |-> Pulse_Width_Avg: Average_GenericSized
    |-> Pulse_Freq_Avg: Average_GenericSized
    |-> Pulse_Width_Noise_Avg: Average_GenericSized
    |-> Pulse_Freq_Noise_Avg: Average_GenericSized
    |-> VCO_Freq_Proc: VCO_Freq_Processor
    |-> VCO_Noise_Avg: Average_GenericSized
  Instantiated as:
  > DUT in adc_control_tb (functional)
[+] adc_control_tb (top)
  Architectures:
  {+} functional
    Subcomponent hierarchy:
    |-> DUT: adc_control  (rtl)
  Instantiated as:
[+] adc_data_in
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> gpio_0: adc_data_in_altera_gpio_181_x77pbgi
  Instantiated as:
  > adc_data_in_1 in firefly_fpga_top (rtl)
[+] adc_data_in_altera_gpio_181_x77pbgi
  Instantiated as:
  > gpio_0 in adc_data_in (rtl)
[+] add_sub
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > integrators in decimation_cic (rtl)
  > combs in decimation_cic (rtl)
  > combs in interpolation_cic (rtl)
  > integrators in interpolation_cic (rtl)
[+] alentar
  Instantiated as:
  > wdata_alen in twentynm_hps_rl_interface_fpga2hps
  > awaddr_alen in twentynm_hps_rl_interface_fpga2hps
  > araddr_alen in twentynm_hps_rl_interface_fpga2hps
  > ar_cache_alen in twentynm_hps_rl_interface_fpga2hps
  > ar_id_alen in twentynm_hps_rl_interface_fpga2hps
  > ar_len_alen in twentynm_hps_rl_interface_fpga2hps
  > ar_ar_user in twentynm_hps_rl_interface_fpga2hps
  > aw_cache_alen in twentynm_hps_rl_interface_fpga2hps
  > aw_id_alen in twentynm_hps_rl_interface_fpga2hps
  > aw_len_alen in twentynm_hps_rl_interface_fpga2hps
  > aw_ar_user in twentynm_hps_rl_interface_fpga2hps
  > w_id_alen in twentynm_hps_rl_interface_fpga2hps
  > rdata_alen in twentynm_hps_rl_interface_hps2fpga
  > b_id_alen in twentynm_hps_rl_interface_hps2fpga
  > r_id_alen in twentynm_hps_rl_interface_hps2fpga
  > rdata_alen in twentynm_hps_rl_interface_hps2fpga_light_weight
  > b_id_alen in twentynm_hps_rl_interface_hps2fpga_light_weight
  > r_id_alen in twentynm_hps_rl_interface_hps2fpga_light_weight
  > wdata_alen in f2s_rl_delay_adp
  > awaddr_alen in f2s_rl_delay_adp
  > araddr_alen in f2s_rl_delay_adp
  > ar_cache_alen in f2s_rl_delay_adp
  > ar_id_alen in f2s_rl_delay_adp
  > ar_len_alen in f2s_rl_delay_adp
  > ar_ar_user in f2s_rl_delay_adp
  > aw_cache_alen in f2s_rl_delay_adp
  > aw_id_alen in f2s_rl_delay_adp
  > aw_len_alen in f2s_rl_delay_adp
  > aw_ar_user in f2s_rl_delay_adp
  > w_id_alen in f2s_rl_delay_adp
  > ar_burst_alen in f2s_rl_delay_adp
  > ar_lock_alen in f2s_rl_delay_adp
  > aw_burst_alen in f2s_rl_delay_adp
  > aw_lock_alen in f2s_rl_delay_adp
  > ar_prot_alen in f2s_rl_delay_adp
  > ar_size_alen in f2s_rl_delay_adp
  > aw_prot_alen in f2s_rl_delay_adp
  > aw_size_alen in f2s_rl_delay_adp
  > aw_valid_alen in f2s_rl_delay_adp
  > w_last_alen in f2s_rl_delay_adp
  > r_ready_alen in f2s_rl_delay_adp
  > ar_valid_alen in f2s_rl_delay_adp
  > b_ready_alen in f2s_rl_delay_adp
  > w_strb_alen in f2s_rl_delay_adp
  > _w_valid_alen in f2s_rl_delay_adp
  > wdata_alen in twentynm_hps_rl_interface_fpga2hps
  > awaddr_alen in twentynm_hps_rl_interface_fpga2hps
  > araddr_alen in twentynm_hps_rl_interface_fpga2hps
  > ar_cache_alen in twentynm_hps_rl_interface_fpga2hps
  > ar_id_alen in twentynm_hps_rl_interface_fpga2hps
  > ar_len_alen in twentynm_hps_rl_interface_fpga2hps
  > ar_ar_user in twentynm_hps_rl_interface_fpga2hps
  > aw_cache_alen in twentynm_hps_rl_interface_fpga2hps
  > aw_id_alen in twentynm_hps_rl_interface_fpga2hps
  > aw_len_alen in twentynm_hps_rl_interface_fpga2hps
  > aw_ar_user in twentynm_hps_rl_interface_fpga2hps
  > w_id_alen in twentynm_hps_rl_interface_fpga2hps
  > rdata_alen in twentynm_hps_rl_interface_hps2fpga
  > b_id_alen in twentynm_hps_rl_interface_hps2fpga
  > r_id_alen in twentynm_hps_rl_interface_hps2fpga
  > rdata_alen in twentynm_hps_rl_interface_hps2fpga_light_weight
  > b_id_alen in twentynm_hps_rl_interface_hps2fpga_light_weight
  > r_id_alen in twentynm_hps_rl_interface_hps2fpga_light_weight
  > wdata_alen in f2s_rl_delay_adp
  > awaddr_alen in f2s_rl_delay_adp
  > araddr_alen in f2s_rl_delay_adp
  > ar_cache_alen in f2s_rl_delay_adp
  > ar_id_alen in f2s_rl_delay_adp
  > ar_len_alen in f2s_rl_delay_adp
  > ar_ar_user in f2s_rl_delay_adp
  > aw_cache_alen in f2s_rl_delay_adp
  > aw_id_alen in f2s_rl_delay_adp
  > aw_len_alen in f2s_rl_delay_adp
  > aw_ar_user in f2s_rl_delay_adp
  > w_id_alen in f2s_rl_delay_adp
  > ar_burst_alen in f2s_rl_delay_adp
  > ar_lock_alen in f2s_rl_delay_adp
  > aw_burst_alen in f2s_rl_delay_adp
  > aw_lock_alen in f2s_rl_delay_adp
  > ar_prot_alen in f2s_rl_delay_adp
  > ar_size_alen in f2s_rl_delay_adp
  > aw_prot_alen in f2s_rl_delay_adp
  > aw_size_alen in f2s_rl_delay_adp
  > aw_valid_alen in f2s_rl_delay_adp
  > w_last_alen in f2s_rl_delay_adp
  > r_ready_alen in f2s_rl_delay_adp
  > ar_valid_alen in f2s_rl_delay_adp
  > b_ready_alen in f2s_rl_delay_adp
  > w_strb_alen in f2s_rl_delay_adp
  > _w_valid_alen in f2s_rl_delay_adp
[+] altera_arria10_chip_id
  Instantiated as:
  > arria10_chip_id_0 in hps_platform_system_info_subsys_10_siwlkji (rtl)
  > arria10_chip_id_0 in hps_platform_system_info_subsys_10_ieibhaa (rtl)
[+] altera_avalon_mm_bridge
  Instantiated as:
  > discrete_avl_mm in hps_platform (rtl) (rtl) (rtl)
  > discrete_avl_mm in hps_platform (rtl) (rtl) (rtl)
  > mm_bridge_0 in hps_platform_system_info_subsys_10_siwlkji (rtl)
[+] altera_avalon_sc_fifo
  Instantiated as:
  > dest_id_fifo in altera_merlin_traffic_limiter
  > measurement_fifo_0_csm_port_agent_rsp_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > measurement_fifo_0_csm_port_agent_rdata_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > discrete_avl_mm_s0_agent_rsp_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > discrete_avl_mm_s0_agent_rdata_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > eth_phy_reset_ctrl_s1_agent_rsp_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > eth_phy_reset_ctrl_s1_agent_rdata_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > eth_phy_status_s1_agent_rsp_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > eth_phy_status_s1_agent_rdata_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > ads4129_spi_spi_control_port_agent_rsp_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > ads4129_spi_spi_control_port_agent_rdata_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rf_discrete_spi_spi_control_port_agent_rsp_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rf_discrete_spi_spi_control_port_agent_rdata_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rf_tx_spi_spi_control_port_agent_rsp_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rf_tx_spi_spi_control_port_agent_rdata_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rf_rx_spi_spi_control_port_agent_rsp_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rf_rx_spi_spi_control_port_agent_rdata_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > ad7682_spi_spi_control_port_agent_rsp_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > ad7682_spi_spi_control_port_agent_rdata_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > system_info_subsys_sys_info_mm_slave_agent_rsp_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > system_info_subsys_sys_info_mm_slave_agent_rdata_fifo in hps_platform_altera_mm_interconnect_181_4jcth3q
  > system_info_0_avalon_mm_slave_agent_rsp_fifo in hps_platform_altera_mm_interconnect_181_gyspmpy
  > voltage_sensor_0_controller_csr_agent_rsp_fifo in hps_platform_altera_mm_interconnect_181_gyspmpy
  > voltage_sensor_0_sample_store_csr_agent_rsp_fifo in hps_platform_altera_mm_interconnect_181_gyspmpy
  > measurement_fifo_0_data_port_agent_rsp_fifo in hps_platform_altera_mm_interconnect_181_vq4lfjq
  > measurement_fifo_0_data_port_agent_rdata_fifo in hps_platform_altera_mm_interconnect_181_vq4lfjq
  > dest_id_fifo in altera_merlin_traffic_limiter
  > system_info_subsys_mm_slave_agent_rsp_fifo in hps_platform_altera_mm_interconnect_180_kxr6xra
  > system_info_subsys_mm_slave_agent_rdata_fifo in hps_platform_altera_mm_interconnect_180_kxr6xra
  > ads4129_spi_spi_control_port_agent_rsp_fifo in hps_platform_altera_mm_interconnect_180_kxr6xra
  > ads4129_spi_spi_control_port_agent_rdata_fifo in hps_platform_altera_mm_interconnect_180_kxr6xra
[+] altera_avalon_st_clock_crosser
  Instantiated as:
  > clock_xer in altera_avalon_st_handshake_clock_crosser
[+] altera_avalon_st_handshake_clock_crosser
  Instantiated as:
  > crosser in hps_platform_altera_mm_interconnect_181_4jcth3q
  > crosser_001 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > crosser_002 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > crosser_003 in hps_platform_altera_mm_interconnect_181_4jcth3q
[+] altera_avalon_st_pipeline_base
  Instantiated as:
  > output_stage in altera_avalon_st_clock_crosser
  > core in altera_avalon_st_pipeline_stage
  > stage1_pipe in altera_merlin_traffic_limiter
  > core in altera_avalon_st_pipeline_stage
  > stage1_pipe in altera_merlin_traffic_limiter
[+] altera_avalon_st_pipeline_stage
  Instantiated as:
  > input_pipe in altera_merlin_burst_adapter_new
  > input_pipe in altera_merlin_burst_adapter_new
[+] altera_chip_id_a10
  Instantiated as:
  > altchip_id_a10_inst in altera_arria10_chip_id
  > altchip_id_a10_inst in altera_arria10_chip_id
[+] altera_default_burst_converter
  Instantiated as:
  > the_default_burst_converter in altera_merlin_burst_adapter_new
  > the_default_burst_converter in altera_merlin_burst_adapter_new
  > the_default_burst_converter in altera_merlin_burst_adapter_new
  > the_default_burst_converter in altera_merlin_burst_adapter_new
  > the_default_burst_converter in altera_merlin_burst_adapter_new
  > the_default_burst_converter in altera_merlin_burst_adapter_new
  > the_default_burst_converter in altera_merlin_burst_adapter_new
  > the_default_burst_converter in altera_merlin_burst_adapter_new
  > the_default_burst_converter in altera_merlin_burst_adapter_new
  > the_default_burst_converter in altera_merlin_burst_adapter_new
[+] altera_emif_arch_nf_abphy_mux
  Instantiated as:
  > altera_emif_arch_nf_abphy_mux_inst in altera_emif_arch_nf_io_tiles_wrap
  > altera_emif_arch_nf_abphy_mux_inst in altera_emif_arch_nf_io_tiles_wrap
[+] altera_emif_arch_nf_afi_if
  Instantiated as:
  > if_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > if_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] altera_emif_arch_nf_buf_bdir_df
  Instantiated as:
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
[+] altera_emif_arch_nf_buf_bdir_se
  Instantiated as:
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
[+] altera_emif_arch_nf_buf_udir_cp_i
  Instantiated as:
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
[+] altera_emif_arch_nf_buf_udir_df_i
  Instantiated as:
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
[+] altera_emif_arch_nf_buf_udir_df_o
  Instantiated as:
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
[+] altera_emif_arch_nf_buf_udir_se_i
  Instantiated as:
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
[+] altera_emif_arch_nf_buf_udir_se_o
  Instantiated as:
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
  > b in altera_emif_arch_nf_bufs
[+] altera_emif_arch_nf_buf_unused
  Instantiated as:
  > ub in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ubuf in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
  > ub0 in altera_emif_arch_nf_bufs
  > ub1 in altera_emif_arch_nf_bufs
[+] altera_emif_arch_nf_bufs
  Instantiated as:
  > bufs_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > bufs_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] altera_emif_arch_nf_core_clks_rsts
  Instantiated as:
  > core_clks_rsts_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > core_clks_rsts_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] altera_emif_arch_nf_hmc_amm_data_if
  Instantiated as:
  > data_if_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > data_if_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] altera_emif_arch_nf_hmc_ast_data_if
  Instantiated as:
  > data_if_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > data_if_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] altera_emif_arch_nf_hmc_avl_if
  Instantiated as:
  > hmc_avl_if_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > hmc_avl_if_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] altera_emif_arch_nf_hmc_mmr_if
  Instantiated as:
  > hmc_mmr_if_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > hmc_mmr_if_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] altera_emif_arch_nf_hmc_sideband_if
  Instantiated as:
  > hmc_sideband_if_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > hmc_sideband_if_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] altera_emif_arch_nf_hps_clks_rsts
  Instantiated as:
  > hps_clks_rsts_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > hps_clks_rsts_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] altera_emif_arch_nf_io_tiles
  Instantiated as:
  > io_tiles_inst in altera_emif_arch_nf_io_tiles_wrap
  > io_tiles_inst in altera_emif_arch_nf_io_tiles_wrap
[+] altera_emif_arch_nf_io_tiles_abphy
  Instantiated as:
  > io_tiles_abphy_inst in altera_emif_arch_nf_io_tiles_wrap
  > io_tiles_abphy_inst in altera_emif_arch_nf_io_tiles_wrap
[+] altera_emif_arch_nf_io_tiles_wrap
  Instantiated as:
  > io_tiles_wrap_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > io_tiles_wrap_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] altera_emif_arch_nf_oct
  Instantiated as:
  > oct_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > oct_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] altera_emif_arch_nf_pll
  Instantiated as:
  > pll_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > pll_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] altera_emif_arch_nf_pll_extra_clks
  Instantiated as:
  > pll_extra_clks_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > pll_extra_clks_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] altera_emif_arch_nf_pll_fast_sim
  Instantiated as:
  > pll_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > pll_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] altera_emif_arch_nf_regs
  Instantiated as:
  > afi_rrank_regs in altera_emif_arch_nf_afi_if
  > afi_wrank_regs in altera_emif_arch_nf_afi_if
  > afi_rdata_en_full_regs in altera_emif_arch_nf_afi_if
  > afi_rdata_valid_regs in altera_emif_arch_nf_afi_if
  > afi_rdata_valid_regs in altera_emif_arch_nf_afi_if
  > afi_wdata_valid_regs in altera_emif_arch_nf_afi_if
  > afi_wdata_valid_a_regs in altera_emif_arch_nf_afi_if
  > afi_wdata_valid_b_regs in altera_emif_arch_nf_afi_if
  > afi_dqs_burst_regs in altera_emif_arch_nf_afi_if
  > afi_cal_req_regs in altera_emif_arch_nf_seq_if
  > afi_ctl_refresh_done_regs in altera_emif_arch_nf_seq_if
  > afi_ctl_long_idle_regs in altera_emif_arch_nf_seq_if
  > oct_cal_rdy_regs in altera_emif_arch_nf_seq_if
  > oct_recal_req_regs in altera_emif_arch_nf_seq_if
  > oct_s2pload_ena_regs in altera_emif_arch_nf_seq_if
  > afi_rlat_regs in altera_emif_arch_nf_seq_if
  > afi_wlat_regs in altera_emif_arch_nf_seq_if
  > afi_seq_busy_regs in altera_emif_arch_nf_seq_if
  > afi_cal_success_regs in altera_emif_arch_nf_seq_if
  > afi_cal_fail_regs in altera_emif_arch_nf_seq_if
  > oct_cal_req_regs in altera_emif_arch_nf_seq_if
  > oct_s2pload_ena_regs in altera_emif_arch_nf_seq_if
  > afi_rrank_regs in altera_emif_arch_nf_afi_if
  > afi_wrank_regs in altera_emif_arch_nf_afi_if
  > afi_rdata_en_full_regs in altera_emif_arch_nf_afi_if
  > afi_rdata_valid_regs in altera_emif_arch_nf_afi_if
  > afi_rdata_valid_regs in altera_emif_arch_nf_afi_if
  > afi_wdata_valid_regs in altera_emif_arch_nf_afi_if
  > afi_wdata_valid_a_regs in altera_emif_arch_nf_afi_if
  > afi_wdata_valid_b_regs in altera_emif_arch_nf_afi_if
  > afi_dqs_burst_regs in altera_emif_arch_nf_afi_if
  > afi_cal_req_regs in altera_emif_arch_nf_seq_if
  > afi_ctl_refresh_done_regs in altera_emif_arch_nf_seq_if
  > afi_ctl_long_idle_regs in altera_emif_arch_nf_seq_if
  > oct_cal_rdy_regs in altera_emif_arch_nf_seq_if
  > oct_recal_req_regs in altera_emif_arch_nf_seq_if
  > oct_s2pload_ena_regs in altera_emif_arch_nf_seq_if
  > afi_rlat_regs in altera_emif_arch_nf_seq_if
  > afi_wlat_regs in altera_emif_arch_nf_seq_if
  > afi_seq_busy_regs in altera_emif_arch_nf_seq_if
  > afi_cal_success_regs in altera_emif_arch_nf_seq_if
  > afi_cal_fail_regs in altera_emif_arch_nf_seq_if
  > oct_cal_req_regs in altera_emif_arch_nf_seq_if
  > oct_s2pload_ena_regs in altera_emif_arch_nf_seq_if
[+] altera_emif_arch_nf_seq_if
  Instantiated as:
  > seq_if_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > seq_if_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] altera_gpio
  Instantiated as:
  > core in adc_data_in_altera_gpio_181_x77pbgi
  > core in dac9125_sdr_out_altera_gpio_181_nesxroi
  > core in dac9717_ddr_out_altera_gpio_181_alpx6gy (rtl)
  > core in dac9717_ddr_out_altera_gpio_181_alpx6gy
[+] altera_gpio_one_bit
  Instantiated as:
  > altera_gpio_bit_i in altera_gpio
  > altera_gpio_bit_i in altera_gpio
  > altera_gpio_bit_i in altera_gpio
  > altera_gpio_bit_i in altera_gpio
[+] altera_incr_burst_converter
  Instantiated as:
  > the_converter_for_avalon_incr_slave in altera_merlin_burst_adapter_new
  > the_converter_for_avalon_incr_slave in altera_merlin_burst_adapter_new
  > the_converter_for_avalon_incr_slave in altera_merlin_burst_adapter_new
  > the_converter_for_avalon_incr_slave in altera_merlin_burst_adapter_new
  > the_converter_for_avalon_incr_slave in altera_merlin_burst_adapter_new
  > the_converter_for_avalon_incr_slave in altera_merlin_burst_adapter_new
  > the_converter_for_avalon_incr_slave in altera_merlin_burst_adapter_new
  > the_converter_for_avalon_incr_slave in altera_merlin_burst_adapter_new
[+] altera_iopll
  Instantiated as:
  > altera_iopll_i in clock_gen_altera_iopll_181_hm2myny
  > altera_iopll_i in clock_gen_altera_iopll_181_vgbqsbi
  > altera_iopll_i in hps_platform_altera_iopll_181_w3aqh2i
  > altera_iopll_i in hps_platform_altera_iopll_180_jb5p2hy
[+] altera_merlin_address_alignment
  Instantiated as:
  > align_address_to_size in altera_merlin_axi_master_ni
  > align_address_to_size in altera_merlin_burst_adapter_13_1
  > align_address_to_size in altera_merlin_burst_adapter_new
  > align_address_to_size in altera_merlin_axi_master_ni
  > align_address_to_size in altera_merlin_burst_adapter_13_1
  > align_address_to_size in altera_merlin_burst_adapter_new
[+] altera_merlin_arb_adder
  Instantiated as:
  > adder in altera_merlin_arbitrator
  > adder in altera_merlin_arbitrator
[+] altera_merlin_arbitrator
  Instantiated as:
  > arb in hps_platform_altera_merlin_multiplexer_181_6evmzai
  > arb in hps_platform_altera_merlin_multiplexer_181_dx3w2qq
  > arb in hps_platform_altera_merlin_multiplexer_181_kbevdia
  > arb in hps_platform_altera_merlin_multiplexer_181_nkbmrtq
  > arb in hps_platform_altera_merlin_multiplexer_180_aogbhry
  > arb in hps_platform_altera_merlin_multiplexer_180_n6zzczq
[+] altera_merlin_axi_master_ni
  Instantiated as:
  > arria10_hps_0_h2f_lw_axi_master_agent in hps_platform_altera_mm_interconnect_181_4jcth3q
  > arria10_hps_0_h2f_axi_master_agent in hps_platform_altera_mm_interconnect_181_vq4lfjq
  > arria10_hps_0_h2f_lw_axi_master_agent in hps_platform_altera_mm_interconnect_180_kxr6xra
[+] altera_merlin_burst_adapter
  Instantiated as:
  > measurement_fifo_0_csm_port_burst_adapter in hps_platform_altera_mm_interconnect_181_4jcth3q
  > discrete_avl_mm_s0_burst_adapter in hps_platform_altera_mm_interconnect_181_4jcth3q
  > eth_phy_reset_ctrl_s1_burst_adapter in hps_platform_altera_mm_interconnect_181_4jcth3q
  > eth_phy_status_s1_burst_adapter in hps_platform_altera_mm_interconnect_181_4jcth3q
  > ads4129_spi_spi_control_port_burst_adapter in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rf_discrete_spi_spi_control_port_burst_adapter in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rf_tx_spi_spi_control_port_burst_adapter in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rf_rx_spi_spi_control_port_burst_adapter in hps_platform_altera_mm_interconnect_181_4jcth3q
  > ad7682_spi_spi_control_port_burst_adapter in hps_platform_altera_mm_interconnect_181_4jcth3q
  > system_info_subsys_sys_info_mm_slave_burst_adapter in hps_platform_altera_mm_interconnect_181_4jcth3q
  > measurement_fifo_0_data_port_burst_adapter in hps_platform_altera_mm_interconnect_181_vq4lfjq
  > system_info_subsys_mm_slave_burst_adapter in hps_platform_altera_mm_interconnect_180_kxr6xra
  > ads4129_spi_spi_control_port_burst_adapter in hps_platform_altera_mm_interconnect_180_kxr6xra
[+] altera_merlin_burst_adapter_13_1
  Instantiated as:
  > burst_adapter in altera_merlin_burst_adapter
  > burst_adapter in altera_merlin_burst_adapter
[+] altera_merlin_burst_adapter_adder
  Instantiated as:
  > subtract in altera_merlin_burst_adapter_subtractor
  > subtract in altera_merlin_burst_adapter_subtractor
[+] altera_merlin_burst_adapter_burstwrap_increment
  Instantiated as:
  > the_burstwrap_increment in altera_merlin_burst_adapter_13_1
  > the_burstwrap_increment in altera_merlin_burst_adapter_new
  > the_burstwrap_increment in altera_merlin_burst_adapter_13_1
  > the_burstwrap_increment in altera_merlin_burst_adapter_new
[+] altera_merlin_burst_adapter_min
  Instantiated as:
  > the_min in altera_merlin_burst_adapter_13_1
  > the_min in altera_merlin_burst_adapter_13_1
[+] altera_merlin_burst_adapter_new
  Instantiated as:
  > burst_adapter in altera_merlin_burst_adapter
  > burst_adapter in altera_merlin_burst_adapter
[+] altera_merlin_burst_adapter_subtractor
  Instantiated as:
  > ab_sub in altera_merlin_burst_adapter_min
  > ac_sub in altera_merlin_burst_adapter_min
  > bc_sub in altera_merlin_burst_adapter_min
  > da_sub in altera_merlin_burst_adapter_min
  > db_sub in altera_merlin_burst_adapter_min
  > dc_sub in altera_merlin_burst_adapter_min
  > ab_sub in altera_merlin_burst_adapter_min
  > ac_sub in altera_merlin_burst_adapter_min
  > bc_sub in altera_merlin_burst_adapter_min
  > da_sub in altera_merlin_burst_adapter_min
  > db_sub in altera_merlin_burst_adapter_min
  > dc_sub in altera_merlin_burst_adapter_min
[+] altera_merlin_burst_adapter_uncompressed_only
  Instantiated as:
  > burst_adapter in altera_merlin_burst_adapter
  > burst_adapter in altera_merlin_burst_adapter
[+] altera_merlin_burst_uncompressor
  Instantiated as:
  > uncompressor in altera_merlin_slave_agent
  > uncompressor in altera_merlin_slave_agent
[+] altera_merlin_master_agent
  Instantiated as:
  > mm_bridge_0_m0_agent in hps_platform_altera_mm_interconnect_181_gyspmpy
[+] altera_merlin_master_translator
  Instantiated as:
  > mm_bridge_0_m0_translator in hps_platform_altera_mm_interconnect_181_gyspmpy
[+] altera_merlin_reorder_memory
  Instantiated as:
  > reorder_memory in altera_merlin_traffic_limiter
  > reorder_memory in altera_merlin_traffic_limiter
[+] altera_merlin_slave_agent
  Instantiated as:
  > measurement_fifo_0_csm_port_agent in hps_platform_altera_mm_interconnect_181_4jcth3q
  > discrete_avl_mm_s0_agent in hps_platform_altera_mm_interconnect_181_4jcth3q
  > eth_phy_reset_ctrl_s1_agent in hps_platform_altera_mm_interconnect_181_4jcth3q
  > eth_phy_status_s1_agent in hps_platform_altera_mm_interconnect_181_4jcth3q
  > ads4129_spi_spi_control_port_agent in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rf_discrete_spi_spi_control_port_agent in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rf_tx_spi_spi_control_port_agent in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rf_rx_spi_spi_control_port_agent in hps_platform_altera_mm_interconnect_181_4jcth3q
  > ad7682_spi_spi_control_port_agent in hps_platform_altera_mm_interconnect_181_4jcth3q
  > system_info_subsys_sys_info_mm_slave_agent in hps_platform_altera_mm_interconnect_181_4jcth3q
  > system_info_0_avalon_mm_slave_agent in hps_platform_altera_mm_interconnect_181_gyspmpy
  > voltage_sensor_0_controller_csr_agent in hps_platform_altera_mm_interconnect_181_gyspmpy
  > voltage_sensor_0_sample_store_csr_agent in hps_platform_altera_mm_interconnect_181_gyspmpy
  > measurement_fifo_0_data_port_agent in hps_platform_altera_mm_interconnect_181_vq4lfjq
  > system_info_subsys_mm_slave_agent in hps_platform_altera_mm_interconnect_180_kxr6xra
  > ads4129_spi_spi_control_port_agent in hps_platform_altera_mm_interconnect_180_kxr6xra
[+] altera_merlin_slave_translator
  Instantiated as:
  > measurement_fifo_0_csm_port_translator in hps_platform_altera_mm_interconnect_181_4jcth3q
  > discrete_avl_mm_s0_translator in hps_platform_altera_mm_interconnect_181_4jcth3q
  > eth_phy_reset_ctrl_s1_translator in hps_platform_altera_mm_interconnect_181_4jcth3q
  > eth_phy_status_s1_translator in hps_platform_altera_mm_interconnect_181_4jcth3q
  > ads4129_spi_spi_control_port_translator in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rf_discrete_spi_spi_control_port_translator in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rf_tx_spi_spi_control_port_translator in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rf_rx_spi_spi_control_port_translator in hps_platform_altera_mm_interconnect_181_4jcth3q
  > ad7682_spi_spi_control_port_translator in hps_platform_altera_mm_interconnect_181_4jcth3q
  > system_info_subsys_sys_info_mm_slave_translator in hps_platform_altera_mm_interconnect_181_4jcth3q
  > system_info_0_avalon_mm_slave_translator in hps_platform_altera_mm_interconnect_181_gyspmpy
  > voltage_sensor_0_controller_csr_translator in hps_platform_altera_mm_interconnect_181_gyspmpy
  > voltage_sensor_0_sample_store_csr_translator in hps_platform_altera_mm_interconnect_181_gyspmpy
  > measurement_fifo_0_data_port_translator in hps_platform_altera_mm_interconnect_181_vq4lfjq
  > system_info_subsys_mm_slave_translator in hps_platform_altera_mm_interconnect_180_kxr6xra
  > ads4129_spi_spi_control_port_translator in hps_platform_altera_mm_interconnect_180_kxr6xra
[+] altera_merlin_traffic_limiter
  Instantiated as:
  > arria10_hps_0_h2f_lw_axi_master_wr_limiter in hps_platform_altera_mm_interconnect_181_4jcth3q
  > arria10_hps_0_h2f_lw_axi_master_rd_limiter in hps_platform_altera_mm_interconnect_181_4jcth3q
  > mm_bridge_0_m0_limiter in hps_platform_altera_mm_interconnect_181_gyspmpy
  > arria10_hps_0_h2f_lw_axi_master_wr_limiter in hps_platform_altera_mm_interconnect_180_kxr6xra
  > arria10_hps_0_h2f_lw_axi_master_rd_limiter in hps_platform_altera_mm_interconnect_180_kxr6xra
[+] altera_oct
  Instantiated as:
  > oct_inst in altera_emif_arch_nf_oct
  > oct_inst in altera_emif_arch_nf_oct
[+] altera_oct_um_fsm
  Instantiated as:
  > altera_oct_um_fsm_i in altera_oct
  > altera_oct_um_fsm_i in altera_oct
[+] altera_pll
  Instantiated as:
  > altera_pll_i in tacanpll_0002
[+] altera_reset_controller
  Instantiated as:
  > rst_controller in hps_platform (rtl) (rtl) (rtl)
  > rst_controller_001 in hps_platform (rtl) (rtl) (rtl)
  > rst_controller in hps_platform (rtl) (rtl) (rtl)
  > rst_controller_001 in hps_platform (rtl) (rtl) (rtl)
  > rst_controller in hps_platform (rtl) (rtl) (rtl)
  > rst_controller_001 in hps_platform (rtl) (rtl) (rtl)
[+] altera_reset_synchronizer
  Instantiated as:
  > alt_rst_sync_uq1 in altera_reset_controller
  > alt_rst_req_sync_uq1 in altera_reset_controller
  > alt_rst_sync_uq2 in altera_reset_controller
  > alt_rst_sync_uq1 in altera_reset_controller
  > alt_rst_req_sync_uq1 in altera_reset_controller
  > alt_rst_sync_uq2 in altera_reset_controller
[+] altera_smartvid_reset_synchronizer
  Instantiated as:
  > i_reset_sync_25mhz in altera_chip_id_a10
  > i_reset_sync_25mhz in altera_chip_id_a10
[+] altera_std_synchronizer_nocut
  Instantiated as:
  > in_to_out_synchronizer in altera_avalon_st_clock_crosser
  > out_to_in_synchronizer in altera_avalon_st_clock_crosser
[+] altera_temp_sense
  Instantiated as:
  > temp_sense_0 in hps_platform_system_info_subsys_10_siwlkji (rtl)
  > temp_sense_0 in hps_platform_system_info_subsys_10_ieibhaa (rtl)
[+] altera_uid_ctl_fuse
  Instantiated as:
  > fuse_handling in altera_chip_id_a10
  > fuse_handling in altera_chip_id_a10
[+] altera_uid_ctl_tmgr
  Instantiated as:
  > task_manager in altera_chip_id_a10
  > task_manager in altera_chip_id_a10
[+] altera_voltage_sensor_control
  Instantiated as:
  > control_internal in hps_platform_altera_voltage_sensor_181_lqrtvma
[+] altera_voltage_sensor_sample_store
  Instantiated as:
  > sample_store_internal in hps_platform_altera_voltage_sensor_181_lqrtvma
[+] altera_voltage_sensor_sample_store_ram
  Instantiated as:
  > u_ss_ram in altera_voltage_sensor_sample_store
[+] altera_voltage_sensor_sample_store_register
  Instantiated as:
  > u_ss_register in altera_voltage_sensor_sample_store
[+] altera_wrap_burst_converter
  Instantiated as:
  > the_converter_for_avalon_wrap_slave in altera_merlin_burst_adapter_new
  > the_converter_for_avalon_wrap_slave in altera_merlin_burst_adapter_new
  > the_converter_for_avalon_wrap_slave in altera_merlin_burst_adapter_new
  > the_converter_for_avalon_wrap_slave in altera_merlin_burst_adapter_new
  > the_converter_for_avalon_wrap_slave in altera_merlin_burst_adapter_new
  > the_converter_for_avalon_wrap_slave in altera_merlin_burst_adapter_new
[+] altsource_probe
  Instantiated as:
  > global_reset_n_issp in altera_emif_arch_nf_core_clks_rsts
  > cpa_lock_pri_issp in altera_emif_arch_nf_core_clks_rsts
  > cpa_lock_sec_issp in altera_emif_arch_nf_core_clks_rsts
  > pll_lock_issp in altera_emif_arch_nf_pll
  > cal_success in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > cal_fail in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  > global_reset_n_issp in altera_emif_arch_nf_core_clks_rsts
  > cpa_lock_pri_issp in altera_emif_arch_nf_core_clks_rsts
  > cpa_lock_sec_issp in altera_emif_arch_nf_core_clks_rsts
  > pll_lock_issp in altera_emif_arch_nf_pll
  > cal_success in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
  > cal_fail in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] altsyncram
  Instantiated as:
  > altera_syncram_component in altera_voltage_sensor_sample_store_ram
[+] arb_timer_new
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > arb_timer_new_1 in tacan_freq_gen (rtl)
[+] arb_trigger (top)
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
[+] asj_altqmcpipe
  Instantiated as:
  > ux000 in if_nco_altera_nco_ii_181_vs2do2i
  > ux000 in if_nco_altera_nco_ii_181_vs2do2i
[+] asj_crs_par
  Instantiated as:
  > ux006 in if_nco_altera_nco_ii_181_vs2do2i
  > ux006 in if_nco_altera_nco_ii_181_vs2do2i
[+] asj_dxx
  Instantiated as:
  > ux002 in if_nco_altera_nco_ii_181_vs2do2i
  > ux002 in if_nco_altera_nco_ii_181_vs2do2i
[+] asj_dxx_g
  Instantiated as:
  > ux001 in if_nco_altera_nco_ii_181_vs2do2i
  > ux001 in if_nco_altera_nco_ii_181_vs2do2i
[+] asj_nco_apr_dxx
  Instantiated as:
  > ux0219 in if_nco_altera_nco_ii_181_vs2do2i
  > ux0219 in if_nco_altera_nco_ii_181_vs2do2i
[+] asj_nco_isdr
  Instantiated as:
  > ux710isdr in if_nco_altera_nco_ii_181_vs2do2i
  > ux710isdr in if_nco_altera_nco_ii_181_vs2do2i
[+] assert
  Instantiated as:
  > property in altera_merlin_axi_master_ni
  > property in altera_merlin_axi_master_ni
  > property in altera_merlin_axi_master_ni
  > property in altera_merlin_axi_master_ni
  > property in altera_merlin_slave_agent
  > property in altera_merlin_axi_master_ni
  > property in altera_merlin_axi_master_ni
  > property in altera_merlin_axi_master_ni
  > property in altera_merlin_axi_master_ni
  > property in altera_merlin_slave_agent
[+] atc_interr_detect
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > DUT in atc_interr_detect_tb (behavioral)
  > atc_interr_detect_1 in pulse_decoder (rtl) (rtl)
  > atc_interr_detect_1 in pulse_decoder (rtl) (rtl)
[+] atc_interr_detect_ORIGINAL
  Architectures:
  {+} fsm
    Subcomponent hierarchy:
  Instantiated as:
  > atc_interr_detect_1 in atc_interr_detect_tb (behavioral)
[+] atc_interr_detect_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> DUT: atc_interr_detect  (rtl)
    |-> atc_interr_detect_1: atc_interr_detect_ORIGINAL  (fsm)
  Instantiated as:
[+] atc_reply (top)
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
[+] atten_latch_ctrl
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > atten_latch_ctrl_1 in firefly_fpga_top (rtl)
  > atten_latch_ctrl_2 in firefly_fpga_top (rtl)
  > atten_latch_ctrl_3 in firefly_fpga_top (rtl)
  > atten_latch_ctrl_4 in firefly_fpga_top (rtl)
  > DUT in atten_latch_ctrl_tb (testbench)
[+] atten_latch_ctrl_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: atten_latch_ctrl  (rtl)
  Instantiated as:
[+] basic_fifo
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > outbound_fifo in dac9717_spi (rtl)
  > inbound_fifo in dac9717_spi (rtl)
  > DUT in basic_fifo_tb (testbench)
[+] basic_fifo_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: basic_fifo  (rtl)
  Instantiated as:
[+] block_ram
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > block_ram_1 in data_fifo (rtl)
[+] carb
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> cross_clock_pulse_1: cross_clock_pulse  (rtl)
    |-> cross_clock_pulse_2: cross_clock_pulse  (rtl)
    |-> cross_clock_pulse_3: cross_clock_pulse  (rtl)
    |-> mag_carb_player: carb_player  (rtl)
    |-> phase_carb_player: carb_player  (rtl)
  Instantiated as:
  > carb_1 in xpdr_source_top (rtl)
  > carb_1 in pulse_encoder_top (rtl)
  > carb_1 in carb_tb (behavioral)
[+] carb_player
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > mag_carb_player in carb (rtl)
  > phase_carb_player in carb (rtl)
[+] carb_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> carb_1: carb  (rtl)
    |-> discrete_csm_1: discrete_csm  (rtl)
  Instantiated as:
[+] clock_gen
  Architectures:
  {+} rtl
  {+} rtl
    Subcomponent hierarchy:
    |-> iopll_0: clock_gen_altera_iopll_181_bhchlaq
    |-> iopll_1: clock_gen_altera_iopll_181_7bk2e2q
    |-> iopll_0: clock_gen_altera_iopll_181_vgbqsbi
    |-> iopll_1: clock_gen_altera_iopll_181_hm2myny
  Instantiated as:
  > clock_gen_1 in firefly_fpga_top (rtl)
[+] clock_gen_altera_iopll_181_7bk2e2q
  Instantiated as:
  > iopll_1 in clock_gen (rtl) (rtl)
[+] clock_gen_altera_iopll_181_bhchlaq
  Instantiated as:
  > iopll_0 in clock_gen (rtl) (rtl)
[+] clock_gen_altera_iopll_181_hm2myny
  Instantiated as:
  > iopll_1 in clock_gen (rtl) (rtl)
[+] clock_gen_altera_iopll_181_vgbqsbi
  Instantiated as:
  > iopll_0 in clock_gen (rtl) (rtl)
[+] coarse_mixer
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > COARSE_MIX in rx_dsp_top (rtl)
  > COARSE_MIX in rx_dsp_top_lf (rtl)
  > COARSE_MIX in uat_rx_demod (rtl)
[+] complex_mult
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > U_2 in quadrature_mixer (arch)
[+] cord_2c
  Instantiated as:
  > cordinv in if_nco_altera_nco_ii_181_vs2do2i
  > cordinv in if_nco_altera_nco_ii_181_vs2do2i
[+] cord_fs
  Instantiated as:
  > cfs in if_nco_altera_nco_ii_181_vs2do2i
  > cfs in if_nco_altera_nco_ii_181_vs2do2i
[+] cord_init
  Instantiated as:
  > ci in if_nco_altera_nco_ii_181_vs2do2i
  > ci in if_nco_altera_nco_ii_181_vs2do2i
[+] cord_seg_sel
  Instantiated as:
  > css in if_nco_altera_nco_ii_181_vs2do2i
  > css in if_nco_altera_nco_ii_181_vs2do2i
[+] cordic_axor_1p_lpm
  Instantiated as:
  > u5 in if_nco_altera_nco_ii_181_vs2do2i
  > u8 in if_nco_altera_nco_ii_181_vs2do2i
  > u11 in if_nco_altera_nco_ii_181_vs2do2i
  > u14 in if_nco_altera_nco_ii_181_vs2do2i
  > u17 in if_nco_altera_nco_ii_181_vs2do2i
  > u20 in if_nco_altera_nco_ii_181_vs2do2i
  > u23 in if_nco_altera_nco_ii_181_vs2do2i
  > u26 in if_nco_altera_nco_ii_181_vs2do2i
  > u29 in if_nco_altera_nco_ii_181_vs2do2i
  > u32 in if_nco_altera_nco_ii_181_vs2do2i
  > u35 in if_nco_altera_nco_ii_181_vs2do2i
  > u38 in if_nco_altera_nco_ii_181_vs2do2i
  > u41 in if_nco_altera_nco_ii_181_vs2do2i
  > u44 in if_nco_altera_nco_ii_181_vs2do2i
  > u47 in if_nco_altera_nco_ii_181_vs2do2i
  > u5 in if_nco_altera_nco_ii_181_vs2do2i
  > u8 in if_nco_altera_nco_ii_181_vs2do2i
  > u11 in if_nco_altera_nco_ii_181_vs2do2i
  > u14 in if_nco_altera_nco_ii_181_vs2do2i
  > u17 in if_nco_altera_nco_ii_181_vs2do2i
  > u20 in if_nco_altera_nco_ii_181_vs2do2i
  > u23 in if_nco_altera_nco_ii_181_vs2do2i
  > u26 in if_nco_altera_nco_ii_181_vs2do2i
  > u29 in if_nco_altera_nco_ii_181_vs2do2i
  > u32 in if_nco_altera_nco_ii_181_vs2do2i
  > u35 in if_nco_altera_nco_ii_181_vs2do2i
  > u38 in if_nco_altera_nco_ii_181_vs2do2i
  > u41 in if_nco_altera_nco_ii_181_vs2do2i
  > u44 in if_nco_altera_nco_ii_181_vs2do2i
  > u47 in if_nco_altera_nco_ii_181_vs2do2i
[+] cordic_p2r
  Instantiated as:
  > DUT3 in theta_gen_tb (testbench)
[+] cordic_sxor_1p_lpm
  Instantiated as:
  > u4 in if_nco_altera_nco_ii_181_vs2do2i
  > u7 in if_nco_altera_nco_ii_181_vs2do2i
  > u10 in if_nco_altera_nco_ii_181_vs2do2i
  > u13 in if_nco_altera_nco_ii_181_vs2do2i
  > u16 in if_nco_altera_nco_ii_181_vs2do2i
  > u19 in if_nco_altera_nco_ii_181_vs2do2i
  > u22 in if_nco_altera_nco_ii_181_vs2do2i
  > u25 in if_nco_altera_nco_ii_181_vs2do2i
  > u28 in if_nco_altera_nco_ii_181_vs2do2i
  > u31 in if_nco_altera_nco_ii_181_vs2do2i
  > u34 in if_nco_altera_nco_ii_181_vs2do2i
  > u37 in if_nco_altera_nco_ii_181_vs2do2i
  > u40 in if_nco_altera_nco_ii_181_vs2do2i
  > u43 in if_nco_altera_nco_ii_181_vs2do2i
  > u46 in if_nco_altera_nco_ii_181_vs2do2i
  > u4 in if_nco_altera_nco_ii_181_vs2do2i
  > u7 in if_nco_altera_nco_ii_181_vs2do2i
  > u10 in if_nco_altera_nco_ii_181_vs2do2i
  > u13 in if_nco_altera_nco_ii_181_vs2do2i
  > u16 in if_nco_altera_nco_ii_181_vs2do2i
  > u19 in if_nco_altera_nco_ii_181_vs2do2i
  > u22 in if_nco_altera_nco_ii_181_vs2do2i
  > u25 in if_nco_altera_nco_ii_181_vs2do2i
  > u28 in if_nco_altera_nco_ii_181_vs2do2i
  > u31 in if_nco_altera_nco_ii_181_vs2do2i
  > u34 in if_nco_altera_nco_ii_181_vs2do2i
  > u37 in if_nco_altera_nco_ii_181_vs2do2i
  > u40 in if_nco_altera_nco_ii_181_vs2do2i
  > u43 in if_nco_altera_nco_ii_181_vs2do2i
  > u46 in if_nco_altera_nco_ii_181_vs2do2i
[+] cordic_zxor_1p_lpm
  Instantiated as:
  > u3 in if_nco_altera_nco_ii_181_vs2do2i
  > u6 in if_nco_altera_nco_ii_181_vs2do2i
  > u9 in if_nco_altera_nco_ii_181_vs2do2i
  > u12 in if_nco_altera_nco_ii_181_vs2do2i
  > u15 in if_nco_altera_nco_ii_181_vs2do2i
  > u18 in if_nco_altera_nco_ii_181_vs2do2i
  > u21 in if_nco_altera_nco_ii_181_vs2do2i
  > u24 in if_nco_altera_nco_ii_181_vs2do2i
  > u27 in if_nco_altera_nco_ii_181_vs2do2i
  > u30 in if_nco_altera_nco_ii_181_vs2do2i
  > u33 in if_nco_altera_nco_ii_181_vs2do2i
  > u36 in if_nco_altera_nco_ii_181_vs2do2i
  > u39 in if_nco_altera_nco_ii_181_vs2do2i
  > u42 in if_nco_altera_nco_ii_181_vs2do2i
  > u45 in if_nco_altera_nco_ii_181_vs2do2i
  > u3 in if_nco_altera_nco_ii_181_vs2do2i
  > u6 in if_nco_altera_nco_ii_181_vs2do2i
  > u9 in if_nco_altera_nco_ii_181_vs2do2i
  > u12 in if_nco_altera_nco_ii_181_vs2do2i
  > u15 in if_nco_altera_nco_ii_181_vs2do2i
  > u18 in if_nco_altera_nco_ii_181_vs2do2i
  > u21 in if_nco_altera_nco_ii_181_vs2do2i
  > u24 in if_nco_altera_nco_ii_181_vs2do2i
  > u27 in if_nco_altera_nco_ii_181_vs2do2i
  > u30 in if_nco_altera_nco_ii_181_vs2do2i
  > u33 in if_nco_altera_nco_ii_181_vs2do2i
  > u36 in if_nco_altera_nco_ii_181_vs2do2i
  > u39 in if_nco_altera_nco_ii_181_vs2do2i
  > u42 in if_nco_altera_nco_ii_181_vs2do2i
  > u45 in if_nco_altera_nco_ii_181_vs2do2i
[+] counter
  Instantiated as:
  > counter_1 in ext_trigger (struct)
[+] cross_clock_pulse
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > cross_clock_pulse_1 in cross_clock_pulse_tb (testbench)
  > cross_clock_pulse_2 in cross_clock_pulse_tb (testbench)
  > cross_clock_pulse_1 in carb (rtl)
  > cross_clock_pulse_2 in carb (rtl)
  > cross_clock_pulse_3 in carb (rtl)
[+] cross_clock_pulse_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> cross_clock_pulse_1: cross_clock_pulse  (rtl)
    |-> cross_clock_pulse_2: cross_clock_pulse  (rtl)
  Instantiated as:
[+] dac9125_sdr_out
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> gpio_0: dac9125_sdr_out_altera_gpio_181_nesxroi
  Instantiated as:
  > dac9125_sdr_out_1 in firefly_fpga_top (rtl)
[+] dac9125_sdr_out_altera_gpio_181_nesxroi
  Instantiated as:
  > gpio_0 in dac9125_sdr_out (rtl)
[+] dac9717_ddr_out
  Architectures:
  {+} rtl
  {+} rtl
    Subcomponent hierarchy:
    |-> gpio_0: dac9717_ddr_out_altera_gpio_181_alpx6gy  (rtl)
    |-> gpio_0: dac9717_ddr_out_altera_gpio_181_alpx6gy  (rtl)
  Instantiated as:
  > dac9717_ddr_out_1 in firefly_fpga_top (rtl)
  > DUT in dac9717_ddr_out_tb (testbench)
[+] dac9717_ddr_out_altera_gpio_181_alpx6gy
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> core: altera_gpio
    |-> core: altera_gpio
  Instantiated as:
  > gpio_0 in dac9717_ddr_out (rtl) (rtl)
  > gpio_0 in dac9717_ddr_out (rtl) (rtl)
[+] dac9717_ddr_out_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: dac9717_ddr_out  (rtl) (rtl)
  Instantiated as:
[+] dac9717_spi
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> outbound_fifo: basic_fifo  (rtl)
    |-> inbound_fifo: basic_fifo  (rtl)
  Instantiated as:
  > dac9717_spi_1 in firefly_fpga_top (rtl)
  > DUT in dac9717_spi_tb (testbench)
[+] dac9717_spi_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: dac9717_spi  (rtl)
    |-> discrete_csm_1: discrete_csm  (rtl)
  Instantiated as:
[+] dac_src_mgmt
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> CH1_INTERP: interpolation_cic  (rtl)
    |-> CH1_OS: oversampler  (rtl)
    |-> CH2_INTERP: interpolation_cic  (rtl)
    |-> CH2_OS: oversampler  (rtl)
    |-> CH2_IF: if_gen  (rtl)
    |-> CH3_OS: oversampler  (rtl)
    |-> CH3_IF: if_gen  (rtl)
    |-> TEST_PULSE: pulse_test  (rtl)
  Instantiated as:
  > dac_src_mgmt_1 in transmit_top (rtl)
[+] data_delay_128 (top)
  Architectures:
  {+} arch
    Subcomponent hierarchy:
    |-> RAM: gp_dp_ram  (arch)
  Instantiated as:
[+] data_fifo
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> block_ram_1: block_ram  (rtl)
  Instantiated as:
  > data_fifo_1 in pulse_decoder (rtl) (rtl)
  > data_fifo_2 in pulse_decoder (rtl) (rtl)
  > data_fifo_1 in DataDelay128_tb (behavioral) (struct)
  > data_fifo_1 in pulse_decoder (rtl) (rtl)
  > data_fifo_2 in pulse_decoder (rtl) (rtl)
[+] data_lut
  Architectures:
  {+} arch
  {+} arch
  {+} sim
    Subcomponent hierarchy:
  Instantiated as:
  > data_lut_1 in uat_top (rtl)
  > data_lut_1 in uat_tx_tb (behavioral)
  > VOR_NCO_LUT in nco (rtl)
  > VOR_NCO_LUT in nco_fm (rtl)
[+] decimation_cic
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> integrators: add_sub  (rtl)
    |-> combs: add_sub  (rtl)
    |-> shifter: pipelined_log_shifter  (rtl)
  Instantiated as:
  > CIC_FILT_I in rx_dsp_top_lf (rtl)
  > CIC_FILT_Q in rx_dsp_top_lf (rtl)
[+] delay_cntl
  Architectures:
  {+} struct
    Subcomponent hierarchy:
  Instantiated as:
  > I1 in DataDelay128 (struct)
[+] delay_cntl_tester (top)
  Architectures:
  {+} struct
    Subcomponent hierarchy:
  Instantiated as:
[+] digitaldelay
  Architectures:
  {+} digitaldelay_a
    Subcomponent hierarchy:
    |-> U0: wrapped_digitaldelay
  Instantiated as:
  > I0 in DataDelay128 (struct)
[+] discrete_csm
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> mag_dual_port_ram: dual_port_ram  (rtl) (rtl)
    |-> phase_dual_port_ram: dual_port_ram  (rtl) (rtl)
  Instantiated as:
  > discrete_csm_1 in firefly_fpga_top (rtl)
  > discrete_csm_1 in dac9717_spi_tb (testbench)
  > DUT in discrete_csm_tb (testbench)
  > discrete_csm_1 in carb_tb (behavioral)
  > discrete_csm_1 in range_sweep_tb (testbench)
[+] discrete_csm_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: discrete_csm  (rtl)
  Instantiated as:
[+] dme_if_range_sweep
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > DUT in dme_if_range_sweep_tb (behavioral)
  > dme_if_range_sweep_1 in ext_trigger (struct)
[+] dme_if_range_sweep_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> DUT: dme_if_range_sweep  (rtl)
    |-> elbc_gpcm_if_1: elbc_gpcm_if
  Instantiated as:
[+] dual_port_ram
  Architectures:
  {+} rtl
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > mag_dual_port_ram in discrete_csm (rtl)
  > phase_dual_port_ram in discrete_csm (rtl)
  > dual_port_ram_1 in measurement_fifo (rtl) (rtl)
  > dual_port_ram_1 in measurement_fifo (rtl) (rtl)
  > dual_port_ram_1 in meas_fifo_ram_32x16k (rtl)
  > dual_port_ram_2 in meas_fifo_ram_32x16k (rtl)
[+] echo
  Instantiated as:
  > echo_1 in ext_trigger (struct)
[+] echo_trigger
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > echo_trigger_1 in tx_trigger (rtl)
[+] elbc_gpcm_if
  Instantiated as:
  > elbc_gpcm_if_1 in dme_if_range_sweep_tb (behavioral)
  > elbc_gpcm_if_1 in uat_rx_ctrl_tb (behavioral)
  > elbc_gpcm_if_1 in uat_tx_tb (behavioral)
[+] ext_trigger
  Architectures:
  {+} struct
    Subcomponent hierarchy:
    |-> dme_if_range_sweep_1: dme_if_range_sweep  (rtl)
    |-> counter_1: counter
    |-> ident_1: ident  (imp)
    |-> echo_1: echo
    |-> pulse_timer_1: pulse_timer  (struct) (struct)
  Instantiated as:
  > ext_trigger_1 in pulse_encoder_top (rtl)
[+] f2s_rl_adp
  Instantiated as:
  > f2s_rl_adp_inst in twentynm_hps_rl_interface_fpga2hps
  > f2s_rl_adp_inst in f2s_rl_delay_adp
  > f2s_rl_adp_inst in twentynm_hps_rl_interface_fpga2hps
  > f2s_rl_adp_inst in f2s_rl_delay_adp
[+] f2s_rl_delay_adp
  Instantiated as:
  > f2s_rl_adp_inst_0 in twentynm_hps_rl_mode0_fpga2sdram
  > f2s_rl_adp_inst_1 in twentynm_hps_rl_mode0_fpga2sdram
  > f2s_rl_adp_inst_2 in twentynm_hps_rl_mode0_fpga2sdram
  > f2s_rl_adp_inst_0 in twentynm_hps_rl_mode1_fpga2sdram
  > f2s_rl_adp_inst_1 in twentynm_hps_rl_mode1_fpga2sdram
  > f2s_rl_adp_inst_2 in twentynm_hps_rl_mode1_fpga2sdram
  > f2s_rl_adp_inst_0 in twentynm_hps_rl_mode2_fpga2sdram
  > f2s_rl_adp_inst_2 in twentynm_hps_rl_mode2_fpga2sdram
  > f2s_rl_adp_inst_0 in twentynm_hps_rl_mode3_fpga2sdram
  > f2s_rl_adp_inst_1 in twentynm_hps_rl_mode3_fpga2sdram
  > f2s_rl_adp_inst_2 in twentynm_hps_rl_mode3_fpga2sdram
  > f2s_rl_adp_inst_1 in twentynm_hps_rl_mode0es_fpga2sdram
  > f2s_rl_adp_inst_1 in twentynm_hps_rl_mode1es_fpga2sdram
  > f2s_rl_adp_inst_0 in twentynm_hps_rl_mode0_fpga2sdram
  > f2s_rl_adp_inst_1 in twentynm_hps_rl_mode0_fpga2sdram
  > f2s_rl_adp_inst_2 in twentynm_hps_rl_mode0_fpga2sdram
  > f2s_rl_adp_inst_0 in twentynm_hps_rl_mode1_fpga2sdram
  > f2s_rl_adp_inst_1 in twentynm_hps_rl_mode1_fpga2sdram
  > f2s_rl_adp_inst_2 in twentynm_hps_rl_mode1_fpga2sdram
  > f2s_rl_adp_inst_0 in twentynm_hps_rl_mode2_fpga2sdram
  > f2s_rl_adp_inst_2 in twentynm_hps_rl_mode2_fpga2sdram
  > f2s_rl_adp_inst_0 in twentynm_hps_rl_mode3_fpga2sdram
  > f2s_rl_adp_inst_1 in twentynm_hps_rl_mode3_fpga2sdram
  > f2s_rl_adp_inst_2 in twentynm_hps_rl_mode3_fpga2sdram
  > f2s_rl_adp_inst_1 in twentynm_hps_rl_mode0es_fpga2sdram
  > f2s_rl_adp_inst_1 in twentynm_hps_rl_mode1es_fpga2sdram
[+] fan_freq_cnt (top)
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
[+] fifo (top)
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
[+] firefly_fpga_top (top)
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> clock_gen_1: clock_gen  (rtl) (rtl)
    |-> ticktimer_ctrl_1: ticktimer_ctrl  (rtl)
    |-> hps_platform_1: hps_platform  (rtl) (rtl) (rtl)
    |-> atten_latch_ctrl_1: atten_latch_ctrl  (rtl)
    |-> atten_latch_ctrl_2: atten_latch_ctrl  (rtl)
    |-> atten_latch_ctrl_3: atten_latch_ctrl  (rtl)
    |-> atten_latch_ctrl_4: atten_latch_ctrl  (rtl)
    |-> RMII2MII_rev2_2: RMII2MII_rev2  (arch_RMII2MII_rev2)
    |-> RMII2MII_rev2_1: RMII2MII_rev2  (arch_RMII2MII_rev2)
    |-> discrete_csm_1: discrete_csm  (rtl)
    |-> dac9717_spi_1: dac9717_spi  (rtl)
    |-> adc_data_in_1: adc_data_in  (rtl)
    |-> rx_tx_top_1: rx_tx_top  (rtl)
    |-> dac9125_sdr_out_1: dac9125_sdr_out  (rtl)
    |-> dac9717_ddr_out_1: dac9717_ddr_out  (rtl) (rtl)
    |-> heartbeat_1: heartbeat  (rtl)
    |-> heartbeat_2: heartbeat  (rtl)
  Instantiated as:
[+] fsk_demod_top
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> fsk_detect_top_1: fsk_detect_top  (arch)
    |-> SYNCH: sample_sync  (arch)
    |-> DECODE: uat_decoder  (arch)
  Instantiated as:
  > fsk_demod_top_1 in uat_top (rtl)
  > DUT in fsk_demod_top_tb (testbench)
[+] fsk_demod_top_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: fsk_demod_top  (rtl)
    |-> theta_gen_1: theta_gen  (rtl)
  Instantiated as:
[+] fsk_detect_top
  Architectures:
  {+} arch
    Subcomponent hierarchy:
    |-> phi_diff2_1: phi_diff2  (arch)
    |-> moving_avg_1: moving_avg  (rtl)
    |-> PWR_DET: power_detect  (arch)
  Instantiated as:
  > fsk_detect_top_1 in fsk_demod_top (rtl)
[+] full_reg_slice
  Instantiated as:
  > i_s2f_ar in s2f_rl_adp
  > i_s2f_aw in s2f_rl_adp
  > i_s2f_w in s2f_rl_adp
  > i_s2f_r in s2f_rl_adp
  > i_s2f_b in s2f_rl_adp
  > i_f2s_ar in f2s_rl_adp
  > i_f2s_aw in f2s_rl_adp
  > i_f2s_w in f2s_rl_adp
  > i_f2s_r in f2s_rl_adp
  > i_f2s_b in f2s_rl_adp
  > i_s2f_ar in s2f_rl_adp
  > i_s2f_aw in s2f_rl_adp
  > i_s2f_w in s2f_rl_adp
  > i_s2f_r in s2f_rl_adp
  > i_s2f_b in s2f_rl_adp
  > i_f2s_ar in f2s_rl_adp
  > i_f2s_aw in f2s_rl_adp
  > i_f2s_w in f2s_rl_adp
  > i_f2s_r in f2s_rl_adp
  > i_f2s_b in f2s_rl_adp
[+] gain_stage
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > gain_stage_1 in uat_top (rtl)
  > gain_stage_1 in uat_tx_tb (behavioral)
[+] gp_dp_ram
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > RAM in data_delay_128 (arch)
[+] heartbeat
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > heartbeat_1 in firefly_fpga_top (rtl)
  > heartbeat_2 in firefly_fpga_top (rtl)
[+] hps_emif_interface_to_ddr
  Instantiated as:
  > inst in a10_hps_emif_interface
  > inst in a10_hps_emif_interface
[+] hps_platform
  Architectures:
  {+} rtl
  {+} rtl
  {+} rtl
    Subcomponent hierarchy:
    |-> ads4129_spi: hps_platform_altera_avalon_spi_181_rzyhj5a  (europa)
    |-> arria10_hps_0: hps_platform_altera_arria10_hps_181_tgjwrna
    |-> clkpll_80_10: hps_platform_altera_iopll_181_bfocg5i
    |-> discrete_avl_mm: altera_avalon_mm_bridge
    |-> eth_phy_reset_ctrl: hps_platform_altera_avalon_pio_181_xd52gra  (europa)
    |-> eth_phy_status: hps_platform_altera_avalon_pio_181_dv5x75i  (europa)
    |-> hps_ddr: hps_platform_altera_emif_a10_hps_181_gyzwlsi
    |-> measurement_fifo_0: hps_platform_measurement_fifo_10_6moa65y
    |-> rf_discrete_spi: hps_platform_altera_avalon_spi_181_hh7smkq
    |-> rf_rx_spi: hps_platform_altera_avalon_spi_181_qygbnza
    |-> rf_tx_spi: hps_platform_altera_avalon_spi_181_xs4cxii
    |-> system_info_subsys: hps_platform_system_info_subsys_10_siwlkji  (rtl)
    |-> mm_interconnect_0: hps_platform_altera_mm_interconnect_181_tigbpvy
    |-> mm_interconnect_1: hps_platform_altera_mm_interconnect_181_rr2d6da
    |-> irq_mapper: hps_platform_altera_irq_mapper_181_ejtroui
    |-> rst_controller: altera_reset_controller
    |-> rst_controller_001: altera_reset_controller
    |-> ad7682_spi: hps_platform_altera_avalon_spi_181_igxbxxq
    |-> ads4129_spi: hps_platform_altera_avalon_spi_181_vcar6ai
    |-> arria10_hps_0: hps_platform_altera_arria10_hps_181_4e3tupq
    |-> clkpll_80_10: hps_platform_altera_iopll_181_w3aqh2i
    |-> discrete_avl_mm: altera_avalon_mm_bridge
    |-> eth_phy_reset_ctrl: hps_platform_altera_avalon_pio_181_xd52gra  (europa)
    |-> eth_phy_status: hps_platform_altera_avalon_pio_181_dv5x75i  (europa)
    |-> hps_ddr: hps_platform_altera_emif_a10_hps_181_gyzwlsi
    |-> measurement_fifo_0: measurement_fifo  (rtl) (rtl)
    |-> rf_discrete_spi: hps_platform_altera_avalon_spi_181_hh7smkq
    |-> rf_rx_spi: hps_platform_altera_avalon_spi_181_qygbnza
    |-> rf_tx_spi: hps_platform_altera_avalon_spi_181_xs4cxii
    |-> system_info_subsys: hps_platform_system_info_subsys_10_siwlkji  (rtl)
    |-> mm_interconnect_0: hps_platform_altera_mm_interconnect_181_vq4lfjq
    |-> mm_interconnect_1: hps_platform_altera_mm_interconnect_181_4jcth3q
    |-> irq_mapper: hps_platform_altera_irq_mapper_181_5zjpgxi
    |-> rst_controller: altera_reset_controller
    |-> rst_controller_001: altera_reset_controller
    |-> ads4129_spi: hps_platform_altera_avalon_spi_180_hfm5lna
    |-> arria10_hps_0: hps_platform_altera_arria10_hps_180_mbrwpxy
    |-> clkpll_80_10: hps_platform_altera_iopll_180_jb5p2hy
    |-> hps_ddr: hps_platform_altera_emif_a10_hps_180_pwechwq
    |-> system_info_subsys: hps_platform_system_info_subsys_10_ieibhaa  (rtl)
    |-> mm_interconnect_0: hps_platform_altera_mm_interconnect_180_kxr6xra
    |-> irq_mapper: hps_platform_altera_irq_mapper_180_vrecy4a
    |-> irq_mapper_001: hps_platform_altera_irq_mapper_180_vrecy4a
    |-> rst_controller: altera_reset_controller
    |-> rst_controller_001: altera_reset_controller
  Instantiated as:
  > hps_platform_1 in firefly_fpga_top (rtl)
[+] hps_platform_altera_arria10_hps_180_mbrwpxy
  Instantiated as:
  > arria10_hps_0 in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_arria10_hps_181_4e3tupq
  Instantiated as:
  > arria10_hps_0 in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_arria10_hps_181_tgjwrna
  Instantiated as:
  > arria10_hps_0 in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_arria10_hps_io_180_v7teimq
  Instantiated as:
  > hps_io in hps_platform_altera_arria10_hps_180_mbrwpxy
[+] hps_platform_altera_arria10_hps_io_181_t6kguyi
  Instantiated as:
  > hps_io in hps_platform_altera_arria10_hps_181_tgjwrna
[+] hps_platform_altera_arria10_hps_io_181_y6ed62y
  Instantiated as:
  > hps_io in hps_platform_altera_arria10_hps_181_4e3tupq
[+] hps_platform_altera_arria10_interface_generator_140_d2sltni
  Instantiated as:
  > border in hps_platform_altera_arria10_hps_io_180_v7teimq
[+] hps_platform_altera_arria10_interface_generator_140_r6bwoey
  Instantiated as:
  > border in hps_platform_altera_arria10_hps_io_181_y6ed62y
[+] hps_platform_altera_arria10_interface_generator_140_ur3c7vq
  Instantiated as:
  > fpga_interfaces in hps_platform_altera_arria10_hps_181_tgjwrna
[+] hps_platform_altera_arria10_interface_generator_140_v2xnp4q
  Instantiated as:
  > fpga_interfaces in hps_platform_altera_arria10_hps_181_4e3tupq
[+] hps_platform_altera_arria10_interface_generator_140_vassg6i
  Instantiated as:
  > fpga_interfaces in hps_platform_altera_arria10_hps_180_mbrwpxy
[+] hps_platform_altera_avalon_pio_181_dv5x75i
  Architectures:
  {+} europa
    Subcomponent hierarchy:
  Instantiated as:
  > eth_phy_status in hps_platform (rtl) (rtl) (rtl)
  > eth_phy_status in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_avalon_pio_181_xd52gra
  Architectures:
  {+} europa
    Subcomponent hierarchy:
  Instantiated as:
  > eth_phy_reset_ctrl in hps_platform (rtl) (rtl) (rtl)
  > eth_phy_reset_ctrl in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_avalon_spi_180_hfm5lna
  Instantiated as:
  > ads4129_spi in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_avalon_spi_181_hh7smkq
  Instantiated as:
  > rf_discrete_spi in hps_platform (rtl) (rtl) (rtl)
  > rf_discrete_spi in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_avalon_spi_181_igxbxxq
  Instantiated as:
  > ad7682_spi in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_avalon_spi_181_qygbnza
  Instantiated as:
  > rf_rx_spi in hps_platform (rtl) (rtl) (rtl)
  > rf_rx_spi in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_avalon_spi_181_rzyhj5a
  Architectures:
  {+} europa
    Subcomponent hierarchy:
  Instantiated as:
  > ads4129_spi in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_avalon_spi_181_vcar6ai
  Instantiated as:
  > ads4129_spi in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_avalon_spi_181_xs4cxii
  Instantiated as:
  > rf_tx_spi in hps_platform (rtl) (rtl) (rtl)
  > rf_tx_spi in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_avalon_st_adapter_180_s4hdtvi
  Instantiated as:
  > avalon_st_adapter in hps_platform_altera_mm_interconnect_180_kxr6xra
  > avalon_st_adapter_001 in hps_platform_altera_mm_interconnect_180_kxr6xra
[+] hps_platform_altera_avalon_st_adapter_181_ynq6atq
  Instantiated as:
  > avalon_st_adapter in hps_platform_altera_mm_interconnect_181_4jcth3q
  > avalon_st_adapter_001 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > avalon_st_adapter_002 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > avalon_st_adapter_003 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > avalon_st_adapter_004 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > avalon_st_adapter_005 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > avalon_st_adapter_006 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > avalon_st_adapter_007 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > avalon_st_adapter_008 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > avalon_st_adapter_009 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > avalon_st_adapter in hps_platform_altera_mm_interconnect_181_gyspmpy
  > avalon_st_adapter_001 in hps_platform_altera_mm_interconnect_181_gyspmpy
  > avalon_st_adapter_002 in hps_platform_altera_mm_interconnect_181_gyspmpy
  > avalon_st_adapter in hps_platform_altera_mm_interconnect_181_vq4lfjq
[+] hps_platform_altera_emif_a10_hps_180_pwechwq
  Instantiated as:
  > hps_ddr in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_emif_a10_hps_181_gyzwlsi
  Instantiated as:
  > hps_ddr in hps_platform (rtl) (rtl) (rtl)
  > hps_ddr in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_emif_arch_nf_180_zngiyoi
  Instantiated as:
  > arch in hps_platform_altera_emif_a10_hps_180_pwechwq
[+] hps_platform_altera_emif_arch_nf_180_zngiyoi_io_aux
  Instantiated as:
  > io_aux_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi_top
[+] hps_platform_altera_emif_arch_nf_180_zngiyoi_top
  Instantiated as:
  > arch_inst in hps_platform_altera_emif_arch_nf_180_zngiyoi
[+] hps_platform_altera_emif_arch_nf_181_l74jv7y
  Instantiated as:
  > arch in hps_platform_altera_emif_a10_hps_181_gyzwlsi
  > arch in hps_platform_altera_emif_a10_hps_181_gyzwlsi
[+] hps_platform_altera_emif_arch_nf_181_l74jv7y_io_aux
  Instantiated as:
  > io_aux_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y_top
[+] hps_platform_altera_emif_arch_nf_181_l74jv7y_top
  Instantiated as:
  > arch_inst in hps_platform_altera_emif_arch_nf_181_l74jv7y
[+] hps_platform_altera_iopll_180_jb5p2hy
  Instantiated as:
  > clkpll_80_10 in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_iopll_181_bfocg5i
  Instantiated as:
  > clkpll_80_10 in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_iopll_181_w3aqh2i
  Instantiated as:
  > clkpll_80_10 in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_irq_mapper_180_vrecy4a
  Instantiated as:
  > irq_mapper in hps_platform (rtl) (rtl) (rtl)
  > irq_mapper_001 in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_irq_mapper_181_5zjpgxi
  Instantiated as:
  > irq_mapper in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_irq_mapper_181_ejtroui
  Instantiated as:
  > irq_mapper in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_merlin_demultiplexer_180_2u2gpyi
  Instantiated as:
  > rsp_demux in hps_platform_altera_mm_interconnect_180_kxr6xra
  > rsp_demux_001 in hps_platform_altera_mm_interconnect_180_kxr6xra
[+] hps_platform_altera_merlin_demultiplexer_180_k5yox4y
  Instantiated as:
  > cmd_demux in hps_platform_altera_mm_interconnect_180_kxr6xra
  > cmd_demux_001 in hps_platform_altera_mm_interconnect_180_kxr6xra
[+] hps_platform_altera_merlin_demultiplexer_181_4ypjmma
  Instantiated as:
  > cmd_demux in hps_platform_altera_mm_interconnect_181_gyspmpy
[+] hps_platform_altera_merlin_demultiplexer_181_6fjlpbq
  Instantiated as:
  > rsp_demux in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rsp_demux_001 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rsp_demux_002 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rsp_demux_003 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rsp_demux_004 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rsp_demux_005 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rsp_demux_006 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rsp_demux_007 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rsp_demux_008 in hps_platform_altera_mm_interconnect_181_4jcth3q
[+] hps_platform_altera_merlin_demultiplexer_181_e7cpb6i
  Instantiated as:
  > cmd_demux in hps_platform_altera_mm_interconnect_181_4jcth3q
  > cmd_demux_001 in hps_platform_altera_mm_interconnect_181_4jcth3q
[+] hps_platform_altera_merlin_demultiplexer_181_hbokq6i
  Instantiated as:
  > rsp_demux in hps_platform_altera_mm_interconnect_181_gyspmpy
  > rsp_demux_001 in hps_platform_altera_mm_interconnect_181_gyspmpy
  > rsp_demux_002 in hps_platform_altera_mm_interconnect_181_gyspmpy
[+] hps_platform_altera_merlin_demultiplexer_181_lb5swli
  Instantiated as:
  > cmd_demux in hps_platform_altera_mm_interconnect_181_vq4lfjq
  > cmd_demux_001 in hps_platform_altera_mm_interconnect_181_vq4lfjq
[+] hps_platform_altera_merlin_demultiplexer_181_ogrmh6y
  Instantiated as:
  > rsp_demux_009 in hps_platform_altera_mm_interconnect_181_4jcth3q
[+] hps_platform_altera_merlin_demultiplexer_181_vogcpii
  Instantiated as:
  > rsp_demux in hps_platform_altera_mm_interconnect_181_vq4lfjq
[+] hps_platform_altera_merlin_multiplexer_180_aogbhry
  Instantiated as:
  > cmd_mux in hps_platform_altera_mm_interconnect_180_kxr6xra
  > cmd_mux_001 in hps_platform_altera_mm_interconnect_180_kxr6xra
[+] hps_platform_altera_merlin_multiplexer_180_n6zzczq
  Instantiated as:
  > rsp_mux in hps_platform_altera_mm_interconnect_180_kxr6xra
  > rsp_mux_001 in hps_platform_altera_mm_interconnect_180_kxr6xra
[+] hps_platform_altera_merlin_multiplexer_181_6evmzai
  Instantiated as:
  > cmd_mux in hps_platform_altera_mm_interconnect_181_vq4lfjq
[+] hps_platform_altera_merlin_multiplexer_181_72fgzqa
  Instantiated as:
  > rsp_mux in hps_platform_altera_mm_interconnect_181_vq4lfjq
  > rsp_mux_001 in hps_platform_altera_mm_interconnect_181_vq4lfjq
[+] hps_platform_altera_merlin_multiplexer_181_dx3w2qq
  Instantiated as:
  > rsp_mux in hps_platform_altera_mm_interconnect_181_gyspmpy
[+] hps_platform_altera_merlin_multiplexer_181_kbevdia
  Instantiated as:
  > cmd_mux in hps_platform_altera_mm_interconnect_181_4jcth3q
  > cmd_mux_001 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > cmd_mux_002 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > cmd_mux_003 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > cmd_mux_004 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > cmd_mux_005 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > cmd_mux_006 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > cmd_mux_007 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > cmd_mux_008 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > cmd_mux_009 in hps_platform_altera_mm_interconnect_181_4jcth3q
[+] hps_platform_altera_merlin_multiplexer_181_nkbmrtq
  Instantiated as:
  > rsp_mux in hps_platform_altera_mm_interconnect_181_4jcth3q
  > rsp_mux_001 in hps_platform_altera_mm_interconnect_181_4jcth3q
[+] hps_platform_altera_merlin_multiplexer_181_sx6662a
  Instantiated as:
  > cmd_mux in hps_platform_altera_mm_interconnect_181_gyspmpy
  > cmd_mux_001 in hps_platform_altera_mm_interconnect_181_gyspmpy
  > cmd_mux_002 in hps_platform_altera_mm_interconnect_181_gyspmpy
[+] hps_platform_altera_merlin_router_180_6yqffvy
  Instantiated as:
  > router_002 in hps_platform_altera_mm_interconnect_180_kxr6xra
  > router_003 in hps_platform_altera_mm_interconnect_180_kxr6xra
[+] hps_platform_altera_merlin_router_180_6yqffvy_default_decode
  Instantiated as:
  > the_default_decode in hps_platform_altera_merlin_router_180_6yqffvy
[+] hps_platform_altera_merlin_router_180_ff5dmuy
  Instantiated as:
  > router in hps_platform_altera_mm_interconnect_180_kxr6xra
  > router_001 in hps_platform_altera_mm_interconnect_180_kxr6xra
[+] hps_platform_altera_merlin_router_180_ff5dmuy_default_decode
  Instantiated as:
  > the_default_decode in hps_platform_altera_merlin_router_180_ff5dmuy
[+] hps_platform_altera_merlin_router_181_appkcii
  Instantiated as:
  > router_001 in hps_platform_altera_mm_interconnect_181_gyspmpy
  > router_002 in hps_platform_altera_mm_interconnect_181_gyspmpy
  > router_003 in hps_platform_altera_mm_interconnect_181_gyspmpy
[+] hps_platform_altera_merlin_router_181_appkcii_default_decode
  Instantiated as:
  > the_default_decode in hps_platform_altera_merlin_router_181_appkcii
[+] hps_platform_altera_merlin_router_181_c4v2jzq
  Instantiated as:
  > router in hps_platform_altera_mm_interconnect_181_gyspmpy
[+] hps_platform_altera_merlin_router_181_c4v2jzq_default_decode
  Instantiated as:
  > the_default_decode in hps_platform_altera_merlin_router_181_c4v2jzq
[+] hps_platform_altera_merlin_router_181_gfcf7dy
  Instantiated as:
  > router in hps_platform_altera_mm_interconnect_181_4jcth3q
  > router_001 in hps_platform_altera_mm_interconnect_181_4jcth3q
[+] hps_platform_altera_merlin_router_181_gfcf7dy_default_decode
  Instantiated as:
  > the_default_decode in hps_platform_altera_merlin_router_181_gfcf7dy
[+] hps_platform_altera_merlin_router_181_ofetbfq
  Instantiated as:
  > router_002 in hps_platform_altera_mm_interconnect_181_vq4lfjq
[+] hps_platform_altera_merlin_router_181_ofetbfq_default_decode
  Instantiated as:
  > the_default_decode in hps_platform_altera_merlin_router_181_ofetbfq
[+] hps_platform_altera_merlin_router_181_smxvh4y
  Instantiated as:
  > router_002 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > router_003 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > router_004 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > router_005 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > router_006 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > router_007 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > router_008 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > router_009 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > router_010 in hps_platform_altera_mm_interconnect_181_4jcth3q
  > router_011 in hps_platform_altera_mm_interconnect_181_4jcth3q
[+] hps_platform_altera_merlin_router_181_smxvh4y_default_decode
  Instantiated as:
  > the_default_decode in hps_platform_altera_merlin_router_181_smxvh4y
[+] hps_platform_altera_merlin_router_181_zf4ffdi
  Instantiated as:
  > router in hps_platform_altera_mm_interconnect_181_vq4lfjq
  > router_001 in hps_platform_altera_mm_interconnect_181_vq4lfjq
[+] hps_platform_altera_merlin_router_181_zf4ffdi_default_decode
  Instantiated as:
  > the_default_decode in hps_platform_altera_merlin_router_181_zf4ffdi
[+] hps_platform_altera_mm_interconnect_180_kxr6xra
  Instantiated as:
  > mm_interconnect_0 in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_mm_interconnect_181_4jcth3q
  Instantiated as:
  > mm_interconnect_1 in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_mm_interconnect_181_gyspmpy
  Instantiated as:
  > mm_interconnect_0 in hps_platform_system_info_subsys_10_siwlkji (rtl)
[+] hps_platform_altera_mm_interconnect_181_rr2d6da
  Instantiated as:
  > mm_interconnect_1 in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_mm_interconnect_181_tigbpvy
  Instantiated as:
  > mm_interconnect_0 in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_mm_interconnect_181_vq4lfjq
  Instantiated as:
  > mm_interconnect_0 in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_altera_voltage_sensor_181_lqrtvma
  Instantiated as:
  > voltage_sensor_0 in hps_platform_system_info_subsys_10_siwlkji (rtl)
[+] hps_platform_error_adapter_180_ww4pkiq
  Instantiated as:
  > error_adapter_0 in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
[+] hps_platform_error_adapter_181_6bjmpii
  Instantiated as:
  > error_adapter_0 in hps_platform_altera_avalon_st_adapter_181_ynq6atq
[+] hps_platform_measurement_fifo_10_6moa65y
  Instantiated as:
  > measurement_fifo_0 in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_system_info_subsys_10_ieibhaa
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> arria10_chip_id_0: altera_arria10_chip_id
    |-> system_info_0: sysinfo  (rtl) (rtl) (rtl)
    |-> temp_sense_0: altera_temp_sense
  Instantiated as:
  > system_info_subsys in hps_platform (rtl) (rtl) (rtl)
[+] hps_platform_system_info_subsys_10_siwlkji
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> arria10_chip_id_0: altera_arria10_chip_id
    |-> mm_bridge_0: altera_avalon_mm_bridge
    |-> system_info_0: sysinfo  (rtl) (rtl) (rtl)
    |-> temp_sense_0: altera_temp_sense
    |-> voltage_sensor_0: hps_platform_altera_voltage_sensor_181_lqrtvma
    |-> mm_interconnect_0: hps_platform_altera_mm_interconnect_181_gyspmpy
  Instantiated as:
  > system_info_subsys in hps_platform (rtl) (rtl) (rtl)
  > system_info_subsys in hps_platform (rtl) (rtl) (rtl)
[+] ident
  Architectures:
  {+} imp
    Subcomponent hierarchy:
  Instantiated as:
  > ident_1 in ext_trigger (struct)
[+] ident_gen
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> GEN_1020HZ: nco  (rtl)
    |-> OOK_MOD: mult_sign_unsign  (rtl)
  Instantiated as:
  > ident_gen_1 in mode_select_tb (testbench)
  > DUT in ident_gen_tb (testbench)
  > ident_gen_1 in loc_gs_gen (rtl)
  > ident_gen_1 in vor_gen (rtl)
[+] ident_gen_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: ident_gen  (rtl)
  Instantiated as:
[+] ident_trigger
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > ident_1 in tx_trigger (rtl)
[+] if_gen
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> if_nco_1: if_nco  (rtl) (rtl) (rtl)
    |-> MIX: mult_sign_unsign  (rtl)
  Instantiated as:
  > CH2_IF in dac_src_mgmt (rtl)
  > CH3_IF in dac_src_mgmt (rtl)
  > TONE_GEN in test_sig_gen (rtl)
[+] if_nco
  Architectures:
  {+} rtl
  {+} rtl
  {+} rtl
    Subcomponent hierarchy:
    |-> nco_ii_0: if_nco_altera_nco_ii_181_vs2do2i
    |-> nco_ii_0: if_nco_altera_nco_ii_181_vs2do2i
    |-> nco_ii_0: if_nco_altera_nco_ii_181_vs2do2i
  Instantiated as:
  > if_nco_1 in if_gen (rtl)
  > DUT in test_nco_tb (testbench)
  > NCO_IP_CORE in nco_core (rtl)
[+] if_nco_altera_nco_ii_181_vs2do2i
  Instantiated as:
  > nco_ii_0 in if_nco (rtl) (rtl) (rtl)
  > u1 in if_nco_altera_nco_ii_181_vs2do2i_tb (tb)
  > nco_ii_0 in if_nco (rtl) (rtl) (rtl)
  > nco_ii_0 in if_nco (rtl) (rtl) (rtl)
[+] if_nco_altera_nco_ii_181_vs2do2i_tb (top)
  Architectures:
  {+} tb
    Subcomponent hierarchy:
    |-> u1: if_nco_altera_nco_ii_181_vs2do2i
  Instantiated as:
[+] instantiated_with_wrong_parameters_error_see_comment_above
  Instantiated as:
  > f2s_width_check in hps_platform_altera_arria10_hps_181_tgjwrna
  > s2f_width_check in hps_platform_altera_arria10_hps_181_tgjwrna
  > f2s_width_check in hps_platform_altera_arria10_hps_181_4e3tupq
  > s2f_width_check in hps_platform_altera_arria10_hps_181_4e3tupq
  > inbitspersymbol_check in hps_platform_altera_avalon_st_adapter_181_ynq6atq
  > inusepackets_check in hps_platform_altera_avalon_st_adapter_181_ynq6atq
  > indatawidth_check in hps_platform_altera_avalon_st_adapter_181_ynq6atq
  > inchannelwidth_check in hps_platform_altera_avalon_st_adapter_181_ynq6atq
  > inerrorwidth_check in hps_platform_altera_avalon_st_adapter_181_ynq6atq
  > inuseemptyport_check in hps_platform_altera_avalon_st_adapter_181_ynq6atq
  > inusevalid_check in hps_platform_altera_avalon_st_adapter_181_ynq6atq
  > inuseready_check in hps_platform_altera_avalon_st_adapter_181_ynq6atq
  > inreadylatency_check in hps_platform_altera_avalon_st_adapter_181_ynq6atq
  > outdatawidth_check in hps_platform_altera_avalon_st_adapter_181_ynq6atq
  > outchannelwidth_check in hps_platform_altera_avalon_st_adapter_181_ynq6atq
  > outerrorwidth_check in hps_platform_altera_avalon_st_adapter_181_ynq6atq
  > outuseemptyport_check in hps_platform_altera_avalon_st_adapter_181_ynq6atq
  > outusevalid_check in hps_platform_altera_avalon_st_adapter_181_ynq6atq
  > outuseready_check in hps_platform_altera_avalon_st_adapter_181_ynq6atq
  > outreadylatency_check in hps_platform_altera_avalon_st_adapter_181_ynq6atq
  > mem_type_check in hps_platform_altera_voltage_sensor_181_lqrtvma
  > f2s_width_check in hps_platform_altera_arria10_hps_180_mbrwpxy
  > s2f_width_check in hps_platform_altera_arria10_hps_180_mbrwpxy
  > inbitspersymbol_check in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
  > inusepackets_check in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
  > indatawidth_check in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
  > inchannelwidth_check in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
  > inerrorwidth_check in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
  > inuseemptyport_check in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
  > inusevalid_check in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
  > inuseready_check in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
  > inreadylatency_check in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
  > outdatawidth_check in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
  > outchannelwidth_check in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
  > outerrorwidth_check in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
  > outuseemptyport_check in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
  > outusevalid_check in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
  > outuseready_check in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
  > outreadylatency_check in hps_platform_altera_avalon_st_adapter_180_s4hdtvi
[+] interpolation_cic
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> combs: add_sub  (rtl)
    |-> integrators: add_sub  (rtl)
    |-> shifter: pipelined_log_shifter  (rtl)
  Instantiated as:
  > CH1_INTERP in dac_src_mgmt (rtl)
  > CH2_INTERP in dac_src_mgmt (rtl)
  > DUT in interpolation_cic_tb (testbench)
  > CH2_INTERP in loc_gs_gen_tb (testbench)
  > CH2_INTERP in m_b_gen_tb (testbench)
[+] interpolation_cic_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: interpolation_cic  (rtl)
  Instantiated as:
[+] interrogateAA
  Architectures:
  {+} fsm
  {+} fsm
    Subcomponent hierarchy:
  Instantiated as:
  > interrogateAA_1 in pulse_timer (struct) (struct)
  > U_0 in pulse_timer (struct) (struct)
[+] iopll_bootstrap
  Instantiated as:
  > inst_iopll_bootstrap in altera_emif_arch_nf_pll
  > inst_iopll_bootstrap in altera_emif_arch_nf_pll
[+] jtag
  Instantiated as:
  > jtag_inst in altera_chip_id_a10
  > jtag_inst in altera_chip_id_a10
[+] loc_9717_gen
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> nco_150hz: nco  (rtl)
    |-> nco_90hz: nco  (rtl)
    |-> loc_mult_90hz: mult_sign_unsign  (rtl)
    |-> loc_mult_150hz: mult_sign_unsign  (rtl)
  Instantiated as:
  > DUT in loc_9717_gen_tb (sim)
[+] loc_9717_gen_tb (top)
  Architectures:
  {+} sim
    Subcomponent hierarchy:
    |-> DUT: loc_9717_gen  (rtl)
  Instantiated as:
[+] loc_gs_gen
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> nco_150hz: nco  (rtl)
    |-> nco_90hz: nco  (rtl)
    |-> loc_mult_90hz: mult_sign_unsign  (rtl)
    |-> loc_mult_150hz: mult_sign_unsign  (rtl)
    |-> gs_mult_90hz: mult_sign_unsign  (rtl)
    |-> gs_mult_150hz: mult_sign_unsign  (rtl)
    |-> ident_gen_1: ident_gen  (rtl)
  Instantiated as:
  > loc_gs_gen_1 in navcomm_source_top (rtl)
  > loc_gs_gen_1 in mode_select_tb (testbench)
  > DUT in loc_gs_gen_tb (testbench)
[+] loc_gs_gen_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: loc_gs_gen  (rtl)
    |-> CH2_INTERP: interpolation_cic  (rtl)
    |-> CH2_OS: oversampler  (rtl)
    |-> if_gen_1: nco  (rtl)
    |-> mult_unsign_1: mult_sign_unsign  (rtl)
  Instantiated as:
[+] m_b_gen
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> AM_MOD: mult_sign_unsign  (rtl)
    |-> nco_400hz: nco_core  (rtl)
    |-> nco_1300hz: nco_core  (rtl)
    |-> nco_3000hz: nco_core  (rtl)
  Instantiated as:
  > m_b_gen_1 in navcomm_source_top (rtl)
  > m_b_gen_1 in mode_select_tb (testbench)
  > DUT in m_b_gen_tb (testbench)
[+] m_b_gen_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: m_b_gen  (rtl)
    |-> CH2_INTERP: interpolation_cic  (rtl)
    |-> CH2_OS: oversampler  (rtl)
    |-> if_gen_1: nco  (rtl)
    |-> mult_unsign_1: mult_sign_unsign  (rtl)
  Instantiated as:
[+] meas_fifo_ram_32x16k
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> dual_port_ram_1: dual_port_ram  (rtl) (rtl)
    |-> dual_port_ram_2: dual_port_ram  (rtl) (rtl)
  Instantiated as:
  > DUT in meas_fifo_ram_32x16k_tb (testbench)
[+] meas_fifo_ram_32x16k_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: meas_fifo_ram_32x16k  (rtl)
  Instantiated as:
[+] measurement_fifo
  Architectures:
  {+} rtl
  {+} rtl
    Subcomponent hierarchy:
    |-> measurement_fifo_ctrl_1: measurement_fifo_ctrl  (rtl) (rtl)
    |-> dual_port_ram_1: dual_port_ram  (rtl) (rtl)
    |-> measurement_fifo_ctrl_1: measurement_fifo_ctrl  (rtl) (rtl)
    |-> dual_port_ram_1: dual_port_ram  (rtl) (rtl)
  Instantiated as:
  > measurement_fifo_0 in hps_platform (rtl) (rtl) (rtl)
  > measurement_fifo_1 in measurement_fifo_tb (behavioral)
[+] measurement_fifo_ctrl
  Architectures:
  {+} rtl
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > measurement_fifo_ctrl_1 in measurement_fifo (rtl) (rtl)
  > measurement_fifo_ctrl_1 in measurement_fifo (rtl) (rtl)
[+] measurement_fifo_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> measurement_fifo_1: measurement_fifo  (rtl) (rtl)
  Instantiated as:
[+] mem_array_abphy
  Instantiated as:
  > mem_array_abphy_inst in altera_emif_arch_nf_io_tiles_abphy
  > mem_array_abphy_inst in altera_emif_arch_nf_io_tiles_abphy
[+] memory_pointer_controller
  Instantiated as:
  > reorder_memory_pointer_controller in altera_merlin_reorder_memory
  > reorder_memory_pointer_controller in altera_merlin_reorder_memory
[+] mixer_freq (top)
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
[+] mode_c_reply_gen
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > mode_c_reply_gen_1 in xpdr_source_top (rtl)
  > mode_c_reply_gen_1 in pulse_encoder_top (rtl)
  > DUT in mode_c_reply_gen_tb (behavioral)
[+] mode_c_reply_gen_ORIGINAL
  Architectures:
  {+} fsm
    Subcomponent hierarchy:
  Instantiated as:
  > mode_c_reply_gen_ORIGINAL_1 in mode_c_reply_gen_tb (behavioral)
[+] mode_c_reply_gen_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> DUT: mode_c_reply_gen  (rtl)
    |-> mode_c_reply_gen_ORIGINAL_1: mode_c_reply_gen_ORIGINAL  (fsm)
  Instantiated as:
[+] mode_s_interr_dec (top)
  Architectures:
  {+} arc
    Subcomponent hierarchy:
  Instantiated as:
[+] mode_s_interr_dec_new
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > DUT in mode_s_interr_dec_new_tb (behavioral)
  > mode_s_interr_dec_new_1 in pulse_decoder (rtl) (rtl)
  > mode_s_interr_dec_new_1 in pulse_decoder (rtl) (rtl)
[+] mode_s_interr_dec_new_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> mode_s_interr_det_1: mode_s_interr_det  (rtl)
    |-> DUT: mode_s_interr_dec_new  (rtl)
  Instantiated as:
[+] mode_s_interr_det
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > mode_s_interr_det_1 in mode_s_interr_dec_new_tb (behavioral)
  > mode_s_interr_det_1 in mode_s_interr_det_new_tb (behavioral)
  > MODE_S_INTERR_DETECTOR in pulse_decoder (rtl) (rtl)
[+] mode_s_interr_det_new
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > DUT in mode_s_interr_det_new_tb (behavioral)
  > mode_s_interr_det_new_1 in pulse_decoder (rtl) (rtl)
[+] mode_s_interr_det_new_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> DUT: mode_s_interr_det_new  (rtl)
    |-> mode_s_interr_det_1: mode_s_interr_det  (rtl)
  Instantiated as:
[+] mode_s_reply_dec
  Architectures:
  {+} rtl
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > DUT in mode_s_reply_dec_tb (testbench)
  > MODE_S_REPLY_DECODER in pulse_decoder (rtl) (rtl)
  > MODE_S_REPLY_DECODER in pulse_decoder (rtl) (rtl)
[+] mode_s_reply_dec_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: mode_s_reply_dec  (rtl) (rtl)
    |-> DUT2: mode_s_reply_det  (rtl)
  Instantiated as:
[+] mode_s_reply_det
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > DUT2 in mode_s_reply_dec_tb (testbench)
  > MODE_S_REPLY_DETECTOR in pulse_decoder (rtl) (rtl)
  > MODE_S_REPLY_DETECTOR in pulse_decoder (rtl) (rtl)
[+] mode_select
  Instantiated as:
  > DUT in mode_select_tb (testbench)
[+] mode_select_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: mode_select
    |-> ident_gen_1: ident_gen  (rtl)
    |-> loc_gs_gen_1: loc_gs_gen  (rtl)
    |-> m_b_gen_1: m_b_gen  (rtl)
    |-> selcal_gen_1: selcal_gen  (rtl)
    |-> vor_gen_1: vor_gen  (rtl)
  Instantiated as:
[+] moving_avg
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > DUT in moving_avg_tb (behavioral)
  > moving_avg_1 in fsk_detect_top (arch)
  > FREQ_AVERAGE in uat_rx_demod (rtl)
[+] moving_avg_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> DUT: moving_avg  (rtl)
  Instantiated as:
[+] mrb_timer_new
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > mrb_timer_new_1 in tacan_freq_gen (rtl)
[+] mrb_trigger (top)
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
[+] mult_sign_unsign
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > MIX in if_gen (rtl)
  > OOK_MOD in ident_gen (rtl)
  > loc_mult_90hz in loc_9717_gen (rtl)
  > loc_mult_150hz in loc_9717_gen (rtl)
  > loc_mult_90hz in loc_gs_gen (rtl)
  > loc_mult_150hz in loc_gs_gen (rtl)
  > gs_mult_90hz in loc_gs_gen (rtl)
  > gs_mult_150hz in loc_gs_gen (rtl)
  > mult_unsign_1 in loc_gs_gen_tb (testbench)
  > DUT in mult_sign_unsign_tb (testbench)
  > AM_MOD in m_b_gen (rtl)
  > mult_unsign_1 in m_b_gen_tb (testbench)
  > AM_MOD_A in selcal_gen (rtl)
  > AM_MOD_B in selcal_gen (rtl)
  > AM_MOD_BEAR in vor_gen (rtl)
  > AM_MOD_9960 in vor_gen (rtl)
[+] mult_sign_unsign_fm (top)
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
[+] mult_sign_unsign_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: mult_sign_unsign  (rtl)
  Instantiated as:
[+] mult_unsign
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > DUT in mult_unsign_tb (testbench)
[+] mult_unsign_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: mult_unsign  (rtl)
  Instantiated as:
[+] navcomm_source_top
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> loc_gs_gen_1: loc_gs_gen  (rtl)
    |-> m_b_gen_1: m_b_gen  (rtl)
    |-> vor_gen_1: vor_gen  (rtl)
    |-> TEST_WAVE_GEN: test_sig_gen  (rtl)
    |-> selcal_gen_1: selcal_gen  (rtl)
  Instantiated as:
  > navcomm_source_top_1 in transmit_top (rtl)
[+] nco
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> VOR_NCO_LUT: data_lut  (arch) (arch) (sim)
  Instantiated as:
  > GEN_1020HZ in ident_gen (rtl)
  > nco_150hz in loc_9717_gen (rtl)
  > nco_90hz in loc_9717_gen (rtl)
  > nco_150hz in loc_gs_gen (rtl)
  > nco_90hz in loc_gs_gen (rtl)
  > if_gen_1 in loc_gs_gen_tb (testbench)
  > if_gen_1 in m_b_gen_tb (testbench)
  > gen_30hz_var in vor_gen (rtl)
  > gen_9960hz in vor_gen (rtl)
  > DUT in nco_tb (testbench)
[+] nco_core
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> NCO_IP_CORE: if_nco  (rtl) (rtl) (rtl)
  Instantiated as:
  > nco_400hz in m_b_gen (rtl)
  > nco_1300hz in m_b_gen (rtl)
  > nco_3000hz in m_b_gen (rtl)
  > nco_core_1 in selcal_gen (rtl)
  > nco_core_2 in selcal_gen (rtl)
[+] nco_fm
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> VOR_NCO_LUT: data_lut  (arch) (arch) (sim)
  Instantiated as:
  > gen_30hz_ref in vor_gen (rtl)
[+] nco_lut
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > SIN_COS_LUT in upconverter (arch)
[+] nco_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: nco  (rtl)
  Instantiated as:
[+] oversampler
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > CH1_OS in dac_src_mgmt (rtl)
  > CH2_OS in dac_src_mgmt (rtl)
  > CH3_OS in dac_src_mgmt (rtl)
  > CH2_OS in loc_gs_gen_tb (testbench)
  > CH2_OS in m_b_gen_tb (testbench)
[+] peak_detect
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > DUT in peak_detect_tb (behavioral)
  > peak_detect_1 in pulse_decoder (rtl) (rtl)
[+] peak_detect_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> DUT: peak_detect  (rtl)
  Instantiated as:
[+] phi_diff
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > PHASE_2_FREQ in uat_rx_demod (rtl)
[+] phi_diff2
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > PH_2_FREQ in rx_dsp_top (rtl)
  > PH_2_FREQ in rx_dsp_top_lf (rtl)
  > phi_diff2_1 in fsk_detect_top (arch)
  > DUT2 in theta_gen_tb (testbench)
[+] pipelined_log_shifter
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > shifter in decimation_cic (rtl)
  > shifter in interpolation_cic (rtl)
[+] power_detect
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > PWR_DET in fsk_detect_top (arch)
  > PWR_DET in uat_rx_demod (rtl)
[+] pulse_decoder
  Architectures:
  {+} rtl
  {+} rtl
    Subcomponent hierarchy:
    |-> data_fifo_1: data_fifo  (rtl)
    |-> data_fifo_2: data_fifo  (rtl)
    |-> peak_detect_1: peak_detect  (rtl)
    |-> atc_interr_detect_1: atc_interr_detect  (rtl)
    |-> mode_s_interr_det_new_1: mode_s_interr_det_new  (rtl)
    |-> mode_s_interr_dec_new_1: mode_s_interr_dec_new  (rtl)
    |-> ATC_WINDOW: ATCwindow  (rtl)
    |-> ATC_REPLY_DETECTOR: ATC_reply  (rtl)
    |-> MODE_S_REPLY_DETECTOR: mode_s_reply_det  (rtl)
    |-> MODE_S_REPLY_DECODER: mode_s_reply_dec  (rtl) (rtl)
    |-> TACAN_DET: tacan_detect  (rtl)
    |-> REPLY_WINDOW: reply_window  (fsm)
    |-> tacan_reply_det_new_1: tacan_reply_det_new  (rtl)
    |-> data_fifo_1: data_fifo  (rtl)
    |-> data_fifo_2: data_fifo  (rtl)
    |-> atc_interr_detect_1: atc_interr_detect  (rtl)
    |-> MODE_S_INTERR_DETECTOR: mode_s_interr_det  (rtl)
    |-> mode_s_interr_dec_new_1: mode_s_interr_dec_new  (rtl)
    |-> ATC_WINDOW: ATCwindow  (rtl)
    |-> ATC_REPLY_DETECTOR: ATC_reply  (rtl)
    |-> MODE_S_REPLY_DETECTOR: mode_s_reply_det  (rtl)
    |-> MODE_S_REPLY_DECODER: mode_s_reply_dec  (rtl) (rtl)
    |-> TACAN_DET: tacan_detect  (rtl)
    |-> REPLY_WINDOW: reply_window  (fsm)
    |-> TACAN_REPLY_DETECT: tacan_reply_det  (rtl)
  Instantiated as:
  > pulse_decoder_1 in receiver_top (rtl)
[+] pulse_detect (top)
  Architectures:
  {+} fsm
    Subcomponent hierarchy:
  Instantiated as:
[+] pulse_encoder_top (top)
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> ext_trigger_1: ext_trigger  (struct)
    |-> carb_1: carb  (rtl)
    |-> tacan_freq_gen_1: tacan_freq_gen  (rtl)
    |-> mode_c_reply_gen_1: mode_c_reply_gen  (rtl)
  Instantiated as:
[+] pulse_test
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > TEST_PULSE in dac_src_mgmt (rtl)
  > DUT in pulse_test_tb (testbench)
[+] pulse_test_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: pulse_test  (rtl)
  Instantiated as:
[+] pulse_timer
  Architectures:
  {+} struct
  {+} struct
    Subcomponent hierarchy:
    |-> MRB_trigger_1: MRB_trigger  (fsm)
    |-> ARB_trigger_1: ARB_trigger  (fsm)
    |-> interrogateAA_1: interrogateAA  (fsm) (fsm)
    |-> tacan_ident_1: tacan_ident  (fsm) (rtl)
    |-> U_21: ARB_trigger  (fsm)
    |-> U_20: MRB_trigger  (fsm)
    |-> U_0: interrogateAA  (fsm) (fsm)
    |-> U_5: tacan_ident  (fsm) (rtl)
  Instantiated as:
  > pulse_timer_1 in ext_trigger (struct)
[+] pwm_control
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > DUT in pwm_control_tb (testbench)
[+] pwm_control_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: pwm_control  (rtl)
  Instantiated as:
[+] quadrature_mixer
  Architectures:
  {+} arch
    Subcomponent hierarchy:
    |-> U_1: IQ_DDS  (arch)
    |-> U_2: complex_mult  (arch)
  Instantiated as:
  > COMPLEX_MIX in rx_dsp_top (rtl)
  > COMPLEX_MIX in rx_dsp_top_lf (rtl)
  > COMPLEX_MIX in uat_rx_demod (rtl)
[+] range_delay
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > range_delay_1 in tx_trigger (rtl)
[+] range_sweep
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > DUT in range_sweep_tb (testbench)
  > range_sweep_1 in tx_trigger (rtl)
[+] range_sweep_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: range_sweep  (rtl)
    |-> discrete_csm_1: discrete_csm  (rtl)
  Instantiated as:
[+] receiver_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> DUT: rx_dsp_top_lf  (rtl)
  Instantiated as:
[+] receiver_top
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> rx_dsp_top_1: rx_dsp_top  (rtl)
    |-> rx_dsp_top_lf_1: rx_dsp_top_lf  (rtl)
    |-> pulse_decoder_1: pulse_decoder  (rtl) (rtl)
  Instantiated as:
  > receiver_top_1 in rx_tx_top (rtl)
[+] reply_window
  Architectures:
  {+} fsm
    Subcomponent hierarchy:
  Instantiated as:
  > REPLY_WINDOW in pulse_decoder (rtl) (rtl)
  > REPLY_WINDOW in pulse_decoder (rtl) (rtl)
[+] rf_ad7682_ctrl (top)
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> ad7689_driver_1: ad7689_driver  (rtl)
  Instantiated as:
[+] rx_dsp_top
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> COARSE_MIX: coarse_mixer  (arch)
    |-> HALF_BAND_FILT: HBF  (arch)
    |-> COMPLEX_MIX: quadrature_mixer  (arch)
    |-> CIC_FILT: CIC_DEC  (arch)
    |-> SCF_FILT: SCF  (arch)
    |-> CORDIC: CORDIC_R2P  (arch)
    |-> PH_2_FREQ: phi_diff2  (arch)
  Instantiated as:
  > rx_dsp_top_1 in receiver_top (rtl)
[+] rx_dsp_top_lf
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> COARSE_MIX: coarse_mixer  (arch)
    |-> COMPLEX_MIX: quadrature_mixer  (arch)
    |-> CIC_FILT_I: decimation_cic  (rtl)
    |-> CIC_FILT_Q: decimation_cic  (rtl)
    |-> SCF_FILT: SCF  (arch)
    |-> CORDIC: CORDIC_R2P  (arch)
    |-> CORDIC_2: vector_cordic  (rtl)
    |-> PH_2_FREQ: phi_diff2  (arch)
  Instantiated as:
  > DUT in receiver_tb (behavioral)
  > rx_dsp_top_lf_1 in receiver_top (rtl)
[+] rx_tx_top
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> receiver_top_1: receiver_top  (rtl)
    |-> transmit_top_1: transmit_top  (rtl)
  Instantiated as:
  > rx_tx_top_1 in firefly_fpga_top (rtl)
[+] s2f_rl_adp
  Instantiated as:
  > s2f_rl_adp_ins in twentynm_hps_rl_interface_hps2fpga
  > s2f_rl_adp_inst in twentynm_hps_rl_interface_hps2fpga_light_weight
  > s2f_rl_adp_ins in twentynm_hps_rl_interface_hps2fpga
  > s2f_rl_adp_inst in twentynm_hps_rl_interface_hps2fpga_light_weight
[+] sample_sync
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > SYNCH in fsk_demod_top (rtl)
  > SAMPLER in uat_rx_demod (rtl)
[+] selcal_gen
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> AM_MOD_A: mult_sign_unsign  (rtl)
    |-> AM_MOD_B: mult_sign_unsign  (rtl)
    |-> nco_core_1: nco_core  (rtl)
    |-> nco_core_2: nco_core  (rtl)
  Instantiated as:
  > selcal_gen_1 in navcomm_source_top (rtl)
  > selcal_gen_1 in mode_select_tb (testbench)
  > DUT in selcal_gen_tb (testbench)
[+] selcal_gen_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: selcal_gen  (rtl)
  Instantiated as:
[+] sequencer
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > sequencer_1 in tacan_freq_gen (rtl)
  > sequencer_2 in tacan_freq_gen (rtl)
[+] sop_reg
  Instantiated as:
  > sop in if_nco_altera_nco_ii_181_vs2do2i
  > sop in if_nco_altera_nco_ii_181_vs2do2i
[+] spi_master
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > DUT_MASTER_00 in spi_master_tb (testbench)
  > DUT_MASTER_01 in spi_master_tb (testbench)
  > DUT_MASTER_10 in spi_master_tb (testbench)
  > DUT_MASTER_11 in spi_master_tb (testbench)
[+] spi_master_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT_MASTER_00: spi_master  (rtl)
    |-> DUT_SLAVE_00: spi_slave  (rtl)
    |-> DUT_MASTER_01: spi_master  (rtl)
    |-> DUT_SLAVE_01: spi_slave  (rtl)
    |-> DUT_MASTER_10: spi_master  (rtl)
    |-> DUT_SLAVE_10: spi_slave  (rtl)
    |-> DUT_MASTER_11: spi_master  (rtl)
    |-> DUT_SLAVE_11: spi_slave  (rtl)
  Instantiated as:
[+] spi_slave
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > DUT_SLAVE_00 in spi_master_tb (testbench)
  > DUT_SLAVE_01 in spi_master_tb (testbench)
  > DUT_SLAVE_10 in spi_master_tb (testbench)
  > DUT_SLAVE_11 in spi_master_tb (testbench)
[+] symmetric_fir (top)
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
[+] sysinfo
  Architectures:
  {+} rtl
  {+} rtl
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > system_info_0 in hps_platform_system_info_subsys_10_siwlkji (rtl)
  > system_info_0 in hps_platform_system_info_subsys_10_ieibhaa (rtl)
[+] tacan_ce_gen
  Architectures:
  {+} struct
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > tacan_ce_gen_1 in tacan_freq_gen (rtl)
  > tacan_ce_gen_1 in tacan_wave_sel_tb (behavioral)
[+] tacan_detect
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > TACAN_DET in pulse_decoder (rtl) (rtl)
  > TACAN_DET in pulse_decoder (rtl) (rtl)
[+] tacan_freq_gen
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> tacan_wave_sel_1: tacan_wave_sel  (rtl)
    |-> tacan_ce_gen_1: tacan_ce_gen  (struct) (arch)
    |-> sequencer_1: sequencer  (arch)
    |-> sequencer_2: sequencer  (arch)
    |-> tacan_lut_1: tacan_lut  (arch)
    |-> mrb_timer_new_1: mrb_timer_new  (rtl)
    |-> arb_timer_new_1: arb_timer_new  (rtl)
  Instantiated as:
  > tacan_freq_gen_1 in pulse_encoder_top (rtl)
  > DUT in tacan_freq_gen_tb (behavioral)
[+] tacan_freq_gen_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> DUT: tacan_freq_gen  (rtl)
    |-> MRB_trigger_1: MRB_trigger  (fsm)
    |-> ARB_trigger_1: ARB_trigger  (fsm)
  Instantiated as:
[+] tacan_ident
  Architectures:
  {+} fsm
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > tacan_ident_1 in pulse_timer (struct) (struct)
  > U_5 in pulse_timer (struct) (struct)
[+] tacan_lut
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > tacan_lut_1 in tacan_freq_gen (rtl)
[+] tacan_reply_det
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > TACAN_REPLY_DETECT in pulse_decoder (rtl) (rtl)
[+] tacan_reply_det_new
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > tacan_reply_det_new_1 in pulse_decoder (rtl) (rtl)
[+] tacan_wave_sel
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > tacan_wave_sel_1 in tacan_freq_gen (rtl)
  > DUT in tacan_wave_sel_tb (behavioral)
[+] tacan_wave_sel_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> tacan_ce_gen_1: tacan_ce_gen  (struct) (arch)
    |-> DUT: tacan_wave_sel  (rtl)
  Instantiated as:
[+] tacanpll (top)
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> tacanpll_inst: tacanpll_0002
  Instantiated as:
[+] tacanpll_0002
  Instantiated as:
  > tacanpll_inst in tacanpll (rtl)
[+] test_nco_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: if_nco  (rtl) (rtl) (rtl)
  Instantiated as:
[+] test_sig_gen
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> TONE_GEN: if_gen  (rtl)
  Instantiated as:
  > TEST_WAVE_GEN in navcomm_source_top (rtl)
[+] theta_gen
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > theta_gen_1 in uat_top (rtl)
  > theta_gen_1 in uat_tx_tb (behavioral)
  > theta_gen_1 in fsk_demod_top_tb (testbench)
  > DUT in theta_gen_tb (testbench)
  > ANGLE_GEN in uat_tx_mod (arch)
[+] theta_gen_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: theta_gen  (rtl)
    |-> DUT2: phi_diff2  (arch)
    |-> DUT3: cordic_p2r
  Instantiated as:
[+] ticktimer_ctrl
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > ticktimer_ctrl_1 in firefly_fpga_top (rtl)
  > DUT in ticktimer_ctrl_tb (behavioral)
[+] ticktimer_ctrl_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> DUT: ticktimer_ctrl  (rtl)
  Instantiated as:
[+] time_trigger
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > time_trigger_1 in tx_trigger (rtl)
[+] transmit_top
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> xpdr_source_top_1: xpdr_source_top  (rtl)
    |-> navcomm_source_top_1: navcomm_source_top  (rtl)
    |-> dac_src_mgmt_1: dac_src_mgmt  (rtl)
  Instantiated as:
  > transmit_top_1 in rx_tx_top (rtl)
[+] twentynm_clkena
  Instantiated as:
  > emif_usr_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > emif_usr_half_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > emif_usr_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > emif_usr_half_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > emif_usr_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > emif_usr_extra_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > emif_usr_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > afi_half_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > afi_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > clkena in altera_oct_um_fsm
  > emif_usr_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > emif_usr_half_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > emif_usr_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > emif_usr_half_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > emif_usr_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > emif_usr_extra_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > emif_usr_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > afi_half_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > afi_clk_buf in altera_emif_arch_nf_core_clks_rsts
  > clkena in altera_oct_um_fsm
[+] twentynm_ddio_in
  Instantiated as:
  > buffer_data_in_fr_ddio in altera_gpio_one_bit
  > buffer_data_in_hr_ddio_0 in altera_gpio_one_bit
  > buffer_data_in_hr_ddio_1 in altera_gpio_one_bit
  > buffer_data_in_fr_ddio in altera_gpio_one_bit
  > buffer_data_in_hr_ddio_0 in altera_gpio_one_bit
  > buffer_data_in_hr_ddio_1 in altera_gpio_one_bit
  > buffer_data_in_fr_ddio in altera_gpio_one_bit
  > buffer_data_in_hr_ddio_0 in altera_gpio_one_bit
  > buffer_data_in_hr_ddio_1 in altera_gpio_one_bit
  > buffer_data_in_fr_ddio in altera_gpio_one_bit
  > buffer_data_in_hr_ddio_0 in altera_gpio_one_bit
  > buffer_data_in_hr_ddio_1 in altera_gpio_one_bit
[+] twentynm_ddio_out
  Instantiated as:
  > iodout_hr_ddio_0 in altera_gpio_one_bit
  > iodout_hr_ddio_1 in altera_gpio_one_bit
  > fr_out_data_ddio in altera_gpio_one_bit
  > oe_in_hr_ddio in altera_gpio_one_bit
  > iodout_hr_ddio_0 in altera_gpio_one_bit
  > iodout_hr_ddio_1 in altera_gpio_one_bit
  > fr_out_data_ddio in altera_gpio_one_bit
  > oe_in_hr_ddio in altera_gpio_one_bit
  > iodout_hr_ddio_0 in altera_gpio_one_bit
  > iodout_hr_ddio_1 in altera_gpio_one_bit
  > fr_out_data_ddio in altera_gpio_one_bit
  > oe_in_hr_ddio in altera_gpio_one_bit
  > iodout_hr_ddio_0 in altera_gpio_one_bit
  > iodout_hr_ddio_1 in altera_gpio_one_bit
  > fr_out_data_ddio in altera_gpio_one_bit
  > oe_in_hr_ddio in altera_gpio_one_bit
[+] twentynm_hps_interface_boot_from_fpga
  Instantiated as:
  > boot_from_fpga in hps_platform_altera_arria10_interface_generator_140_v2xnp4q
  > boot_from_fpga in hps_platform_altera_arria10_interface_generator_140_vassg6i
[+] twentynm_hps_interface_clocks_resets
  Instantiated as:
  > clocks_resets in hps_platform_altera_arria10_interface_generator_140_v2xnp4q
  > clocks_resets in hps_platform_altera_arria10_interface_generator_140_vassg6i
[+] twentynm_hps_interface_dbg_apb
  Instantiated as:
  > debug_apb in hps_platform_altera_arria10_interface_generator_140_v2xnp4q
  > debug_apb in hps_platform_altera_arria10_interface_generator_140_vassg6i
[+] twentynm_hps_interface_ddr
  Instantiated as:
  > refatom in hps_emif_interface_to_ddr
  > refatom in hps_emif_interface_to_ddr
[+] twentynm_hps_interface_fpga2hps
  Instantiated as:
  > fpga2hps_rl in twentynm_hps_rl_interface_fpga2hps
  > fpga2hps_rl in twentynm_hps_rl_interface_fpga2hps
[+] twentynm_hps_interface_fpga2sdram
  Instantiated as:
  > fpga2sdram_0_instance in twentynm_hps_rl_mode0_fpga2sdram
  > fpga2sdram_1_instance in twentynm_hps_rl_mode1_fpga2sdram
  > fpga2sdram_2_instance in twentynm_hps_rl_mode2_fpga2sdram
  > fpga2sdram_3_instance in twentynm_hps_rl_mode3_fpga2sdram
  > fpga2sdram_0es_instance in twentynm_hps_rl_mode0es_fpga2sdram
  > fpga2sdram_1es_instance in twentynm_hps_rl_mode1es_fpga2sdram
  > fpga2sdram_0_instance in twentynm_hps_rl_mode0_fpga2sdram
  > fpga2sdram_1_instance in twentynm_hps_rl_mode1_fpga2sdram
  > fpga2sdram_2_instance in twentynm_hps_rl_mode2_fpga2sdram
  > fpga2sdram_3_instance in twentynm_hps_rl_mode3_fpga2sdram
  > fpga2sdram_0es_instance in twentynm_hps_rl_mode0es_fpga2sdram
  > fpga2sdram_1es_instance in twentynm_hps_rl_mode1es_fpga2sdram
[+] twentynm_hps_interface_hps2fpga
  Instantiated as:
  > hps2fpga_rl in twentynm_hps_rl_interface_hps2fpga
  > hps2fpga_rl in twentynm_hps_rl_interface_hps2fpga
[+] twentynm_hps_interface_hps2fpga_light_weight
  Instantiated as:
  > hps2fpga_lw_rl in twentynm_hps_rl_interface_hps2fpga_light_weight
  > hps2fpga_lw_rl in twentynm_hps_rl_interface_hps2fpga_light_weight
[+] twentynm_hps_interface_interrupts
  Instantiated as:
  > interrupts in hps_platform_altera_arria10_interface_generator_140_v2xnp4q
  > interrupts in hps_platform_altera_arria10_interface_generator_140_vassg6i
[+] twentynm_hps_interface_mpu_event_standby
  Instantiated as:
  > mpu_events in hps_platform_altera_arria10_interface_generator_140_v2xnp4q
  > mpu_events in hps_platform_altera_arria10_interface_generator_140_vassg6i
[+] twentynm_hps_interface_peripheral_emac
  Instantiated as:
  > peripheral_emac0 in hps_platform_altera_arria10_interface_generator_140_v2xnp4q
  > peripheral_emac1 in hps_platform_altera_arria10_interface_generator_140_v2xnp4q
[+] twentynm_hps_interface_peripheral_i2c
  Instantiated as:
  > peripheral_i2c0 in hps_platform_altera_arria10_interface_generator_140_v2xnp4q
  > peripheral_i2c1 in hps_platform_altera_arria10_interface_generator_140_v2xnp4q
[+] twentynm_hps_interface_tpiu_trace
  Instantiated as:
  > peripheral_trace in hps_platform_altera_arria10_interface_generator_140_v2xnp4q
[+] twentynm_hps_peripheral_emac
  Instantiated as:
  > phery_emac0 in hps_platform_altera_arria10_interface_generator_140_d2sltni
  > phery_emac1 in hps_platform_altera_arria10_interface_generator_140_d2sltni
[+] twentynm_hps_peripheral_gpio
  Instantiated as:
  > gpio in hps_platform_altera_arria10_interface_generator_140_r6bwoey
  > gpio in hps_platform_altera_arria10_interface_generator_140_d2sltni
[+] twentynm_hps_peripheral_i2c
  Instantiated as:
  > phery_i2c1 in hps_platform_altera_arria10_interface_generator_140_d2sltni
[+] twentynm_hps_peripheral_qspi
  Instantiated as:
  > phery_qspi in hps_platform_altera_arria10_interface_generator_140_d2sltni
[+] twentynm_hps_peripheral_sdmmc
  Instantiated as:
  > phery_sdmmc in hps_platform_altera_arria10_interface_generator_140_r6bwoey
  > phery_sdmmc in hps_platform_altera_arria10_interface_generator_140_d2sltni
[+] twentynm_hps_peripheral_spi_master
  Instantiated as:
  > phery_spim0 in hps_platform_altera_arria10_interface_generator_140_r6bwoey
  > phery_spim1 in hps_platform_altera_arria10_interface_generator_140_r6bwoey
  > phery_spim0 in hps_platform_altera_arria10_interface_generator_140_d2sltni
  > phery_spim1 in hps_platform_altera_arria10_interface_generator_140_d2sltni
[+] twentynm_hps_peripheral_spi_slave
  Instantiated as:
  > phery_spis0 in hps_platform_altera_arria10_interface_generator_140_r6bwoey
  > phery_spis0 in hps_platform_altera_arria10_interface_generator_140_d2sltni
[+] twentynm_hps_peripheral_uart
  Instantiated as:
  > phery_uart0 in hps_platform_altera_arria10_interface_generator_140_r6bwoey
  > phery_uart1 in hps_platform_altera_arria10_interface_generator_140_r6bwoey
  > phery_uart0 in hps_platform_altera_arria10_interface_generator_140_d2sltni
  > phery_uart1 in hps_platform_altera_arria10_interface_generator_140_d2sltni
[+] twentynm_hps_rl_interface_fpga2hps
  Instantiated as:
  > fpga2hps in hps_platform_altera_arria10_interface_generator_140_v2xnp4q
  > fpga2hps in hps_platform_altera_arria10_interface_generator_140_vassg6i
[+] twentynm_hps_rl_interface_hps2fpga
  Instantiated as:
  > hps2fpga in hps_platform_altera_arria10_interface_generator_140_v2xnp4q
  > hps2fpga in hps_platform_altera_arria10_interface_generator_140_vassg6i
[+] twentynm_hps_rl_interface_hps2fpga_light_weight
  Instantiated as:
  > hps2fpga_light_weight in hps_platform_altera_arria10_interface_generator_140_v2xnp4q
  > hps2fpga_light_weight in hps_platform_altera_arria10_interface_generator_140_vassg6i
[+] twentynm_hps_rl_mode0_fpga2sdram
  Instantiated as:
  > f2sdram in hps_platform_altera_arria10_interface_generator_140_v2xnp4q
  > f2sdram in hps_platform_altera_arria10_interface_generator_140_vassg6i
[+] twentynm_hps_rl_mode0es_fpga2sdram (top)
  Instantiated as:
[+] twentynm_hps_rl_mode1_fpga2sdram (top)
  Instantiated as:
[+] twentynm_hps_rl_mode1es_fpga2sdram (top)
  Instantiated as:
[+] twentynm_hps_rl_mode2_fpga2sdram (top)
  Instantiated as:
[+] twentynm_hps_rl_mode3_fpga2sdram (top)
  Instantiated as:
[+] twentynm_io_12_lane
  Instantiated as:
  > lane_inst in altera_emif_arch_nf_io_tiles
  > lane_inst in altera_emif_arch_nf_io_tiles
[+] twentynm_io_12_lane_abphy
  Instantiated as:
  > lane_inst in altera_emif_arch_nf_io_tiles_abphy
  > lane_inst in altera_emif_arch_nf_io_tiles_abphy
[+] twentynm_io_aux
  Instantiated as:
  > io_aux in hps_platform_altera_emif_arch_nf_181_l74jv7y_io_aux
  > io_aux in hps_platform_altera_emif_arch_nf_180_zngiyoi_io_aux
[+] twentynm_io_ibuf
  Instantiated as:
  > ibuf in altera_emif_arch_nf_buf_bdir_df
  > ibuf in altera_emif_arch_nf_buf_bdir_df
  > ibuf in altera_emif_arch_nf_buf_bdir_se
  > ibuf in altera_emif_arch_nf_buf_bdir_se
  > ibuf in altera_emif_arch_nf_buf_udir_cp_i
  > ibuf_bar in altera_emif_arch_nf_buf_udir_cp_i
  > ibuf in altera_emif_arch_nf_buf_udir_cp_i
  > ibuf_bar in altera_emif_arch_nf_buf_udir_cp_i
  > ibuf in altera_emif_arch_nf_buf_udir_df_i
  > ibuf in altera_emif_arch_nf_buf_udir_df_i
  > ibuf in altera_emif_arch_nf_buf_udir_se_i
  > ibuf in altera_emif_arch_nf_buf_udir_se_i
  > ibuf in altera_emif_arch_nf_buf_bdir_df
  > ibuf in altera_emif_arch_nf_buf_bdir_df
  > ibuf in altera_emif_arch_nf_buf_bdir_se
  > ibuf in altera_emif_arch_nf_buf_bdir_se
  > ibuf in altera_emif_arch_nf_buf_udir_cp_i
  > ibuf_bar in altera_emif_arch_nf_buf_udir_cp_i
  > ibuf in altera_emif_arch_nf_buf_udir_cp_i
  > ibuf_bar in altera_emif_arch_nf_buf_udir_cp_i
  > ibuf in altera_emif_arch_nf_buf_udir_df_i
  > ibuf in altera_emif_arch_nf_buf_udir_df_i
  > ibuf in altera_emif_arch_nf_buf_udir_se_i
  > ibuf in altera_emif_arch_nf_buf_udir_se_i
  > ibuf in altera_gpio_one_bit
  > ibuf in altera_gpio_one_bit
  > ibuf in altera_gpio_one_bit
  > ibuf in altera_gpio_one_bit
  > ibuf in altera_gpio_one_bit
  > ibuf in altera_gpio_one_bit
  > ibuf in altera_gpio_one_bit
  > ibuf in altera_gpio_one_bit
  > ibuf in altera_gpio_one_bit
  > ibuf in altera_gpio_one_bit
  > ibuf in altera_gpio_one_bit
  > ibuf in altera_gpio_one_bit
  > ibuf in altera_gpio_one_bit
  > ibuf in altera_gpio_one_bit
  > ibuf in altera_gpio_one_bit
  > ibuf in altera_gpio_one_bit
[+] twentynm_io_obuf
  Instantiated as:
  > obuf in altera_emif_arch_nf_buf_bdir_df
  > obuf_bar in altera_emif_arch_nf_buf_bdir_df
  > obuf in altera_emif_arch_nf_buf_bdir_df
  > obuf_bar in altera_emif_arch_nf_buf_bdir_df
  > obuf in altera_emif_arch_nf_buf_bdir_se
  > obuf in altera_emif_arch_nf_buf_bdir_se
  > obuf in altera_emif_arch_nf_buf_udir_df_o
  > obuf_bar in altera_emif_arch_nf_buf_udir_df_o
  > obuf in altera_emif_arch_nf_buf_udir_df_o
  > obuf_bar in altera_emif_arch_nf_buf_udir_df_o
  > obuf in altera_emif_arch_nf_buf_udir_se_o
  > obuf in altera_emif_arch_nf_buf_udir_se_o
  > obuf in altera_emif_arch_nf_buf_bdir_df
  > obuf_bar in altera_emif_arch_nf_buf_bdir_df
  > obuf in altera_emif_arch_nf_buf_bdir_df
  > obuf_bar in altera_emif_arch_nf_buf_bdir_df
  > obuf in altera_emif_arch_nf_buf_bdir_se
  > obuf in altera_emif_arch_nf_buf_bdir_se
  > obuf in altera_emif_arch_nf_buf_udir_df_o
  > obuf_bar in altera_emif_arch_nf_buf_udir_df_o
  > obuf in altera_emif_arch_nf_buf_udir_df_o
  > obuf_bar in altera_emif_arch_nf_buf_udir_df_o
  > obuf in altera_emif_arch_nf_buf_udir_se_o
  > obuf in altera_emif_arch_nf_buf_udir_se_o
  > obuf_0 in altera_gpio_one_bit
  > obuf_1 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_1 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_1 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_1 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf in altera_gpio_one_bit
  > obuf in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_1 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_1 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_1 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_1 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf in altera_gpio_one_bit
  > obuf in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_1 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_1 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_1 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_1 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf in altera_gpio_one_bit
  > obuf in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_1 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_1 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_1 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_1 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf_0 in altera_gpio_one_bit
  > obuf in altera_gpio_one_bit
  > obuf in altera_gpio_one_bit
[+] twentynm_iopll
  Instantiated as:
  > pll_inst in altera_emif_arch_nf_pll
  > pll_inst in altera_emif_arch_nf_pll
[+] twentynm_jtagblock
  Instantiated as:
  > jtag in jtag
  > jtag in jtag
[+] twentynm_lcell_comb
  Instantiated as:
  > wireluta in alentar
  > wireluta in alentar
[+] twentynm_pseudo_diff_out
  Instantiated as:
  > pdiff_out in altera_emif_arch_nf_buf_bdir_df
  > pdiff_out in altera_emif_arch_nf_buf_bdir_df
  > pdiff_out in altera_emif_arch_nf_buf_udir_df_o
  > pdiff_out in altera_emif_arch_nf_buf_bdir_df
  > pdiff_out in altera_emif_arch_nf_buf_bdir_df
  > pdiff_out in altera_emif_arch_nf_buf_udir_df_o
  > pseudo_diff_out in altera_gpio_one_bit
  > pseudo_diff_out in altera_gpio_one_bit
  > pseudo_diff_out in altera_gpio_one_bit
  > pseudo_diff_out in altera_gpio_one_bit
  > pseudo_diff_out in altera_gpio_one_bit
  > pseudo_diff_out in altera_gpio_one_bit
  > pseudo_diff_out in altera_gpio_one_bit
  > pseudo_diff_out in altera_gpio_one_bit
[+] twentynm_termination
  Instantiated as:
  > termination_inst in altera_emif_arch_nf_oct
  > sd1a_i in altera_oct
  > termination_inst in altera_emif_arch_nf_oct
  > sd1a_i in altera_oct
[+] twentynm_termination_logic
  Instantiated as:
  > termination_logic_inst in altera_emif_arch_nf_oct
  > sd2a_i in altera_oct
  > termination_logic_inst in altera_emif_arch_nf_oct
  > sd2a_i in altera_oct
[+] twentynm_tile_ctrl
  Instantiated as:
  > tile_ctrl_inst in altera_emif_arch_nf_io_tiles
  > tile_ctrl_inst in altera_emif_arch_nf_io_tiles_abphy
  > tile_ctrl_inst in altera_emif_arch_nf_io_tiles
  > tile_ctrl_inst in altera_emif_arch_nf_io_tiles_abphy
[+] twentynm_tsdblock
  Instantiated as:
  > sd1 in altera_temp_sense
  > sd1 in altera_temp_sense
[+] twentynm_vsblock
  Instantiated as:
  > vs_block in voltage_sensor_wrapper
[+] tx_trigger
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> range_sweep_1: range_sweep  (rtl)
    |-> range_delay_1: range_delay  (rtl)
    |-> ident_1: ident_trigger  (rtl)
    |-> echo_trigger_1: echo_trigger  (rtl)
    |-> time_trigger_1: time_trigger  (rtl)
  Instantiated as:
  > tx_trigger_1 in xpdr_source_top (rtl)
[+] uat_decoder
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > DECODE in fsk_demod_top (rtl)
  > DECODE in uat_rx_demod (rtl)
[+] uat_gps_beh_model
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
  Instantiated as:
  > uat_gps_time_ctrl_1 in uat_tx_tb (behavioral)
[+] uat_gps_time_ctrl
  Architectures:
  {+} arch
    Subcomponent hierarchy:
  Instantiated as:
  > uat_gps_time_ctrl_1 in uat_top (rtl)
[+] uat_mem_block
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > uat_txcsm_0 in uat_ppc_if (rtl)
  > uat_txcsm_1 in uat_ppc_if (rtl)
  > uat_txair_0 in uat_ppc_if (rtl)
  > uat_txair_1 in uat_ppc_if (rtl)
  > uat_txgnd_0 in uat_ppc_if (rtl)
  > uat_txgnd_1 in uat_ppc_if (rtl)
  > uat_rx_data_1 in uat_ppc_if (rtl)
[+] uat_ppc_if
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> uat_txcsm_0: uat_mem_block  (rtl)
    |-> uat_txcsm_1: uat_mem_block  (rtl)
    |-> uat_txair_0: uat_mem_block  (rtl)
    |-> uat_txair_1: uat_mem_block  (rtl)
    |-> uat_txgnd_0: uat_mem_block  (rtl)
    |-> uat_txgnd_1: uat_mem_block  (rtl)
    |-> uat_rx_data_1: uat_mem_block  (rtl)
  Instantiated as:
  > uat_ppc_if_1 in uat_rx_ctrl_tb (behavioral)
  > uat_ppc_if_1 in uat_top (rtl)
  > DUT in uat_tx_tb (behavioral)
[+] uat_rx_ctrl
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > DUT in uat_rx_ctrl_tb (behavioral)
  > uat_rx_ctrl_1 in uat_top (rtl)
[+] uat_rx_ctrl_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> DUT: uat_rx_ctrl  (rtl)
    |-> uat_ppc_if_1: uat_ppc_if  (rtl)
    |-> elbc_gpcm_if_1: elbc_gpcm_if
  Instantiated as:
[+] uat_rx_demod (top)
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> COARSE_MIX: coarse_mixer  (arch)
    |-> HALF_BAND_FILT: HBF  (arch)
    |-> COMPLEX_MIX: quadrature_mixer  (arch)
    |-> CIC_FILT: CIC_DEC  (arch)
    |-> SCF_FILT: SCF  (arch)
    |-> CORDIC: CORDIC_R2P  (arch)
    |-> PHASE_2_FREQ: phi_diff  (arch)
    |-> FREQ_AVERAGE: moving_avg  (rtl)
    |-> SAMPLER: sample_sync  (arch)
    |-> DECODE: uat_decoder  (arch)
    |-> PWR_DET: power_detect  (arch)
  Instantiated as:
[+] uat_top (top)
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> uat_gps_time_ctrl_1: uat_gps_time_ctrl  (arch)
    |-> uat_ppc_if_1: uat_ppc_if  (rtl)
    |-> fsk_demod_top_1: fsk_demod_top  (rtl)
    |-> uat_rx_ctrl_1: uat_rx_ctrl  (rtl)
    |-> uat_tx_ctrl_1: uat_tx_ctrl  (rtl)
    |-> theta_gen_1: theta_gen  (rtl)
    |-> data_lut_1: data_lut  (arch) (arch) (sim)
    |-> gain_stage_1: gain_stage  (arch)
  Instantiated as:
[+] uat_tx_ctrl
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > uat_tx_ctrl_1 in uat_top (rtl)
  > uat_tx_ctrl_1 in uat_tx_tb (behavioral)
[+] uat_tx_mod
  Architectures:
  {+} arch
    Subcomponent hierarchy:
    |-> ANGLE_GEN: theta_gen  (rtl)
    |-> CORDIC_P2R_1: CORDIC_P2R  (arch)
  Instantiated as:
  > MODULATOR in uat_tx_test (arch)
[+] uat_tx_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> elbc_gpcm_if_1: elbc_gpcm_if
    |-> DUT: uat_ppc_if  (rtl)
    |-> uat_tx_ctrl_1: uat_tx_ctrl  (rtl)
    |-> uat_gps_time_ctrl_1: uat_gps_beh_model  (behavioral)
    |-> theta_gen_1: theta_gen  (rtl)
    |-> data_lut_1: data_lut  (arch) (arch) (sim)
    |-> gain_stage_1: gain_stage  (arch)
  Instantiated as:
[+] uat_tx_test (top)
  Architectures:
  {+} arch
    Subcomponent hierarchy:
    |-> MODULATOR: uat_tx_mod  (arch)
  Instantiated as:
[+] upconverter
  Architectures:
  {+} arch
    Subcomponent hierarchy:
    |-> CORDIC: CORDIC_P2R  (arch)
    |-> SIN_COS_LUT: nco_lut  (arch)
  Instantiated as:
  > DUT in upconverter_tb (behavioral)
[+] upconverter_tb (top)
  Architectures:
  {+} behavioral
    Subcomponent hierarchy:
    |-> DUT: upconverter  (arch)
  Instantiated as:
[+] vector_cordic
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
  Instantiated as:
  > CORDIC_2 in rx_dsp_top_lf (rtl)
[+] voltage_sensor_avalon_control
  Instantiated as:
  > vs_controller in altera_voltage_sensor_control
[+] voltage_sensor_wrapper
  Instantiated as:
  > voltage_block in altera_voltage_sensor_control
[+] vor_gen
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> gen_30hz_ref: nco_fm  (rtl)
    |-> gen_30hz_var: nco  (rtl)
    |-> gen_9960hz: nco  (rtl)
    |-> AM_MOD_BEAR: mult_sign_unsign  (rtl)
    |-> AM_MOD_9960: mult_sign_unsign  (rtl)
    |-> ident_gen_1: ident_gen  (rtl)
  Instantiated as:
  > vor_gen_1 in navcomm_source_top (rtl)
  > vor_gen_1 in mode_select_tb (testbench)
  > DUT in vor_gen_tb (testbench)
[+] vor_gen_tb (top)
  Architectures:
  {+} testbench
    Subcomponent hierarchy:
    |-> DUT: vor_gen  (rtl)
  Instantiated as:
[+] wrapped_digitaldelay
  Instantiated as:
  > U0 in digitaldelay (digitaldelay_a)
[+] xpdr_source_top
  Architectures:
  {+} rtl
    Subcomponent hierarchy:
    |-> tx_trigger_1: tx_trigger  (rtl)
    |-> carb_1: carb  (rtl)
    |-> mode_c_reply_gen_1: mode_c_reply_gen  (rtl)
    |-> CORDIC_P2R_1: CORDIC_P2R  (arch)
  Instantiated as:
  > xpdr_source_top_1 in transmit_top (rtl)
