Analysis & Synthesis report for OV5640_SDRAM
Wed Oct 24 20:51:39 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |OV5640_SDRAM|I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 18. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated
 19. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p
 20. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p
 21. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram
 22. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp
 23. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp
 24. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 25. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 26. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp
 27. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp
 28. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 29. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 30. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 31. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated
 32. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p
 33. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p
 34. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram
 35. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp
 36. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp
 37. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 38. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 39. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp
 40. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp
 41. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 42. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 43. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 44. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated
 45. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p
 46. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p
 47. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram
 48. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp
 49. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp
 50. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 51. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 52. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp
 53. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp
 54. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 55. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 56. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 57. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated
 58. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p
 59. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p
 60. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram
 61. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp
 62. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp
 63. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 64. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 65. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp
 66. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp
 67. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 68. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 69. Source assignments for sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2
 70. Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 71. Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 72. Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 73. Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 74. Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 75. Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 76. Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 77. Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 78. Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 79. Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 80. Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 81. Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 82. Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 83. Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 84. Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 85. Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 86. Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 87. Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 88. Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 89. Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 90. Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
 91. Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
 92. Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
 93. Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
 94. Source assignments for sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated
 95. Source assignments for sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated
 96. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay
 97. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]
 98. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]
 99. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]
100. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]
101. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]
102. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
103. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
104. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
105. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
106. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
107. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
108. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
109. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
110. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
111. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
112. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
113. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]
114. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]
115. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]
116. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]
117. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]
118. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
119. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
120. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
121. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
122. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
123. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
124. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
125. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
126. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
127. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
128. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
129. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
130. Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
131. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
132. Parameter Settings for User Entity Instance: I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565
133. Parameter Settings for User Entity Instance: CMOS_Capture_RGB565:u_CMOS_Capture_RGB565
134. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port
135. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1
136. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|command:command1
137. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1
138. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
139. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
140. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
141. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
142. Parameter Settings for User Entity Instance: TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit
143. Parameter Settings for User Entity Instance: sobel:sobel_inst
144. Parameter Settings for User Entity Instance: sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component
145. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component
146. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component
147. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component
148. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component
149. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component
150. Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component
151. Parameter Settings for User Entity Instance: sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component
152. Parameter Settings for User Entity Instance: sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component
153. Parameter Settings for User Entity Instance: sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component
154. Parameter Settings for Inferred Entity Instance: sobel:sobel_inst|lpm_mult:Mult1
155. Parameter Settings for Inferred Entity Instance: sobel:sobel_inst|lpm_mult:Mult0
156. altpll Parameter Settings by Entity Instance
157. dcfifo Parameter Settings by Entity Instance
158. altshift_taps Parameter Settings by Entity Instance
159. altmult_add Parameter Settings by Entity Instance
160. lpm_mult Parameter Settings by Entity Instance
161. Port Connectivity Checks: "sobel:sobel_inst|SQRT:sqrt0"
162. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y2"
163. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y1"
164. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y0"
165. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x2"
166. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x1"
167. Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x0"
168. Port Connectivity Checks: "sobel:sobel_inst|LineBuffer:LineBuffer_inst"
169. Port Connectivity Checks: "sobel:sobel_inst"
170. Port Connectivity Checks: "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"
171. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2"
172. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1"
173. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2"
174. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1"
175. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1"
176. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"
177. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port"
178. Port Connectivity Checks: "CMOS_Capture_RGB565:u_CMOS_Capture_RGB565"
179. Port Connectivity Checks: "I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller"
180. Elapsed Time Per Partition
181. Analysis & Synthesis Messages
182. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 24 20:51:39 2018       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; OV5640_SDRAM                                ;
; Top-level Entity Name              ; OV5640_SDRAM                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,035                                       ;
;     Total combinational functions  ; 1,746                                       ;
;     Dedicated logic registers      ; 903                                         ;
; Total registers                    ; 903                                         ;
; Total pins                         ; 78                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 37,584                                      ;
; Embedded Multiplier 9-bit elements ; 30                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; OV5640_SDRAM       ; OV5640_SDRAM       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                        ;
+-----------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                       ; Library ;
+-----------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; rtl/sccb/I2C_OV5640_RGB565_Config.v           ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/sccb/I2C_OV5640_RGB565_Config.v           ;         ;
; rtl/sccb/I2C_OV5640_Init_RGB565.v             ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/sccb/I2C_OV5640_Init_RGB565.v             ;         ;
; rtl/sccb/I2C_Controller.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/sccb/I2C_Controller.v                     ;         ;
; rtl/CMOS_Capture_RGB565.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/CMOS_Capture_RGB565.v                     ;         ;
; rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v       ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v       ;         ;
; rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v       ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v       ;         ;
; rtl/Sdram_Control_4Port/Sdram_Params.h        ; yes             ; User Unspecified File        ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/Sdram_Control_4Port/Sdram_Params.h        ;         ;
; rtl/Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v ;         ;
; rtl/Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/Sdram_Control_4Port/sdr_data_path.v       ;         ;
; rtl/Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/Sdram_Control_4Port/control_interface.v   ;         ;
; rtl/Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/Sdram_Control_4Port/command.v             ;         ;
; OV5640_SDRAM.v                                ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/OV5640_SDRAM.v                                ;         ;
; pll.v                                         ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/pll.v                                         ;         ;
; rtl/TFT_CTRL_800_480_16bit.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/TFT_CTRL_800_480_16bit.v                  ;         ;
; rtl/sobel.v                                   ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/sobel.v                                   ;         ;
; LineBuffer.vhd                                ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/LineBuffer.vhd                                ;         ;
; MAC_3.vhd                                     ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/MAC_3.vhd                                     ;         ;
; PA_3.vhd                                      ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/PA_3.vhd                                      ;         ;
; SQRT.vhd                                      ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/SQRT.vhd                                      ;         ;
; altpll.tdf                                    ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf                                                          ;         ;
; aglobal130.inc                                ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                                                      ;         ;
; stratix_pll.inc                               ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc                                                     ;         ;
; stratixii_pll.inc                             ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                   ;         ;
; cycloneii_pll.inc                             ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                   ;         ;
; db/pll_altpll.v                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/pll_altpll.v                               ;         ;
; dcfifo.tdf                                    ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf                                                          ;         ;
; lpm_counter.inc                               ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc                                                     ;         ;
; lpm_add_sub.inc                               ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                     ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                                                        ;         ;
; a_graycounter.inc                             ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/a_graycounter.inc                                                   ;         ;
; a_fefifo.inc                                  ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/a_fefifo.inc                                                        ;         ;
; a_gray2bin.inc                                ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                      ;         ;
; dffpipe.inc                                   ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/dffpipe.inc                                                         ;         ;
; alt_sync_fifo.inc                             ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                   ;         ;
; lpm_compare.inc                               ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc                                                     ;         ;
; altsyncram_fifo.inc                           ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                 ;         ;
; db/dcfifo_peq1.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/dcfifo_peq1.tdf                            ;         ;
; db/a_gray2bin_6ib.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/a_gray2bin_6ib.tdf                         ;         ;
; db/a_graycounter_577.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/a_graycounter_577.tdf                      ;         ;
; db/a_graycounter_1lc.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/a_graycounter_1lc.tdf                      ;         ;
; db/altsyncram_rf51.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/altsyncram_rf51.tdf                        ;         ;
; db/dffpipe_oe9.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/dffpipe_oe9.tdf                            ;         ;
; db/alt_synch_pipe_qld.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/alt_synch_pipe_qld.tdf                     ;         ;
; db/dffpipe_pe9.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/dffpipe_pe9.tdf                            ;         ;
; db/alt_synch_pipe_rld.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/alt_synch_pipe_rld.tdf                     ;         ;
; db/dffpipe_qe9.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/dffpipe_qe9.tdf                            ;         ;
; db/cmpr_n76.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/cmpr_n76.tdf                               ;         ;
; altshift_taps.tdf                             ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altshift_taps.tdf                                                   ;         ;
; lpm_constant.inc                              ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc                                                    ;         ;
; db/shift_taps_6rv.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/shift_taps_6rv.tdf                         ;         ;
; db/altsyncram_5ka1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/altsyncram_5ka1.tdf                        ;         ;
; db/cntr_auf.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/cntr_auf.tdf                               ;         ;
; db/cmpr_7ic.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/cmpr_7ic.tdf                               ;         ;
; altmult_add.tdf                               ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altmult_add.tdf                                                     ;         ;
; stratix_mac_mult.inc                          ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/stratix_mac_mult.inc                                                ;         ;
; stratix_mac_out.inc                           ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/stratix_mac_out.inc                                                 ;         ;
; db/mult_add_fk74.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/mult_add_fk74.tdf                          ;         ;
; db/ded_mult_1ba1.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/ded_mult_1ba1.tdf                          ;         ;
; db/dffpipe_b3c.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/dffpipe_b3c.tdf                            ;         ;
; db/ded_mult_3f91.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/ded_mult_3f91.tdf                          ;         ;
; parallel_add.tdf                              ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/parallel_add.tdf                                                    ;         ;
; pcpa_add.inc                                  ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/pcpa_add.inc                                                        ;         ;
; csa_add.inc                                   ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/csa_add.inc                                                         ;         ;
; altshift.inc                                  ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altshift.inc                                                        ;         ;
; db/par_add_n9f.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/par_add_n9f.tdf                            ;         ;
; altsqrt.tdf                                   ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/altsqrt.tdf                                                         ;         ;
; lpm_add_sub.tdf                               ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                     ;         ;
; addcore.inc                                   ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/addcore.inc                                                         ;         ;
; look_add.inc                                  ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/look_add.inc                                                        ;         ;
; bypassff.inc                                  ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc                                                        ;         ;
; alt_stratix_add_sub.inc                       ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                             ;         ;
; db/add_sub_vqc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/add_sub_vqc.tdf                            ;         ;
; db/add_sub_uqc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/add_sub_uqc.tdf                            ;         ;
; db/add_sub_tqc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/add_sub_tqc.tdf                            ;         ;
; db/add_sub_sqc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/add_sub_sqc.tdf                            ;         ;
; db/add_sub_rqc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/add_sub_rqc.tdf                            ;         ;
; db/add_sub_qqc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/add_sub_qqc.tdf                            ;         ;
; db/add_sub_pqc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/add_sub_pqc.tdf                            ;         ;
; db/add_sub_oqc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/add_sub_oqc.tdf                            ;         ;
; db/add_sub_nqc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/add_sub_nqc.tdf                            ;         ;
; db/add_sub_fpc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/add_sub_fpc.tdf                            ;         ;
; db/add_sub_epc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/add_sub_epc.tdf                            ;         ;
; db/add_sub_dpc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/add_sub_dpc.tdf                            ;         ;
; db/add_sub_cpc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/add_sub_cpc.tdf                            ;         ;
; db/add_sub_bpc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/add_sub_bpc.tdf                            ;         ;
; db/add_sub_apc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/add_sub_apc.tdf                            ;         ;
; db/add_sub_8pc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/add_sub_8pc.tdf                            ;         ;
; dffpipe.tdf                                   ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/dffpipe.tdf                                                         ;         ;
; lpm_mult.tdf                                  ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                        ;         ;
; multcore.inc                                  ; yes             ; Megafunction                 ; d:/altera/13.0/quartus/libraries/megafunctions/multcore.inc                                                        ;         ;
; db/mult_rct.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/db/mult_rct.tdf                               ;         ;
+-----------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,035                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 1746                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 745                                                                        ;
;     -- 3 input functions                    ; 626                                                                        ;
;     -- <=2 input functions                  ; 375                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 1161                                                                       ;
;     -- arithmetic mode                      ; 585                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 903                                                                        ;
;     -- Dedicated logic registers            ; 903                                                                        ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 78                                                                         ;
; Total memory bits                           ; 37584                                                                      ;
; Embedded Multiplier 9-bit elements          ; 30                                                                         ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 838                                                                        ;
; Total fan-out                               ; 10023                                                                      ;
; Average fan-out                             ; 3.42                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                 ; Library Name ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |OV5640_SDRAM                                               ; 1746 (3)          ; 903 (0)      ; 37584       ; 30           ; 18      ; 6         ; 78   ; 0            ; |OV5640_SDRAM                                                                                                                                                                       ;              ;
;    |CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|              ; 36 (36)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|CMOS_Capture_RGB565:u_CMOS_Capture_RGB565                                                                                                                             ;              ;
;    |I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|        ; 567 (44)          ; 76 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565                                                                                                                       ;              ;
;       |I2C_Controller:u_I2C_Controller|                     ; 134 (134)         ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller                                                                                       ;              ;
;       |I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config| ; 389 (389)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config                                                                   ;              ;
;    |Sdram_Control_4Port:Sdram_Control_4Port|                ; 526 (192)         ; 501 (126)    ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port                                                                                                                               ;              ;
;       |Sdram_RD_FIFO:read_fifo1|                            ; 82 (0)            ; 116 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1                                                                                                      ;              ;
;          |dcfifo:dcfifo_component|                          ; 82 (0)            ; 116 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                              ;              ;
;             |dcfifo_peq1:auto_generated|                    ; 82 (14)           ; 116 (30)     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated                                                   ;              ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                   ;              ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                   ;              ;
;                |a_graycounter_1lc:wrptr_g1p|                ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p                       ;              ;
;                |a_graycounter_577:rdptr_g1p|                ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p                       ;              ;
;                |alt_synch_pipe_qld:rs_dgwp|                 ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp                        ;              ;
;                   |dffpipe_pe9:dffpipe13|                   ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13  ;              ;
;                |alt_synch_pipe_rld:ws_dgrp|                 ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp                        ;              ;
;                   |dffpipe_qe9:dffpipe16|                   ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16  ;              ;
;                |altsyncram_rf51:fifo_ram|                   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram                          ;              ;
;                |cmpr_n76:rdempty_eq_comp|                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp                          ;              ;
;                |cmpr_n76:wrfull_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:wrfull_eq_comp                           ;              ;
;                |dffpipe_oe9:ws_brp|                         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp                                ;              ;
;                |dffpipe_oe9:ws_bwp|                         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp                                ;              ;
;       |Sdram_WR_FIFO:write_fifo1|                           ; 83 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|                          ; 83 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                             ;              ;
;             |dcfifo_peq1:auto_generated|                    ; 83 (15)           ; 116 (30)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated                                                  ;              ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ;              ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ;              ;
;                |a_graycounter_1lc:wrptr_g1p|                ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ;              ;
;                |a_graycounter_577:rdptr_g1p|                ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p                      ;              ;
;                |alt_synch_pipe_qld:rs_dgwp|                 ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp                       ;              ;
;                   |dffpipe_pe9:dffpipe13|                   ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;              ;
;                |alt_synch_pipe_rld:ws_dgrp|                 ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp                       ;              ;
;                   |dffpipe_qe9:dffpipe16|                   ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;              ;
;                |altsyncram_rf51:fifo_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram                         ;              ;
;                |cmpr_n76:rdempty_eq_comp|                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp                         ;              ;
;                |cmpr_n76:wrfull_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:wrfull_eq_comp                          ;              ;
;                |dffpipe_oe9:rs_brp|                         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp                               ;              ;
;                |dffpipe_oe9:rs_bwp|                         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp                               ;              ;
;       |Sdram_WR_FIFO:write_fifo2|                           ; 42 (0)            ; 33 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|                          ; 42 (0)            ; 33 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                             ;              ;
;             |dcfifo_peq1:auto_generated|                    ; 42 (11)           ; 33 (10)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated                                                  ;              ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ;              ;
;                |a_graycounter_577:rdptr_g1p|                ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p                      ;              ;
;                |altsyncram_rf51:fifo_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram                         ;              ;
;                |cmpr_n76:rdempty_eq_comp|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp                         ;              ;
;                |dffpipe_oe9:rs_brp|                         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp                               ;              ;
;       |command:command1|                                    ; 63 (63)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1                                                                                                              ;              ;
;       |control_interface:control1|                          ; 64 (64)           ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1                                                                                                    ;              ;
;    |TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|          ; 56 (56)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit                                                                                                                         ;              ;
;    |pll:pll|                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|pll:pll                                                                                                                                                               ;              ;
;       |altpll:altpll_component|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|pll:pll|altpll:altpll_component                                                                                                                                       ;              ;
;          |pll_altpll:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                             ;              ;
;    |sobel:sobel_inst|                                       ; 558 (24)          ; 267 (2)      ; 19152       ; 30           ; 18      ; 6         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst                                                                                                                                                      ;              ;
;       |LineBuffer:LineBuffer_inst|                          ; 15 (0)            ; 10 (0)       ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|LineBuffer:LineBuffer_inst                                                                                                                           ;              ;
;          |altshift_taps:ALTSHIFT_TAPS_component|            ; 15 (0)            ; 10 (0)       ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                     ;              ;
;             |shift_taps_6rv:auto_generated|                 ; 15 (0)            ; 10 (0)       ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated                                                       ;              ;
;                |altsyncram_5ka1:altsyncram2|                ; 0 (0)             ; 0 (0)        ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2                           ;              ;
;                |cntr_auf:cntr1|                             ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1                                        ;              ;
;                   |cmpr_7ic:cmpr4|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4                         ;              ;
;       |MAC_3:x0|                                            ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x0                                                                                                                                             ;              ;
;          |altmult_add:ALTMULT_ADD_component|                ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component                                                                                                           ;              ;
;             |mult_add_fk74:auto_generated|                  ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                              ;              ;
;                |ded_mult_1ba1:ded_mult1|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                      ;              ;
;                |ded_mult_1ba1:ded_mult2|                    ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                      ;              ;
;                |ded_mult_3f91:ded_mult3|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                      ;              ;
;       |MAC_3:x1|                                            ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x1                                                                                                                                             ;              ;
;          |altmult_add:ALTMULT_ADD_component|                ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component                                                                                                           ;              ;
;             |mult_add_fk74:auto_generated|                  ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                              ;              ;
;                |ded_mult_1ba1:ded_mult1|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                      ;              ;
;                |ded_mult_1ba1:ded_mult2|                    ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                      ;              ;
;                |ded_mult_3f91:ded_mult3|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                      ;              ;
;       |MAC_3:x2|                                            ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x2                                                                                                                                             ;              ;
;          |altmult_add:ALTMULT_ADD_component|                ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component                                                                                                           ;              ;
;             |mult_add_fk74:auto_generated|                  ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                              ;              ;
;                |ded_mult_1ba1:ded_mult1|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                      ;              ;
;                |ded_mult_1ba1:ded_mult2|                    ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                      ;              ;
;                |ded_mult_3f91:ded_mult3|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                      ;              ;
;       |MAC_3:y0|                                            ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y0                                                                                                                                             ;              ;
;          |altmult_add:ALTMULT_ADD_component|                ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component                                                                                                           ;              ;
;             |mult_add_fk74:auto_generated|                  ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                              ;              ;
;                |ded_mult_1ba1:ded_mult1|                    ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                      ;              ;
;                |ded_mult_1ba1:ded_mult2|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                      ;              ;
;                |ded_mult_3f91:ded_mult3|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                      ;              ;
;       |MAC_3:y1|                                            ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y1                                                                                                                                             ;              ;
;          |altmult_add:ALTMULT_ADD_component|                ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component                                                                                                           ;              ;
;             |mult_add_fk74:auto_generated|                  ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                              ;              ;
;                |ded_mult_1ba1:ded_mult1|                    ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                      ;              ;
;                |ded_mult_1ba1:ded_mult2|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                      ;              ;
;                |ded_mult_3f91:ded_mult3|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                      ;              ;
;       |MAC_3:y2|                                            ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y2                                                                                                                                             ;              ;
;          |altmult_add:ALTMULT_ADD_component|                ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component                                                                                                           ;              ;
;             |mult_add_fk74:auto_generated|                  ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated                                                                              ;              ;
;                |ded_mult_1ba1:ded_mult1|                    ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1                                                      ;              ;
;                |ded_mult_1ba1:ded_mult2|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2                                                      ;              ;
;                |ded_mult_3f91:ded_mult3|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3                                                      ;              ;
;       |PA_3:pa0|                                            ; 40 (0)            ; 39 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|PA_3:pa0                                                                                                                                             ;              ;
;          |parallel_add:parallel_add_component|              ; 40 (0)            ; 39 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component                                                                                                         ;              ;
;             |par_add_n9f:auto_generated|                    ; 40 (40)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated                                                                              ;              ;
;       |PA_3:pa1|                                            ; 40 (0)            ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|PA_3:pa1                                                                                                                                             ;              ;
;          |parallel_add:parallel_add_component|              ; 40 (0)            ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component                                                                                                         ;              ;
;             |par_add_n9f:auto_generated|                    ; 40 (40)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated                                                                              ;              ;
;       |SQRT:sqrt0|                                          ; 215 (0)           ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0                                                                                                                                           ;              ;
;          |altsqrt:ALTSQRT_component|                        ; 215 (90)          ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component                                                                                                                 ;              ;
;             |dffpipe:a_delay|                               ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay                                                                                                 ;              ;
;             |dffpipe:b_dffe[7]|                             ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]                                                                                               ;              ;
;             |dffpipe:r_dffe[7]|                             ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]                                                                                               ;              ;
;             |lpm_add_sub:subtractors[10]|                   ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                     ;              ;
;                |add_sub_qqc:auto_generated|                 ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                                          ;              ;
;             |lpm_add_sub:subtractors[11]|                   ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]                                                                                     ;              ;
;                |add_sub_rqc:auto_generated|                 ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated                                                          ;              ;
;             |lpm_add_sub:subtractors[12]|                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]                                                                                     ;              ;
;                |add_sub_sqc:auto_generated|                 ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated                                                          ;              ;
;             |lpm_add_sub:subtractors[13]|                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]                                                                                     ;              ;
;                |add_sub_tqc:auto_generated|                 ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated                                                          ;              ;
;             |lpm_add_sub:subtractors[14]|                   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]                                                                                     ;              ;
;                |add_sub_uqc:auto_generated|                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated                                                          ;              ;
;             |lpm_add_sub:subtractors[15]|                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]                                                                                     ;              ;
;                |add_sub_vqc:auto_generated|                 ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_vqc:auto_generated                                                          ;              ;
;             |lpm_add_sub:subtractors[6]|                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                      ;              ;
;                |add_sub_fpc:auto_generated|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                           ;              ;
;             |lpm_add_sub:subtractors[7]|                    ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                      ;              ;
;                |add_sub_nqc:auto_generated|                 ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                           ;              ;
;             |lpm_add_sub:subtractors[8]|                    ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                      ;              ;
;                |add_sub_oqc:auto_generated|                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                           ;              ;
;             |lpm_add_sub:subtractors[9]|                    ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                      ;              ;
;                |add_sub_pqc:auto_generated|                 ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                           ;              ;
;       |lpm_mult:Mult0|                                      ; 4 (0)             ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|lpm_mult:Mult0                                                                                                                                       ;              ;
;          |mult_rct:auto_generated|                          ; 4 (4)             ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated                                                                                                               ;              ;
;       |lpm_mult:Mult1|                                      ; 4 (0)             ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|lpm_mult:Mult1                                                                                                                                       ;              ;
;          |mult_rct:auto_generated|                          ; 4 (4)             ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |OV5640_SDRAM|sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated                                                                                                               ;              ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ALTSYNCRAM   ; M9K  ; Simple Dual Port ; 798          ; 24           ; 798          ; 24           ; 19152 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 18          ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 30          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 18          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                        ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                 ; IP Include File                                                                                              ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2  ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1 ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2 ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v ;
; Altera ; ALTPLL                     ; 13.0    ; N/A          ; N/A          ; |OV5640_SDRAM|pll:pll                                                           ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/pll.v                                   ;
; Altera ; Shift register (RAM-based) ; 13.0    ; N/A          ; N/A          ; |OV5640_SDRAM|sobel:sobel_inst|LineBuffer:LineBuffer_inst                       ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/LineBuffer.vhd                          ;
; Altera ; PARALLEL_ADD               ; 13.0    ; N/A          ; N/A          ; |OV5640_SDRAM|sobel:sobel_inst|PA_3:pa0                                         ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/PA_3.vhd                                ;
; Altera ; PARALLEL_ADD               ; 13.0    ; N/A          ; N/A          ; |OV5640_SDRAM|sobel:sobel_inst|PA_3:pa1                                         ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/PA_3.vhd                                ;
; Altera ; ALTSQRT                    ; 13.0    ; N/A          ; N/A          ; |OV5640_SDRAM|sobel:sobel_inst|SQRT:sqrt0                                       ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/SQRT.vhd                                ;
; Altera ; ALTMULT_ADD                ; 13.0    ; N/A          ; N/A          ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x0                                         ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/MAC_3.vhd                               ;
; Altera ; ALTMULT_ADD                ; 13.0    ; N/A          ; N/A          ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x1                                         ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/MAC_3.vhd                               ;
; Altera ; ALTMULT_ADD                ; 13.0    ; N/A          ; N/A          ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:x2                                         ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/MAC_3.vhd                               ;
; Altera ; ALTMULT_ADD                ; 13.0    ; N/A          ; N/A          ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y0                                         ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/MAC_3.vhd                               ;
; Altera ; ALTMULT_ADD                ; 13.0    ; N/A          ; N/A          ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y1                                         ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/MAC_3.vhd                               ;
; Altera ; ALTMULT_ADD                ; 13.0    ; N/A          ; N/A          ; |OV5640_SDRAM|sobel:sobel_inst|MAC_3:y2                                         ; C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/MAC_3.vhd                               ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |OV5640_SDRAM|I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state ;
+----------------+----------------+----------------+----------------------------------------+
; Name           ; setup_state.00 ; setup_state.10 ; setup_state.01                         ;
+----------------+----------------+----------------+----------------------------------------+
; setup_state.00 ; 0              ; 0              ; 0                                      ;
; setup_state.01 ; 1              ; 0              ; 1                                      ;
; setup_state.10 ; 1              ; 1              ; 0                                      ;
+----------------+----------------+----------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                       ; Reason for Removal                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[0..6,11..15]                                                                                                                       ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                              ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                              ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                              ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                              ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                              ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                              ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                              ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                              ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                              ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                              ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0..9]                                                   ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0..9]  ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0..9]  ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                   ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                          ; Stuck at VCC due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                          ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                          ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                          ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                          ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                          ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                          ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                          ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                          ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                          ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                             ; Stuck at VCC due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0..2]                  ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]    ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0..9]                                          ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0..9]                                                  ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0..9] ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0..9] ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                  ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                         ; Stuck at VCC due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                         ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                         ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                         ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                         ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                         ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                         ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                         ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                         ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                         ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                            ; Stuck at VCC due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0..2]                ; Stuck at GND due to stuck port clock                                                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0..8]                                ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0..8]                               ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][7]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[31,33,34,39]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                           ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[27..30]                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[23..26]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe40                                                                                     ; Lost fanout                                                                                                                                      ;
; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe40                                                                                     ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                   ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                   ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                   ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                  ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                  ; Lost fanout                                                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                  ; Lost fanout                                                                                                                                      ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][5]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][4]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][3]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                                ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                                ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                                ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                                ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                                ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                                ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                                ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                                                ; Merged with sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                                ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                                ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                                ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                                ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                                ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                                ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                                ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                                                ; Merged with sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                                ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                                ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                                ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                                ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                                ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                                ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                                ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                                                ; Merged with sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                                ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                                ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                                ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                                ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                                ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                                ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                                ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                                                ; Merged with sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                                ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                                ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                                ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                                ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                                ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                                ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                                ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                                                ; Merged with sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                                ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                                ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                                ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                                ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                                ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                                ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                                ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1] ;
; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                                                ; Merged with sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0] ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[0,1]                                                                                                                              ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[2]                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD2_ADDR[0..22]                                                                                                                            ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|rRD2_ADDR[23]                                                                                ;
; sobel:sobel_inst|oDATA[2..5]                                                                                                                                                        ; Merged with sobel:sobel_inst|oDATA[1]                                                                                                            ;
; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe39                                                                                     ; Merged with sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe39                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[1..7]                                                                                                                             ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[0]                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[1..7]                                                                                                                             ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[0]                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[1,2]                                                                                                                                  ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|mADDR[0]                                                                                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[1,2,4..7]                                                                                                                           ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[0]                                                                                   ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[1,2]                                                                                                       ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[0]                                                          ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[35..38]                                                                                                                    ; Merged with I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[32]                                                                         ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[0]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[2]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[0]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD2_ADDR[23]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[0]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0..9]                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0..8]                                ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                          ; Stuck at GND due to stuck port clock_enable                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                          ; Stuck at GND due to stuck port clock_enable                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                          ; Stuck at GND due to stuck port clock_enable                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                          ; Stuck at GND due to stuck port clock_enable                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                          ; Stuck at GND due to stuck port clock_enable                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                          ; Stuck at GND due to stuck port clock_enable                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                          ; Stuck at GND due to stuck port clock_enable                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                          ; Stuck at GND due to stuck port clock_enable                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                          ; Stuck at GND due to stuck port clock_enable                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0..2]                 ; Stuck at GND due to stuck port data_in                                                                                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|mRD                                                                                                                                         ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                   ;
; Total Number of Removed Registers = 357                                                                                                                                             ;                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                    ; Reason for Removal      ; Registers Removed due to This Register                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                   ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9],  ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9],  ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[0],                                                                                                                               ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[0],                                                                                                                                 ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[0],                                                                                                      ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[1],                                                                                                                               ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9],                                                   ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[8],                                                   ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[7],                                                   ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6],                                                   ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[5],                                                   ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[4],                                                   ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3],                                                   ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2],                                                   ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[1],                                                   ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0],                                                   ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1,                       ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3,                       ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4,                       ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5,                       ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6,                       ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7,                       ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8,                       ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                          ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9], ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9], ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9],                               ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8],                               ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7],                               ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6],                               ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5],                               ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4],                               ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3],                               ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2],                               ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1],                               ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Stuck at VCC            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1,                      ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2,                      ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3,                      ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4,                      ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5,                      ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6,                      ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7,                      ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8,                      ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Stuck at VCC            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1,                       ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2,                       ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3,                       ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4,                       ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5,                       ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6,                       ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7,                       ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8,                       ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                   ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7],  ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7],  ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0],                                ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2,                       ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                   ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5],  ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5],  ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2],                 ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                          ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7], ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7], ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                                ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3],  ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4],  ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6],  ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7],  ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8],  ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9],  ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5],  ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                   ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8],  ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]   ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                   ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6],  ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]   ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                   ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4],  ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]   ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                   ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3],  ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]   ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                   ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2],  ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]   ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                   ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1],  ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]   ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                   ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0],  ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]   ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0],  ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1],  ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                          ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8], ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2],  ;
;                                                                                                                                                                                  ;                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                          ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6], ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                          ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5], ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                          ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3], ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                          ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2], ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                          ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1], ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                          ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0], ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                          ; Stuck at GND            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4], ;
;                                                                                                                                                                                  ; due to stuck port clock ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; Lost Fanouts            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 903   ;
; Number of registers using Synchronous Clear  ; 106   ;
; Number of registers using Synchronous Load   ; 46    ;
; Number of registers using Asynchronous Clear ; 689   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 272   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                           ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk                                                                        ; 4       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw1                                                                       ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2                                                                       ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3                                                                       ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw4                                                                       ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1                                                                       ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2                                                                       ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3                                                                       ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4                                                                       ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit                                                                     ; 11      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9     ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0  ; 8       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6     ; 4       ;
; Total number of inverted registers = 20                                                                                                                     ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[1]                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[11]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |OV5640_SDRAM|CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |OV5640_SDRAM|I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[0]                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[5]                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21]                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[8]                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|CMD[1]                                                ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|ST[9]                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                   ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                              ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                   ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                              ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                  ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                             ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                  ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                             ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                  ;
+------------+-------+------+-------------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                              ;
+------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+-------------------------------------------------+
; Assignment                      ; Value ; From ; To                                              ;
+---------------------------------+-------+------+-------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                               ;
+---------------------------------+-------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+-------------------------------------------------+
; Assignment                      ; Value ; From ; To                                              ;
+---------------------------------+-------+------+-------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                               ;
+---------------------------------+-------+------+-------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 12                    ; Signed Integer       ;
; CLK2_MULTIPLY_BY              ; 3                     ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 25                    ; Signed Integer       ;
; CLK2_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; -2500                 ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_USED             ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565 ;
+----------------+-----------+-----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                            ;
+----------------+-----------+-----------------------------------------------------------------+
; CLK_Freq       ; 100000000 ; Signed Integer                                                  ;
; I2C_Freq       ; 100000    ; Signed Integer                                                  ;
+----------------+-----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CMOS_Capture_RGB565:u_CMOS_Capture_RGB565 ;
+--------------------+-------+-----------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                      ;
+--------------------+-------+-----------------------------------------------------------+
; CMOS_FRAME_WAITCNT ; 1010  ; Unsigned Binary                                           ;
+--------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                         ;
; REF_PER        ; 1024  ; Signed Integer                                                                         ;
; SC_CL          ; 3     ; Signed Integer                                                                         ;
; SC_RCD         ; 3     ; Signed Integer                                                                         ;
; SC_RRD         ; 7     ; Signed Integer                                                                         ;
; SC_PM          ; 1     ; Signed Integer                                                                         ;
; SC_BL          ; 1     ; Signed Integer                                                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|command:command1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                               ;
; REF_PER        ; 1024  ; Signed Integer                                                               ;
; SC_CL          ; 3     ; Signed Integer                                                               ;
; SC_RCD         ; 3     ; Signed Integer                                                               ;
; SC_RRD         ; 7     ; Signed Integer                                                               ;
; SC_PM          ; 1     ; Signed Integer                                                               ;
; SC_BL          ; 1     ; Signed Integer                                                               ;
; SDR_BL         ; 111   ; Unsigned Binary                                                              ;
; SDR_BT         ; 0     ; Unsigned Binary                                                              ;
; SDR_CL         ; 011   ; Unsigned Binary                                                              ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                       ;
; REF_PER        ; 1024  ; Signed Integer                                                                       ;
; SC_CL          ; 3     ; Signed Integer                                                                       ;
; SC_RCD         ; 3     ; Signed Integer                                                                       ;
; SC_RRD         ; 7     ; Signed Integer                                                                       ;
; SC_PM          ; 1     ; Signed Integer                                                                       ;
; SC_BL          ; 1     ; Signed Integer                                                                       ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                      ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                      ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                       ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                       ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                       ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                       ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_peq1  ; Untyped                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                       ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                       ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                       ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                       ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_peq1  ; Untyped                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                      ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_peq1  ; Untyped                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                      ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_peq1  ; Untyped                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit ;
+----------------+--------------+------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                       ;
+----------------+--------------+------------------------------------------------------------+
; TFT_HS_end     ; 0000000001   ; Unsigned Binary                                            ;
; hdat_begin     ; 0000101110   ; Unsigned Binary                                            ;
; hdat_end       ; 1101001110   ; Unsigned Binary                                            ;
; hpixel_end     ; 010000100000 ; Unsigned Binary                                            ;
; TFT_VS_end     ; 0000000001   ; Unsigned Binary                                            ;
; vdat_begin     ; 0000011000   ; Unsigned Binary                                            ;
; vdat_end       ; 0111111000   ; Unsigned Binary                                            ;
; vline_end      ; 1000001100   ; Unsigned Binary                                            ;
+----------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; X1             ; 11111111 ; Unsigned Binary                   ;
; X2             ; 00000000 ; Unsigned Binary                   ;
; X3             ; 00000001 ; Unsigned Binary                   ;
; X4             ; 11111110 ; Unsigned Binary                   ;
; X5             ; 00000000 ; Unsigned Binary                   ;
; X6             ; 00000010 ; Unsigned Binary                   ;
; X7             ; 11111111 ; Unsigned Binary                   ;
; X8             ; 00000000 ; Unsigned Binary                   ;
; X9             ; 00000001 ; Unsigned Binary                   ;
; Y1             ; 00000001 ; Unsigned Binary                   ;
; Y2             ; 00000010 ; Unsigned Binary                   ;
; Y3             ; 00000001 ; Unsigned Binary                   ;
; Y4             ; 00000000 ; Unsigned Binary                   ;
; Y5             ; 00000000 ; Unsigned Binary                   ;
; Y6             ; 00000000 ; Unsigned Binary                   ;
; Y7             ; 11111111 ; Unsigned Binary                   ;
; Y8             ; 11111110 ; Unsigned Binary                   ;
; Y9             ; 11111111 ; Unsigned Binary                   ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                         ;
+----------------+----------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                      ;
; NUMBER_OF_TAPS ; 3              ; Signed Integer                                                                               ;
; TAP_DISTANCE   ; 800            ; Signed Integer                                                                               ;
; WIDTH          ; 8              ; Signed Integer                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                      ;
; CBXI_PARAMETER ; shift_taps_6rv ; Untyped                                                                                      ;
+----------------+----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                         ;
+---------------------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                      ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                      ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                      ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                      ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                      ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                      ;
; WIDTH_A                               ; 8                 ; Signed Integer                               ;
; WIDTH_B                               ; 8                 ; Signed Integer                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                      ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                      ;
; CBXI_PARAMETER                        ; mult_add_fk74     ; Untyped                                      ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                      ;
; WIDTH_C                               ; 22                ; Untyped                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                      ;
; COEF0_0                               ; 0                 ; Untyped                                      ;
; COEF0_1                               ; 0                 ; Untyped                                      ;
; COEF0_2                               ; 0                 ; Untyped                                      ;
; COEF0_3                               ; 0                 ; Untyped                                      ;
; COEF0_4                               ; 0                 ; Untyped                                      ;
; COEF0_5                               ; 0                 ; Untyped                                      ;
; COEF0_6                               ; 0                 ; Untyped                                      ;
; COEF0_7                               ; 0                 ; Untyped                                      ;
; COEF1_0                               ; 0                 ; Untyped                                      ;
; COEF1_1                               ; 0                 ; Untyped                                      ;
; COEF1_2                               ; 0                 ; Untyped                                      ;
; COEF1_3                               ; 0                 ; Untyped                                      ;
; COEF1_4                               ; 0                 ; Untyped                                      ;
; COEF1_5                               ; 0                 ; Untyped                                      ;
; COEF1_6                               ; 0                 ; Untyped                                      ;
; COEF1_7                               ; 0                 ; Untyped                                      ;
; COEF2_0                               ; 0                 ; Untyped                                      ;
; COEF2_1                               ; 0                 ; Untyped                                      ;
; COEF2_2                               ; 0                 ; Untyped                                      ;
; COEF2_3                               ; 0                 ; Untyped                                      ;
; COEF2_4                               ; 0                 ; Untyped                                      ;
; COEF2_5                               ; 0                 ; Untyped                                      ;
; COEF2_6                               ; 0                 ; Untyped                                      ;
; COEF2_7                               ; 0                 ; Untyped                                      ;
; COEF3_0                               ; 0                 ; Untyped                                      ;
; COEF3_1                               ; 0                 ; Untyped                                      ;
; COEF3_2                               ; 0                 ; Untyped                                      ;
; COEF3_3                               ; 0                 ; Untyped                                      ;
; COEF3_4                               ; 0                 ; Untyped                                      ;
; COEF3_5                               ; 0                 ; Untyped                                      ;
; COEF3_6                               ; 0                 ; Untyped                                      ;
; COEF3_7                               ; 0                 ; Untyped                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                      ;
+---------------------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component ;
+------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                               ;
+------------------------+--------------+--------------------------------------------------------------------+
; width                  ; 18           ; Signed Integer                                                     ;
; size                   ; 3            ; Signed Integer                                                     ;
; WIDTHR                 ; 20           ; Signed Integer                                                     ;
; SHIFT                  ; 0            ; Signed Integer                                                     ;
; REPRESENTATION         ; SIGNED       ; Untyped                                                            ;
; PIPELINE               ; 1            ; Signed Integer                                                     ;
; MSW_SUBTRACT           ; NO           ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                            ;
; CBXI_PARAMETER         ; par_add_n9f  ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                     ;
+------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component ;
+------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                               ;
+------------------------+--------------+--------------------------------------------------------------------+
; width                  ; 18           ; Signed Integer                                                     ;
; size                   ; 3            ; Signed Integer                                                     ;
; WIDTHR                 ; 20           ; Signed Integer                                                     ;
; SHIFT                  ; 0            ; Signed Integer                                                     ;
; REPRESENTATION         ; SIGNED       ; Untyped                                                            ;
; PIPELINE               ; 1            ; Signed Integer                                                     ;
; MSW_SUBTRACT           ; NO           ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                            ;
; CBXI_PARAMETER         ; par_add_n9f  ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                     ;
+------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
; Q_PORT_WIDTH   ; 16    ; Signed Integer                                                            ;
; R_PORT_WIDTH   ; 17    ; Signed Integer                                                            ;
; PIPELINE       ; 1     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sobel:sobel_inst|lpm_mult:Mult1    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 20           ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 40           ; Untyped             ;
; LPM_WIDTHR                                     ; 40           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_rct     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sobel:sobel_inst|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 20           ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 40           ; Untyped             ;
; LPM_WIDTHR                                     ; 40           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_rct     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                         ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                            ;
+----------------------------+-----------------------------------------------------------------------------------+
; Name                       ; Value                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                 ;
; Entity Instance            ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 3                                                                                 ;
;     -- TAP_DISTANCE        ; 800                                                                               ;
;     -- WIDTH               ; 8                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                   ;
+---------------------------------------+-------------------------------------------------------------+
; Name                                  ; Value                                                       ;
+---------------------------------------+-------------------------------------------------------------+
; Number of entity instances            ; 6                                                           ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
; Entity Instance                       ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                    ;
;     -- REPRESENTATION_B               ; SIGNED                                                      ;
;     -- WIDTH_A                        ; 8                                                           ;
;     -- WIDTH_B                        ; 8                                                           ;
;     -- WIDTH_RESULT                   ; 18                                                          ;
+---------------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                          ;
+---------------------------------------+---------------------------------+
; Name                                  ; Value                           ;
+---------------------------------------+---------------------------------+
; Number of entity instances            ; 2                               ;
; Entity Instance                       ; sobel:sobel_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 20                              ;
;     -- LPM_WIDTHB                     ; 20                              ;
;     -- LPM_WIDTHP                     ; 40                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; sobel:sobel_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 20                              ;
;     -- LPM_WIDTHB                     ; 20                              ;
;     -- LPM_WIDTHP                     ; 40                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
+---------------------------------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|SQRT:sqrt0"                                                                                          ;
+-----------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity         ; Details                                                                                                  ;
+-----------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; radical   ; Input  ; Critical Warning ; Can't connect array with 20 elements in array dimension 1 to port with 32 elements in the same dimension ;
; remainder ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y2" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND       ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC       ;
; datab_1[7..2] ; Input ; Info     ; Stuck at GND       ;
; datab_1[1]    ; Input ; Info     ; Stuck at VCC       ;
; datab_1[0]    ; Input ; Info     ; Stuck at GND       ;
; datab_2[7..1] ; Input ; Info     ; Stuck at GND       ;
; datab_2[0]    ; Input ; Info     ; Stuck at VCC       ;
+---------------+-------+----------+--------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y1" ;
+---------+-------+----------+--------------------------+
; Port    ; Type  ; Severity ; Details                  ;
+---------+-------+----------+--------------------------+
; datab_0 ; Input ; Info     ; Stuck at GND             ;
; datab_1 ; Input ; Info     ; Stuck at GND             ;
; datab_2 ; Input ; Info     ; Stuck at GND             ;
+---------+-------+----------+--------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:y0" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; datab_0       ; Input ; Info     ; Stuck at VCC       ;
; datab_1[7..1] ; Input ; Info     ; Stuck at VCC       ;
; datab_1[0]    ; Input ; Info     ; Stuck at GND       ;
; datab_2       ; Input ; Info     ; Stuck at VCC       ;
+---------------+-------+----------+--------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x2" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND       ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC       ;
; datab_1       ; Input ; Info     ; Stuck at GND       ;
; datab_2       ; Input ; Info     ; Stuck at VCC       ;
+---------------+-------+----------+--------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x1" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; datab_0[7..2] ; Input ; Info     ; Stuck at GND       ;
; datab_0[1]    ; Input ; Info     ; Stuck at VCC       ;
; datab_0[0]    ; Input ; Info     ; Stuck at GND       ;
; datab_1       ; Input ; Info     ; Stuck at GND       ;
; datab_2[7..1] ; Input ; Info     ; Stuck at VCC       ;
; datab_2[0]    ; Input ; Info     ; Stuck at GND       ;
+---------------+-------+----------+--------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|MAC_3:x0" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND       ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC       ;
; datab_1       ; Input ; Info     ; Stuck at GND       ;
; datab_2       ; Input ; Info     ; Stuck at VCC       ;
+---------------+-------+----------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst|LineBuffer:LineBuffer_inst"                                                                 ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel:sobel_inst"                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; iTHRESHOLD[2..1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; iTHRESHOLD[7..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; iTHRESHOLD[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; iDATA[9..6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; oDVAL            ; Output ; Info     ; Explicitly unconnected                                                              ;
; oDATA[9..6]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; hcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; vcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; TFT_RGB[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; TFT_RGB[4..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; TFT_BLANK       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2"                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1"                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2"                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1"                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1"                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port"                                                                                                                                                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_ADDR[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_MAX_ADDR[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[23..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[9]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_FULL             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR1_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR2_DATA             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR2                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_ADDR[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_MAX_ADDR[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[23..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_LENGTH[8..4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH[2..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH[3]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_LOAD             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_CLK              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_FULL             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR2_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_ADDR[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_MAX_ADDR[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[23..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[9]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_EMPTY            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD1_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_DATA             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_ADDR             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_MAX_ADDR         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_LENGTH           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_LOAD             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_CLK              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_EMPTY            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CMOS_Capture_RGB565:u_CMOS_Capture_RGB565"                                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; cmos_frame_vsync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmos_frame_href  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmos_fps_rate    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller" ;
+-----------+--------+----------+-----------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                     ;
+-----------+--------+----------+-----------------------------------------------------------------------------+
; i2c_rdata ; Output ; Info     ; Explicitly unconnected                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Wed Oct 24 20:51:24 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sccb/i2c_ov5640_rgb565_config.v
    Info (12023): Found entity 1: I2C_OV5640_RGB565_Config
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sccb/i2c_ov5640_init_rgb565.v
    Info (12023): Found entity 1: I2C_OV5640_Init_RGB565
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sccb/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cmos_capture_rgb565.v
    Info (12023): Found entity 1: CMOS_Capture_RGB565
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_sdram.v
    Info (12023): Found entity 1: OV5640_SDRAM
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tft_ctrl_800_480_16bit.v
    Info (12023): Found entity 1: TFT_CTRL_800_480_16bit
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sobel.v
    Info (12023): Found entity 1: sobel
Info (12021): Found 2 design units, including 1 entities, in source file linebuffer.vhd
    Info (12022): Found design unit 1: linebuffer-SYN
    Info (12023): Found entity 1: LineBuffer
Info (12021): Found 2 design units, including 1 entities, in source file mac_3.vhd
    Info (12022): Found design unit 1: mac_3-SYN
    Info (12023): Found entity 1: MAC_3
Info (12021): Found 2 design units, including 1 entities, in source file pa_3.vhd
    Info (12022): Found design unit 1: pa_3-SYN
    Info (12023): Found entity 1: PA_3
Info (12021): Found 2 design units, including 1 entities, in source file sqrt.vhd
    Info (12022): Found design unit 1: sqrt-SYN
    Info (12023): Found entity 1: SQRT
Info (12127): Elaborating entity "OV5640_SDRAM" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at OV5640_SDRAM.v(168): object "TFT_R" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at OV5640_SDRAM.v(170): object "TFT_B" assigned a value but never read
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2500"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "12"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "I2C_OV5640_Init_RGB565" for hierarchy "I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565"
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller"
Info (12128): Elaborating entity "I2C_OV5640_RGB565_Config" for hierarchy "I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config"
Info (12128): Elaborating entity "CMOS_Capture_RGB565" for hierarchy "CMOS_Capture_RGB565:u_CMOS_Capture_RGB565"
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(442): truncated value with size 10 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(460): truncated value with size 10 to match size of target (9)
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(104): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(108): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(24): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_peq1.tdf
    Info (12023): Found entity 1: dcfifo_peq1
Info (12128): Elaborating entity "dcfifo_peq1" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rf51.tdf
    Info (12023): Found entity 1: altsyncram_rf51
Info (12128): Elaborating entity "altsyncram_rf51" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qld
Info (12128): Elaborating entity "alt_synch_pipe_qld" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1"
Info (12128): Elaborating entity "TFT_CTRL_800_480_16bit" for hierarchy "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"
Info (12128): Elaborating entity "sobel" for hierarchy "sobel:sobel_inst"
Warning (10230): Verilog HDL assignment warning at sobel.v(144): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "LineBuffer" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "tap_distance" = "800"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_6rv.tdf
    Info (12023): Found entity 1: shift_taps_6rv
Info (12128): Elaborating entity "shift_taps_6rv" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ka1.tdf
    Info (12023): Found entity 1: altsyncram_5ka1
Info (12128): Elaborating entity "altsyncram_5ka1" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf
    Info (12023): Found entity 1: cntr_auf
Info (12128): Elaborating entity "cntr_auf" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4"
Info (12128): Elaborating entity "MAC_3" for hierarchy "sobel:sobel_inst|MAC_3:x0"
Info (12128): Elaborating entity "altmult_add" for hierarchy "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR3"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR3"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_aclr_a0" = "ACLR3"
    Info (12134): Parameter "input_aclr_a1" = "ACLR3"
    Info (12134): Parameter "input_aclr_a2" = "ACLR3"
    Info (12134): Parameter "input_aclr_b0" = "ACLR3"
    Info (12134): Parameter "input_aclr_b1" = "ACLR3"
    Info (12134): Parameter "input_aclr_b2" = "ACLR3"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "SCANA"
    Info (12134): Parameter "input_source_a2" = "SCANA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR3"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR3"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR3"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "3"
    Info (12134): Parameter "output_aclr" = "ACLR3"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_aclr_a" = "ACLR3"
    Info (12134): Parameter "signed_aclr_b" = "ACLR3"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR3"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR3"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_result" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_fk74.tdf
    Info (12023): Found entity 1: mult_add_fk74
Info (12128): Elaborating entity "mult_add_fk74" for hierarchy "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_1ba1.tdf
    Info (12023): Found entity 1: ded_mult_1ba1
Info (12128): Elaborating entity "ded_mult_1ba1" for hierarchy "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info (12023): Found entity 1: dffpipe_b3c
Info (12128): Elaborating entity "dffpipe_b3c" for hierarchy "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_3f91.tdf
    Info (12023): Found entity 1: ded_mult_3f91
Info (12128): Elaborating entity "ded_mult_3f91" for hierarchy "sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3"
Info (12128): Elaborating entity "PA_3" for hierarchy "sobel:sobel_inst|PA_3:pa0"
Info (12128): Elaborating entity "parallel_add" for hierarchy "sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component"
Info (12130): Elaborated megafunction instantiation "sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component"
Info (12133): Instantiated megafunction "sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component" with the following parameter:
    Info (12134): Parameter "width" = "18"
    Info (12134): Parameter "size" = "3"
    Info (12134): Parameter "widthr" = "20"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "representation" = "SIGNED"
    Info (12134): Parameter "pipeline" = "1"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "parallel_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_n9f.tdf
    Info (12023): Found entity 1: par_add_n9f
Info (12128): Elaborating entity "par_add_n9f" for hierarchy "sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated"
Info (12128): Elaborating entity "SQRT" for hierarchy "sobel:sobel_inst|SQRT:sqrt0"
Info (12128): Elaborating entity "altsqrt" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12130): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12133): Instantiated megafunction "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component" with the following parameter:
    Info (12134): Parameter "pipeline" = "1"
    Info (12134): Parameter "q_port_width" = "16"
    Info (12134): Parameter "r_port_width" = "17"
    Info (12134): Parameter "width" = "32"
    Info (12134): Parameter "lpm_type" = "ALTSQRT"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vqc.tdf
    Info (12023): Found entity 1: add_sub_vqc
Info (12128): Elaborating entity "add_sub_vqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_vqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uqc.tdf
    Info (12023): Found entity 1: add_sub_uqc
Info (12128): Elaborating entity "add_sub_uqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tqc.tdf
    Info (12023): Found entity 1: add_sub_tqc
Info (12128): Elaborating entity "add_sub_tqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf
    Info (12023): Found entity 1: add_sub_sqc
Info (12128): Elaborating entity "add_sub_sqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf
    Info (12023): Found entity 1: add_sub_rqc
Info (12128): Elaborating entity "add_sub_rqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf
    Info (12023): Found entity 1: add_sub_qqc
Info (12128): Elaborating entity "add_sub_qqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf
    Info (12023): Found entity 1: add_sub_pqc
Info (12128): Elaborating entity "add_sub_pqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf
    Info (12023): Found entity 1: add_sub_oqc
Info (12128): Elaborating entity "add_sub_oqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf
    Info (12023): Found entity 1: add_sub_nqc
Info (12128): Elaborating entity "add_sub_nqc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info (12023): Found entity 1: add_sub_fpc
Info (12128): Elaborating entity "add_sub_fpc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info (12023): Found entity 1: add_sub_epc
Info (12128): Elaborating entity "add_sub_epc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf
    Info (12023): Found entity 1: add_sub_dpc
Info (12128): Elaborating entity "add_sub_dpc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf
    Info (12023): Found entity 1: add_sub_cpc
Info (12128): Elaborating entity "add_sub_cpc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf
    Info (12023): Found entity 1: add_sub_bpc
Info (12128): Elaborating entity "add_sub_bpc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf
    Info (12023): Found entity 1: add_sub_apc
Info (12128): Elaborating entity "add_sub_apc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]"
Info (12131): Elaborated megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]"
Info (13014): Ignored 359 buffer(s)
    Info (13016): Ignored 15 CARRY_SUM buffer(s)
    Info (13019): Ignored 344 SOFT buffer(s)
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sobel:sobel_inst|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sobel:sobel_inst|Mult0"
Info (12130): Elaborated megafunction instantiation "sobel:sobel_inst|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "sobel:sobel_inst|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rct.tdf
    Info (12023): Found entity 1: mult_rct
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "sobel:sobel_inst|lpm_mult:Mult0|mult_rct:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "sobel:sobel_inst|lpm_mult:Mult1|mult_rct:auto_generated|mac_out8"
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 24 buffer(s)
    Info (13019): Ignored 24 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cmos_rst_n" is stuck at VCC
    Warning (13410): Pin "cmos_pwdn" is stuck at GND
    Warning (13410): Pin "sdram_addr[12]" is stuck at GND
    Warning (13410): Pin "TFT_BL" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 70 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/output_files/OV5640_SDRAM.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND
Info (21057): Implemented 2227 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 48 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 2058 logic cells
    Info (21064): Implemented 60 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 30 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 544 megabytes
    Info: Processing ended: Wed Oct 24 20:51:39 2018
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Administrator/Desktop/AC620_OV5640V2_SDRAM_TFT800_sobel/prj/output_files/OV5640_SDRAM.map.smsg.


