{
  "design": {
    "design_info": {
      "boundary_crc": "0x2EEFDF95F61283EA",
      "device": "xc7z007sclg400-1",
      "gen_directory": "../../../../project_9.1A3.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1.1",
      "validated": "true"
    },
    "design_tree": {
      "CLA_4bit_0": "",
      "mux_0": "",
      "concatmodule_0": "",
      "display_decoder_0": "",
      "decoder_0": "",
      "counter_0": "",
      "clock_divider_0": "",
      "xlconstant_0": "",
      "split_digit_0": ""
    },
    "ports": {
      "A": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "B": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "Cin": {
        "direction": "I"
      },
      "clk": {
        "direction": "I"
      },
      "rst": {
        "direction": "I"
      },
      "seg_cat": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "seg_an": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "CLA_4bit_0": {
        "vlnv": "xilinx.com:module_ref:CLA_4bit:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_CLA_4bit_0_0",
        "xci_path": "ip\\design_1_CLA_4bit_0_0\\design_1_CLA_4bit_0_0.xci",
        "inst_hier_path": "CLA_4bit_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CLA_4bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Cin": {
            "direction": "I"
          },
          "S": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Cout": {
            "direction": "O"
          }
        }
      },
      "mux_0": {
        "vlnv": "xilinx.com:module_ref:mux:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_mux_0_0",
        "xci_path": "ip\\design_1_mux_0_0\\design_1_mux_0_0.xci",
        "inst_hier_path": "mux_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "I0": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "I1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "I2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "I3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "S": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "Y": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "concatmodule_0": {
        "vlnv": "xilinx.com:module_ref:concatmodule:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_concatmodule_0_0",
        "xci_path": "ip\\design_1_concatmodule_0_0\\design_1_concatmodule_0_0.xci",
        "inst_hier_path": "concatmodule_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "concatmodule",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Cout": {
            "direction": "I"
          },
          "S": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "out": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      },
      "display_decoder_0": {
        "vlnv": "xilinx.com:module_ref:display_decoder:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_display_decoder_0_0",
        "xci_path": "ip\\design_1_display_decoder_0_0\\design_1_display_decoder_0_0.xci",
        "inst_hier_path": "display_decoder_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "display_decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "decoder_0": {
        "vlnv": "xilinx.com:module_ref:decoder:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_decoder_0_0",
        "xci_path": "ip\\design_1_decoder_0_0\\design_1_decoder_0_0.xci",
        "inst_hier_path": "decoder_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "I": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "Y": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "counter_0": {
        "vlnv": "xilinx.com:module_ref:counter:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_counter_0_0",
        "xci_path": "ip\\design_1_counter_0_0\\design_1_counter_0_0.xci",
        "inst_hier_path": "counter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "Y": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "clock_divider_0": {
        "vlnv": "xilinx.com:module_ref:clock_divider:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_clock_divider_0_0",
        "xci_path": "ip\\design_1_clock_divider_0_0\\design_1_clock_divider_0_0.xci",
        "inst_hier_path": "clock_divider_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "terminalcount": {
            "direction": "I",
            "left": "16",
            "right": "0"
          },
          "clk_div": {
            "direction": "O"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip\\design_1_xlconstant_0_0\\design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "19999"
          },
          "CONST_WIDTH": {
            "value": "17"
          }
        }
      },
      "split_digit_0": {
        "vlnv": "xilinx.com:module_ref:split_digit:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_split_digit_0_0",
        "xci_path": "ip\\design_1_split_digit_0_0\\design_1_split_digit_0_0.xci",
        "inst_hier_path": "split_digit_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "split_digit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "full_result": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "left_digit": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "right_digit": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "A_1": {
        "ports": [
          "A",
          "CLA_4bit_0/A"
        ]
      },
      "B_1": {
        "ports": [
          "B",
          "CLA_4bit_0/B"
        ]
      },
      "CLA_4bit_0_Cout": {
        "ports": [
          "CLA_4bit_0/Cout",
          "concatmodule_0/Cout"
        ]
      },
      "CLA_4bit_0_S": {
        "ports": [
          "CLA_4bit_0/S",
          "concatmodule_0/S"
        ]
      },
      "Cin_1": {
        "ports": [
          "Cin",
          "CLA_4bit_0/Cin"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "clock_divider_0/clk"
        ]
      },
      "clock_divider_0_clk_div": {
        "ports": [
          "clock_divider_0/clk_div",
          "counter_0/clk"
        ]
      },
      "concatmodule_0_out": {
        "ports": [
          "concatmodule_0/out",
          "split_digit_0/full_result"
        ]
      },
      "counter_0_Y": {
        "ports": [
          "counter_0/Y",
          "decoder_0/I",
          "mux_0/S"
        ]
      },
      "decoder_0_Y": {
        "ports": [
          "decoder_0/Y",
          "seg_an"
        ]
      },
      "display_decoder_0_out": {
        "ports": [
          "display_decoder_0/out",
          "seg_cat"
        ]
      },
      "mux_0_Y": {
        "ports": [
          "mux_0/Y",
          "display_decoder_0/in"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "clock_divider_0/rst",
          "decoder_0/rst",
          "display_decoder_0/rst"
        ]
      },
      "split_digit_0_left_digit": {
        "ports": [
          "split_digit_0/left_digit",
          "mux_0/I1"
        ]
      },
      "split_digit_0_right_digit": {
        "ports": [
          "split_digit_0/right_digit",
          "mux_0/I0"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "clock_divider_0/terminalcount"
        ]
      }
    }
  }
}