847      
0 uvm_macros.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/uvm_macros.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/uvm_macros.svh
0 macros/uvm_version_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/macros/uvm_version_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/macros/uvm_version_defines.svh
0 macros/snps_macros.svp
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/macros/snps_macros.svp
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/macros/snps_macros.svp
0 macros/uvm_message_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/macros/uvm_message_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/macros/uvm_message_defines.svh
0 macros/uvm_phase_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/macros/uvm_phase_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/macros/uvm_phase_defines.svh
0 macros/uvm_object_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/macros/uvm_object_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/macros/uvm_object_defines.svh
0 macros/uvm_printer_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/macros/uvm_printer_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/macros/uvm_printer_defines.svh
0 macros/uvm_tlm_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/macros/uvm_tlm_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/macros/uvm_tlm_defines.svh
0 tlm1/uvm_tlm_imps.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm1/uvm_tlm_imps.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm1/uvm_tlm_imps.svh
0 macros/uvm_sequence_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/macros/uvm_sequence_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/macros/uvm_sequence_defines.svh
0 macros/uvm_callback_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/macros/uvm_callback_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/macros/uvm_callback_defines.svh
0 macros/uvm_reg_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/macros/uvm_reg_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/macros/uvm_reg_defines.svh
0 macros/uvm_deprecated_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/macros/uvm_deprecated_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/macros/uvm_deprecated_defines.svh
0 directc/uvm_directc.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/directc/uvm_directc.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/directc/uvm_directc.svh
0 directc/uvm_seed.vh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/directc/uvm_seed.vh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/directc/uvm_seed.vh
0 dpi/uvm_dpi.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/dpi/uvm_dpi.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/dpi/uvm_dpi.svh
0 dpi/uvm_hdl.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/dpi/uvm_hdl.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/dpi/uvm_hdl.svh
0 dpi/uvm_svcmd_dpi.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/dpi/uvm_svcmd_dpi.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/dpi/uvm_svcmd_dpi.svh
0 dpi/uvm_regex.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/dpi/uvm_regex.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/dpi/uvm_regex.svh
0 base/uvm_base.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_base.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_base.svh
0 base/uvm_version.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_version.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_version.svh
0 base/uvm_object_globals.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_object_globals.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_object_globals.svh
0 base/uvm_misc.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_misc.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_misc.svh
0 base/uvm_object.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_object.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_object.svh
0 base/uvm_pool.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_pool.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_pool.svh
0 base/uvm_queue.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_queue.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_queue.svh
0 base/uvm_factory.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_factory.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_factory.svh
0 base/uvm_registry.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_registry.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_registry.svh
0 base/uvm_spell_chkr.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_spell_chkr.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_spell_chkr.svh
0 base/uvm_resource.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_resource.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_resource.svh
0 deprecated/uvm_resource_converter.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/deprecated/uvm_resource_converter.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/deprecated/uvm_resource_converter.svh
0 base/uvm_resource_specializations.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_resource_specializations.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_resource_specializations.svh
0 base/uvm_resource_db.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_resource_db.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_resource_db.svh
0 base/uvm_config_db.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_config_db.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_config_db.svh
0 base/uvm_printer.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_printer.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_printer.svh
0 base/uvm_comparer.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_comparer.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_comparer.svh
0 base/uvm_packer.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_packer.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_packer.svh
0 base/uvm_recorder.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_recorder.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_recorder.svh
0 base/uvm_event_callback.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_event_callback.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_event_callback.svh
0 base/uvm_event.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_event.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_event.svh
0 base/uvm_barrier.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_barrier.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_barrier.svh
0 base/uvm_callback.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_callback.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_callback.svh
0 base/uvm_report_catcher.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_report_catcher.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_report_catcher.svh
0 base/uvm_report_server.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_report_server.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_report_server.svh
0 base/uvm_report_handler.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_report_handler.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_report_handler.svh
0 base/uvm_report_object.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_report_object.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_report_object.svh
0 base/uvm_transaction.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_transaction.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_transaction.svh
0 base/uvm_phase.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_phase.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_phase.svh
0 base/uvm_domain.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_domain.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_domain.svh
0 base/uvm_bottomup_phase.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_bottomup_phase.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_bottomup_phase.svh
0 base/uvm_topdown_phase.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_topdown_phase.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_topdown_phase.svh
0 base/uvm_task_phase.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_task_phase.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_task_phase.svh
0 base/uvm_common_phases.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_common_phases.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_common_phases.svh
0 base/uvm_runtime_phases.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_runtime_phases.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_runtime_phases.svh
0 base/uvm_component.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_component.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_component.svh
0 base/uvm_root.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_root.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_root.svh
0 base/uvm_objection.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_objection.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_objection.svh
0 base/uvm_heartbeat.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_heartbeat.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_heartbeat.svh
0 base/uvm_globals.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_globals.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_globals.svh
0 base/uvm_cmdline_processor.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_cmdline_processor.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_cmdline_processor.svh
0 tlm1/uvm_tlm.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm1/uvm_tlm.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm1/uvm_tlm.svh
0 tlm1/uvm_tlm_ifs.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm1/uvm_tlm_ifs.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm1/uvm_tlm_ifs.svh
0 tlm1/uvm_sqr_ifs.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm1/uvm_sqr_ifs.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm1/uvm_sqr_ifs.svh
0 base/uvm_port_base.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/base/uvm_port_base.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/base/uvm_port_base.svh
0 tlm1/uvm_imps.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm1/uvm_imps.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm1/uvm_imps.svh
0 tlm1/uvm_ports.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm1/uvm_ports.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm1/uvm_ports.svh
0 tlm1/uvm_exports.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm1/uvm_exports.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm1/uvm_exports.svh
0 tlm1/uvm_analysis_port.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm1/uvm_analysis_port.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm1/uvm_analysis_port.svh
0 tlm1/uvm_tlm_fifo_base.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm1/uvm_tlm_fifo_base.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm1/uvm_tlm_fifo_base.svh
0 tlm1/uvm_tlm_fifos.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm1/uvm_tlm_fifos.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm1/uvm_tlm_fifos.svh
0 tlm1/uvm_tlm_req_rsp.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm1/uvm_tlm_req_rsp.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm1/uvm_tlm_req_rsp.svh
0 tlm1/uvm_sqr_connections.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm1/uvm_sqr_connections.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm1/uvm_sqr_connections.svh
0 comps/uvm_comps.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/comps/uvm_comps.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/comps/uvm_comps.svh
0 comps/uvm_pair.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/comps/uvm_pair.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/comps/uvm_pair.svh
0 comps/uvm_policies.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/comps/uvm_policies.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/comps/uvm_policies.svh
0 comps/uvm_in_order_comparator.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/comps/uvm_in_order_comparator.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/comps/uvm_in_order_comparator.svh
0 comps/uvm_algorithmic_comparator.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/comps/uvm_algorithmic_comparator.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/comps/uvm_algorithmic_comparator.svh
0 comps/uvm_random_stimulus.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/comps/uvm_random_stimulus.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/comps/uvm_random_stimulus.svh
0 comps/uvm_subscriber.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/comps/uvm_subscriber.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/comps/uvm_subscriber.svh
0 comps/uvm_monitor.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/comps/uvm_monitor.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/comps/uvm_monitor.svh
0 comps/uvm_driver.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/comps/uvm_driver.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/comps/uvm_driver.svh
0 comps/uvm_push_driver.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/comps/uvm_push_driver.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/comps/uvm_push_driver.svh
0 comps/uvm_scoreboard.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/comps/uvm_scoreboard.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/comps/uvm_scoreboard.svh
0 comps/uvm_agent.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/comps/uvm_agent.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/comps/uvm_agent.svh
0 comps/uvm_env.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/comps/uvm_env.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/comps/uvm_env.svh
0 comps/uvm_test.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/comps/uvm_test.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/comps/uvm_test.svh
0 seq/uvm_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/seq/uvm_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/seq/uvm_seq.svh
0 seq/uvm_sequence_item.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/seq/uvm_sequence_item.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/seq/uvm_sequence_item.svh
0 seq/uvm_sequencer_base.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/seq/uvm_sequencer_base.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/seq/uvm_sequencer_base.svh
0 seq/uvm_sequencer_analysis_fifo.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/seq/uvm_sequencer_analysis_fifo.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/seq/uvm_sequencer_analysis_fifo.svh
0 seq/uvm_sequencer_param_base.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/seq/uvm_sequencer_param_base.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/seq/uvm_sequencer_param_base.svh
0 seq/uvm_sequencer.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/seq/uvm_sequencer.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/seq/uvm_sequencer.svh
0 seq/uvm_push_sequencer.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/seq/uvm_push_sequencer.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/seq/uvm_push_sequencer.svh
0 seq/uvm_sequence_base.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/seq/uvm_sequence_base.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/seq/uvm_sequence_base.svh
0 seq/uvm_sequence.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/seq/uvm_sequence.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/seq/uvm_sequence.svh
0 seq/uvm_sequence_library.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/seq/uvm_sequence_library.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/seq/uvm_sequence_library.svh
0 seq/uvm_sequence_builtin.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/seq/uvm_sequence_builtin.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/seq/uvm_sequence_builtin.svh
0 tlm2/uvm_tlm2.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm2/uvm_tlm2.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm2/uvm_tlm2.svh
0 tlm2/uvm_tlm2_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm2/uvm_tlm2_defines.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm2/uvm_tlm2_defines.svh
0 tlm2/uvm_tlm2_time.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm2/uvm_tlm2_time.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm2/uvm_tlm2_time.svh
0 tlm2/uvm_tlm2_generic_payload.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm2/uvm_tlm2_generic_payload.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm2/uvm_tlm2_generic_payload.svh
0 tlm2/uvm_tlm2_ifs.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm2/uvm_tlm2_ifs.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm2/uvm_tlm2_ifs.svh
0 tlm2/uvm_tlm2_imps.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm2/uvm_tlm2_imps.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm2/uvm_tlm2_imps.svh
0 tlm2/uvm_tlm2_ports.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm2/uvm_tlm2_ports.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm2/uvm_tlm2_ports.svh
0 tlm2/uvm_tlm2_exports.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm2/uvm_tlm2_exports.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm2/uvm_tlm2_exports.svh
0 tlm2/uvm_tlm2_sockets_base.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm2/uvm_tlm2_sockets_base.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm2/uvm_tlm2_sockets_base.svh
0 tlm2/uvm_tlm2_sockets.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/tlm2/uvm_tlm2_sockets.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/tlm2/uvm_tlm2_sockets.svh
0 reg/uvm_reg_model.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_reg_model.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_reg_model.svh
0 reg/uvm_reg_item.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_reg_item.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_reg_item.svh
0 reg/uvm_reg_adapter.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_reg_adapter.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_reg_adapter.svh
0 reg/uvm_reg_predictor.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_reg_predictor.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_reg_predictor.svh
0 reg/uvm_reg_sequence.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_reg_sequence.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_reg_sequence.svh
0 reg/uvm_reg_cbs.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_reg_cbs.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_reg_cbs.svh
0 reg/uvm_reg_backdoor.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_reg_backdoor.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_reg_backdoor.svh
0 reg/uvm_reg_field.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_reg_field.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_reg_field.svh
0 reg/uvm_vreg_field.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_vreg_field.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_vreg_field.svh
0 reg/uvm_reg.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_reg.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_reg.svh
0 reg/uvm_reg_indirect.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_reg_indirect.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_reg_indirect.svh
0 reg/uvm_reg_fifo.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_reg_fifo.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_reg_fifo.svh
0 reg/uvm_reg_file.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_reg_file.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_reg_file.svh
0 reg/uvm_mem_mam.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_mem_mam.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_mem_mam.svh
0 reg/uvm_vreg.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_vreg.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_vreg.svh
0 reg/uvm_mem.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_mem.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_mem.svh
0 reg/uvm_reg_map.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_reg_map.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_reg_map.svh
0 reg/uvm_reg_block.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/uvm_reg_block.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/uvm_reg_block.svh
0 reg/sequences/uvm_reg_hw_reset_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/sequences/uvm_reg_hw_reset_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/sequences/uvm_reg_hw_reset_seq.svh
0 reg/sequences/uvm_reg_bit_bash_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/sequences/uvm_reg_bit_bash_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/sequences/uvm_reg_bit_bash_seq.svh
0 reg/sequences/uvm_mem_walk_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/sequences/uvm_mem_walk_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/sequences/uvm_mem_walk_seq.svh
0 reg/sequences/uvm_mem_access_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/sequences/uvm_mem_access_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/sequences/uvm_mem_access_seq.svh
0 reg/sequences/uvm_reg_access_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/sequences/uvm_reg_access_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/sequences/uvm_reg_access_seq.svh
0 reg/sequences/uvm_reg_mem_shared_access_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/sequences/uvm_reg_mem_shared_access_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/sequences/uvm_reg_mem_shared_access_seq.svh
0 reg/sequences/uvm_reg_mem_built_in_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/sequences/uvm_reg_mem_built_in_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/sequences/uvm_reg_mem_built_in_seq.svh
0 reg/sequences/uvm_reg_mem_hdl_paths_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh
0 reg/snps_uvm_reg_bank.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/reg/snps_uvm_reg_bank.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/reg/snps_uvm_reg_bank.svh
0 vcs/vcs_uvm_alt.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/vcs/vcs_uvm_alt.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/vcs/vcs_uvm_alt.sv
0 msglog.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/msglog.svh
0 uvm_msglog_report_server.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/uvm_msglog_report_server.sv
0 uvm_vcs_recorder.svh
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/uvm_vcs_recorder.svh
0 uvm_vcs_record_interface.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/uvm_vcs_record_interface.sv
0 wb_transaction.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_transaction.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_transaction.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_transaction.sv
0 wb_master_sequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_master_sequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_master_sequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_master_sequencer.sv
0 wb_master_driver.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_master_driver.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_master_driver.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_master_driver.sv
0 wb_master_monitor.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_master_monitor.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_master_monitor.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_master_monitor.sv
0 wb_master_agent.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_master_agent.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_master_agent.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_master_agent.sv
0 wb_slave_sequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_slave_sequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_slave_sequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_slave_sequencer.sv
0 wb_slave_driver.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_slave_driver.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_slave_driver.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_slave_driver.sv
0 wb_slave_monitor.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_slave_monitor.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_slave_monitor.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_slave_monitor.sv
0 wb_slave_agent.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_slave_agent.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_slave_agent.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_slave_agent.sv
0 wb_slave_seqs.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_slave_seqs.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_slave_seqs.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_slave_seqs.sv
0 wb_env.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_env.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_env.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_env.sv
0 clock_and_reset_config.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/clock_and_reset_config.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/clock_and_reset_config.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/clock_and_reset_config.sv
0 ../../Soc/wb_bfm/sv/clock_and_reset_config.sv
0 clock_and_reset_sequence_item.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/clock_and_reset_sequence_item.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/clock_and_reset_sequence_item.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/clock_and_reset_sequence_item.sv
0 ../../Soc/wb_bfm/sv/clock_and_reset_sequence_item.sv
0 clock_and_reset_sequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/clock_and_reset_sequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/clock_and_reset_sequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/clock_and_reset_sequencer.sv
0 ../../Soc/wb_bfm/sv/clock_and_reset_sequencer.sv
0 clock_and_reset_driver.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/clock_and_reset_driver.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/clock_and_reset_driver.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/clock_and_reset_driver.sv
0 ../../Soc/wb_bfm/sv/clock_and_reset_driver.sv
0 clock_and_reset_agent.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/clock_and_reset_agent.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/clock_and_reset_agent.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/clock_and_reset_agent.sv
0 ../../Soc/wb_bfm/sv/clock_and_reset_agent.sv
0 clock_and_reset_env.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/clock_and_reset_env.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/clock_and_reset_env.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/clock_and_reset_env.sv
0 ../../Soc/wb_bfm/sv/clock_and_reset_env.sv
0 clock_and_reset_seq.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/clock_and_reset_seq.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/clock_and_reset_seq.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/clock_and_reset_seq.sv
0 ../../Soc/wb_bfm/sv/clock_and_reset_seq.sv
0 clock_and_reset_count_clocks_seq.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/clock_and_reset_count_clocks_seq.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/clock_and_reset_count_clocks_seq.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/clock_and_reset_count_clocks_seq.sv
0 ../../Soc/wb_bfm/sv/clock_and_reset_count_clocks_seq.sv
0 ../sv/spi_transaction.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/../sv/spi_transaction.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/../sv/spi_transaction.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/../sv/spi_transaction.sv
0 ../../Soc/wb_bfm/sv/../sv/spi_transaction.sv
0 ../../Soc/clock_and_reset/sv/../sv/spi_transaction.sv
0 ../sv/../sv/spi_transaction.sv
0 ../tests/../sv/spi_transaction.sv
0 ../sequences/../sv/spi_transaction.sv
0 ../../Peripherals/spi_uvc/sv/../sv/spi_transaction.sv
0 ../../Peripherals/spi_uvc/tests/../sv/spi_transaction.sv
0 ../../Peripherals/spi_uvc/sequences/../sv/spi_transaction.sv
0 ../sv/spi_master_monitor.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/../sv/spi_master_monitor.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/../sv/spi_master_monitor.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/../sv/spi_master_monitor.sv
0 ../../Soc/wb_bfm/sv/../sv/spi_master_monitor.sv
0 ../../Soc/clock_and_reset/sv/../sv/spi_master_monitor.sv
0 ../sv/../sv/spi_master_monitor.sv
0 ../tests/../sv/spi_master_monitor.sv
0 ../sequences/../sv/spi_master_monitor.sv
0 ../../Peripherals/spi_uvc/sv/../sv/spi_master_monitor.sv
0 ../../Peripherals/spi_uvc/tests/../sv/spi_master_monitor.sv
0 ../../Peripherals/spi_uvc/sequences/../sv/spi_master_monitor.sv
0 ../sv/spi_master_seqs.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/../sv/spi_master_seqs.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/../sv/spi_master_seqs.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/../sv/spi_master_seqs.sv
0 ../../Soc/wb_bfm/sv/../sv/spi_master_seqs.sv
0 ../../Soc/clock_and_reset/sv/../sv/spi_master_seqs.sv
0 ../sv/../sv/spi_master_seqs.sv
0 ../tests/../sv/spi_master_seqs.sv
0 ../sequences/../sv/spi_master_seqs.sv
0 ../../Peripherals/spi_uvc/sv/../sv/spi_master_seqs.sv
0 ../../Peripherals/spi_uvc/tests/../sv/spi_master_seqs.sv
0 ../../Peripherals/spi_uvc/sequences/../sv/spi_master_seqs.sv
0 ../sv/spi_master_sequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/../sv/spi_master_sequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/../sv/spi_master_sequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/../sv/spi_master_sequencer.sv
0 ../../Soc/wb_bfm/sv/../sv/spi_master_sequencer.sv
0 ../../Soc/clock_and_reset/sv/../sv/spi_master_sequencer.sv
0 ../sv/../sv/spi_master_sequencer.sv
0 ../tests/../sv/spi_master_sequencer.sv
0 ../sequences/../sv/spi_master_sequencer.sv
0 ../../Peripherals/spi_uvc/sv/../sv/spi_master_sequencer.sv
0 ../../Peripherals/spi_uvc/tests/../sv/spi_master_sequencer.sv
0 ../../Peripherals/spi_uvc/sequences/../sv/spi_master_sequencer.sv
0 ../sv/spi_master_driver.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/../sv/spi_master_driver.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/../sv/spi_master_driver.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/../sv/spi_master_driver.sv
0 ../../Soc/wb_bfm/sv/../sv/spi_master_driver.sv
0 ../../Soc/clock_and_reset/sv/../sv/spi_master_driver.sv
0 ../sv/../sv/spi_master_driver.sv
0 ../tests/../sv/spi_master_driver.sv
0 ../sequences/../sv/spi_master_driver.sv
0 ../../Peripherals/spi_uvc/sv/../sv/spi_master_driver.sv
0 ../../Peripherals/spi_uvc/tests/../sv/spi_master_driver.sv
0 ../../Peripherals/spi_uvc/sequences/../sv/spi_master_driver.sv
0 ../sv/spi_master_agent.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/../sv/spi_master_agent.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/../sv/spi_master_agent.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/../sv/spi_master_agent.sv
0 ../../Soc/wb_bfm/sv/../sv/spi_master_agent.sv
0 ../../Soc/clock_and_reset/sv/../sv/spi_master_agent.sv
0 ../sv/../sv/spi_master_agent.sv
0 ../tests/../sv/spi_master_agent.sv
0 ../sequences/../sv/spi_master_agent.sv
0 ../../Peripherals/spi_uvc/sv/../sv/spi_master_agent.sv
0 ../../Peripherals/spi_uvc/tests/../sv/spi_master_agent.sv
0 ../../Peripherals/spi_uvc/sequences/../sv/spi_master_agent.sv
0 ../sv/spi_slave_monitor.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/../sv/spi_slave_monitor.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/../sv/spi_slave_monitor.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/../sv/spi_slave_monitor.sv
0 ../../Soc/wb_bfm/sv/../sv/spi_slave_monitor.sv
0 ../../Soc/clock_and_reset/sv/../sv/spi_slave_monitor.sv
0 ../sv/../sv/spi_slave_monitor.sv
0 ../tests/../sv/spi_slave_monitor.sv
0 ../sequences/../sv/spi_slave_monitor.sv
0 ../../Peripherals/spi_uvc/sv/../sv/spi_slave_monitor.sv
0 ../../Peripherals/spi_uvc/tests/../sv/spi_slave_monitor.sv
0 ../../Peripherals/spi_uvc/sequences/../sv/spi_slave_monitor.sv
0 ../sv/spi_slave_sequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/../sv/spi_slave_sequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/../sv/spi_slave_sequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/../sv/spi_slave_sequencer.sv
0 ../../Soc/wb_bfm/sv/../sv/spi_slave_sequencer.sv
0 ../../Soc/clock_and_reset/sv/../sv/spi_slave_sequencer.sv
0 ../sv/../sv/spi_slave_sequencer.sv
0 ../tests/../sv/spi_slave_sequencer.sv
0 ../sequences/../sv/spi_slave_sequencer.sv
0 ../../Peripherals/spi_uvc/sv/../sv/spi_slave_sequencer.sv
0 ../../Peripherals/spi_uvc/tests/../sv/spi_slave_sequencer.sv
0 ../../Peripherals/spi_uvc/sequences/../sv/spi_slave_sequencer.sv
0 ../sv/spi_slave_seqs.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/../sv/spi_slave_seqs.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/../sv/spi_slave_seqs.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/../sv/spi_slave_seqs.sv
0 ../../Soc/wb_bfm/sv/../sv/spi_slave_seqs.sv
0 ../../Soc/clock_and_reset/sv/../sv/spi_slave_seqs.sv
0 ../sv/../sv/spi_slave_seqs.sv
0 ../tests/../sv/spi_slave_seqs.sv
0 ../sequences/../sv/spi_slave_seqs.sv
0 ../../Peripherals/spi_uvc/sv/../sv/spi_slave_seqs.sv
0 ../../Peripherals/spi_uvc/tests/../sv/spi_slave_seqs.sv
0 ../../Peripherals/spi_uvc/sequences/../sv/spi_slave_seqs.sv
0 ../sv/spi_slave_driver.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/../sv/spi_slave_driver.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/../sv/spi_slave_driver.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/../sv/spi_slave_driver.sv
0 ../../Soc/wb_bfm/sv/../sv/spi_slave_driver.sv
0 ../../Soc/clock_and_reset/sv/../sv/spi_slave_driver.sv
0 ../sv/../sv/spi_slave_driver.sv
0 ../tests/../sv/spi_slave_driver.sv
0 ../sequences/../sv/spi_slave_driver.sv
0 ../../Peripherals/spi_uvc/sv/../sv/spi_slave_driver.sv
0 ../../Peripherals/spi_uvc/tests/../sv/spi_slave_driver.sv
0 ../../Peripherals/spi_uvc/sequences/../sv/spi_slave_driver.sv
0 ../sv/spi_slave_agent.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/../sv/spi_slave_agent.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/../sv/spi_slave_agent.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/../sv/spi_slave_agent.sv
0 ../../Soc/wb_bfm/sv/../sv/spi_slave_agent.sv
0 ../../Soc/clock_and_reset/sv/../sv/spi_slave_agent.sv
0 ../sv/../sv/spi_slave_agent.sv
0 ../tests/../sv/spi_slave_agent.sv
0 ../sequences/../sv/spi_slave_agent.sv
0 ../../Peripherals/spi_uvc/sv/../sv/spi_slave_agent.sv
0 ../../Peripherals/spi_uvc/tests/../sv/spi_slave_agent.sv
0 ../../Peripherals/spi_uvc/sequences/../sv/spi_slave_agent.sv
0 ../sv/spi_env.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/../sv/spi_env.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/../sv/spi_env.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/../sv/spi_env.sv
0 ../../Soc/wb_bfm/sv/../sv/spi_env.sv
0 ../../Soc/clock_and_reset/sv/../sv/spi_env.sv
0 ../sv/../sv/spi_env.sv
0 ../tests/../sv/spi_env.sv
0 ../sequences/../sv/spi_env.sv
0 ../../Peripherals/spi_uvc/sv/../sv/spi_env.sv
0 ../../Peripherals/spi_uvc/tests/../sv/spi_env.sv
0 ../../Peripherals/spi_uvc/sequences/../sv/spi_env.sv
0 wb_x_spi_module.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_x_spi_module.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_x_spi_module.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_x_spi_module.sv
0 ../../Soc/wb_bfm/sv/wb_x_spi_module.sv
0 ../../Soc/clock_and_reset/sv/wb_x_spi_module.sv
0 ../sv/wb_x_spi_module.sv
0 ../tests/wb_x_spi_module.sv
0 ../sequences/wb_x_spi_module.sv
0 ../../Peripherals/spi_uvc/sv/wb_x_spi_module.sv
0 ../../Peripherals/spi_uvc/tests/wb_x_spi_module.sv
0 ../../Peripherals/spi_uvc/sequences/wb_x_spi_module.sv
0 ../../Peripherals/spi_uvc/spi/sv/wb_x_spi_module.sv
0 scoreboard.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/scoreboard.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/scoreboard.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/scoreboard.sv
0 ../../Soc/wb_bfm/sv/scoreboard.sv
0 ../../Soc/clock_and_reset/sv/scoreboard.sv
0 ../sv/scoreboard.sv
0 ../tests/scoreboard.sv
0 ../sequences/scoreboard.sv
0 ../../Peripherals/spi_uvc/sv/scoreboard.sv
0 ../../Peripherals/spi_uvc/tests/scoreboard.sv
0 ../../Peripherals/spi_uvc/sequences/scoreboard.sv
0 ../../Peripherals/spi_uvc/spi/sv/scoreboard.sv
0 spi_module.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/spi_module.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/spi_module.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/spi_module.sv
0 ../../Soc/wb_bfm/sv/spi_module.sv
0 ../../Soc/clock_and_reset/sv/spi_module.sv
0 ../sv/spi_module.sv
0 ../tests/spi_module.sv
0 ../sequences/spi_module.sv
0 ../../Peripherals/spi_uvc/sv/spi_module.sv
0 ../../Peripherals/spi_uvc/tests/spi_module.sv
0 ../../Peripherals/spi_uvc/sequences/spi_module.sv
0 ../../Peripherals/spi_uvc/spi/sv/spi_module.sv
0 wb_ref_model.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_ref_model.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_ref_model.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_ref_model.sv
0 ../../Soc/wb_bfm/sv/wb_ref_model.sv
0 ../../Soc/clock_and_reset/sv/wb_ref_model.sv
0 ../sv/wb_ref_model.sv
0 ../tests/wb_ref_model.sv
0 ../sequences/wb_ref_model.sv
0 ../../Peripherals/spi_uvc/sv/wb_ref_model.sv
0 ../../Peripherals/spi_uvc/tests/wb_ref_model.sv
0 ../../Peripherals/spi_uvc/sequences/wb_ref_model.sv
0 ../../Peripherals/spi_uvc/spi/sv/wb_ref_model.sv
0 ../../Peripherals/spi_uvc/wb_x_spi_module/sv/wb_ref_model.sv
0 soc_scb.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/soc_scb.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/soc_scb.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/soc_scb.sv
0 ../../Soc/wb_bfm/sv/soc_scb.sv
0 ../../Soc/clock_and_reset/sv/soc_scb.sv
0 ../sv/soc_scb.sv
0 ../tests/soc_scb.sv
0 ../sequences/soc_scb.sv
0 ../../Peripherals/spi_uvc/sv/soc_scb.sv
0 ../../Peripherals/spi_uvc/tests/soc_scb.sv
0 ../../Peripherals/spi_uvc/sequences/soc_scb.sv
0 ../../Peripherals/spi_uvc/spi/sv/soc_scb.sv
0 ../../Peripherals/spi_uvc/wb_x_spi_module/sv/soc_scb.sv
0 soc_ref_env.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/soc_ref_env.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/soc_ref_env.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/soc_ref_env.sv
0 ../../Soc/wb_bfm/sv/soc_ref_env.sv
0 ../../Soc/clock_and_reset/sv/soc_ref_env.sv
0 ../sv/soc_ref_env.sv
0 ../tests/soc_ref_env.sv
0 ../sequences/soc_ref_env.sv
0 ../../Peripherals/spi_uvc/sv/soc_ref_env.sv
0 ../../Peripherals/spi_uvc/tests/soc_ref_env.sv
0 ../../Peripherals/spi_uvc/sequences/soc_ref_env.sv
0 ../../Peripherals/spi_uvc/spi/sv/soc_ref_env.sv
0 ../../Peripherals/spi_uvc/wb_x_spi_module/sv/soc_ref_env.sv
0 soc_mcsequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/soc_mcsequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/soc_mcsequencer.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/soc_mcsequencer.sv
0 ../../Soc/wb_bfm/sv/soc_mcsequencer.sv
0 ../../Soc/clock_and_reset/sv/soc_mcsequencer.sv
0 wb_soc_sequences.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_soc_sequences.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_soc_sequences.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_soc_sequences.sv
0 ../../Soc/wb_bfm/sv/wb_soc_sequences.sv
0 ../../Soc/clock_and_reset/sv/wb_soc_sequences.sv
0 ../sv/wb_soc_sequences.sv
0 ../tests/wb_soc_sequences.sv
0 wb_spi_sequences.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_spi_sequences.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_spi_sequences.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_spi_sequences.sv
0 ../../Soc/wb_bfm/sv/wb_spi_sequences.sv
0 ../../Soc/clock_and_reset/sv/wb_spi_sequences.sv
0 ../sv/wb_spi_sequences.sv
0 ../tests/wb_spi_sequences.sv
0 ../sequences/wb_spi_sequences.sv
0 ../../Peripherals/spi_uvc/sv/wb_spi_sequences.sv
0 ../../Peripherals/spi_uvc/tests/wb_spi_sequences.sv
0 wb_spi_mcseqs_lib.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_spi_mcseqs_lib.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_spi_mcseqs_lib.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_spi_mcseqs_lib.sv
0 ../../Soc/wb_bfm/sv/wb_spi_mcseqs_lib.sv
0 ../../Soc/clock_and_reset/sv/wb_spi_mcseqs_lib.sv
0 ../sv/wb_spi_mcseqs_lib.sv
0 ../tests/wb_spi_mcseqs_lib.sv
0 ../sequences/wb_spi_mcseqs_lib.sv
0 ../../Peripherals/spi_uvc/sv/wb_spi_mcseqs_lib.sv
0 ../../Peripherals/spi_uvc/tests/wb_spi_mcseqs_lib.sv
0 soc_mcseqs_lib.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/soc_mcseqs_lib.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/soc_mcseqs_lib.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/soc_mcseqs_lib.sv
0 ../../Soc/wb_bfm/sv/soc_mcseqs_lib.sv
0 ../../Soc/clock_and_reset/sv/soc_mcseqs_lib.sv
0 ../sv/soc_mcseqs_lib.sv
0 ../tests/soc_mcseqs_lib.sv
0 soc_system_test_lib.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/soc_system_test_lib.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/soc_system_test_lib.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/soc_system_test_lib.sv
0 ../../Soc/wb_bfm/sv/soc_system_test_lib.sv
0 ../../Soc/clock_and_reset/sv/soc_system_test_lib.sv
0 ../sv/soc_system_test_lib.sv
0 wb_spi_test_lib.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/wb_spi_test_lib.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/wb_spi_test_lib.sv
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/wb_spi_test_lib.sv
0 ../../Soc/wb_bfm/sv/wb_spi_test_lib.sv
0 ../../Soc/clock_and_reset/sv/wb_spi_test_lib.sv
0 ../sv/wb_spi_test_lib.sv
0 ../tests/wb_spi_test_lib.sv
0 ../sequences/wb_spi_test_lib.sv
0 ../../Peripherals/spi_uvc/sv/wb_spi_test_lib.sv
0 pads/tpz018nv_270a/tpz018nv.v
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/pads/tpz018nv_270a/tpz018nv.v
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/pads/tpz018nv_270a/tpz018nv.v
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/pads/tpz018nv_270a/tpz018nv.v
0 ../../Soc/wb_bfm/sv/pads/tpz018nv_270a/tpz018nv.v
0 ../../Soc/clock_and_reset/sv/pads/tpz018nv_270a/tpz018nv.v
0 ../sv/pads/tpz018nv_270a/tpz018nv.v
0 ../tests/pads/tpz018nv_270a/tpz018nv.v
0 ../sequences/pads/tpz018nv_270a/tpz018nv.v
0 ../../Peripherals/spi_uvc/sv/pads/tpz018nv_270a/tpz018nv.v
0 ../../Peripherals/spi_uvc/tests/pads/tpz018nv_270a/tpz018nv.v
0 ../../Peripherals/spi_uvc/sequences/pads/tpz018nv_270a/tpz018nv.v
0 ../../Peripherals/spi_uvc/spi/sv/pads/tpz018nv_270a/tpz018nv.v
0 ../../Peripherals/spi_uvc/wb_x_spi_module/sv/pads/tpz018nv_270a/tpz018nv.v
0 ../../Soc/soc_ref_module/pads/tpz018nv_270a/tpz018nv.v
0 ../../Soc/tb/pads/tpz018nv_270a/tpz018nv.v
0 soc/sram/tsmc_32k_rtl.v
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/soc/sram/tsmc_32k_rtl.v
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/soc/sram/tsmc_32k_rtl.v
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/soc/sram/tsmc_32k_rtl.v
0 ../../Soc/wb_bfm/sv/soc/sram/tsmc_32k_rtl.v
0 ../../Soc/clock_and_reset/sv/soc/sram/tsmc_32k_rtl.v
0 ../sv/soc/sram/tsmc_32k_rtl.v
0 ../tests/soc/sram/tsmc_32k_rtl.v
0 ../sequences/soc/sram/tsmc_32k_rtl.v
0 ../../Peripherals/spi_uvc/sv/soc/sram/tsmc_32k_rtl.v
0 ../../Peripherals/spi_uvc/tests/soc/sram/tsmc_32k_rtl.v
0 ../../Peripherals/spi_uvc/sequences/soc/sram/tsmc_32k_rtl.v
0 ../../Peripherals/spi_uvc/spi/sv/soc/sram/tsmc_32k_rtl.v
0 ../../Peripherals/spi_uvc/wb_x_spi_module/sv/soc/sram/tsmc_32k_rtl.v
0 ../../Soc/soc_ref_module/soc/sram/tsmc_32k_rtl.v
0 ../../Soc/tb/soc/sram/tsmc_32k_rtl.v
0 soc/sram/tsmc_8k_rtl.v
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/soc/sram/tsmc_8k_rtl.v
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/soc/sram/tsmc_8k_rtl.v
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/soc/sram/tsmc_8k_rtl.v
0 ../../Soc/wb_bfm/sv/soc/sram/tsmc_8k_rtl.v
0 ../../Soc/clock_and_reset/sv/soc/sram/tsmc_8k_rtl.v
0 ../sv/soc/sram/tsmc_8k_rtl.v
0 ../tests/soc/sram/tsmc_8k_rtl.v
0 ../sequences/soc/sram/tsmc_8k_rtl.v
0 ../../Peripherals/spi_uvc/sv/soc/sram/tsmc_8k_rtl.v
0 ../../Peripherals/spi_uvc/tests/soc/sram/tsmc_8k_rtl.v
0 ../../Peripherals/spi_uvc/sequences/soc/sram/tsmc_8k_rtl.v
0 ../../Peripherals/spi_uvc/spi/sv/soc/sram/tsmc_8k_rtl.v
0 ../../Peripherals/spi_uvc/wb_x_spi_module/sv/soc/sram/tsmc_8k_rtl.v
0 ../../Soc/soc_ref_module/soc/sram/tsmc_8k_rtl.v
0 ../../Soc/tb/soc/sram/tsmc_8k_rtl.v
0 soc/rom/tsmc_rom_1k_rtl.v
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/systemverilog/soc/rom/tsmc_rom_1k_rtl.v
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/soc/rom/tsmc_rom_1k_rtl.v
0 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/soc/rom/tsmc_rom_1k_rtl.v
0 ../../Soc/wb_bfm/sv/soc/rom/tsmc_rom_1k_rtl.v
0 ../../Soc/clock_and_reset/sv/soc/rom/tsmc_rom_1k_rtl.v
0 ../sv/soc/rom/tsmc_rom_1k_rtl.v
0 ../tests/soc/rom/tsmc_rom_1k_rtl.v
0 ../sequences/soc/rom/tsmc_rom_1k_rtl.v
0 ../../Peripherals/spi_uvc/sv/soc/rom/tsmc_rom_1k_rtl.v
0 ../../Peripherals/spi_uvc/tests/soc/rom/tsmc_rom_1k_rtl.v
0 ../../Peripherals/spi_uvc/sequences/soc/rom/tsmc_rom_1k_rtl.v
0 ../../Peripherals/spi_uvc/spi/sv/soc/rom/tsmc_rom_1k_rtl.v
0 ../../Peripherals/spi_uvc/wb_x_spi_module/sv/soc/rom/tsmc_rom_1k_rtl.v
0 ../../Soc/soc_ref_module/soc/rom/tsmc_rom_1k_rtl.v
0 ../../Soc/tb/soc/rom/tsmc_rom_1k_rtl.v
144
+define+
+define+SOC
+define+UVM_DIRECTC_OPTS
+define+UVM_VCS_RECORD
+define+VCS_SIM
+define+tracer
+incdir+../../Peripherals/spi_uvc/sequences
+incdir+../../Peripherals/spi_uvc/spi/sv
+incdir+../../Peripherals/spi_uvc/sv
+incdir+../../Peripherals/spi_uvc/tests
+incdir+../../Peripherals/spi_uvc/wb_x_spi_module/sv
+incdir+../../RivRtos/src
+incdir+../../Soc/clock_and_reset/sv
+incdir+../../Soc/soc_ref_module
+incdir+../../Soc/tb
+incdir+../../Soc/wb_bfm/sv
+incdir+../sv
+incdir+../tests+../sequences
+incdir+/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/
+incdir+/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs
+itf+/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib/vcsdp.tab
+memcbk
+vcsd
+vpi
-Mamsrun=
-Masflags=
-Mcc=gcc
-Mcfl= -pipe -DVCS -DUVM_DPI_DO_TYPE_CHECK -fPIC -O -I/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/include
-Mcplusplus=g++
-Mcrt0=
-Mcrtn=
-Mcsrc=/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/dpi/uvm_dpi.cc
-Mexternalobj=
-Mldflags= -rdynamic
-Mobjects= /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib/libvirsim.so /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib/liberrorinf.so /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib/libsnpsmalloc.so /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib/libvfs.so
-Mout=simv
-Msaverestoreobj=/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib/vcs_save_restore_new.o
-Msyslibs=-ldl
-Mvcsaceobjs=
-Mxcflags= -pipe -DVCS -DUVM_DPI_DO_TYPE_CHECK -fPIC -I/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/include
-Mxllcflags=
-Xfile_begin_f=filelist.f
-Xfile_begin_f=rtl_filelist.f
-Xfile_end
-Xfile_end
-Xufe=2steps
-Xufe=2steps
-Xufe=2steps
-Xufe=2steps
-debug_access+all+bc
-debug_region+cell
-full64
-gen_obj
-kdb
-kdb=common_elab
-kdb=common_elab
-kdb=common_elab
-ntb_opts
-o simv
-picarchive
-sverilog
-sverilog
-timescale=1ns/1ns
-timescale=1ns/1ns
/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/bin/vcs1
/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_pkg.sv
/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/uvm_custom_install_vcs_recorder.sv
uvm
simv
defines.sv
../../Soc/wb_bfm/sv/wb_pkg.sv
../../Soc/wb_bfm/sv/wb_if.sv
../../Soc/clock_and_reset/sv/clock_and_reset_pkg.sv
../../Soc/clock_and_reset/sv/clock_and_reset_if.sv
../../Peripherals/spi_uvc/spi/sv/spi_pkg.sv
../../Peripherals/spi_uvc/spi/sv/spi_if.sv
../../Peripherals/spi_uvc/wb_x_spi_module/sv/spi_module_pkg.sv
../../Soc/soc_ref_module/soc_pkg.sv
../../Soc/tb/clkgen.sv
../../Soc/tb/hw_top.sv
../../Soc/tb/defines.sv
../../Soc/tb/top.sv
../../RivRtos/src/soc/core/lib.sv
../../RivRtos/src/soc/debug/debug_pkg.sv
../../RivRtos/src/soc/core/alignment_units.sv
../../RivRtos/src/soc/core/alu_control.sv
../../RivRtos/src/soc/core/mul.sv
../../RivRtos/src/soc/core/div.sv
../../RivRtos/src/soc/core/branch_controller.sv
../../RivRtos/src/soc/core/csr_file.sv
../../RivRtos/src/soc/core/imm_gen.sv
../../RivRtos/src/soc/core/main_control.sv
../../RivRtos/src/soc/core/reg_file.sv
../../RivRtos/src/soc/core/rom.sv
../../RivRtos/src/soc/core/forwarding_unit.sv
../../RivRtos/src/soc/core/hazard_controller.sv
../../RivRtos/src/soc/core/pipeline_controller.sv
../../RivRtos/src/soc/core/decompressor.sv
../../RivRtos/src/soc/core/iadu.sv
../../RivRtos/src/soc/core/atomic_extension.sv
../../RivRtos/src/soc/core/exception_encoder.sv
../../RivRtos/src/soc/core/alu.sv
../../RivRtos/src/soc/core/data_path.sv
../../RivRtos/src/soc/core/control_unit.sv
../../RivRtos/src/soc/core/core_dbg_fsm.sv
../../RivRtos/src/soc/core/rv32i_top.sv
../../RivRtos/src/soc/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v
../../RivRtos/src/soc/WishboneInterconnect/wb_intercon.sv
../../RivRtos/src/soc/WishboneInterconnect/wishbone_controller.sv
../../RivRtos/src/soc/uncore/gpio/gpio_defines.v
../../RivRtos/src/soc/uncore/gpio/bidirec.sv
../../RivRtos/src/soc/uncore/gpio/gpio_top.sv
../../RivRtos/src/soc/uncore/spi/fifo4.v
../../RivRtos/src/soc/uncore/spi/simple_spi_top.v
../../RivRtos/src/soc/uncore/uart/uart_defines.v
../../RivRtos/src/soc/uncore/uart/raminfr.v
../../RivRtos/src/soc/uncore/uart/uart_receiver.v
../../RivRtos/src/soc/uncore/uart/uart_regs.v
../../RivRtos/src/soc/uncore/uart/uart_rfifo.v
../../RivRtos/src/soc/uncore/uart/uart_sync_flops.v
../../RivRtos/src/soc/uncore/uart/uart_tfifo.v
../../RivRtos/src/soc/uncore/uart/uart_top.v
../../RivRtos/src/soc/uncore/uart/uart_transmitter.v
../../RivRtos/src/soc/uncore/uart/uart_wb.v
../../RivRtos/src/soc/uncore/clint/clint_wb.sv
../../RivRtos/src/soc/uncore/clint/clint_top.sv
../../RivRtos/src/soc/uncore/ptc/ptc_defines.v
../../RivRtos/src/soc/uncore/ptc/ptc_top.v
../../RivRtos/src/soc/uncore/i2c/rtl/i2c_master_defines.v
../../RivRtos/src/soc/uncore/i2c/rtl/i2c_master_bit_ctrl.v
../../RivRtos/src/soc/uncore/i2c/rtl/i2c_master_byte_ctrl.v
../../RivRtos/src/soc/uncore/i2c/rtl/i2c_master_top.v
../../RivRtos/src/soc/uncore/plic/plic_pkg.sv
../../RivRtos/src/soc/uncore/plic/plic_gateway.sv
../../RivRtos/src/soc/uncore/plic/plic_core.sv
../../RivRtos/src/soc/uncore/plic/plic_top.sv
../../RivRtos/src/soc/debug/dtm.sv
../../RivRtos/src/soc/debug/dm.sv
../../RivRtos/src/soc/debug/debug_top.sv
../../RivRtos/src/soc/core/sram_wrapper.sv
../../RivRtos/src/soc/core/data_mem.sv
../../RivRtos/src/soc/io_mux.sv
../../RivRtos/src/soc/rv32i_soc.sv
../../RivRtos/src/pads/top_rv32i_soc.sv
142
which_declare=declare -f
_P9K_TTY=/dev/pts/108
_P9K_SSH_TTY=/dev/pts/108
XDG_SESSION_ID=328
XDG_RUNTIME_DIR=/run/user/1050
XDG_DATA_DIRS=/home/Yasir_Alqulayti/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share:/var/lib/snapd/desktop
XA_HOME=/mnt/NVME2/synopsys/xa/W-2024.09-SP1
VUI_HOME=/mnt/NVME2/synopsys/vui/W-2024.09-SP2
VTRAN_HOME=/mnt/NVME2/synopsys/vtran/W-2024.09-SP2
VSCODE_IPC_HOOK_CLI=/run/user/1050/vscode-ipc-b0bd471e-515e-4f9b-9a53-aab77d144432.sock
VSCODE_GIT_IPC_HANDLE=/run/user/1050/vscode-git-d11ffb585d.sock
VSCODE_GIT_ASKPASS_NODE=/home/Yasir_Alqulayti/.vscode-server/cli/servers/Stable-848b80aeb52026648a8ff9f7c45a9b0a80641e2e/server/node
VSCODE_GIT_ASKPASS_MAIN=/home/Yasir_Alqulayti/.vscode-server/cli/servers/Stable-848b80aeb52026648a8ff9f7c45a9b0a80641e2e/server/extensions/git/dist/askpass-main.js
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
VMR_MODE_FLAG=64
VGEN_HOME=/mnt/NVME2/synopsys/vgen/W-2024.09-SP2
VERDI_HOME=/mnt/NVME2/synopsys/verdi/W-2024.09
VC_STATIC_HOME=/mnt/NVME2/synopsys/vc_static
VC_ML_PLATFORM_HOME=/mnt/NVME2/synopsys/vc_ml_platform
VC_FORMAL_HOME=/mnt/NVME2/synopsys/vc_formal
VCS_UVM_HOME=/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm
VCS_PYTHON3=/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/bin/Python3/bin/python3
VCS_PATHMAP_PRELOAD_DONE=1
VCS_MX_HOME_INTERNAL=1
VCS_MODE_FLAG=64
VCS_INTERNAL_CONVERTEDLIBS=
VCS_HOME=/mnt/NVME2/synopsys/vcs/W-2024.09-SP1
VCS_EXEC_DONE=1
VCS_DEPTH=0
VCS_ARG_ADDED_FOR_TMP=1
VCS_ARCH=linux64
VCAP_HOME=/mnt/NVME2/synopsys/vcap
UNAME=/bin/uname
UFE_OPTIONAL_SPYGLASS_VCS_HOME=/mnt/NVME2/synopsys/ufe_optional_spyglass-vcs
TXS_HOME=/mnt/NVME2/synopsys/txs
TWEAKER_HOME=/mnt/NVME2/synopsys/tweaker
TREE_COLORS=fi=00:mi=00:mh=00:ln=01;36:or=01;31:di=01;34:ow=01;34:st=34:tw=34:pi=01;33:so=01;33:do=01;33:bd=01;33:cd=01;33:su=01;35:sg=01;35:ca=01;35:ex=01;32
TOOL_HOME=/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64
TESTMAX_HOME=/mnt/NVME2/synopsys/testmax
TERM_PROGRAM_VERSION=1.100.2
TERM_PROGRAM=vscode
TERMINFO=/home/Yasir_Alqulayti/.terminfo
TCM_HOME=/mnt/NVME2/synopsys/tcm
SYN_HOME=/mnt/NVME2/synopsys/syn
STARRC_HOME=/mnt/NVME2/synopsys/starrc
SSL_CERT_FILE=/etc/pki/ca-trust/extracted/pem/tls-ca-bundle.pem
SSL_CERT_DIR=/etc/pki/tls/certs
SSH_CONNECTION=192.168.1.11 50424 192.168.1.8 22
SSH_CLIENT=192.168.1.11 50424 22
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
SPYGLASS_HOME=/mnt/NVME2/synopsys/spyglass/W-2024.09-SP1/SPYGLASS_HOME
SPIKE_PATH=/usr/bin
SNPS_VERDI_INTERNAL_LP_XML_NEW_FLOW=1
SNPS_VCS_VHDL_WRAPPER_KDB=1
SNPS_VCS_PYTHON3=/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/bin/Python3/bin/python3
SNPS_VCS_CLANG_PATH=/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/clang
SNPS_INTERNAL_VCS_LINUX_OS=linux
SNPS_CONTAINER_HOME=/mnt/NVME2/synopsys/snps_container
SILICONSMART_HOME=/mnt/NVME2/synopsys/siliconsmart
SELINUX_USE_CURRENT_RANGE=
SELINUX_ROLE_REQUESTED=
SELINUX_LEVEL_REQUESTED=
SCRNAME=vcs
SCRIPT_NAME=vcs
SCL_HOME=/mnt/NVME2/synopsys/scl
SCL_ENABLE_BRIDGE=1
RTLA_HOME=/mnt/NVME2/synopsys/rtla
RISC_V_OBJCOPY=/mnt/SATA2/riscv32gcc/bin/riscv32-unknown-elf-objcopy
RISC_V_GCC=/mnt/SATA2/riscv32gcc/bin/riscv32-unknown-elf-gcc
RISCV_TOOLCHAIN=/mnt/SATA2/riscv32gcc
RISCV_OBJCOPY=/mnt/SATA2/riscv32gcc/bin/riscv32-unknown-elf-objcopy
RISCV_GCC=/mnt/SATA2/riscv32gcc/bin/riscv32-unknown-elf-gcc
RISCV_DV_ROOT=/home/Yasir_Alqulayti/Documents/verif/riscv-dv
RHSC_ELECTROTHERMAL_ANALYSIS_FUSION_HOME=/mnt/NVME2/synopsys/rhsc_electrothermal_analysis_fusion
RHSC_ANALYSIS_FUSION_HOME=/mnt/NVME2/synopsys/rhsc_analysis_fusion
PRIME_HOME=/mnt/NVME2/synopsys/prime
PRIMEWAVE_HOME=/mnt/NVME2/synopsys/primewave
PRIMEWAVERELIABILITY_HOME=/mnt/NVME2/synopsys/primewavereliability
PRIMESIM_HOME=/mnt/NVME2/synopsys/primesim
PRIMESIM_EMIR_HOME=/mnt/NVME2/synopsys/primesim_emir
PRIMESIM_DR_HOME=/mnt/NVME2/synopsys/primesim_dr
PRIMESIM_DI_HOME=/mnt/NVME2/synopsys/primesim_di
PRIMELIB_HOME=/mnt/NVME2/synopsys/primelib
PRIMECLOSURE_HOME=/mnt/NVME2/synopsys/primeclosure
PPRTL_HOME=/mnt/NVME2/synopsys/pprtl
P9K_TTY=old
P9K_SSH=1
OVA_UUM=0
NT_HOME=/mnt/NVME2/synopsys/nt
MW_HOME=/mnt/NVME2/synopsys/mw
MODULES_RUN_QUARANTINE=LD_LIBRARY_PATH LD_PRELOAD
MODULES_CMD=/usr/share/Modules/libexec/modulecmd.tcl
MODULESHOME=/usr/share/Modules
MODULEPATH_modshare=/usr/share/Modules/modulefiles:2:/etc/modulefiles:2:/usr/share/modulefiles:2
MODULEPATH=/etc/scl/modulefiles:/etc/scl/modulefiles:/etc/scl/modulefiles:/usr/share/Modules/modulefiles:/etc/modulefiles:/usr/share/modulefiles
MFLAGS=
MECHANICAL_ENGINE_ANALYSIS_FUSION_HOME=/mnt/NVME2/synopsys/mechanical_engine_analysis_fusion
MAKE_TERMOUT=/dev/pts/108
MAKE_TERMERR=/dev/pts/108
MAKELEVEL=1
MAKEFLAGS=
LSCOLORS=ExGxDxDxCxDxDxFxFxexEx
LOADEDMODULES=
LESSOPEN=| /usr/bin/env /usr/bin/lesspipe.sh %s 2>/dev/null
LESS=-iRFXMx4
LC_HOME=/mnt/NVME2/synopsys/lc
LC_ALL=C
LAKER_HOME=/mnt/NVME2/synopsys/laker
IDQ_HOME=/mnt/NVME2/synopsys/idq
IDENTIFY_HOME=/mnt/NVME2/synopsys/identify
ICV_WORKBENCH_HOME=/mnt/NVME2/synopsys/icv_workbench
ICV_HOME_DIR=/mnt/NVME2/synopsys/icvalidator/W-2024.09-SP2
ICC_HOME=/mnt/NVME2/synopsys/icc
ICC2_HOME=/mnt/NVME2/synopsys/icc2/W-2024.09-SP2/
HSPICE_HOME=/mnt/NVME2/synopsys/hspice
HSIM_HOME=/mnt/NVME2/synopsys/hsim
HISTCONTROL=ignoredups
GPG_TTY=/dev/pts/108
GIT_ASKPASS=/home/Yasir_Alqulayti/.vscode-server/cli/servers/Stable-848b80aeb52026648a8ff9f7c45a9b0a80641e2e/server/extensions/git/dist/askpass.sh
FUSIONCOMPILER_HOME=/mnt/NVME2/synopsys/fusioncompiler
FPGA_HOME=/mnt/NVME2/synopsys/fpga
FM_HOME=/mnt/NVME2/synopsys/fm
FINESIM_HOME=/mnt/NVME2/synopsys/finesim
EXECMAN_HOME=/mnt/NVME2/synopsys/execman
ESP_HOME=/mnt/NVME2/synopsys/esp
EMBEDIT_HOME=/mnt/NVME2/synopsys/embedit
DFTVIEW_HOME=/mnt/NVME2/synopsys/dftview
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1050/bus
CUSTOMINFRASTRUCTURE_HOME=/mnt/NVME2/synopsys/custominfrastructure
CUSTOMCOMPILER_HOME=/mnt/NVME2/synopsys/customcompiler
COLORTERM=truecolor
CMLP_HOME=/mnt/NVME2/synopsys/cmlp
CF_HOME=/mnt/NVME2/synopsys/cf
CERTITUDE_HOME=/mnt/NVME2/synopsys/certitude
CCK_HOME=/mnt/NVME2/synopsys/cck
BASH_FUNC_which%%=() {  ( alias;_ eval ${which_declare} ) | /usr/bin/which --tty-only --read-alias --read-functions --show-tilde --show-dot $@_}
BASH_FUNC_switchml%%=() {  typeset swfound=1;_ if [ "${MODULES_USE_COMPAT_VERSION:-0}" = '1' ]; then_ typeset swname='main';_ if [ -e /usr/share/Modules/libexec/modulecmd.tcl ]; then_ typeset swfound=0;_ unset MODULES_USE_COMPAT_VERSION;_ fi;_ else_ typeset swname='compatibility';_ if [ -e /usr/share/Modules/libexec/modulecmd-compat ]; then_ typeset swfound=0;_ MODULES_USE_COMPAT_VERSION=1;_ export MODULES_USE_COMPAT_VERSION;_ fi;_ fi;_ if [ $swfound -eq 0 ]; then_ echo "Switching to Modules $swname version";_ source /usr/share/Modules/init/bash;_ else_ echo "Cannot switch to Modules $swname version, command not found";_ return 1;_ fi_}
BASH_FUNC_scl%%=() {  if [ "$1" = "load" -o "$1" = "unload" ]; then_ eval "module $@";_ else_ /usr/bin/scl "$@";_ fi_}
BASH_FUNC_module%%=() {  _module_raw "$@" 2>&1_}
BASH_FUNC_ml%%=() {  module ml "$@"_}
BASH_FUNC__module_raw%%=() {  unset _mlshdbg;_ if [ "${MODULES_SILENT_SHELL_DEBUG:-0}" = '1' ]; then_ case "$-" in _ *v*x*)_ set +vx;_ _mlshdbg='vx'_ ;;_ *v*)_ set +v;_ _mlshdbg='v'_ ;;_ *x*)_ set +x;_ _mlshdbg='x'_ ;;_ *)_ _mlshdbg=''_ ;;_ esac;_ fi;_ unset _mlre _mlIFS;_ if [ -n "${IFS+x}" ]; then_ _mlIFS=$IFS;_ fi;_ IFS=' ';_ for _mlv in ${MODULES_RUN_QUARANTINE:-};_ do_ if [ "${_mlv}" = "${_mlv##*[!A-Za-z0-9_]}" -a "${_mlv}" = "${_mlv#[0-9]}" ]; then_ if [ -n "`eval 'echo ${'$_mlv'+x}'`" ]; then_ _mlre="${_mlre:-}${_mlv}_modquar='`eval 'echo ${'$_mlv'}'`' ";_ fi;_ _mlrv="MODULES_RUNENV_${_mlv}";_ _mlre="${_mlre:-}${_mlv}='`eval 'echo ${'$_mlrv':-}'`' ";_ fi;_ done;_ if [ -n "${_mlre:-}" ]; then_ eval `eval ${_mlre} /usr/bin/tclsh /usr/share/Modules/libexec/modulecmd.tcl bash '"$@"'`;_ else_ eval `/usr/bin/tclsh /usr/share/Modules/libexec/modulecmd.tcl bash "$@"`;_ fi;_ _mlstatus=$?;_ if [ -n "${_mlIFS+x}" ]; then_ IFS=$_mlIFS;_ else_ unset IFS;_ fi;_ unset _mlre _mlv _mlrv _mlIFS;_ if [ -n "${_mlshdbg:-}" ]; then_ set -$_mlshdbg;_ fi;_ unset _mlshdbg;_ return $_mlstatus_}
ALE_HOME=/mnt/NVME2/synopsys/ale
0
0
268
1747664802 ../../RivRtos/src/soc/rom/tsmc_rom_1k_rtl.v
1747664802 ../../RivRtos/src/soc/sram/tsmc_8k_rtl.v
1747664802 ../../RivRtos/src/soc/sram/tsmc_32k_rtl.v
1747816594 ../../RivRtos/src/pads/tpz018nv_270a/tpz018nv.v
1747909811 ../../Peripherals/spi_uvc/tests/wb_spi_test_lib.sv
1747920599 ../tests/soc_system_test_lib.sv
1747916684 soc_tb.sv
1747910306 ../sequences/soc_mcseqs_lib.sv
1747906263 ../../Peripherals/spi_uvc/sequences/wb_spi_mcseqs_lib.sv
1747921089 ../../Peripherals/spi_uvc/sequences/wb_spi_sequences.sv
1747664802 ../sequences/wb_soc_sequences.sv
1747910410 ../sv/soc_mcsequencer.sv
1747664802 ../../Soc/soc_ref_module/soc_ref_env.sv
1747920659 ../../Soc/soc_ref_module/soc_scb.sv
1747664802 ../../Soc/soc_ref_module/wb_ref_model.sv
1747905492 ../../Peripherals/spi_uvc/wb_x_spi_module/sv/spi_module.sv
1747905468 ../../Peripherals/spi_uvc/wb_x_spi_module/sv/scoreboard.sv
1747905506 ../../Peripherals/spi_uvc/wb_x_spi_module/sv/wb_x_spi_module.sv
1747824418 ../../Peripherals/spi_uvc/spi/sv/../sv/spi_env.sv
1747824418 ../../Peripherals/spi_uvc/spi/sv/../sv/spi_slave_agent.sv
1747824418 ../../Peripherals/spi_uvc/spi/sv/../sv/spi_slave_driver.sv
1747824418 ../../Peripherals/spi_uvc/spi/sv/../sv/spi_slave_seqs.sv
1747824418 ../../Peripherals/spi_uvc/spi/sv/../sv/spi_slave_sequencer.sv
1747824418 ../../Peripherals/spi_uvc/spi/sv/../sv/spi_slave_monitor.sv
1747824418 ../../Peripherals/spi_uvc/spi/sv/../sv/spi_master_agent.sv
1747824418 ../../Peripherals/spi_uvc/spi/sv/../sv/spi_master_driver.sv
1747824418 ../../Peripherals/spi_uvc/spi/sv/../sv/spi_master_sequencer.sv
1747824418 ../../Peripherals/spi_uvc/spi/sv/../sv/spi_master_seqs.sv
1747824418 ../../Peripherals/spi_uvc/spi/sv/../sv/spi_master_monitor.sv
1747824418 ../../Peripherals/spi_uvc/spi/sv/../sv/spi_transaction.sv
1747664802 ../../Soc/clock_and_reset/sv/clock_and_reset_count_clocks_seq.sv
1747664802 ../../Soc/clock_and_reset/sv/clock_and_reset_seq.sv
1747664802 ../../Soc/clock_and_reset/sv/clock_and_reset_env.sv
1747664802 ../../Soc/clock_and_reset/sv/clock_and_reset_agent.sv
1747664802 ../../Soc/clock_and_reset/sv/clock_and_reset_driver.sv
1747664802 ../../Soc/clock_and_reset/sv/clock_and_reset_sequencer.sv
1747664802 ../../Soc/clock_and_reset/sv/clock_and_reset_sequence_item.sv
1747664802 ../../Soc/clock_and_reset/sv/clock_and_reset_config.sv
1747664802 ../../Soc/wb_bfm/sv/wb_env.sv
1747664802 ../../Soc/wb_bfm/sv/wb_slave_seqs.sv
1747664802 ../../Soc/wb_bfm/sv/wb_slave_agent.sv
1747664802 ../../Soc/wb_bfm/sv/wb_slave_monitor.sv
1747664802 ../../Soc/wb_bfm/sv/wb_slave_driver.sv
1747664802 ../../Soc/wb_bfm/sv/wb_slave_sequencer.sv
1747664802 ../../Soc/wb_bfm/sv/wb_master_agent.sv
1747664802 ../../Soc/wb_bfm/sv/wb_master_monitor.sv
1747664802 ../../Soc/wb_bfm/sv/wb_master_driver.sv
1747664802 ../../Soc/wb_bfm/sv/wb_master_sequencer.sv
1747664802 ../../Soc/wb_bfm/sv/wb_transaction.sv
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/uvm_vcs_record_interface.sv
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/uvm_vcs_recorder.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/uvm_msglog_report_server.sv
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/msglog.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/vcs_uvm_alt.sv
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/snps_uvm_reg_bank.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/sequences/uvm_reg_mem_built_in_seq.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/sequences/uvm_reg_mem_shared_access_seq.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/sequences/uvm_reg_access_seq.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/sequences/uvm_mem_access_seq.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/sequences/uvm_mem_walk_seq.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/sequences/uvm_reg_bit_bash_seq.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/sequences/uvm_reg_hw_reset_seq.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_block.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_map.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_mem.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_vreg.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_mem_mam.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_file.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_fifo.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_indirect.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_vreg_field.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_field.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_backdoor.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_cbs.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_sequence.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_predictor.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_adapter.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_item.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/reg/uvm_reg_model.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_sockets.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_sockets_base.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_exports.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_ports.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_imps.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_ifs.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_generic_payload.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_time.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2_defines.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm2/uvm_tlm2.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequence_builtin.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequence_library.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequence.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequence_base.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_push_sequencer.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_param_base.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_analysis_fifo.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequence_item.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_seq.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_test.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_env.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_agent.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_scoreboard.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_push_driver.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_driver.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_monitor.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_subscriber.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_random_stimulus.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_algorithmic_comparator.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_in_order_comparator.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_policies.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_pair.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/comps/uvm_comps.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_sqr_connections.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm_req_rsp.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm_fifos.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm_fifo_base.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_analysis_port.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_exports.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_ports.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_imps.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_port_base.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_sqr_ifs.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm_ifs.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_cmdline_processor.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_globals.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_heartbeat.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_objection.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_root.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_component.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_runtime_phases.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_common_phases.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_task_phase.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_topdown_phase.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_bottomup_phase.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_domain.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_phase.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_transaction.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_report_object.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_report_handler.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_report_server.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_report_catcher.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_callback.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_barrier.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_event.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_event_callback.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_recorder.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_packer.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_comparer.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_printer.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_config_db.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_resource_db.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_resource_specializations.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/deprecated/uvm_resource_converter.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_resource.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_spell_chkr.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_registry.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_factory.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_queue.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_pool.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_object.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_misc.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_object_globals.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_version.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_base.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/dpi/uvm_regex.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/dpi/uvm_svcmd_dpi.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/dpi/uvm_hdl.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/dpi/uvm_dpi.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/directc/uvm_seed.vh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/directc/uvm_directc.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_deprecated_defines.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_reg_defines.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_callback_defines.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_sequence_defines.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/tlm1/uvm_tlm_imps.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_tlm_defines.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_printer_defines.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_object_defines.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_phase_defines.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_message_defines.svh
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/snps_macros.svp
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/macros/uvm_version_defines.svh
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_macros.svh
1747816594 ../../RivRtos/src/pads/top_rv32i_soc.sv
1747664802 ../../RivRtos/src/soc/rv32i_soc.sv
1747664802 ../../RivRtos/src/soc/io_mux.sv
1747664802 ../../RivRtos/src/soc/core/data_mem.sv
1747664802 ../../RivRtos/src/soc/core/sram_wrapper.sv
1747664802 ../../RivRtos/src/soc/debug/debug_top.sv
1747664802 ../../RivRtos/src/soc/debug/dm.sv
1747664802 ../../RivRtos/src/soc/debug/dtm.sv
1747664802 ../../RivRtos/src/soc/uncore/plic/plic_top.sv
1747664802 ../../RivRtos/src/soc/uncore/plic/plic_core.sv
1747664802 ../../RivRtos/src/soc/uncore/plic/plic_gateway.sv
1747664802 ../../RivRtos/src/soc/uncore/plic/plic_pkg.sv
1747664802 ../../RivRtos/src/soc/uncore/i2c/rtl/i2c_master_top.v
1747664802 ../../RivRtos/src/soc/uncore/i2c/rtl/i2c_master_byte_ctrl.v
1747664802 ../../RivRtos/src/soc/uncore/i2c/rtl/i2c_master_bit_ctrl.v
1747664802 ../../RivRtos/src/soc/uncore/i2c/rtl/i2c_master_defines.v
1747664802 ../../RivRtos/src/soc/uncore/ptc/ptc_top.v
1747664802 ../../RivRtos/src/soc/uncore/ptc/ptc_defines.v
1747664802 ../../RivRtos/src/soc/uncore/clint/clint_top.sv
1747664802 ../../RivRtos/src/soc/uncore/clint/clint_wb.sv
1747664802 ../../RivRtos/src/soc/uncore/uart/uart_wb.v
1747664802 ../../RivRtos/src/soc/uncore/uart/uart_transmitter.v
1747664802 ../../RivRtos/src/soc/uncore/uart/uart_top.v
1747664802 ../../RivRtos/src/soc/uncore/uart/uart_tfifo.v
1747664802 ../../RivRtos/src/soc/uncore/uart/uart_sync_flops.v
1747664802 ../../RivRtos/src/soc/uncore/uart/uart_rfifo.v
1747664802 ../../RivRtos/src/soc/uncore/uart/uart_regs.v
1747664802 ../../RivRtos/src/soc/uncore/uart/uart_receiver.v
1747664802 ../../RivRtos/src/soc/uncore/uart/raminfr.v
1747664802 ../../RivRtos/src/soc/uncore/uart/uart_defines.v
1747664802 ../../RivRtos/src/soc/uncore/spi/simple_spi_top.v
1747664802 ../../RivRtos/src/soc/uncore/spi/fifo4.v
1747664802 ../../RivRtos/src/soc/uncore/gpio/gpio_top.sv
1747664802 ../../RivRtos/src/soc/uncore/gpio/bidirec.sv
1747664802 ../../RivRtos/src/soc/uncore/gpio/gpio_defines.v
1747664802 ../../RivRtos/src/soc/WishboneInterconnect/wishbone_controller.sv
1747664802 ../../RivRtos/src/soc/WishboneInterconnect/wb_intercon.sv
1747664802 ../../RivRtos/src/soc/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v
1747664802 ../../RivRtos/src/soc/core/rv32i_top.sv
1747664802 ../../RivRtos/src/soc/core/core_dbg_fsm.sv
1747664802 ../../RivRtos/src/soc/core/control_unit.sv
1747664802 ../../RivRtos/src/soc/core/data_path.sv
1747664802 ../../RivRtos/src/soc/core/alu.sv
1747664802 ../../RivRtos/src/soc/core/exception_encoder.sv
1747664802 ../../RivRtos/src/soc/core/atomic_extension.sv
1747664802 ../../RivRtos/src/soc/core/iadu.sv
1747664802 ../../RivRtos/src/soc/core/decompressor.sv
1747664802 ../../RivRtos/src/soc/core/pipeline_controller.sv
1747664802 ../../RivRtos/src/soc/core/hazard_controller.sv
1747664802 ../../RivRtos/src/soc/core/forwarding_unit.sv
1747664802 ../../RivRtos/src/soc/core/rom.sv
1747664802 ../../RivRtos/src/soc/core/reg_file.sv
1747664802 ../../RivRtos/src/soc/core/main_control.sv
1747664802 ../../RivRtos/src/soc/core/imm_gen.sv
1747664802 ../../RivRtos/src/soc/core/csr_file.sv
1747664802 ../../RivRtos/src/soc/core/branch_controller.sv
1747664802 ../../RivRtos/src/soc/core/div.sv
1747664802 ../../RivRtos/src/soc/core/mul.sv
1747664802 ../../RivRtos/src/soc/core/alu_control.sv
1747664802 ../../RivRtos/src/soc/core/alignment_units.sv
1747664802 ../../RivRtos/src/soc/debug/debug_pkg.sv
1747664802 ../../RivRtos/src/soc/core/lib.sv
1747916247 ../../Soc/tb/top.sv
1747916201 ../../Soc/tb/defines.sv
1747917115 ../../Soc/tb/hw_top.sv
1747664802 ../../Soc/tb/clkgen.sv
1747910370 ../../Soc/soc_ref_module/soc_pkg.sv
1747824420 ../../Peripherals/spi_uvc/wb_x_spi_module/sv/spi_module_pkg.sv
1747904147 ../../Peripherals/spi_uvc/spi/sv/spi_if.sv
1747902185 ../../Peripherals/spi_uvc/spi/sv/spi_pkg.sv
1747664802 ../../Soc/clock_and_reset/sv/clock_and_reset_if.sv
1747664802 ../../Soc/clock_and_reset/sv/clock_and_reset_pkg.sv
1747664802 ../../Soc/wb_bfm/sv/wb_if.sv
1747920835 ../../Soc/wb_bfm/sv/wb_pkg.sv
1747916201 defines.sv
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/vcs/uvm_custom_install_vcs_recorder.sv
1733289098 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/uvm_pkg.sv
1747818600 rtl_filelist.f
1747916034 filelist.f
1733285154 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib/vcsdp.tab
5
1733289097 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/dpi/uvm_dpi.cc
1733288192 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib/libvirsim.so
1733286010 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib/liberrorinf.so
1733286000 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib/libsnpsmalloc.so
1733285992 /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib/libvfs.so
1747921101 simv.daidir
-1 partitionlib
