<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="halfAdder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="halfAdder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="halfAdder.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="halfAdder.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="halfAdder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="halfAdder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="halfAdder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="halfAdder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="halfAdder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="halfAdder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="halfAdder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="halfAdder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="halfAdder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="halfAdder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="halfAdder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="halfAdder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="halfAdder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="halfAdder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="halfAdder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="halfAdder.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="halfAdder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="halfAdder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="halfAdder_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="halfAdder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="halfAdder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="halfAdder_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="halfAdder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="halfAdder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="halfAdder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="halfAdder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="halfAdder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="halfAdder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="halfAdder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="halfAdder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="halfAdder_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="halfAdder_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="halfAdder_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="halfAdder_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="halfAdder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1634395916" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1634395916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1634395916" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1634395916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1634395916" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2685262172557788203" xil_pn:start_ts="1634395916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1634395918" xil_pn:in_ck="-5934106536695087609" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2361251552591743031" xil_pn:start_ts="1634395916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="halfAdder.vf"/>
    </transform>
    <transform xil_pn:end_ts="1634395918" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6411891355230596664" xil_pn:start_ts="1634395918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1634395918" xil_pn:in_ck="5410101036375770661" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1634395918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="halfAdder.vf"/>
    </transform>
    <transform xil_pn:end_ts="1634395926" xil_pn:in_ck="5410101036375770661" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7064666896529952372" xil_pn:start_ts="1634395918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="halfAdder_beh.prj"/>
      <outfile xil_pn:name="halfAdder_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1634395926" xil_pn:in_ck="6885718146474268842" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8696647205422633041" xil_pn:start_ts="1634395926">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="halfAdder_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1634130096" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1634130096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1634130099" xil_pn:in_ck="-5934106536695087609" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3225027646195830711" xil_pn:start_ts="1634130096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="halfAdder.vf"/>
    </transform>
    <transform xil_pn:end_ts="1634130099" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6411891355230596664" xil_pn:start_ts="1634130099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1634130099" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1634130099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1634130099" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2685262172557788203" xil_pn:start_ts="1634130099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1634130099" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1634130099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1634130099" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3032091406526541310" xil_pn:start_ts="1634130099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1634130114" xil_pn:in_ck="5410101036375770661" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6205791070643207346" xil_pn:start_ts="1634130099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="halfAdder.jhd"/>
      <outfile xil_pn:name="halfAdder.lso"/>
      <outfile xil_pn:name="halfAdder.ngc"/>
      <outfile xil_pn:name="halfAdder.ngr"/>
      <outfile xil_pn:name="halfAdder.prj"/>
      <outfile xil_pn:name="halfAdder.stx"/>
      <outfile xil_pn:name="halfAdder.syr"/>
      <outfile xil_pn:name="halfAdder.xst"/>
      <outfile xil_pn:name="halfAdder_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1634130114" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119204473929715075" xil_pn:start_ts="1634130114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1634395639" xil_pn:in_ck="-5934106536695092927" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3265126853339386999" xil_pn:start_ts="1634395626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="halfAdder.bld"/>
      <outfile xil_pn:name="halfAdder.ngd"/>
      <outfile xil_pn:name="halfAdder_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1634395675" xil_pn:in_ck="-5934106536695092926" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1634395639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="halfAdder.pcf"/>
      <outfile xil_pn:name="halfAdder_map.map"/>
      <outfile xil_pn:name="halfAdder_map.mrp"/>
      <outfile xil_pn:name="halfAdder_map.ncd"/>
      <outfile xil_pn:name="halfAdder_map.ngm"/>
      <outfile xil_pn:name="halfAdder_map.xrpt"/>
      <outfile xil_pn:name="halfAdder_summary.xml"/>
      <outfile xil_pn:name="halfAdder_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1634395709" xil_pn:in_ck="-4034213921691612837" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="2516432636991085863" xil_pn:start_ts="1634395675">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="halfAdder.ncd"/>
      <outfile xil_pn:name="halfAdder.pad"/>
      <outfile xil_pn:name="halfAdder.par"/>
      <outfile xil_pn:name="halfAdder.ptwx"/>
      <outfile xil_pn:name="halfAdder.unroutes"/>
      <outfile xil_pn:name="halfAdder.xpi"/>
      <outfile xil_pn:name="halfAdder_pad.csv"/>
      <outfile xil_pn:name="halfAdder_pad.txt"/>
      <outfile xil_pn:name="halfAdder_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1634395709" xil_pn:in_ck="-5934106536695093058" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1634395696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="halfAdder.twr"/>
      <outfile xil_pn:name="halfAdder.twx"/>
    </transform>
  </transforms>

</generated_project>
