Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun 29 03:59:15 2022
| Host         : RayBeast running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file openmips_min_sopc_timing_summary_routed.rpt -pb openmips_min_sopc_timing_summary_routed.pb -rpx openmips_min_sopc_timing_summary_routed.rpx -warn_on_violation
| Design       : openmips_min_sopc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2648 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There are 261 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DDR2/wb_ack_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: flash_rom/wb_ack_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_top0/wb_ack_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/LLbit_reg0/LLbit_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/div0/ready_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/FSM_sequential_wishbone_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/FSM_sequential_wishbone_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_addr_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_addr_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_addr_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_addr_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_addr_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_addr_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_addr_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_addr_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/dwishbone_bus_if/wishbone_stb_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[0]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[1]_rep/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/FSM_sequential_wishbone_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/FSM_sequential_wishbone_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_addr_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_addr_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_addr_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_addr_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_addr_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_addr_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_addr_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_addr_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/iwishbone_bus_if/wishbone_stb_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_LLbit_value_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_LLbit_we_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/ce_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_top0/wb_interface/wb_ack_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/m0/s15_cyc_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/m1/s15_cyc_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/rf/rf_ack_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/arb1/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/arb2/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/arb3/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/pri_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/pri_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/arb1/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/arb2/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/arb3/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/pri_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/pri_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/m0_cyc_r_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/m1_cyc_r_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/arb1/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/arb2/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/arb3/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/pri_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/pri_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/msel/arb1/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/msel/arb2/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/msel/arb3/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/msel/pri_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/msel/pri_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/arb1/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/arb2/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/arb3/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/pri_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/pri_out_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8079 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.456        0.000                      0                10556        0.030        0.000                      0                10555        0.264        0.000                       0                  4347  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
DDR2/clk_1/inst/clk_in1                                                                                                                                          {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0                                                                                                                                             {0.000 2.500}        5.000           200.000         
    freq_refclk                                                                                                                                                  {0.000 0.833}        1.667           600.000         
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {0.000 1.667}        3.333           300.000         
        iserdes_clkdiv                                                                                                                                           {0.000 6.667}        13.333          75.000          
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 1.667}        3.333           300.000         
        iserdes_clkdiv_1                                                                                                                                         {0.000 6.667}        13.333          75.000          
    mem_refclk                                                                                                                                                   {0.000 1.667}        3.333           300.000         
      oserdes_clk                                                                                                                                                {0.000 1.667}        3.333           300.000         
        oserdes_clkdiv                                                                                                                                           {0.000 3.333}        6.667           150.000         
      oserdes_clk_1                                                                                                                                              {0.000 1.667}        3.333           300.000         
        oserdes_clkdiv_1                                                                                                                                         {0.000 6.667}        13.333          75.000          
      oserdes_clk_2                                                                                                                                              {0.000 1.667}        3.333           300.000         
        oserdes_clkdiv_2                                                                                                                                         {0.000 3.333}        6.667           150.000         
      oserdes_clk_3                                                                                                                                              {0.000 1.667}        3.333           300.000         
        oserdes_clkdiv_3                                                                                                                                         {0.000 6.667}        13.333          75.000          
    pll_clk3_out                                                                                                                                                 {0.000 6.667}        13.333          75.000          
      clk_pll_i                                                                                                                                                  {0.000 6.667}        13.333          75.000          
    pll_clkfbout                                                                                                                                                 {0.000 2.500}        5.000           200.000         
    sync_pulse                                                                                                                                                   {1.458 4.792}        53.333          18.750          
  clkfbout_clk_wiz_0                                                                                                                                             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DDR2/clk_1/inst/clk_in1                                                                                                                                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0                                                                                                                                                   3.722        0.000                      0                   16        0.198        0.000                      0                   16        0.264        0.000                       0                    22  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.270        0.000                       0                     8  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    1.666        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                11.226        0.000                      0                   33        0.071        0.000                      0                   33        4.517        0.000                       0                     9  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    1.666        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                              11.167        0.000                      0                   33        0.071        0.000                      0                   33        4.517        0.000                       0                     9  
    mem_refclk                                                                                                                                                         2.173        0.000                      0                    1        0.336        0.000                      0                    1        1.042        0.000                       0                     8  
      oserdes_clk                                                                                                                                                      1.762        0.000                      0                    4        0.411        0.000                      0                    4        1.666        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                 5.251        0.000                      0                   36        0.090        0.000                      0                   36        1.183        0.000                       0                    11  
      oserdes_clk_1                                                                                                                                                                                                                                                                                                1.666        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                              11.906        0.000                      0                   48        0.094        0.000                      0                   48        4.517        0.000                       0                    13  
      oserdes_clk_2                                                                                                                                                    1.755        0.000                      0                    4        0.413        0.000                      0                    4        1.666        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               5.225        0.000                      0                   36        0.092        0.000                      0                   36        1.183        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                                                                                                                                                                1.666        0.000                       0                    11  
        oserdes_clkdiv_3                                                                                                                                              11.649        0.000                      0                   40        0.086        0.000                      0                   40        4.517        0.000                       0                    11  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   3.667        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        5.386        0.000                      0                10232        0.030        0.000                      0                10232        4.517        0.000                       0                  4149  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   3.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     2.083        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk       10.894        0.000                      0                    8       50.871        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk       12.457        0.000                      0                    8       50.126        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       1.456        0.000                      0                    1        1.047        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   2.436        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 2.436        0.000                      0                   13        0.095        0.000                      0                   13  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 2.436        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 2.436        0.000                      0                   11        0.095        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pll_i          clk_pll_i               11.598        0.000                      0                    1        0.511        0.000                      0                    1  
**default**        clk_pll_i                                   2.196        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DDR2/clk_1/inst/clk_in1
  To Clock:  DDR2/clk_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DDR2/clk_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DDR2/clk_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.456ns (41.814%)  route 0.635ns (58.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.745ns = ( 2.255 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.813    -2.208    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X39Y47         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y47         FDPE (Prop_fdpe_C_Q)         0.456    -1.752 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/Q
                                       net (fo=1, routed)           0.635    -1.118    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][3]
    Routing       SLICE_X33Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    5.000     5.000 r  
                  E3                   IBUF                         0.000     5.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     6.162    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -1.162 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     0.477    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.568 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.687     2.255    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X33Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
                                       clock pessimism              0.497     2.753    
                                       clock uncertainty           -0.067     2.685    
                  SLICE_X33Y48         FDPE (Setup_fdpe_C_D)       -0.081     2.604    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]
  ---------------------------------------------------------------------------------
                                       required time                          2.604    
                                       arrival time                           1.118    
  ---------------------------------------------------------------------------------
                                       slack                                  3.722    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.518ns (44.897%)  route 0.636ns (55.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.746ns = ( 2.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.814    -2.207    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X34Y49         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X34Y49         FDPE (Prop_fdpe_C_Q)         0.518    -1.689 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/Q
                                       net (fo=1, routed)           0.636    -1.054    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][12]
    Routing       SLICE_X34Y49         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    5.000     5.000 r  
                  E3                   IBUF                         0.000     5.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     6.162    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -1.162 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     0.477    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.568 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.686     2.254    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X34Y49         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
                                       clock pessimism              0.538     2.793    
                                       clock uncertainty           -0.067     2.725    
                  SLICE_X34Y49         FDPE (Setup_fdpe_C_D)       -0.028     2.697    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]
  ---------------------------------------------------------------------------------
                                       required time                          2.697    
                                       arrival time                           1.054    
  ---------------------------------------------------------------------------------
                                       slack                                  3.751    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.873%)  route 0.633ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 2.252 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.813    -2.208    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X39Y47         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y47         FDPE (Prop_fdpe_C_Q)         0.456    -1.752 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/Q
                                       net (fo=1, routed)           0.633    -1.119    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][2]
    Routing       SLICE_X39Y47         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    5.000     5.000 r  
                  E3                   IBUF                         0.000     5.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     6.162    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -1.162 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     0.477    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.568 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.684     2.252    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X39Y47         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
                                       clock pessimism              0.539     2.792    
                                       clock uncertainty           -0.067     2.724    
                  SLICE_X39Y47         FDPE (Setup_fdpe_C_D)       -0.058     2.666    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]
  ---------------------------------------------------------------------------------
                                       required time                          2.666    
                                       arrival time                           1.119    
  ---------------------------------------------------------------------------------
                                       slack                                  3.786    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.576%)  route 0.615ns (57.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.746ns = ( 2.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.816    -2.205    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X33Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X33Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.749 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/Q
                                       net (fo=1, routed)           0.615    -1.134    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][10]
    Routing       SLICE_X34Y49         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    5.000     5.000 r  
                  E3                   IBUF                         0.000     5.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     6.162    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -1.162 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     0.477    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.568 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.686     2.254    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X34Y49         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
                                       clock pessimism              0.497     2.752    
                                       clock uncertainty           -0.067     2.684    
                  SLICE_X34Y49         FDPE (Setup_fdpe_C_D)       -0.031     2.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]
  ---------------------------------------------------------------------------------
                                       required time                          2.653    
                                       arrival time                           1.134    
  ---------------------------------------------------------------------------------
                                       slack                                  3.788    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.545%)  route 0.616ns (57.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.745ns = ( 2.255 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.816    -2.205    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X32Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.749 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/Q
                                       net (fo=1, routed)           0.616    -1.134    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][8]
    Routing       SLICE_X32Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    5.000     5.000 r  
                  E3                   IBUF                         0.000     5.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     6.162    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -1.162 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     0.477    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.568 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.687     2.255    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X32Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
                                       clock pessimism              0.539     2.795    
                                       clock uncertainty           -0.067     2.727    
                  SLICE_X32Y48         FDPE (Setup_fdpe_C_D)       -0.058     2.669    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]
  ---------------------------------------------------------------------------------
                                       required time                          2.669    
                                       arrival time                           1.134    
  ---------------------------------------------------------------------------------
                                       slack                                  3.803    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.978%)  route 0.605ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.745ns = ( 2.255 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.816    -2.205    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X33Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X33Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.749 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/Q
                                       net (fo=1, routed)           0.605    -1.144    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][4]
    Routing       SLICE_X33Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    5.000     5.000 r  
                  E3                   IBUF                         0.000     5.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     6.162    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -1.162 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     0.477    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.568 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.687     2.255    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X33Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
                                       clock pessimism              0.539     2.795    
                                       clock uncertainty           -0.067     2.727    
                  SLICE_X33Y48         FDPE (Setup_fdpe_C_D)       -0.061     2.666    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]
  ---------------------------------------------------------------------------------
                                       required time                          2.666    
                                       arrival time                           1.144    
  ---------------------------------------------------------------------------------
                                       slack                                  3.811    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.259%)  route 0.574ns (55.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.745ns = ( 2.255 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.205ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.816    -2.205    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X33Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X33Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.749 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/Q
                                       net (fo=1, routed)           0.574    -1.175    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][5]
    Routing       SLICE_X32Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    5.000     5.000 r  
                  E3                   IBUF                         0.000     5.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     6.162    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -1.162 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     0.477    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.568 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.687     2.255    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X32Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C
                                       clock pessimism              0.517     2.773    
                                       clock uncertainty           -0.067     2.705    
                  SLICE_X32Y48         FDPE (Setup_fdpe_C_D)       -0.067     2.638    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]
  ---------------------------------------------------------------------------------
                                       required time                          2.638    
                                       arrival time                           1.175    
  ---------------------------------------------------------------------------------
                                       slack                                  3.813    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.518ns (47.679%)  route 0.568ns (52.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.746ns = ( 2.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.814    -2.207    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X34Y49         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X34Y49         FDPE (Prop_fdpe_C_Q)         0.518    -1.689 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/Q
                                       net (fo=1, routed)           0.568    -1.121    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][13]
    Routing       SLICE_X34Y49         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    5.000     5.000 r  
                  E3                   IBUF                         0.000     5.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     6.162    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -1.162 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     0.477    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.568 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.686     2.254    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X34Y49         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/C
                                       clock pessimism              0.538     2.793    
                                       clock uncertainty           -0.067     2.725    
                  SLICE_X34Y49         FDPE (Setup_fdpe_C_D)       -0.028     2.697    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]
  ---------------------------------------------------------------------------------
                                       required time                          2.697    
                                       arrival time                           1.121    
  ---------------------------------------------------------------------------------
                                       slack                                  3.818    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 2.252 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.813    -2.208    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X39Y47         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y47         FDPE (Prop_fdpe_C_Q)         0.456    -1.752 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/Q
                                       net (fo=1, routed)           0.568    -1.184    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][1]
    Routing       SLICE_X39Y47         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    5.000     5.000 r  
                  E3                   IBUF                         0.000     5.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     6.162    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -1.162 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     0.477    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.568 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.684     2.252    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X39Y47         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C
                                       clock pessimism              0.539     2.792    
                                       clock uncertainty           -0.067     2.724    
                  SLICE_X39Y47         FDPE (Setup_fdpe_C_D)       -0.061     2.663    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]
  ---------------------------------------------------------------------------------
                                       required time                          2.663    
                                       arrival time                           1.184    
  ---------------------------------------------------------------------------------
                                       slack                                  3.847    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.746ns = ( 2.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.814    -2.207    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X34Y49         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X34Y49         FDPE (Prop_fdpe_C_Q)         0.518    -1.689 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/Q
                                       net (fo=1, routed)           0.520    -1.169    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][11]
    Routing       SLICE_X34Y49         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    5.000     5.000 r  
                  E3                   IBUF                         0.000     5.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     6.162    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -1.162 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     0.477    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.568 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.686     2.254    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X34Y49         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
                                       clock pessimism              0.538     2.793    
                                       clock uncertainty           -0.067     2.725    
                  SLICE_X34Y49         FDPE (Setup_fdpe_C_D)       -0.045     2.680    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]
  ---------------------------------------------------------------------------------
                                       required time                          2.680    
                                       arrival time                           1.169    
  ---------------------------------------------------------------------------------
                                       slack                                  3.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DDR2/Ram/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/rstn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.562    -0.852    DDR2/Ram/CLK
                  SLICE_X68Y104        FDRE                                         r  DDR2/Ram/sreg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X68Y104        FDRE (Prop_fdre_C_Q)         0.128    -0.724 f  DDR2/Ram/sreg_reg[1]/Q
                                       net (fo=1, routed)           0.062    -0.662    DDR2/Ram/sreg[1]
    Routing       SLICE_X68Y104                                                     f  DDR2/Ram/rstn_i_1/I0
    Routing       SLICE_X68Y104        LUT1 (Prop_lut1_I0_O)        0.099    -0.563 r  DDR2/Ram/rstn_i_1/O
                                       net (fo=1, routed)           0.000    -0.563    DDR2/Ram/p_0_in
    Routing       SLICE_X68Y104        FDRE                                         r  DDR2/Ram/rstn_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.834    -1.277    DDR2/Ram/CLK
                  SLICE_X68Y104        FDRE                                         r  DDR2/Ram/rstn_reg/C
                                       clock pessimism              0.425    -0.852    
                  SLICE_X68Y104        FDRE (Hold_fdre_C_D)         0.091    -0.761    DDR2/Ram/rstn_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.761    
                                       arrival time                          -0.563    
  ---------------------------------------------------------------------------------
                                       slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.795%)  route 0.148ns (51.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.639    -0.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X32Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.633 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/Q
                                       net (fo=1, routed)           0.148    -0.485    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][9]
    Routing       SLICE_X33Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.913    -1.198    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X33Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
                                       clock pessimism              0.437    -0.761    
                  SLICE_X33Y48         FDPE (Hold_fdpe_C_D)         0.070    -0.691    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]
  ---------------------------------------------------------------------------------
                                       required time                          0.691    
                                       arrival time                          -0.485    
  ---------------------------------------------------------------------------------
                                       slack                                  0.206    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.614%)  route 0.182ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.639    -0.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X33Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X33Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.633 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/Q
                                       net (fo=1, routed)           0.182    -0.451    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][5]
    Routing       SLICE_X32Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.913    -1.198    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X32Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C
                                       clock pessimism              0.437    -0.761    
                  SLICE_X32Y48         FDPE (Hold_fdpe_C_D)         0.070    -0.691    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]
  ---------------------------------------------------------------------------------
                                       required time                          0.691    
                                       arrival time                          -0.451    
  ---------------------------------------------------------------------------------
                                       slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.639    -0.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X32Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.633 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/Q
                                       net (fo=1, routed)           0.172    -0.461    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][7]
    Routing       SLICE_X32Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.913    -1.198    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X32Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/C
                                       clock pessimism              0.424    -0.774    
                  SLICE_X32Y48         FDPE (Hold_fdpe_C_D)         0.070    -0.704    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]
  ---------------------------------------------------------------------------------
                                       required time                          0.704    
                                       arrival time                          -0.461    
  ---------------------------------------------------------------------------------
                                       slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.635    -0.778    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X39Y47         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y47         FDPE (Prop_fdpe_C_Q)         0.141    -0.637 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/Q
                                       net (fo=1, routed)           0.170    -0.467    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][0]
    Routing       SLICE_X39Y47         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.911    -1.200    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X39Y47         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/C
                                       clock pessimism              0.422    -0.778    
                  SLICE_X39Y47         FDPE (Hold_fdpe_C_D)         0.066    -0.712    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]
  ---------------------------------------------------------------------------------
                                       required time                          0.712    
                                       arrival time                          -0.467    
  ---------------------------------------------------------------------------------
                                       slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.635    -0.778    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X39Y47         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y47         FDPE (Prop_fdpe_C_Q)         0.141    -0.637 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/Q
                                       net (fo=1, routed)           0.176    -0.461    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][1]
    Routing       SLICE_X39Y47         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.911    -1.200    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X39Y47         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C
                                       clock pessimism              0.422    -0.778    
                  SLICE_X39Y47         FDPE (Hold_fdpe_C_D)         0.070    -0.708    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]
  ---------------------------------------------------------------------------------
                                       required time                          0.708    
                                       arrival time                          -0.461    
  ---------------------------------------------------------------------------------
                                       slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.639    -0.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X32Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.633 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/Q
                                       net (fo=1, routed)           0.174    -0.459    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][6]
    Routing       SLICE_X32Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.913    -1.198    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X32Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
                                       clock pessimism              0.424    -0.774    
                  SLICE_X32Y48         FDPE (Hold_fdpe_C_D)         0.066    -0.708    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]
  ---------------------------------------------------------------------------------
                                       required time                          0.708    
                                       arrival time                          -0.459    
  ---------------------------------------------------------------------------------
                                       slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 DDR2/Ram/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.562    -0.852    DDR2/Ram/CLK
                  SLICE_X68Y104        FDRE                                         r  DDR2/Ram/sreg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X68Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  DDR2/Ram/sreg_reg[0]/Q
                                       net (fo=1, routed)           0.184    -0.527    DDR2/Ram/sreg[0]
    Routing       SLICE_X68Y104        FDRE                                         r  DDR2/Ram/sreg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.834    -1.277    DDR2/Ram/CLK
                  SLICE_X68Y104        FDRE                                         r  DDR2/Ram/sreg_reg[1]/C
                                       clock pessimism              0.425    -0.852    
                  SLICE_X68Y104        FDRE (Hold_fdre_C_D)         0.075    -0.777    DDR2/Ram/sreg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.777    
                                       arrival time                          -0.527    
  ---------------------------------------------------------------------------------
                                       slack                                  0.250    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.384%)  route 0.217ns (60.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.639    -0.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X33Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X33Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.633 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/Q
                                       net (fo=1, routed)           0.217    -0.416    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][10]
    Routing       SLICE_X34Y49         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.912    -1.199    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X34Y49         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
                                       clock pessimism              0.460    -0.739    
                  SLICE_X34Y49         FDPE (Hold_fdpe_C_D)         0.059    -0.680    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]
  ---------------------------------------------------------------------------------
                                       required time                          0.680    
                                       arrival time                          -0.416    
  ---------------------------------------------------------------------------------
                                       slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.635    -0.778    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X39Y47         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y47         FDPE (Prop_fdpe_C_Q)         0.141    -0.637 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/Q
                                       net (fo=1, routed)           0.234    -0.404    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][3]
    Routing       SLICE_X33Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out2_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.913    -1.198    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
                  SLICE_X33Y48         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
                                       clock pessimism              0.460    -0.738    
                  SLICE_X33Y48         FDPE (Hold_fdpe_C_D)         0.066    -0.672    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]
  ---------------------------------------------------------------------------------
                                       required time                          0.672    
                                       arrival time                          -0.404    
  ---------------------------------------------------------------------------------
                                       slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   DDR2/clk_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X68Y104    DDR2/Ram/rstn_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X68Y104    DDR2/Ram/sreg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X68Y104    DDR2/Ram/sreg_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X39Y47     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X33Y48     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X34Y49     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X34Y49     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X34Y49     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X34Y49     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X34Y49     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X33Y48     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X33Y48     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X33Y48     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X33Y48     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X68Y104    DDR2/Ram/rstn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X68Y104    DDR2/Ram/sreg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X68Y104    DDR2/Ram/sreg_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X39Y47     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X39Y47     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X33Y48     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X34Y49     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X34Y49     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.667       0.417      PHASER_OUT_PHY_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.667       0.417      PHASER_OUT_PHY_X1Y5  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.667       0.417      PHASER_OUT_PHY_X1Y6  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.667       0.417      PHASER_OUT_PHY_X1Y7  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.667       0.418      PLLE2_ADV_X1Y1       DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.249         1.667       0.418      PHASER_REF_X1Y1      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.667       0.833      PHASER_OUT_PHY_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.667       0.833      PHASER_OUT_PHY_X1Y5  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.667       0.833      PHASER_OUT_PHY_X1Y6  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.667       0.833      PHASER_OUT_PHY_X1Y7  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.667       0.834      PHASER_REF_X1Y1      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.667       158.333    PLLE2_ADV_X1Y1       DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.562         0.833       0.271      PHASER_REF_X1Y1      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.562         0.833       0.271      PHASER_REF_X1Y1      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.833       0.270      PHASER_IN_PHY_X1Y4   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y5  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y6  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y7  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.833       0.270      PHASER_IN_PHY_X1Y4   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y5  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.833       0.270      PHASER_IN_PHY_X1Y6   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.833       0.270      PHASER_IN_PHY_X1Y6   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y52  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y52  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y54  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y54  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y55  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y55  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y56  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y56  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y59  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y59  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack       11.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.226ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.425ns (38.317%)  route 0.684ns (61.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 13.017 - 13.333 ) 
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.620    -1.647    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.128 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.301 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.471     0.772    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y55         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                                    0.425     1.197 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q2
                                       net (fo=1, routed)           0.684     1.881    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[2]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    11.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.854 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.017 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.017    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.617    13.634    
                                       clock uncertainty           -0.052    13.582    
                  IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D4[2])
                                                                   -0.475    13.107    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.107    
                                       arrival time                          -1.881    
  ---------------------------------------------------------------------------------
                                       slack                                 11.226    

Slack (MET) :             11.283ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 13.017 - 13.333 ) 
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.620    -1.647    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.128 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.301 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.473     0.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y52         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                                    0.425     1.199 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                                       net (fo=1, routed)           0.529     1.728    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[3]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    11.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.854 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.017 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.017    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.617    13.634    
                                       clock uncertainty           -0.052    13.582    
                  IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                                   -0.571    13.011    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.011    
                                       arrival time                          -1.728    
  ---------------------------------------------------------------------------------
                                       slack                                 11.283    

Slack (MET) :             11.284ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 13.017 - 13.333 ) 
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.620    -1.647    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.128 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.301 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.473     0.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y52         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                                    0.425     1.199 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                                       net (fo=1, routed)           0.528     1.727    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[0]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    11.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.854 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.017 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.017    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.617    13.634    
                                       clock uncertainty           -0.052    13.582    
                  IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                                   -0.571    13.011    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.011    
                                       arrival time                          -1.727    
  ---------------------------------------------------------------------------------
                                       slack                                 11.284    

Slack (MET) :             11.284ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 13.017 - 13.333 ) 
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.620    -1.647    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.128 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.301 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.473     0.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y52         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                                    0.425     1.199 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                                       net (fo=1, routed)           0.528     1.727    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[1]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    11.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.854 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.017 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.017    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.617    13.634    
                                       clock uncertainty           -0.052    13.582    
                  IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                                   -0.571    13.011    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.011    
                                       arrival time                          -1.727    
  ---------------------------------------------------------------------------------
                                       slack                                 11.284    

Slack (MET) :             11.284ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 13.017 - 13.333 ) 
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.620    -1.647    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.128 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.301 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.473     0.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y52         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                                    0.425     1.199 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                                       net (fo=1, routed)           0.528     1.727    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[2]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    11.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.854 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.017 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.017    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.617    13.634    
                                       clock uncertainty           -0.052    13.582    
                  IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                                   -0.571    13.011    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.011    
                                       arrival time                          -1.727    
  ---------------------------------------------------------------------------------
                                       slack                                 11.284    

Slack (MET) :             11.327ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 13.017 - 13.333 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.620    -1.647    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.128 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.301 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.478     0.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y62         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                                    0.425     1.204 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                                       net (fo=1, routed)           0.529     1.733    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[3]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    11.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.854 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.017 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.017    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.617    13.634    
                                       clock uncertainty           -0.052    13.582    
                  IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                                   -0.522    13.060    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.060    
                                       arrival time                          -1.733    
  ---------------------------------------------------------------------------------
                                       slack                                 11.327    

Slack (MET) :             11.328ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 13.017 - 13.333 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.620    -1.647    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.128 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.301 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.478     0.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y62         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                                    0.425     1.204 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q4
                                       net (fo=1, routed)           0.528     1.732    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[0]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    11.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.854 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.017 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.017    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.617    13.634    
                                       clock uncertainty           -0.052    13.582    
                  IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[0])
                                                                   -0.522    13.060    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.060    
                                       arrival time                          -1.732    
  ---------------------------------------------------------------------------------
                                       slack                                 11.328    

Slack (MET) :             11.328ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 13.017 - 13.333 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.620    -1.647    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.128 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.301 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.478     0.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y62         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                                    0.425     1.204 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q3
                                       net (fo=1, routed)           0.528     1.732    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[1]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    11.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.854 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.017 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.017    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.617    13.634    
                                       clock uncertainty           -0.052    13.582    
                  IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[1])
                                                                   -0.522    13.060    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.060    
                                       arrival time                          -1.732    
  ---------------------------------------------------------------------------------
                                       slack                                 11.328    

Slack (MET) :             11.328ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 13.017 - 13.333 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.620    -1.647    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.128 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.301 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.478     0.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y62         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                                    0.425     1.204 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                                       net (fo=1, routed)           0.528     1.732    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[2]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    11.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.854 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.017 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.017    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.617    13.634    
                                       clock uncertainty           -0.052    13.582    
                  IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                                   -0.522    13.060    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.060    
                                       arrival time                          -1.732    
  ---------------------------------------------------------------------------------
                                       slack                                 11.328    

Slack (MET) :             11.335ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 13.017 - 13.333 ) 
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.620    -1.647    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.128 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.301 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.471     0.772    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y54         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y54         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                                    0.425     1.197 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                                       net (fo=1, routed)           0.529     1.726    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[3]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    11.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.854 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.017 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.017    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.617    13.634    
                                       clock uncertainty           -0.052    13.582    
                  IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                                   -0.521    13.061    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.061    
                                       arrival time                          -1.726    
  ---------------------------------------------------------------------------------
                                       slack                                 11.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.205    -0.593    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.871 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.961 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                                    0.058     1.019 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                                       net (fo=1, routed)           0.000     1.019    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    -0.997    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.491 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.587 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.374     0.961    
                  IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                                   -0.013     0.948    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.948    
                                       arrival time                           1.019    
  ---------------------------------------------------------------------------------
                                       slack                                  0.071    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.205    -0.593    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.871 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.961 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.163     1.124    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y59         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                                    0.130     1.254 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                                       net (fo=1, routed)           0.210     1.464    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[0]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    -0.997    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.491 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.587 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.374     0.961    
                  IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                                   -0.036     0.925    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.925    
                                       arrival time                           1.464    
  ---------------------------------------------------------------------------------
                                       slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.205    -0.593    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.871 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.961 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.163     1.124    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y59         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                                    0.130     1.254 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                                       net (fo=1, routed)           0.210     1.464    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[1]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    -0.997    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.491 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.587 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.374     0.961    
                  IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                                   -0.036     0.925    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.925    
                                       arrival time                           1.464    
  ---------------------------------------------------------------------------------
                                       slack                                  0.539    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.205    -0.593    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.871 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.961 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.163     1.124    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y59         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                                    0.130     1.254 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                                       net (fo=1, routed)           0.211     1.465    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[2]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    -0.997    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.491 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.587 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.374     0.961    
                  IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                                   -0.036     0.925    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.925    
                                       arrival time                           1.465    
  ---------------------------------------------------------------------------------
                                       slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.205    -0.593    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.871 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.961 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.163     1.124    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y59         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                                    0.130     1.254 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                                       net (fo=1, routed)           0.211     1.465    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[3]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    -0.997    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.491 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.587 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.374     0.961    
                  IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                                   -0.036     0.925    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.925    
                                       arrival time                           1.465    
  ---------------------------------------------------------------------------------
                                       slack                                  0.540    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.205    -0.593    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.871 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.961 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.161     1.122    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y56         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                                    0.130     1.252 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                                       net (fo=1, routed)           0.210     1.462    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[0]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    -0.997    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.491 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.587 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.374     0.961    
                  IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                                   -0.046     0.915    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.915    
                                       arrival time                           1.462    
  ---------------------------------------------------------------------------------
                                       slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.205    -0.593    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.871 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.961 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.161     1.122    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y56         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                                    0.130     1.252 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                                       net (fo=1, routed)           0.210     1.462    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[1]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    -0.997    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.491 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.587 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.374     0.961    
                  IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                                   -0.046     0.915    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.915    
                                       arrival time                           1.462    
  ---------------------------------------------------------------------------------
                                       slack                                  0.547    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.205    -0.593    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.871 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.961 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.161     1.122    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y56         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                                    0.130     1.252 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                                       net (fo=1, routed)           0.211     1.463    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[2]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    -0.997    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.491 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.587 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.374     0.961    
                  IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                                   -0.046     0.915    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.915    
                                       arrival time                           1.463    
  ---------------------------------------------------------------------------------
                                       slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.205    -0.593    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.871 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.961 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.161     1.122    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y56         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                                    0.130     1.252 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                                       net (fo=1, routed)           0.211     1.463    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[3]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    -0.997    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.491 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.587 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.374     0.961    
                  IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                                   -0.046     0.915    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.915    
                                       arrival time                           1.463    
  ---------------------------------------------------------------------------------
                                       slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.205    -0.593    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.871 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.961 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.160     1.121    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y55         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                                    0.130     1.251 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                                       net (fo=1, routed)           0.210     1.461    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[0]
    Routing       IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    -0.997    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.491 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.587 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
                  IN_FIFO_X1Y4         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.374     0.961    
                  IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                                   -0.048     0.913    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.913    
                                       arrival time                           1.461    
  ---------------------------------------------------------------------------------
                                       slack                                  0.548    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         13.333      8.333      IN_FIFO_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y52  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y54  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y55  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y56  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y59  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y60  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y61  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y62  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y75  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y75  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y76  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y76  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y77  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y77  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y79  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y79  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y80  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y80  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       11.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.167ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.425ns (37.204%)  route 0.717ns (62.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 13.005 - 13.333 ) 
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.607    -1.660    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.115 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.288 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.448     0.736    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y77         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                                    0.425     1.161 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                                       net (fo=1, routed)           0.717     1.878    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[0]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    11.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.842 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.005 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.616    13.621    
                                       clock uncertainty           -0.052    13.569    
                  IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                                   -0.524    13.045    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.045    
                                       arrival time                          -1.878    
  ---------------------------------------------------------------------------------
                                       slack                                 11.167    

Slack (MET) :             11.259ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.425ns (38.317%)  route 0.684ns (61.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 13.005 - 13.333 ) 
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.607    -1.660    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.115 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.288 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.448     0.736    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y80         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                                    0.425     1.161 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                                       net (fo=1, routed)           0.684     1.845    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    11.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.842 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.005 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.616    13.621    
                                       clock uncertainty           -0.052    13.569    
                  IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D5[2])
                                                                   -0.465    13.104    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.104    
                                       arrival time                          -1.845    
  ---------------------------------------------------------------------------------
                                       slack                                 11.259    

Slack (MET) :             11.306ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 13.005 - 13.333 ) 
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.607    -1.660    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.115 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.288 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.450     0.738    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y76         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                                    0.425     1.163 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                                       net (fo=1, routed)           0.529     1.692    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    11.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.842 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.005 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.616    13.621    
                                       clock uncertainty           -0.052    13.569    
                  IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                                   -0.571    12.998    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         12.998    
                                       arrival time                          -1.692    
  ---------------------------------------------------------------------------------
                                       slack                                 11.306    

Slack (MET) :             11.307ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 13.005 - 13.333 ) 
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.607    -1.660    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.115 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.288 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.450     0.738    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y76         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                                    0.425     1.163 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                                       net (fo=1, routed)           0.528     1.691    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[0]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    11.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.842 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.005 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.616    13.621    
                                       clock uncertainty           -0.052    13.569    
                  IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                                   -0.571    12.998    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         12.998    
                                       arrival time                          -1.691    
  ---------------------------------------------------------------------------------
                                       slack                                 11.307    

Slack (MET) :             11.307ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 13.005 - 13.333 ) 
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.607    -1.660    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.115 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.288 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.450     0.738    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y76         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                                    0.425     1.163 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                                       net (fo=1, routed)           0.528     1.691    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[1]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    11.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.842 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.005 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.616    13.621    
                                       clock uncertainty           -0.052    13.569    
                  IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                                   -0.571    12.998    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         12.998    
                                       arrival time                          -1.691    
  ---------------------------------------------------------------------------------
                                       slack                                 11.307    

Slack (MET) :             11.307ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 13.005 - 13.333 ) 
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.607    -1.660    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.115 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.288 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.450     0.738    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y76         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                                    0.425     1.163 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                                       net (fo=1, routed)           0.528     1.691    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[2]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    11.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.842 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.005 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.616    13.621    
                                       clock uncertainty           -0.052    13.569    
                  IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                                   -0.571    12.998    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         12.998    
                                       arrival time                          -1.691    
  ---------------------------------------------------------------------------------
                                       slack                                 11.307    

Slack (MET) :             11.333ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 13.005 - 13.333 ) 
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.607    -1.660    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.115 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.288 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.450     0.738    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y75         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                                    0.425     1.163 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                                       net (fo=1, routed)           0.529     1.692    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[3]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    11.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.842 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.005 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.616    13.621    
                                       clock uncertainty           -0.052    13.569    
                  IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                                   -0.544    13.025    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.025    
                                       arrival time                          -1.692    
  ---------------------------------------------------------------------------------
                                       slack                                 11.333    

Slack (MET) :             11.334ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 13.005 - 13.333 ) 
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.607    -1.660    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.115 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.288 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.450     0.738    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y75         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                                    0.425     1.163 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q4
                                       net (fo=1, routed)           0.528     1.691    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[0]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    11.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.842 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.005 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.616    13.621    
                                       clock uncertainty           -0.052    13.569    
                  IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[0])
                                                                   -0.544    13.025    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.025    
                                       arrival time                          -1.691    
  ---------------------------------------------------------------------------------
                                       slack                                 11.334    

Slack (MET) :             11.334ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 13.005 - 13.333 ) 
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.607    -1.660    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.115 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.288 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.450     0.738    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y75         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                                    0.425     1.163 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q3
                                       net (fo=1, routed)           0.528     1.691    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[1]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    11.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.842 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.005 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.616    13.621    
                                       clock uncertainty           -0.052    13.569    
                  IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                                   -0.544    13.025    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.025    
                                       arrival time                          -1.691    
  ---------------------------------------------------------------------------------
                                       slack                                 11.334    

Slack (MET) :             11.334ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.328ns = ( 13.005 - 13.333 ) 
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.607    -1.660    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.775     0.115 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.173     0.288 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.450     0.738    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y75         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                                    0.425     1.163 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                                       net (fo=1, routed)           0.528     1.691    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[2]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    11.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    12.842 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.163    13.005 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000    13.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.616    13.621    
                                       clock uncertainty           -0.052    13.569    
                  IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                                   -0.544    13.025    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.025    
                                       arrival time                          -1.691    
  ---------------------------------------------------------------------------------
                                       slack                                 11.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    -0.375ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.863 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.953 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                                    0.058     1.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                                       net (fo=1, routed)           0.000     1.011    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    -1.006    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.578 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.375     0.953    
                  IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                                   -0.013     0.940    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.940    
                                       arrival time                           1.011    
  ---------------------------------------------------------------------------------
                                       slack                                  0.071    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.375ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.863 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.953 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.157     1.110    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y83         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                                    0.130     1.240 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                                       net (fo=1, routed)           0.210     1.450    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    -1.006    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.578 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.375     0.953    
                  IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                                   -0.036     0.917    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.917    
                                       arrival time                           1.450    
  ---------------------------------------------------------------------------------
                                       slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.375ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.863 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.953 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.157     1.110    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y83         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                                    0.130     1.240 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                                       net (fo=1, routed)           0.210     1.450    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    -1.006    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.578 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.375     0.953    
                  IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                                   -0.036     0.917    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.917    
                                       arrival time                           1.450    
  ---------------------------------------------------------------------------------
                                       slack                                  0.533    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.375ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.863 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.953 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.157     1.110    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y83         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                                    0.130     1.240 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                                       net (fo=1, routed)           0.211     1.451    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    -1.006    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.578 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.375     0.953    
                  IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                                   -0.036     0.917    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.917    
                                       arrival time                           1.451    
  ---------------------------------------------------------------------------------
                                       slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.375ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.863 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.953 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.157     1.110    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y83         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                                    0.130     1.240 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                                       net (fo=1, routed)           0.211     1.451    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    -1.006    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.578 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.375     0.953    
                  IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                                   -0.036     0.917    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.917    
                                       arrival time                           1.451    
  ---------------------------------------------------------------------------------
                                       slack                                  0.534    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.375ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.863 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.953 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.155     1.108    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y80         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                                    0.130     1.238 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                                       net (fo=1, routed)           0.210     1.448    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    -1.006    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.578 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.375     0.953    
                  IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                                   -0.046     0.907    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.907    
                                       arrival time                           1.448    
  ---------------------------------------------------------------------------------
                                       slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.375ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.863 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.953 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.155     1.108    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y80         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                                    0.130     1.238 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                                       net (fo=1, routed)           0.210     1.448    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    -1.006    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.578 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.375     0.953    
                  IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                                   -0.046     0.907    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.907    
                                       arrival time                           1.448    
  ---------------------------------------------------------------------------------
                                       slack                                  0.541    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.375ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.863 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.953 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.155     1.108    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y80         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                                    0.130     1.238 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                                       net (fo=1, routed)           0.211     1.449    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[3]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    -1.006    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.578 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.375     0.953    
                  IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                                   -0.046     0.907    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.907    
                                       arrival time                           1.449    
  ---------------------------------------------------------------------------------
                                       slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    -0.375ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.863 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.953 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.154     1.107    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y79         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y79         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                                    0.130     1.237 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                                       net (fo=1, routed)           0.210     1.447    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    -1.006    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.578 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.375     0.953    
                  IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                                   -0.048     0.905    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.905    
                                       arrival time                           1.447    
  ---------------------------------------------------------------------------------
                                       slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.578ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    -0.375ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.464     0.863 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.090     0.953 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.154     1.107    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
                  ILOGIC_X1Y79         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  ---------------------------------------------------------------------------------    -------------------
    Routing       ILOGIC_X1Y79         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                                    0.130     1.237 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                                       net (fo=1, routed)           0.210     1.447    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[1]
    Routing       IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock iserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    -1.006    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488     0.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                                    0.096     0.578 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                                       net (fo=9, routed)           0.000     0.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
                  IN_FIFO_X1Y6         IN_FIFO                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                                       clock pessimism              0.375     0.953    
                  IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                                   -0.048     0.905    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -0.905    
                                       arrival time                           1.447    
  ---------------------------------------------------------------------------------
                                       slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         13.333      8.333      IN_FIFO_X1Y6  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y75  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y76  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y77  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y79  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y80  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y83  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y84  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y85  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y6  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y6  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y6  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y6  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        2.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mem_refclk rise@3.333ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.622ns (56.908%)  route 0.471ns (43.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.215ns = ( 1.118 - 3.333 ) 
    Source Clock Delay      (SCD):    -1.646ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mem_refclk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.621    -1.646    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
                  PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                                    0.622    -1.024 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                                       net (fo=1, routed)           0.471    -0.553    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    Routing       PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mem_refclk rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     4.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -2.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    -1.189    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.098 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     0.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     0.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.589     1.118    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
                  PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                                       clock pessimism              0.569     1.687    
                                       clock uncertainty           -0.056     1.631    
                  PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                                   -0.011     1.620    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  ---------------------------------------------------------------------------------
                                       required time                          1.620    
                                       arrival time                           0.553    
  ---------------------------------------------------------------------------------
                                       slack                                  2.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mem_refclk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.195    -0.603    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
                  PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                                    0.313    -0.290 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                                       net (fo=1, routed)           0.146    -0.144    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    Routing       PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mem_refclk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.215    -1.008    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
                  PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                                       clock pessimism              0.405    -0.603    
                  PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                                    0.123    -0.480    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  ---------------------------------------------------------------------------------
                                       required time                          0.480    
                                       arrival time                          -0.144    
  ---------------------------------------------------------------------------------
                                       slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         3.333       1.858      PHY_CONTROL_X1Y1     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         3.333       2.084      PLLE2_ADV_X1Y1       DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       3.333       156.667    PLLE2_ADV_X1Y1       DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.667       1.042      PHY_CONTROL_X1Y1     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.667       1.042      PHY_CONTROL_X1Y1     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.667       1.042      PHY_CONTROL_X1Y1     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.667       1.042      PHY_CONTROL_X1Y1     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.667       1.104      PHASER_IN_PHY_X1Y4   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.667       1.104      PHASER_OUT_PHY_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.667       1.104      PHASER_OUT_PHY_X1Y5  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.667       1.104      PHASER_OUT_PHY_X1Y6  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.667       1.104      PHASER_OUT_PHY_X1Y7  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.667       1.104      PHASER_OUT_PHY_X1Y5  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.667       1.104      PHASER_IN_PHY_X1Y6   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.667       1.104      PHASER_OUT_PHY_X1Y7  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk rise@3.333ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 4.889 - 3.333 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.854     1.833 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                                    0.562     2.395 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                                       net (fo=2, routed)           0.475     2.870    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    Routing       OLOGIC_X1Y58         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clk rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     4.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -2.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    -1.189    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.098 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     0.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     0.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     1.111    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     3.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.805     4.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                                       net (fo=2, routed)           0.407     4.889    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
                  OLOGIC_X1Y58         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                                       clock pessimism              0.684     5.573    
                                       clock uncertainty           -0.056     5.517    
                  OLOGIC_X1Y58         ODDR (Setup_oddr_C_D1)      -0.885     4.632    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  ---------------------------------------------------------------------------------
                                       required time                          4.632    
                                       arrival time                          -2.870    
  ---------------------------------------------------------------------------------
                                       slack                                  1.762    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk rise@3.333ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 4.889 - 3.333 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.854     1.833 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                                    0.550     2.383 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                                       net (fo=1, routed)           0.468     2.851    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    Routing       OLOGIC_X1Y58         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clk rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     4.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -2.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    -1.189    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.098 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     0.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     0.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     1.111    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     3.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.805     4.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                                       net (fo=2, routed)           0.407     4.889    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
                  OLOGIC_X1Y58         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                                       clock pessimism              0.684     5.573    
                                       clock uncertainty           -0.056     5.517    
                  OLOGIC_X1Y58         ODDR (Setup_oddr_C_D1)      -0.834     4.683    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  ---------------------------------------------------------------------------------
                                       required time                          4.683    
                                       arrival time                          -2.851    
  ---------------------------------------------------------------------------------
                                       slack                                  1.832    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk rise@3.333ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 4.889 - 3.333 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.854     1.833 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                                    0.550     2.383 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                                       net (fo=1, routed)           0.468     2.851    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    Routing       OLOGIC_X1Y58         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clk rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     4.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -2.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    -1.189    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.098 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     0.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     0.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     1.111    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     3.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.805     4.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                                       net (fo=2, routed)           0.407     4.889    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
                  OLOGIC_X1Y58         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                                       clock pessimism              0.684     5.573    
                                       clock uncertainty           -0.056     5.517    
                  OLOGIC_X1Y58         ODDR (Setup_oddr_C_D2)      -0.834     4.683    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  ---------------------------------------------------------------------------------
                                       required time                          4.683    
                                       arrival time                          -2.851    
  ---------------------------------------------------------------------------------
                                       slack                                  1.832    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk rise@3.333ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 4.889 - 3.333 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.854     1.833 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                                    0.562     2.395 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                                       net (fo=2, routed)           0.475     2.870    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    Routing       OLOGIC_X1Y58         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clk rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     4.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -2.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    -1.189    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.098 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     0.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     0.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     1.111    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     3.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.805     4.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                                       net (fo=2, routed)           0.407     4.889    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
                  OLOGIC_X1Y58         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                                       clock pessimism              0.684     5.573    
                                       clock uncertainty           -0.056     5.517    
                  OLOGIC_X1Y58         ODDR (Setup_oddr_C_D2)      -0.788     4.729    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  ---------------------------------------------------------------------------------
                                       required time                          4.729    
                                       arrival time                          -2.870    
  ---------------------------------------------------------------------------------
                                       slack                                  1.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    -0.310ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.691     2.368 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                                    0.346     2.714 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                                       net (fo=1, routed)           0.150     2.864    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    Routing       OLOGIC_X1Y58         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.735     2.059 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                                       net (fo=2, routed)           0.178     2.237    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
                  OLOGIC_X1Y58         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                                       clock pessimism              0.310     2.546    
                  OLOGIC_X1Y58         ODDR (Hold_oddr_C_D2)       -0.093     2.453    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  ---------------------------------------------------------------------------------
                                       required time                         -2.453    
                                       arrival time                           2.864    
  ---------------------------------------------------------------------------------
                                       slack                                  0.411    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    -0.310ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.691     2.368 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                                    0.346     2.714 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                                       net (fo=1, routed)           0.151     2.865    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    Routing       OLOGIC_X1Y58         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.735     2.059 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                                       net (fo=2, routed)           0.178     2.237    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
                  OLOGIC_X1Y58         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                                       clock pessimism              0.310     2.546    
                  OLOGIC_X1Y58         ODDR (Hold_oddr_C_D1)       -0.093     2.453    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  ---------------------------------------------------------------------------------
                                       required time                         -2.453    
                                       arrival time                           2.865    
  ---------------------------------------------------------------------------------
                                       slack                                  0.412    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    -0.310ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.691     2.368 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                                    0.351     2.719 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                                       net (fo=2, routed)           0.160     2.879    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    Routing       OLOGIC_X1Y58         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.735     2.059 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                                       net (fo=2, routed)           0.178     2.237    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
                  OLOGIC_X1Y58         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                                       clock pessimism              0.310     2.546    
                  OLOGIC_X1Y58         ODDR (Hold_oddr_C_D1)       -0.113     2.433    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  ---------------------------------------------------------------------------------
                                       required time                         -2.433    
                                       arrival time                           2.879    
  ---------------------------------------------------------------------------------
                                       slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    -0.310ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.691     2.368 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                                    0.351     2.719 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                                       net (fo=2, routed)           0.160     2.879    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    Routing       OLOGIC_X1Y58         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.735     2.059 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                                       net (fo=2, routed)           0.178     2.237    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
                  OLOGIC_X1Y58         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                                       clock pessimism              0.310     2.546    
                  OLOGIC_X1Y58         ODDR (Hold_oddr_C_D2)       -0.113     2.433    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  ---------------------------------------------------------------------------------
                                       required time                         -2.433    
                                       arrival time                           2.879    
  ---------------------------------------------------------------------------------
                                       slack                                  0.446    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y52  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y53  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y54  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y55  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y56  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y59  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y60  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y61  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y62  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y57  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        5.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 7.567 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[20]
    Routing       OLOGIC_X1Y59         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.408     7.567    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y59         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.211    
                                       clock uncertainty           -0.056     8.155    
                  OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                                   -0.625     7.530    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.530    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 7.567 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[21]
    Routing       OLOGIC_X1Y59         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.408     7.567    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y59         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.211    
                                       clock uncertainty           -0.056     8.155    
                  OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                                   -0.625     7.530    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.530    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 7.567 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[23]
    Routing       OLOGIC_X1Y59         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.408     7.567    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y59         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.211    
                                       clock uncertainty           -0.056     8.155    
                  OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                                   -0.625     7.530    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.530    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.251    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 7.567 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                                       net (fo=1, routed)           0.467     2.278    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[22]
    Routing       OLOGIC_X1Y59         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.408     7.567    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y59         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.211    
                                       clock uncertainty           -0.056     8.155    
                  OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                                   -0.625     7.530    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.530    
                                       arrival time                          -2.278    
  ---------------------------------------------------------------------------------
                                       slack                                  5.252    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 7.569 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[12]
    Routing       OLOGIC_X1Y55         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.410     7.569    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y55         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.213    
                                       clock uncertainty           -0.056     8.157    
                  OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                                   -0.625     7.532    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.532    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 7.569 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[1]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[13]
    Routing       OLOGIC_X1Y55         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.410     7.569    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y55         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.213    
                                       clock uncertainty           -0.056     8.157    
                  OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                                   -0.625     7.532    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.532    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 7.569 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[3]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[15]
    Routing       OLOGIC_X1Y55         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.410     7.569    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y55         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.213    
                                       clock uncertainty           -0.056     8.157    
                  OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                                   -0.625     7.532    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.532    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 7.569 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[0]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[16]
    Routing       OLOGIC_X1Y56         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.410     7.569    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y56         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.213    
                                       clock uncertainty           -0.056     8.157    
                  OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                                   -0.625     7.532    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.532    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 7.569 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[1]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[17]
    Routing       OLOGIC_X1Y56         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.410     7.569    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y56         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.213    
                                       clock uncertainty           -0.056     8.157    
                  OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                                   -0.625     7.532    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.532    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 7.569 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[3]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[19]
    Routing       OLOGIC_X1Y56         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.410     7.569    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y56         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.213    
                                       clock uncertainty           -0.056     8.157    
                  OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                                   -0.625     7.532    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.532    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                                    0.138     1.898 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                                       net (fo=1, routed)           0.150     2.048    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[5]
    Routing       OLOGIC_X1Y53         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.179     1.591    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y53         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.939    
                  OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                                    0.019     1.958    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.958    
                                       arrival time                           2.048    
  ---------------------------------------------------------------------------------
                                       slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                                    0.138     1.898 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                                       net (fo=1, routed)           0.150     2.048    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[6]
    Routing       OLOGIC_X1Y53         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.179     1.591    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y53         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.939    
                  OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                                    0.019     1.958    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.958    
                                       arrival time                           2.048    
  ---------------------------------------------------------------------------------
                                       slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                                    0.138     1.898 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                                       net (fo=1, routed)           0.150     2.048    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[7]
    Routing       OLOGIC_X1Y53         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.179     1.591    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y53         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.939    
                  OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                                    0.019     1.958    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.958    
                                       arrival time                           2.048    
  ---------------------------------------------------------------------------------
                                       slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                                    0.138     1.898 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                                       net (fo=1, routed)           0.151     2.049    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[4]
    Routing       OLOGIC_X1Y53         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.179     1.591    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y53         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.939    
                  OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                                    0.019     1.958    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.958    
                                       arrival time                           2.049    
  ---------------------------------------------------------------------------------
                                       slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                                    0.141     1.901 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                                       net (fo=1, routed)           0.150     2.051    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[33]
    Routing       OLOGIC_X1Y62         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.180     1.592    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y62         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.940    
                  OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                                    0.019     1.959    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.959    
                                       arrival time                           2.051    
  ---------------------------------------------------------------------------------
                                       slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                                    0.141     1.901 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                                       net (fo=1, routed)           0.150     2.051    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[34]
    Routing       OLOGIC_X1Y62         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.180     1.592    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y62         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.940    
                  OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                                    0.019     1.959    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.959    
                                       arrival time                           2.051    
  ---------------------------------------------------------------------------------
                                       slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                                    0.141     1.901 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                                       net (fo=1, routed)           0.150     2.051    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[35]
    Routing       OLOGIC_X1Y62         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.180     1.592    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y62         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.940    
                  OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                                    0.019     1.959    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.959    
                                       arrival time                           2.051    
  ---------------------------------------------------------------------------------
                                       slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                                    0.141     1.901 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[0]
                                       net (fo=1, routed)           0.151     2.052    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[32]
    Routing       OLOGIC_X1Y62         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.180     1.592    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y62         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.940    
                  OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                                    0.019     1.959    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.959    
                                       arrival time                           2.052    
  ---------------------------------------------------------------------------------
                                       slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                                    0.141     1.901 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                                       net (fo=1, routed)           0.150     2.051    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[1]
    Routing       OLOGIC_X1Y52         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.179     1.591    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y52         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.939    
                  OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                                    0.019     1.958    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.958    
                                       arrival time                           2.051    
  ---------------------------------------------------------------------------------
                                       slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                                    0.141     1.901 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                                       net (fo=1, routed)           0.150     2.051    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[2]
    Routing       OLOGIC_X1Y52         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.179     1.591    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y52         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.939    
                  OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                                    0.019     1.958    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.958    
                                       arrival time                           2.051    
  ---------------------------------------------------------------------------------
                                       slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.667       1.667      OUT_FIFO_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y52   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y53   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y54   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y55   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y56   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y59   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y60   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y61   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y62   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y63  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y69  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y70  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y64  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y65  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y66  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y67  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y68  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y71  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y72  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       11.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.906ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 14.211 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                                       net (fo=1, routed)           0.468     2.268    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    Routing       OLOGIC_X1Y69         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.396    14.211    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y69         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.855    
                                       clock uncertainty           -0.056    14.798    
                  OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                                   -0.625    14.173    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.173    
                                       arrival time                          -2.268    
  ---------------------------------------------------------------------------------
                                       slack                                 11.906    

Slack (MET) :             11.906ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 14.211 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                                       net (fo=1, routed)           0.468     2.268    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    Routing       OLOGIC_X1Y69         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.396    14.211    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y69         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.855    
                                       clock uncertainty           -0.056    14.798    
                  OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                                   -0.625    14.173    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.173    
                                       arrival time                          -2.268    
  ---------------------------------------------------------------------------------
                                       slack                                 11.906    

Slack (MET) :             11.906ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 14.211 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                                       net (fo=1, routed)           0.468     2.268    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    Routing       OLOGIC_X1Y69         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.396    14.211    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y69         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.855    
                                       clock uncertainty           -0.056    14.798    
                  OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                                   -0.625    14.173    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.173    
                                       arrival time                          -2.268    
  ---------------------------------------------------------------------------------
                                       slack                                 11.906    

Slack (MET) :             11.906ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 14.211 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                                       net (fo=1, routed)           0.468     2.268    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    Routing       OLOGIC_X1Y70         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.396    14.211    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y70         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.855    
                                       clock uncertainty           -0.056    14.798    
                  OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                                   -0.625    14.173    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.173    
                                       arrival time                          -2.268    
  ---------------------------------------------------------------------------------
                                       slack                                 11.906    

Slack (MET) :             11.906ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 14.211 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                                       net (fo=1, routed)           0.468     2.268    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    Routing       OLOGIC_X1Y70         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.396    14.211    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y70         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.855    
                                       clock uncertainty           -0.056    14.798    
                  OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                                   -0.625    14.173    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.173    
                                       arrival time                          -2.268    
  ---------------------------------------------------------------------------------
                                       slack                                 11.906    

Slack (MET) :             11.906ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 14.211 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                                       net (fo=1, routed)           0.468     2.268    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    Routing       OLOGIC_X1Y70         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.396    14.211    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y70         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.855    
                                       clock uncertainty           -0.056    14.798    
                  OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                                   -0.625    14.173    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.173    
                                       arrival time                          -2.268    
  ---------------------------------------------------------------------------------
                                       slack                                 11.906    

Slack (MET) :             11.906ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 14.211 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                                       net (fo=1, routed)           0.468     2.268    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    Routing       OLOGIC_X1Y71         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.396    14.211    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y71         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.855    
                                       clock uncertainty           -0.056    14.798    
                  OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                                   -0.625    14.173    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.173    
                                       arrival time                          -2.268    
  ---------------------------------------------------------------------------------
                                       slack                                 11.906    

Slack (MET) :             11.906ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 14.211 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                                       net (fo=1, routed)           0.468     2.268    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    Routing       OLOGIC_X1Y71         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.396    14.211    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y71         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.855    
                                       clock uncertainty           -0.056    14.798    
                  OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                                   -0.625    14.173    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.173    
                                       arrival time                          -2.268    
  ---------------------------------------------------------------------------------
                                       slack                                 11.906    

Slack (MET) :             11.906ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 14.211 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                                       net (fo=1, routed)           0.468     2.268    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    Routing       OLOGIC_X1Y71         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.396    14.211    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y71         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.855    
                                       clock uncertainty           -0.056    14.798    
                  OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                                   -0.625    14.173    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.173    
                                       arrival time                          -2.268    
  ---------------------------------------------------------------------------------
                                       slack                                 11.906    

Slack (MET) :             11.907ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 14.211 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[6])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[6]
                                       net (fo=1, routed)           0.467     2.267    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[42]
    Routing       OLOGIC_X1Y69         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.396    14.211    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y69         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.855    
                                       clock uncertainty           -0.056    14.798    
                  OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                                   -0.625    14.173    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.173    
                                       arrival time                          -2.267    
  ---------------------------------------------------------------------------------
                                       slack                                 11.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                                    0.138     1.891 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                                       net (fo=1, routed)           0.150     2.041    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    Routing       OLOGIC_X1Y65         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.175     1.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y65         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.928    
                  OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                                    0.019     1.947    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.947    
                                       arrival time                           2.041    
  ---------------------------------------------------------------------------------
                                       slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                                    0.138     1.891 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                                       net (fo=1, routed)           0.150     2.041    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    Routing       OLOGIC_X1Y65         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.175     1.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y65         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.928    
                  OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                                    0.019     1.947    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.947    
                                       arrival time                           2.041    
  ---------------------------------------------------------------------------------
                                       slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                                    0.138     1.891 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                                       net (fo=1, routed)           0.150     2.041    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    Routing       OLOGIC_X1Y65         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.175     1.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y65         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.928    
                  OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                                    0.019     1.947    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.947    
                                       arrival time                           2.041    
  ---------------------------------------------------------------------------------
                                       slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                                    0.138     1.891 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                                       net (fo=1, routed)           0.151     2.042    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    Routing       OLOGIC_X1Y65         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.175     1.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y65         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.928    
                  OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                                    0.019     1.947    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.947    
                                       arrival time                           2.042    
  ---------------------------------------------------------------------------------
                                       slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                                    0.141     1.894 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                                       net (fo=1, routed)           0.150     2.044    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    Routing       OLOGIC_X1Y74         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.176     1.579    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y74         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.929    
                  OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                                    0.019     1.948    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.948    
                                       arrival time                           2.044    
  ---------------------------------------------------------------------------------
                                       slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                                    0.141     1.894 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                                       net (fo=1, routed)           0.150     2.044    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    Routing       OLOGIC_X1Y74         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.176     1.579    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y74         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.929    
                  OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                                    0.019     1.948    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.948    
                                       arrival time                           2.044    
  ---------------------------------------------------------------------------------
                                       slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                                    0.141     1.894 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                                       net (fo=1, routed)           0.150     2.044    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    Routing       OLOGIC_X1Y74         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.176     1.579    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y74         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.929    
                  OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                                    0.019     1.948    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.948    
                                       arrival time                           2.044    
  ---------------------------------------------------------------------------------
                                       slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                                    0.141     1.894 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                                       net (fo=1, routed)           0.150     2.044    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    Routing       OLOGIC_X1Y64         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.175     1.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y64         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.928    
                  OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                                    0.019     1.947    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.947    
                                       arrival time                           2.044    
  ---------------------------------------------------------------------------------
                                       slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                                    0.141     1.894 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                                       net (fo=1, routed)           0.150     2.044    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    Routing       OLOGIC_X1Y64         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.175     1.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y64         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.928    
                  OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                                    0.019     1.947    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.947    
                                       arrival time                           2.044    
  ---------------------------------------------------------------------------------
                                       slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                                    0.141     1.894 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                                       net (fo=1, routed)           0.150     2.044    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[7]
    Routing       OLOGIC_X1Y64         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.175     1.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y64         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.928    
                  OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                                    0.019     1.947    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.947    
                                       arrival time                           2.044    
  ---------------------------------------------------------------------------------
                                       slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         13.333      8.333      OUT_FIFO_X1Y5  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y63   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y69   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y70   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y64   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y65   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y66   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y67   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y68   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y71   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         6.667       4.517      OUT_FIFO_X1Y5  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         6.667       4.517      OUT_FIFO_X1Y5  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         6.667       4.517      OUT_FIFO_X1Y5  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         6.667       4.517      OUT_FIFO_X1Y5  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        1.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk_2 rise@3.333ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 4.882 - 3.333 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.854     1.833 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                                    0.562     2.395 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                                       net (fo=2, routed)           0.475     2.870    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    Routing       OLOGIC_X1Y82         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clk_2 rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     4.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -2.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    -1.189    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.098 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     0.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     0.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     1.111    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     3.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.805     4.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                                       net (fo=2, routed)           0.400     4.882    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
                  OLOGIC_X1Y82         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                                       clock pessimism              0.684     5.566    
                                       clock uncertainty           -0.056     5.510    
                  OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.885     4.625    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  ---------------------------------------------------------------------------------
                                       required time                          4.625    
                                       arrival time                          -2.870    
  ---------------------------------------------------------------------------------
                                       slack                                  1.755    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk_2 rise@3.333ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 4.882 - 3.333 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.854     1.833 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                                    0.550     2.383 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                                       net (fo=1, routed)           0.468     2.851    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    Routing       OLOGIC_X1Y82         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clk_2 rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     4.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -2.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    -1.189    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.098 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     0.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     0.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     1.111    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     3.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.805     4.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                                       net (fo=2, routed)           0.400     4.882    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
                  OLOGIC_X1Y82         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                                       clock pessimism              0.684     5.566    
                                       clock uncertainty           -0.056     5.510    
                  OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.834     4.676    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  ---------------------------------------------------------------------------------
                                       required time                          4.676    
                                       arrival time                          -2.851    
  ---------------------------------------------------------------------------------
                                       slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk_2 rise@3.333ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 4.882 - 3.333 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.854     1.833 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                                    0.550     2.383 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                                       net (fo=1, routed)           0.468     2.851    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    Routing       OLOGIC_X1Y82         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clk_2 rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     4.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -2.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    -1.189    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.098 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     0.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     0.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     1.111    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     3.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.805     4.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                                       net (fo=2, routed)           0.400     4.882    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
                  OLOGIC_X1Y82         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                                       clock pessimism              0.684     5.566    
                                       clock uncertainty           -0.056     5.510    
                  OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.834     4.676    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  ---------------------------------------------------------------------------------
                                       required time                          4.676    
                                       arrival time                          -2.851    
  ---------------------------------------------------------------------------------
                                       slack                                  1.825    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk_2 rise@3.333ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 4.882 - 3.333 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.854     1.833 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                                    0.562     2.395 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                                       net (fo=2, routed)           0.475     2.870    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    Routing       OLOGIC_X1Y82         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clk_2 rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     4.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -2.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    -1.189    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.098 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     0.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     0.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     1.111    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     3.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.805     4.482 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                                       net (fo=2, routed)           0.400     4.882    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
                  OLOGIC_X1Y82         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                                       clock pessimism              0.684     5.566    
                                       clock uncertainty           -0.056     5.510    
                  OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.788     4.722    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  ---------------------------------------------------------------------------------
                                       required time                          4.722    
                                       arrival time                          -2.870    
  ---------------------------------------------------------------------------------
                                       slack                                  1.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    -0.310ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.691     2.368 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                                    0.346     2.714 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                                       net (fo=1, routed)           0.150     2.864    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    Routing       OLOGIC_X1Y82         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.735     2.059 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                                       net (fo=2, routed)           0.176     2.235    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
                  OLOGIC_X1Y82         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                                       clock pessimism              0.310     2.544    
                  OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.093     2.451    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  ---------------------------------------------------------------------------------
                                       required time                         -2.451    
                                       arrival time                           2.864    
  ---------------------------------------------------------------------------------
                                       slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    -0.310ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.691     2.368 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                                    0.346     2.714 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                                       net (fo=1, routed)           0.151     2.865    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    Routing       OLOGIC_X1Y82         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.735     2.059 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                                       net (fo=2, routed)           0.176     2.235    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
                  OLOGIC_X1Y82         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                                       clock pessimism              0.310     2.544    
                  OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.093     2.451    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  ---------------------------------------------------------------------------------
                                       required time                         -2.451    
                                       arrival time                           2.865    
  ---------------------------------------------------------------------------------
                                       slack                                  0.414    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    -0.310ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.691     2.368 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                                    0.351     2.719 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                                       net (fo=2, routed)           0.160     2.879    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    Routing       OLOGIC_X1Y82         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.735     2.059 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                                       net (fo=2, routed)           0.176     2.235    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
                  OLOGIC_X1Y82         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                                       clock pessimism              0.310     2.544    
                  OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.113     2.431    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  ---------------------------------------------------------------------------------
                                       required time                         -2.431    
                                       arrival time                           2.879    
  ---------------------------------------------------------------------------------
                                       slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    -0.310ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.691     2.368 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                                    0.351     2.719 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                                       net (fo=2, routed)           0.160     2.879    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    Routing       OLOGIC_X1Y82         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                                    0.735     2.059 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                                       net (fo=2, routed)           0.176     2.235    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
                  OLOGIC_X1Y82         ODDR                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                                       clock pessimism              0.310     2.544    
                  OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.113     2.431    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  ---------------------------------------------------------------------------------
                                       required time                         -2.431    
                                       arrival time                           2.879    
  ---------------------------------------------------------------------------------
                                       slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y75  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y76  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y77  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y79  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y80  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y83  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y84  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y85  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y86  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y81  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        5.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.674ns (57.744%)  route 0.493ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 7.566 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q0[1]
                                       net (fo=1, routed)           0.493     2.303    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    Routing       OLOGIC_X1Y75         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.407     7.566    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y75         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.210    
                                       clock uncertainty           -0.056     8.154    
                  OLOGIC_X1Y75         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                                   -0.625     7.529    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.529    
                                       arrival time                          -2.303    
  ---------------------------------------------------------------------------------
                                       slack                                  5.225    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 7.562 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    Routing       OLOGIC_X1Y83         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.403     7.562    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y83         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.206    
                                       clock uncertainty           -0.056     8.150    
                  OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                                   -0.625     7.525    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.525    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 7.562 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    Routing       OLOGIC_X1Y83         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.403     7.562    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y83         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.206    
                                       clock uncertainty           -0.056     8.150    
                  OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                                   -0.625     7.525    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.525    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 7.562 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    Routing       OLOGIC_X1Y83         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.403     7.562    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y83         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.206    
                                       clock uncertainty           -0.056     8.150    
                  OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                                   -0.625     7.525    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.525    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.246    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 7.562 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                                       net (fo=1, routed)           0.467     2.278    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    Routing       OLOGIC_X1Y83         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.403     7.562    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y83         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.206    
                                       clock uncertainty           -0.056     8.150    
                  OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                                   -0.625     7.525    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.525    
                                       arrival time                          -2.278    
  ---------------------------------------------------------------------------------
                                       slack                                  5.247    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 7.564 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    Routing       OLOGIC_X1Y79         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.405     7.564    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y79         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.208    
                                       clock uncertainty           -0.056     8.152    
                  OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                                   -0.625     7.527    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.527    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 7.564 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    Routing       OLOGIC_X1Y79         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.405     7.564    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y79         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.208    
                                       clock uncertainty           -0.056     8.152    
                  OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                                   -0.625     7.527    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.527    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 7.564 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    Routing       OLOGIC_X1Y79         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.405     7.564    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y79         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.208    
                                       clock uncertainty           -0.056     8.152    
                  OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                                   -0.625     7.527    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.527    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 7.564 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[16]
    Routing       OLOGIC_X1Y80         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.405     7.564    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y80         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.208    
                                       clock uncertainty           -0.056     8.152    
                  OLOGIC_X1Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                                   -0.625     7.527    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.527    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 7.564 - 6.667 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.136 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.136    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                                    0.674     1.810 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[1]
                                       net (fo=1, routed)           0.468     2.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[17]
    Routing       OLOGIC_X1Y80         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.405     7.564    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y80         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.644     8.208    
                                       clock uncertainty           -0.056     8.152    
                  OLOGIC_X1Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                                   -0.625     7.527    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.527    
                                       arrival time                          -2.279    
  ---------------------------------------------------------------------------------
                                       slack                                  5.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                                    0.138     1.898 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                                       net (fo=1, routed)           0.150     2.048    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[9]
    Routing       OLOGIC_X1Y77         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.177     1.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y77         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.937    
                  OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                                    0.019     1.956    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.956    
                                       arrival time                           2.048    
  ---------------------------------------------------------------------------------
                                       slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                                    0.138     1.898 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                                       net (fo=1, routed)           0.150     2.048    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[10]
    Routing       OLOGIC_X1Y77         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.177     1.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y77         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.937    
                  OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                                    0.019     1.956    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.956    
                                       arrival time                           2.048    
  ---------------------------------------------------------------------------------
                                       slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                                    0.138     1.898 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                                       net (fo=1, routed)           0.150     2.048    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[11]
    Routing       OLOGIC_X1Y77         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.177     1.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y77         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.937    
                  OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                                    0.019     1.956    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.956    
                                       arrival time                           2.048    
  ---------------------------------------------------------------------------------
                                       slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                                    0.138     1.898 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                                       net (fo=1, routed)           0.151     2.049    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[8]
    Routing       OLOGIC_X1Y77         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.177     1.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y77         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.937    
                  OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                                    0.019     1.956    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.956    
                                       arrival time                           2.049    
  ---------------------------------------------------------------------------------
                                       slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                                    0.141     1.901 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                                       net (fo=1, routed)           0.150     2.051    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    Routing       OLOGIC_X1Y86         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.178     1.590    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y86         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.938    
                  OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                                    0.019     1.957    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.957    
                                       arrival time                           2.051    
  ---------------------------------------------------------------------------------
                                       slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                                    0.141     1.901 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                                       net (fo=1, routed)           0.150     2.051    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    Routing       OLOGIC_X1Y86         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.178     1.590    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y86         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.938    
                  OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                                    0.019     1.957    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.957    
                                       arrival time                           2.051    
  ---------------------------------------------------------------------------------
                                       slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                                    0.141     1.901 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                                       net (fo=1, routed)           0.150     2.051    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    Routing       OLOGIC_X1Y86         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.178     1.590    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y86         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.938    
                  OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                                    0.019     1.957    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.957    
                                       arrival time                           2.051    
  ---------------------------------------------------------------------------------
                                       slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                                    0.141     1.901 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[0]
                                       net (fo=1, routed)           0.151     2.052    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[32]
    Routing       OLOGIC_X1Y86         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.178     1.590    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y86         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.938    
                  OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                                    0.019     1.957    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.957    
                                       arrival time                           2.052    
  ---------------------------------------------------------------------------------
                                       slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                                    0.141     1.901 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                                       net (fo=1, routed)           0.150     2.051    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    Routing       OLOGIC_X1Y76         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.177     1.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y76         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.937    
                  OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                                    0.019     1.956    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.956    
                                       arrival time                           2.051    
  ---------------------------------------------------------------------------------
                                       slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    -0.348ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.760 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.760    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                                    0.141     1.901 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                                       net (fo=1, routed)           0.150     2.051    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    Routing       OLOGIC_X1Y76         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.177     1.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y76         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.348     1.937    
                  OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                                    0.019     1.956    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.956    
                                       arrival time                           2.051    
  ---------------------------------------------------------------------------------
                                       slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.667       1.667      OUT_FIFO_X1Y6  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y75   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y76   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y77   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y79   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y80   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y83   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y84   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y85   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y86   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y93  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y94  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y89  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y90  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y91  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y92  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y95  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y99  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y97  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y98  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack       11.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.649ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.674ns (47.255%)  route 0.752ns (52.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 14.238 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[1]
                                       net (fo=1, routed)           0.752     2.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[21]
    Routing       OLOGIC_X1Y99         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.423    14.238    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y99         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.882    
                                       clock uncertainty           -0.056    14.825    
                  OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                                   -0.625    14.200    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.200    
                                       arrival time                          -2.552    
  ---------------------------------------------------------------------------------
                                       slack                                 11.649    

Slack (MET) :             11.649ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.674ns (47.255%)  route 0.752ns (52.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 14.238 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[3])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[3]
                                       net (fo=1, routed)           0.752     2.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[23]
    Routing       OLOGIC_X1Y99         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.423    14.238    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y99         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.882    
                                       clock uncertainty           -0.056    14.825    
                  OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                                   -0.625    14.200    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.200    
                                       arrival time                          -2.552    
  ---------------------------------------------------------------------------------
                                       slack                                 11.649    

Slack (MET) :             11.650ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.674ns (47.288%)  route 0.751ns (52.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 14.238 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[2])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[2]
                                       net (fo=1, routed)           0.751     2.551    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[22]
    Routing       OLOGIC_X1Y99         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.423    14.238    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y99         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.882    
                                       clock uncertainty           -0.056    14.825    
                  OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                                   -0.625    14.200    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.200    
                                       arrival time                          -2.551    
  ---------------------------------------------------------------------------------
                                       slack                                 11.650    

Slack (MET) :             11.723ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.674ns (49.831%)  route 0.679ns (50.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 14.238 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[0]
                                       net (fo=1, routed)           0.679     2.478    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[20]
    Routing       OLOGIC_X1Y99         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.423    14.238    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y99         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.882    
                                       clock uncertainty           -0.056    14.825    
                  OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                                   -0.625    14.200    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.200    
                                       arrival time                          -2.478    
  ---------------------------------------------------------------------------------
                                       slack                                 11.723    

Slack (MET) :             11.929ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 14.234 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[4]
                                       net (fo=1, routed)           0.468     2.268    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[32]
    Routing       OLOGIC_X1Y93         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.419    14.234    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y93         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.878    
                                       clock uncertainty           -0.056    14.821    
                  OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                                   -0.625    14.196    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.196    
                                       arrival time                          -2.268    
  ---------------------------------------------------------------------------------
                                       slack                                 11.929    

Slack (MET) :             11.929ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 14.234 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[5]
                                       net (fo=1, routed)           0.468     2.268    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[33]
    Routing       OLOGIC_X1Y93         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.419    14.234    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y93         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.878    
                                       clock uncertainty           -0.056    14.821    
                  OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                                   -0.625    14.196    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.196    
                                       arrival time                          -2.268    
  ---------------------------------------------------------------------------------
                                       slack                                 11.929    

Slack (MET) :             11.929ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 14.234 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[7]
                                       net (fo=1, routed)           0.468     2.268    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[35]
    Routing       OLOGIC_X1Y93         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.419    14.234    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y93         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.878    
                                       clock uncertainty           -0.056    14.821    
                  OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                                   -0.625    14.196    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.196    
                                       arrival time                          -2.268    
  ---------------------------------------------------------------------------------
                                       slack                                 11.929    

Slack (MET) :             11.929ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 14.234 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[4]
                                       net (fo=1, routed)           0.468     2.268    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[36]
    Routing       OLOGIC_X1Y94         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.419    14.234    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y94         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.878    
                                       clock uncertainty           -0.056    14.821    
                  OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                                   -0.625    14.196    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.196    
                                       arrival time                          -2.268    
  ---------------------------------------------------------------------------------
                                       slack                                 11.929    

Slack (MET) :             11.929ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 14.234 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[5]
                                       net (fo=1, routed)           0.468     2.268    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[37]
    Routing       OLOGIC_X1Y94         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.419    14.234    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y94         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.878    
                                       clock uncertainty           -0.056    14.821    
                  OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                                   -0.625    14.196    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.196    
                                       arrival time                          -2.268    
  ---------------------------------------------------------------------------------
                                       slack                                 11.929    

Slack (MET) :             11.929ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 14.234 - 13.333 ) 
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603    -1.664    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.157     1.125 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.125    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                                    0.674     1.799 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[7]
                                       net (fo=1, routed)           0.468     2.268    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[39]
    Routing       OLOGIC_X1Y94         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.419    14.234    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y94         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.643    14.878    
                                       clock uncertainty           -0.056    14.821    
                  OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                                   -0.625    14.196    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         14.196    
                                       arrival time                          -2.268    
  ---------------------------------------------------------------------------------
                                       slack                                 11.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                                    0.138     1.891 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                                       net (fo=1, routed)           0.150     2.041    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[1]
    Routing       OLOGIC_X1Y89         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.183     1.586    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y89         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.936    
                  OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                                    0.019     1.955    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.955    
                                       arrival time                           2.041    
  ---------------------------------------------------------------------------------
                                       slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                                    0.138     1.891 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                                       net (fo=1, routed)           0.150     2.041    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[2]
    Routing       OLOGIC_X1Y89         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.183     1.586    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y89         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.936    
                  OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                                    0.019     1.955    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.955    
                                       arrival time                           2.041    
  ---------------------------------------------------------------------------------
                                       slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                                    0.138     1.891 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                                       net (fo=1, routed)           0.150     2.041    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[3]
    Routing       OLOGIC_X1Y89         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.183     1.586    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y89         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.936    
                  OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                                    0.019     1.955    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.955    
                                       arrival time                           2.041    
  ---------------------------------------------------------------------------------
                                       slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                                    0.138     1.891 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                                       net (fo=1, routed)           0.151     2.042    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[0]
    Routing       OLOGIC_X1Y89         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.183     1.586    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y89         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.936    
                  OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                                    0.019     1.955    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.955    
                                       arrival time                           2.042    
  ---------------------------------------------------------------------------------
                                       slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                                    0.141     1.894 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                                       net (fo=1, routed)           0.150     2.044    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[29]
    Routing       OLOGIC_X1Y98         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.184     1.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y98         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.937    
                  OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                                    0.019     1.956    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.956    
                                       arrival time                           2.044    
  ---------------------------------------------------------------------------------
                                       slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                                    0.141     1.894 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                                       net (fo=1, routed)           0.150     2.044    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[30]
    Routing       OLOGIC_X1Y98         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.184     1.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y98         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.937    
                  OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                                    0.019     1.956    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.956    
                                       arrival time                           2.044    
  ---------------------------------------------------------------------------------
                                       slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                                    0.141     1.894 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                                       net (fo=1, routed)           0.150     2.044    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[31]
    Routing       OLOGIC_X1Y98         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.184     1.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y98         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.937    
                  OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                                    0.019     1.956    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.956    
                                       arrival time                           2.044    
  ---------------------------------------------------------------------------------
                                       slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                                    0.141     1.894 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[0]
                                       net (fo=1, routed)           0.151     2.045    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[28]
    Routing       OLOGIC_X1Y98         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.184     1.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y98         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.937    
                  OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                                    0.019     1.956    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.956    
                                       arrival time                           2.045    
  ---------------------------------------------------------------------------------
                                       slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.143ns (48.755%)  route 0.150ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q8[1])
                                                                    0.143     1.896 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[1]
                                       net (fo=1, routed)           0.150     2.046    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[25]
    Routing       OLOGIC_X1Y97         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.184     1.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y97         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.937    
                  OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                                    0.019     1.956    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.956    
                                       arrival time                           2.046    
  ---------------------------------------------------------------------------------
                                       slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.143ns (48.755%)  route 0.150ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.350ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.083     1.753 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.753    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q8[2])
                                                                    0.143     1.896 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[2]
                                       net (fo=1, routed)           0.150     2.046    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[26]
    Routing       OLOGIC_X1Y97         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.184     1.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y97         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.350     1.937    
                  OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                                    0.019     1.956    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.956    
                                       arrival time                           2.046    
  ---------------------------------------------------------------------------------
                                       slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         13.333      8.333      OUT_FIFO_X1Y7  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y93   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y94   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y89   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y90   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y91   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y92   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y95   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y99   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         13.333      11.666     OLOGIC_X1Y97   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         6.667       4.517      OUT_FIFO_X1Y7  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         6.667       4.517      OUT_FIFO_X1Y7  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         6.667       4.517      OUT_FIFO_X1Y7  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         6.667       4.517      OUT_FIFO_X1Y7  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            2.155         13.333      11.178     BUFHCE_X1Y12     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y1  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         13.333      12.084     PLLE2_ADV_X1Y1   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       13.333      86.667     MMCME2_ADV_X1Y1  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       13.333      146.667    PLLE2_ADV_X1Y1   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y1  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y1  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y1  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y1  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        5.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pll_i rise@13.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.704ns (9.486%)  route 6.718ns (90.514%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.631ns = ( 12.702 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.034ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.625    -0.034    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
                  SLICE_X63Y85         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     0.422 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                                       net (fo=21, routed)          1.535     1.957    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    Routing       SLICE_X52Y87                                                      f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/I0
    Routing       SLICE_X52Y87         LUT3 (Prop_lut3_I0_O)        0.124     2.081 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                                       net (fo=2, routed)           0.307     2.387    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    Routing       SLICE_X54Y87                                                      f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/I5
    Routing       SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.511 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/O
                                       net (fo=196, routed)         4.876     7.387    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/WE
    Routing       SLICE_X84Y55         RAMD32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMA/WE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.205    11.734    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.799    12.614    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.249     9.364 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.639    11.004    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.095 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.607    12.702    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/WCLK
                  SLICE_X84Y55         RAMD32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMA/CLK
                                       clock pessimism              0.659    13.361    
                                       clock uncertainty           -0.054    13.307    
                  SLICE_X84Y55         RAMD32 (Setup_ramd32_CLK_WE)
                                                                   -0.533    12.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMA
  ---------------------------------------------------------------------------------
                                       required time                         12.774    
                                       arrival time                          -7.387    
  ---------------------------------------------------------------------------------
                                       slack                                  5.386    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pll_i rise@13.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.704ns (9.486%)  route 6.718ns (90.514%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.631ns = ( 12.702 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.034ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.625    -0.034    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
                  SLICE_X63Y85         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     0.422 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                                       net (fo=21, routed)          1.535     1.957    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    Routing       SLICE_X52Y87                                                      f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/I0
    Routing       SLICE_X52Y87         LUT3 (Prop_lut3_I0_O)        0.124     2.081 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                                       net (fo=2, routed)           0.307     2.387    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    Routing       SLICE_X54Y87                                                      f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/I5
    Routing       SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.511 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/O
                                       net (fo=196, routed)         4.876     7.387    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/WE
    Routing       SLICE_X84Y55         RAMD32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMA_D1/WE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.205    11.734    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.799    12.614    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.249     9.364 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.639    11.004    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.095 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.607    12.702    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/WCLK
                  SLICE_X84Y55         RAMD32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMA_D1/CLK
                                       clock pessimism              0.659    13.361    
                                       clock uncertainty           -0.054    13.307    
                  SLICE_X84Y55         RAMD32 (Setup_ramd32_CLK_WE)
                                                                   -0.533    12.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMA_D1
  ---------------------------------------------------------------------------------
                                       required time                         12.774    
                                       arrival time                          -7.387    
  ---------------------------------------------------------------------------------
                                       slack                                  5.386    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pll_i rise@13.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.704ns (9.486%)  route 6.718ns (90.514%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.631ns = ( 12.702 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.034ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.625    -0.034    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
                  SLICE_X63Y85         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     0.422 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                                       net (fo=21, routed)          1.535     1.957    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    Routing       SLICE_X52Y87                                                      f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/I0
    Routing       SLICE_X52Y87         LUT3 (Prop_lut3_I0_O)        0.124     2.081 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                                       net (fo=2, routed)           0.307     2.387    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    Routing       SLICE_X54Y87                                                      f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/I5
    Routing       SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.511 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/O
                                       net (fo=196, routed)         4.876     7.387    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/WE
    Routing       SLICE_X84Y55         RAMD32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMB/WE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.205    11.734    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.799    12.614    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.249     9.364 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.639    11.004    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.095 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.607    12.702    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/WCLK
                  SLICE_X84Y55         RAMD32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMB/CLK
                                       clock pessimism              0.659    13.361    
                                       clock uncertainty           -0.054    13.307    
                  SLICE_X84Y55         RAMD32 (Setup_ramd32_CLK_WE)
                                                                   -0.533    12.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMB
  ---------------------------------------------------------------------------------
                                       required time                         12.774    
                                       arrival time                          -7.387    
  ---------------------------------------------------------------------------------
                                       slack                                  5.386    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pll_i rise@13.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.704ns (9.486%)  route 6.718ns (90.514%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.631ns = ( 12.702 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.034ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.625    -0.034    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
                  SLICE_X63Y85         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     0.422 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                                       net (fo=21, routed)          1.535     1.957    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    Routing       SLICE_X52Y87                                                      f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/I0
    Routing       SLICE_X52Y87         LUT3 (Prop_lut3_I0_O)        0.124     2.081 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                                       net (fo=2, routed)           0.307     2.387    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    Routing       SLICE_X54Y87                                                      f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/I5
    Routing       SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.511 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/O
                                       net (fo=196, routed)         4.876     7.387    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/WE
    Routing       SLICE_X84Y55         RAMD32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMB_D1/WE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.205    11.734    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.799    12.614    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.249     9.364 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.639    11.004    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.095 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.607    12.702    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/WCLK
                  SLICE_X84Y55         RAMD32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMB_D1/CLK
                                       clock pessimism              0.659    13.361    
                                       clock uncertainty           -0.054    13.307    
                  SLICE_X84Y55         RAMD32 (Setup_ramd32_CLK_WE)
                                                                   -0.533    12.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMB_D1
  ---------------------------------------------------------------------------------
                                       required time                         12.774    
                                       arrival time                          -7.387    
  ---------------------------------------------------------------------------------
                                       slack                                  5.386    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pll_i rise@13.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.704ns (9.486%)  route 6.718ns (90.514%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.631ns = ( 12.702 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.034ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.625    -0.034    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
                  SLICE_X63Y85         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     0.422 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                                       net (fo=21, routed)          1.535     1.957    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    Routing       SLICE_X52Y87                                                      f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/I0
    Routing       SLICE_X52Y87         LUT3 (Prop_lut3_I0_O)        0.124     2.081 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                                       net (fo=2, routed)           0.307     2.387    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    Routing       SLICE_X54Y87                                                      f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/I5
    Routing       SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.511 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/O
                                       net (fo=196, routed)         4.876     7.387    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/WE
    Routing       SLICE_X84Y55         RAMD32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMC/WE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.205    11.734    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.799    12.614    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.249     9.364 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.639    11.004    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.095 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.607    12.702    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/WCLK
                  SLICE_X84Y55         RAMD32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMC/CLK
                                       clock pessimism              0.659    13.361    
                                       clock uncertainty           -0.054    13.307    
                  SLICE_X84Y55         RAMD32 (Setup_ramd32_CLK_WE)
                                                                   -0.533    12.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMC
  ---------------------------------------------------------------------------------
                                       required time                         12.774    
                                       arrival time                          -7.387    
  ---------------------------------------------------------------------------------
                                       slack                                  5.386    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pll_i rise@13.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.704ns (9.486%)  route 6.718ns (90.514%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.631ns = ( 12.702 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.034ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.625    -0.034    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
                  SLICE_X63Y85         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     0.422 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                                       net (fo=21, routed)          1.535     1.957    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    Routing       SLICE_X52Y87                                                      f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/I0
    Routing       SLICE_X52Y87         LUT3 (Prop_lut3_I0_O)        0.124     2.081 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                                       net (fo=2, routed)           0.307     2.387    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    Routing       SLICE_X54Y87                                                      f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/I5
    Routing       SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.511 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/O
                                       net (fo=196, routed)         4.876     7.387    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/WE
    Routing       SLICE_X84Y55         RAMD32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMC_D1/WE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.205    11.734    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.799    12.614    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.249     9.364 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.639    11.004    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.095 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.607    12.702    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/WCLK
                  SLICE_X84Y55         RAMD32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMC_D1/CLK
                                       clock pessimism              0.659    13.361    
                                       clock uncertainty           -0.054    13.307    
                  SLICE_X84Y55         RAMD32 (Setup_ramd32_CLK_WE)
                                                                   -0.533    12.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMC_D1
  ---------------------------------------------------------------------------------
                                       required time                         12.774    
                                       arrival time                          -7.387    
  ---------------------------------------------------------------------------------
                                       slack                                  5.386    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pll_i rise@13.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.704ns (9.486%)  route 6.718ns (90.514%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.631ns = ( 12.702 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.034ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.625    -0.034    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
                  SLICE_X63Y85         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     0.422 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                                       net (fo=21, routed)          1.535     1.957    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    Routing       SLICE_X52Y87                                                      f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/I0
    Routing       SLICE_X52Y87         LUT3 (Prop_lut3_I0_O)        0.124     2.081 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                                       net (fo=2, routed)           0.307     2.387    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    Routing       SLICE_X54Y87                                                      f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/I5
    Routing       SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.511 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/O
                                       net (fo=196, routed)         4.876     7.387    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/WE
    Routing       SLICE_X84Y55         RAMS32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMD/WE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.205    11.734    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.799    12.614    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.249     9.364 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.639    11.004    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.095 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.607    12.702    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/WCLK
                  SLICE_X84Y55         RAMS32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMD/CLK
                                       clock pessimism              0.659    13.361    
                                       clock uncertainty           -0.054    13.307    
                  SLICE_X84Y55         RAMS32 (Setup_rams32_CLK_WE)
                                                                   -0.533    12.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMD
  ---------------------------------------------------------------------------------
                                       required time                         12.774    
                                       arrival time                          -7.387    
  ---------------------------------------------------------------------------------
                                       slack                                  5.386    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pll_i rise@13.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.704ns (9.486%)  route 6.718ns (90.514%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.631ns = ( 12.702 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.034ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.625    -0.034    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
                  SLICE_X63Y85         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     0.422 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                                       net (fo=21, routed)          1.535     1.957    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    Routing       SLICE_X52Y87                                                      f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/I0
    Routing       SLICE_X52Y87         LUT3 (Prop_lut3_I0_O)        0.124     2.081 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                                       net (fo=2, routed)           0.307     2.387    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    Routing       SLICE_X54Y87                                                      f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/I5
    Routing       SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.511 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_1/O
                                       net (fo=196, routed)         4.876     7.387    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/WE
    Routing       SLICE_X84Y55         RAMS32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMD_D1/WE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.205    11.734    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.799    12.614    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.249     9.364 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.639    11.004    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.095 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.607    12.702    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/WCLK
                  SLICE_X84Y55         RAMS32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMD_D1/CLK
                                       clock pessimism              0.659    13.361    
                                       clock uncertainty           -0.054    13.307    
                  SLICE_X84Y55         RAMS32 (Setup_rams32_CLK_WE)
                                                                   -0.533    12.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0/RAMD_D1
  ---------------------------------------------------------------------------------
                                       required time                         12.774    
                                       arrival time                          -7.387    
  ---------------------------------------------------------------------------------
                                       slack                                  5.386    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pll_i rise@13.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 0.828ns (10.652%)  route 6.945ns (89.348%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 12.704 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.034ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.625    -0.034    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
                  SLICE_X63Y85         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     0.422 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                                       net (fo=21, routed)          1.535     1.957    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    Routing       SLICE_X52Y87                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/I0
    Routing       SLICE_X52Y87         LUT3 (Prop_lut3_I0_O)        0.124     2.081 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                                       net (fo=2, routed)           0.437     2.518    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    Routing       SLICE_X54Y87                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[3]_i_1/I3
    Routing       SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124     2.642 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[3]_i_1/O
                                       net (fo=8, routed)           1.012     3.654    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    Routing       SLICE_X62Y83                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10/I2
    Routing       SLICE_X62Y83         LUT4 (Prop_lut4_I2_O)        0.124     3.778 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10/O
                                       net (fo=193, routed)         3.961     7.738    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/ADDRD1
    Routing       SLICE_X88Y56         RAMD32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/RAMA/WADR1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.205    11.734    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.799    12.614    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.249     9.364 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.639    11.004    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.095 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.609    12.704    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/WCLK
                  SLICE_X88Y56         RAMD32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/RAMA/CLK
                                       clock pessimism              0.659    13.363    
                                       clock uncertainty           -0.054    13.309    
                  SLICE_X88Y56         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                                    0.058    13.367    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/RAMA
  ---------------------------------------------------------------------------------
                                       required time                         13.367    
                                       arrival time                          -7.738    
  ---------------------------------------------------------------------------------
                                       slack                                  5.628    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pll_i rise@13.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 0.828ns (10.652%)  route 6.945ns (89.348%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 12.704 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.034ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.625    -0.034    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/CLK
                  SLICE_X63Y85         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     0.422 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1_reg/Q
                                       net (fo=21, routed)          1.535     1.957    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    Routing       SLICE_X52Y87                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/I0
    Routing       SLICE_X52Y87         LUT3 (Prop_lut3_I0_O)        0.124     2.081 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_i_2/O
                                       net (fo=2, routed)           0.437     2.518    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/p_0_in__0_0[1]
    Routing       SLICE_X54Y87                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[3]_i_1/I3
    Routing       SLICE_X54Y87         LUT6 (Prop_lut6_I3_O)        0.124     2.642 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_indx_r[3]_i_1/O
                                       net (fo=8, routed)           1.012     3.654    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    Routing       SLICE_X62Y83                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10/I2
    Routing       SLICE_X62Y83         LUT4 (Prop_lut4_I2_O)        0.124     3.778 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10/O
                                       net (fo=193, routed)         3.961     7.738    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/ADDRD1
    Routing       SLICE_X88Y56         RAMD32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/RAMA_D1/WADR1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.205    11.734    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.799    12.614    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.249     9.364 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.639    11.004    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.095 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.609    12.704    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/WCLK
                  SLICE_X88Y56         RAMD32                                       r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/RAMA_D1/CLK
                                       clock pessimism              0.659    13.363    
                                       clock uncertainty           -0.054    13.309    
                  SLICE_X88Y56         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                                    0.058    13.367    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[16].RAM32M0/RAMA_D1
  ---------------------------------------------------------------------------------
                                       required time                         13.367    
                                       arrival time                          -7.738    
  ---------------------------------------------------------------------------------
                                       slack                                  5.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 DDR2/Ram/ram_a_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/mem_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.124%)  route 0.162ns (55.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.114ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    -0.404    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.384 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    -0.115    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    -1.198 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    -0.699    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.673 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.560    -0.114    DDR2/Ram/mem_ui_clk
                  SLICE_X55Y88         FDRE                                         r  DDR2/Ram/ram_a_int_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.128     0.014 r  DDR2/Ram/ram_a_int_reg[12]/Q
                                       net (fo=1, routed)           0.162     0.176    DDR2/Ram/ram_a_int_reg_n_9_[12]
    Routing       SLICE_X51Y88         FDRE                                         r  DDR2/Ram/mem_addr_reg[12]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.437    -0.786    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.743 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.494    -0.249    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.400    -1.649 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.544    -1.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.076 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.831    -0.246    DDR2/Ram/mem_ui_clk
                  SLICE_X51Y88         FDRE                                         r  DDR2/Ram/mem_addr_reg[12]/C
                                       clock pessimism              0.398     0.152    
                  SLICE_X51Y88         FDRE (Hold_fdre_C_D)        -0.006     0.146    DDR2/Ram/mem_addr_reg[12]
  ---------------------------------------------------------------------------------
                                       required time                         -0.146    
                                       arrival time                           0.176    
  ---------------------------------------------------------------------------------
                                       slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 DDR2/Ram/ram_a_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/mem_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.851%)  route 0.164ns (56.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.114ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    -0.404    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.384 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    -0.115    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    -1.198 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    -0.699    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.673 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.560    -0.114    DDR2/Ram/mem_ui_clk
                  SLICE_X55Y88         FDRE                                         r  DDR2/Ram/ram_a_int_reg[11]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.128     0.014 r  DDR2/Ram/ram_a_int_reg[11]/Q
                                       net (fo=1, routed)           0.164     0.178    DDR2/Ram/ram_a_int_reg_n_9_[11]
    Routing       SLICE_X51Y88         FDRE                                         r  DDR2/Ram/mem_addr_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.437    -0.786    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.743 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.494    -0.249    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.400    -1.649 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.544    -1.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.076 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.831    -0.246    DDR2/Ram/mem_ui_clk
                  SLICE_X51Y88         FDRE                                         r  DDR2/Ram/mem_addr_reg[11]/C
                                       clock pessimism              0.398     0.152    
                  SLICE_X51Y88         FDRE (Hold_fdre_C_D)        -0.008     0.144    DDR2/Ram/mem_addr_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         -0.144    
                                       arrival time                           0.178    
  ---------------------------------------------------------------------------------
                                       slack                                  0.034    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 DDR2/Ram/mem_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.013%)  route 0.240ns (62.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.116ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    -0.404    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.384 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    -0.115    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    -1.198 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    -0.699    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.673 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.558    -0.116    DDR2/Ram/mem_ui_clk
                  SLICE_X52Y85         FDRE                                         r  DDR2/Ram/mem_addr_reg[18]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     0.025 r  DDR2/Ram/mem_addr_reg[18]/Q
                                       net (fo=1, routed)           0.240     0.265    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[18]
    Routing       SLICE_X51Y90         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[18]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.437    -0.786    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.743 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.494    -0.249    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.400    -1.649 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.544    -1.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.076 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.832    -0.245    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
                  SLICE_X51Y90         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[18]/C
                                       clock pessimism              0.398     0.153    
                  SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.070     0.223    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                         -0.223    
                                       arrival time                           0.265    
  ---------------------------------------------------------------------------------
                                       slack                                  0.042    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DDR2/Ram/ram_a_int_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/mem_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.791%)  route 0.276ns (66.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.116ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    -0.404    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.384 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    -0.115    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    -1.198 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    -0.699    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.673 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.558    -0.116    DDR2/Ram/mem_ui_clk
                  SLICE_X53Y86         FDRE                                         r  DDR2/Ram/ram_a_int_reg[17]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     0.025 r  DDR2/Ram/ram_a_int_reg[17]/Q
                                       net (fo=1, routed)           0.276     0.301    DDR2/Ram/ram_a_int_reg_n_9_[17]
    Routing       SLICE_X51Y88         FDRE                                         r  DDR2/Ram/mem_addr_reg[17]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.437    -0.786    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.743 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.494    -0.249    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.400    -1.649 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.544    -1.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.076 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.831    -0.246    DDR2/Ram/mem_ui_clk
                  SLICE_X51Y88         FDRE                                         r  DDR2/Ram/mem_addr_reg[17]/C
                                       clock pessimism              0.398     0.152    
                  SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.072     0.224    DDR2/Ram/mem_addr_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                         -0.224    
                                       arrival time                           0.301    
  ---------------------------------------------------------------------------------
                                       slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DDR2/Ram/ram_a_int_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/mem_addr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.036%)  route 0.273ns (65.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.116ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    -0.404    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.384 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    -0.115    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    -1.198 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    -0.699    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.673 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.558    -0.116    DDR2/Ram/mem_ui_clk
                  SLICE_X52Y84         FDRE                                         r  DDR2/Ram/ram_a_int_reg[24]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.141     0.025 r  DDR2/Ram/ram_a_int_reg[24]/Q
                                       net (fo=1, routed)           0.273     0.298    DDR2/Ram/ram_a_int_reg_n_9_[24]
    Routing       SLICE_X50Y87         FDRE                                         r  DDR2/Ram/mem_addr_reg[24]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.437    -0.786    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.743 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.494    -0.249    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.400    -1.649 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.544    -1.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.076 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.829    -0.248    DDR2/Ram/mem_ui_clk
                  SLICE_X50Y87         FDRE                                         r  DDR2/Ram/mem_addr_reg[24]/C
                                       clock pessimism              0.398     0.150    
                  SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.063     0.213    DDR2/Ram/mem_addr_reg[24]
  ---------------------------------------------------------------------------------
                                       required time                         -0.213    
                                       arrival time                           0.298    
  ---------------------------------------------------------------------------------
                                       slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.366%)  route 0.269ns (65.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.073ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    -0.404    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.384 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    -0.115    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    -1.198 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    -0.699    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.673 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.601    -0.073    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
                  SLICE_X87Y64         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X87Y64         FDRE (Prop_fdre_C_Q)         0.141     0.068 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]/Q
                                       net (fo=117, routed)         0.269     0.337    DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/ADDRD1
    Routing       SLICE_X88Y64         RAMD32                                       r  DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMA/WADR1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.437    -0.786    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.743 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.494    -0.249    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.400    -1.649 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.544    -1.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.076 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.872    -0.205    DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/WCLK
                  SLICE_X88Y64         RAMD32                                       r  DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMA/CLK
                                       clock pessimism              0.147    -0.058    
                  SLICE_X88Y64         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                                    0.309     0.251    DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMA
  ---------------------------------------------------------------------------------
                                       required time                         -0.251    
                                       arrival time                           0.337    
  ---------------------------------------------------------------------------------
                                       slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.366%)  route 0.269ns (65.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.073ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    -0.404    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.384 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    -0.115    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    -1.198 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    -0.699    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.673 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.601    -0.073    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
                  SLICE_X87Y64         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X87Y64         FDRE (Prop_fdre_C_Q)         0.141     0.068 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]/Q
                                       net (fo=117, routed)         0.269     0.337    DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/ADDRD1
    Routing       SLICE_X88Y64         RAMD32                                       r  DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMA_D1/WADR1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.437    -0.786    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.743 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.494    -0.249    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.400    -1.649 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.544    -1.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.076 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.872    -0.205    DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/WCLK
                  SLICE_X88Y64         RAMD32                                       r  DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMA_D1/CLK
                                       clock pessimism              0.147    -0.058    
                  SLICE_X88Y64         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                                    0.309     0.251    DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMA_D1
  ---------------------------------------------------------------------------------
                                       required time                         -0.251    
                                       arrival time                           0.337    
  ---------------------------------------------------------------------------------
                                       slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.366%)  route 0.269ns (65.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.073ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    -0.404    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.384 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    -0.115    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    -1.198 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    -0.699    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.673 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.601    -0.073    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
                  SLICE_X87Y64         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X87Y64         FDRE (Prop_fdre_C_Q)         0.141     0.068 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]/Q
                                       net (fo=117, routed)         0.269     0.337    DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/ADDRD1
    Routing       SLICE_X88Y64         RAMD32                                       r  DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMB/WADR1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.437    -0.786    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.743 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.494    -0.249    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.400    -1.649 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.544    -1.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.076 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.872    -0.205    DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/WCLK
                  SLICE_X88Y64         RAMD32                                       r  DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMB/CLK
                                       clock pessimism              0.147    -0.058    
                  SLICE_X88Y64         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                                    0.309     0.251    DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMB
  ---------------------------------------------------------------------------------
                                       required time                         -0.251    
                                       arrival time                           0.337    
  ---------------------------------------------------------------------------------
                                       slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.366%)  route 0.269ns (65.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.073ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    -0.404    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.384 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    -0.115    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    -1.198 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    -0.699    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.673 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.601    -0.073    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
                  SLICE_X87Y64         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X87Y64         FDRE (Prop_fdre_C_Q)         0.141     0.068 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]/Q
                                       net (fo=117, routed)         0.269     0.337    DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/ADDRD1
    Routing       SLICE_X88Y64         RAMD32                                       r  DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMB_D1/WADR1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.437    -0.786    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.743 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.494    -0.249    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.400    -1.649 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.544    -1.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.076 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.872    -0.205    DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/WCLK
                  SLICE_X88Y64         RAMD32                                       r  DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMB_D1/CLK
                                       clock pessimism              0.147    -0.058    
                  SLICE_X88Y64         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                                    0.309     0.251    DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMB_D1
  ---------------------------------------------------------------------------------
                                       required time                         -0.251    
                                       arrival time                           0.337    
  ---------------------------------------------------------------------------------
                                       slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.366%)  route 0.269ns (65.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.073ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    -0.404    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.384 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    -0.115    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    -1.198 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    -0.699    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.673 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.601    -0.073    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
                  SLICE_X87Y64         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X87Y64         FDRE (Prop_fdre_C_Q)         0.141     0.068 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[1]/Q
                                       net (fo=117, routed)         0.269     0.337    DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/ADDRD1
    Routing       SLICE_X88Y64         RAMD32                                       r  DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMC/WADR1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.437    -0.786    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.743 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.494    -0.249    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.400    -1.649 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.544    -1.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.076 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.872    -0.205    DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/WCLK
                  SLICE_X88Y64         RAMD32                                       r  DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMC/CLK
                                       clock pessimism              0.147    -0.058    
                  SLICE_X88Y64         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                                    0.309     0.251    DDR2/Ram/Inst_DDR/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29/RAMC
  ---------------------------------------------------------------------------------
                                       required time                         -0.251    
                                       arrival time                           0.337    
  ---------------------------------------------------------------------------------
                                       slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         13.333      8.333      IN_FIFO_X1Y4      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         13.333      8.333      OUT_FIFO_X1Y4     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         13.333      8.333      OUT_FIFO_X1Y5     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         13.333      8.333      IN_FIFO_X1Y6      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         13.333      8.333      OUT_FIFO_X1Y6     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         13.333      8.333      OUT_FIFO_X1Y7     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         13.333      10.383     PHY_CONTROL_X1Y1  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         13.333      10.973     IDELAY_X1Y52      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         13.333      10.973     IDELAY_X1Y54      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         13.333      10.973     IDELAY_X1Y55      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.333      86.667     MMCME2_ADV_X1Y1   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y1   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         6.667       4.517      IN_FIFO_X1Y4      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.667       4.517      OUT_FIFO_X1Y4     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.667       4.517      OUT_FIFO_X1Y5     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         6.667       4.517      IN_FIFO_X1Y6      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         6.667       4.517      IN_FIFO_X1Y6      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.667       4.517      OUT_FIFO_X1Y6     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.667       4.517      OUT_FIFO_X1Y6     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.667       4.517      OUT_FIFO_X1Y7     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         6.667       4.517      IN_FIFO_X1Y4      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.667       4.517      OUT_FIFO_X1Y4     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         6.667       4.517      IN_FIFO_X1Y4      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.667       4.517      OUT_FIFO_X1Y4     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.667       4.517      OUT_FIFO_X1Y5     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.667       4.517      OUT_FIFO_X1Y5     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         6.667       4.517      IN_FIFO_X1Y6      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         6.667       4.517      IN_FIFO_X1Y6      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.667       4.517      OUT_FIFO_X1Y6     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.667       4.517      OUT_FIFO_X1Y7     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         6.667       4.517      IN_FIFO_X1Y4      DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.667       4.517      OUT_FIFO_X1Y4     DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.458 4.792 }
Period(ns):         53.333
Sources:            { DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         53.333      52.084     PLLE2_ADV_X1Y1       DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       53.333      106.667    PLLE2_ADV_X1Y1       DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.333       2.083      PHASER_IN_PHY_X1Y4   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.333       2.083      PHASER_IN_PHY_X1Y4   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y4  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y5  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y5  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.333       2.083      PHASER_IN_PHY_X1Y6   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y6  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y7  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.333       2.083      PHASER_IN_PHY_X1Y6   DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DDR2/clk_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   DDR2/clk_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DDR2/clk_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DDR2/clk_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DDR2/clk_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DDR2/clk_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       50.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.894ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 3.867ns (51.427%)  route 3.652ns (48.573%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.053ns = ( 1.614 - 1.667 ) 
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.716     0.057    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.456     0.513 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          3.652     4.165    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    Routing       R8                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       R8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    2.596     6.761 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000     6.761    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    Routing       IDELAY_X1Y52                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.815     7.576 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000     7.576    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    Routing       ILOGIC_X1Y52         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                                   18.333    18.333 f  
                  E3                   IBUF                         0.000    18.333 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    19.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    12.171 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    13.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.902 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    15.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    15.529 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    16.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    17.854 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.426    18.280    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
                  ILOGIC_X1Y52         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                                       clock pessimism              0.537    18.817    
                                       clock uncertainty           -0.182    18.635    
                  ILOGIC_X1Y52         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                                   -0.165    18.470    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                         18.470    
                                       arrival time                          -7.576    
  ---------------------------------------------------------------------------------
                                       slack                                 10.894    

Slack (MET) :             11.174ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 3.867ns (53.422%)  route 3.372ns (46.578%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.054ns = ( 1.613 - 1.667 ) 
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.716     0.057    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.456     0.513 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          3.372     3.884    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    Routing       R7                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       R7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    2.596     6.480 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000     6.480    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    Routing       IDELAY_X1Y54                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.815     7.295 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000     7.295    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    Routing       ILOGIC_X1Y54         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                                   18.333    18.333 f  
                  E3                   IBUF                         0.000    18.333 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    19.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    12.171 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    13.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.902 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    15.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    15.529 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    16.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    17.854 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.425    18.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
                  ILOGIC_X1Y54         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                                       clock pessimism              0.537    18.816    
                                       clock uncertainty           -0.182    18.634    
                  ILOGIC_X1Y54         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                                   -0.165    18.469    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                         18.469    
                                       arrival time                          -7.295    
  ---------------------------------------------------------------------------------
                                       slack                                 11.174    

Slack (MET) :             11.338ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 3.867ns (54.656%)  route 3.208ns (45.344%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.054ns = ( 1.613 - 1.667 ) 
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.716     0.057    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.456     0.513 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          3.208     3.721    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    Routing       U7                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       U7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    2.596     6.317 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000     6.317    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    Routing       IDELAY_X1Y56                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.815     7.132 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000     7.132    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    Routing       ILOGIC_X1Y56         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                                   18.333    18.333 f  
                  E3                   IBUF                         0.000    18.333 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    19.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    12.171 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    13.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.902 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    15.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    15.529 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    16.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    17.854 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.425    18.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
                  ILOGIC_X1Y56         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                                       clock pessimism              0.537    18.816    
                                       clock uncertainty           -0.182    18.634    
                  ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                                   -0.165    18.469    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                         18.469    
                                       arrival time                          -7.132    
  ---------------------------------------------------------------------------------
                                       slack                                 11.338    

Slack (MET) :             11.354ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 3.867ns (54.785%)  route 3.192ns (45.215%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.054ns = ( 1.613 - 1.667 ) 
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.716     0.057    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.456     0.513 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          3.192     3.704    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    Routing       U6                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       U6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    2.596     6.300 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000     6.300    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    Routing       IDELAY_X1Y55                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.815     7.115 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000     7.115    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    Routing       ILOGIC_X1Y55         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                                   18.333    18.333 f  
                  E3                   IBUF                         0.000    18.333 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    19.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    12.171 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    13.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.902 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    15.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    15.529 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    16.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    17.854 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.425    18.279    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
                  ILOGIC_X1Y55         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                                       clock pessimism              0.537    18.816    
                                       clock uncertainty           -0.182    18.634    
                  ILOGIC_X1Y55         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                                   -0.165    18.469    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                         18.469    
                                       arrival time                          -7.115    
  ---------------------------------------------------------------------------------
                                       slack                                 11.354    

Slack (MET) :             11.664ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 3.867ns (57.280%)  route 2.884ns (42.720%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.052ns = ( 1.615 - 1.667 ) 
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.716     0.057    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.456     0.513 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          2.884     3.397    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    Routing       V6                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       V6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    2.596     5.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000     5.993    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    Routing       IDELAY_X1Y59                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.815     6.808 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000     6.808    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    Routing       ILOGIC_X1Y59         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                                   18.333    18.333 f  
                  E3                   IBUF                         0.000    18.333 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    19.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    12.171 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    13.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.902 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    15.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    15.529 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    16.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    17.854 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.427    18.281    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
                  ILOGIC_X1Y59         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                                       clock pessimism              0.537    18.818    
                                       clock uncertainty           -0.182    18.636    
                  ILOGIC_X1Y59         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                                   -0.165    18.471    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                         18.471    
                                       arrival time                          -6.808    
  ---------------------------------------------------------------------------------
                                       slack                                 11.664    

Slack (MET) :             11.828ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 3.867ns (58.691%)  route 2.722ns (41.309%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.050ns = ( 1.617 - 1.667 ) 
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.716     0.057    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.456     0.513 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          2.722     3.234    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    Routing       R5                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       R5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    2.596     5.830 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000     5.830    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    Routing       IDELAY_X1Y61                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.815     6.645 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000     6.645    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_8
    Routing       ILOGIC_X1Y61         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                                   18.333    18.333 f  
                  E3                   IBUF                         0.000    18.333 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    19.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    12.171 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    13.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.902 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    15.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    15.529 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    16.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    17.854 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.429    18.283    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
                  ILOGIC_X1Y61         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                                       clock pessimism              0.537    18.820    
                                       clock uncertainty           -0.182    18.638    
                  ILOGIC_X1Y61         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                                   -0.165    18.473    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                         18.473    
                                       arrival time                          -6.645    
  ---------------------------------------------------------------------------------
                                       slack                                 11.828    

Slack (MET) :             11.834ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 3.867ns (58.740%)  route 2.716ns (41.260%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.050ns = ( 1.617 - 1.667 ) 
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.716     0.057    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.456     0.513 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          2.716     3.229    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    Routing       V7                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       V7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    2.596     5.825 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000     5.825    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    Routing       IDELAY_X1Y60                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.815     6.640 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000     6.640    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    Routing       ILOGIC_X1Y60         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                                   18.333    18.333 f  
                  E3                   IBUF                         0.000    18.333 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    19.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    12.171 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    13.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.902 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    15.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    15.529 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    16.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    17.854 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.429    18.283    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
                  ILOGIC_X1Y60         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                                       clock pessimism              0.537    18.820    
                                       clock uncertainty           -0.182    18.638    
                  ILOGIC_X1Y60         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                                   -0.165    18.473    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                         18.473    
                                       arrival time                          -6.640    
  ---------------------------------------------------------------------------------
                                       slack                                 11.834    

Slack (MET) :             11.987ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 3.867ns (60.141%)  route 2.563ns (39.859%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.050ns = ( 1.617 - 1.667 ) 
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.716     0.057    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.456     0.513 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          2.563     3.075    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    Routing       R6                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       R6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    2.596     5.671 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000     5.671    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    Routing       IDELAY_X1Y62                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.815     6.486 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000     6.486    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_9
    Routing       ILOGIC_X1Y62         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                                   18.333    18.333 f  
                  E3                   IBUF                         0.000    18.333 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    19.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    12.171 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    13.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.902 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    15.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    15.529 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.588    16.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    17.854 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.429    18.283    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
                  ILOGIC_X1Y62         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                                       clock pessimism              0.537    18.820    
                                       clock uncertainty           -0.182    18.638    
                  ILOGIC_X1Y62         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                                   -0.165    18.473    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                         18.473    
                                       arrival time                          -6.486    
  ---------------------------------------------------------------------------------
                                       slack                                 11.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.871ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@66.667ns)
  Data Path Delay:        2.288ns  (logic 1.068ns (46.680%)  route 1.220ns (53.320%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    -0.078ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                   66.667    66.667 r  
                  E3                   IBUF                         0.000    66.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440    67.107    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    64.728 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    65.227    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    65.253 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    65.819    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    65.869 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    66.263    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    66.283 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    66.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    65.468 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    65.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    65.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.596    66.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141    66.730 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          1.220    67.950    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    Routing       R6                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       R6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    0.684    68.634 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000    68.634    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    Routing       IDELAY_X1Y62                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.243    68.877 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000    68.877    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_9
    Routing       ILOGIC_X1Y62         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                                   16.667    16.667 r  
                  E3                   IBUF                         0.000    16.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480    17.147    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    13.984 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    14.527    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.556 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    15.391    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    15.444 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    15.670    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488    17.158 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.185    17.343    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
                  ILOGIC_X1Y62         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                                       clock pessimism              0.425    17.768    
                                       clock uncertainty            0.182    17.950    
                  ILOGIC_X1Y62         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                                    0.056    18.006    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                        -18.006    
                                       arrival time                          68.877    
  ---------------------------------------------------------------------------------
                                       slack                                 50.871    

Slack (MET) :             50.940ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@66.667ns)
  Data Path Delay:        2.357ns  (logic 1.068ns (45.307%)  route 1.289ns (54.693%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    -0.078ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                   66.667    66.667 r  
                  E3                   IBUF                         0.000    66.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440    67.107    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    64.728 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    65.227    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    65.253 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    65.819    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    65.869 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    66.263    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    66.283 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    66.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    65.468 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    65.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    65.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.596    66.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141    66.730 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          1.289    68.019    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    Routing       V7                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       V7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    0.684    68.703 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000    68.703    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    Routing       IDELAY_X1Y60                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.243    68.946 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000    68.946    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    Routing       ILOGIC_X1Y60         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                                   16.667    16.667 r  
                  E3                   IBUF                         0.000    16.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480    17.147    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    13.984 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    14.527    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.556 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    15.391    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    15.444 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    15.670    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488    17.158 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.185    17.343    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
                  ILOGIC_X1Y60         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                                       clock pessimism              0.425    17.768    
                                       clock uncertainty            0.182    17.950    
                  ILOGIC_X1Y60         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                                    0.056    18.006    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                        -18.006    
                                       arrival time                          68.946    
  ---------------------------------------------------------------------------------
                                       slack                                 50.940    

Slack (MET) :             50.943ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@66.667ns)
  Data Path Delay:        2.360ns  (logic 1.068ns (45.259%)  route 1.292ns (54.741%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    -0.078ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                   66.667    66.667 r  
                  E3                   IBUF                         0.000    66.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440    67.107    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    64.728 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    65.227    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    65.253 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    65.819    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    65.869 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    66.263    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    66.283 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    66.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    65.468 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    65.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    65.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.596    66.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141    66.730 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          1.292    68.022    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    Routing       R5                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       R5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    0.684    68.706 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000    68.706    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    Routing       IDELAY_X1Y61                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.243    68.949 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000    68.949    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_8
    Routing       ILOGIC_X1Y61         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                                   16.667    16.667 r  
                  E3                   IBUF                         0.000    16.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480    17.147    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    13.984 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    14.527    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.556 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    15.391    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    15.444 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    15.670    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488    17.158 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.185    17.343    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
                  ILOGIC_X1Y61         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                                       clock pessimism              0.425    17.768    
                                       clock uncertainty            0.182    17.950    
                  ILOGIC_X1Y61         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                                    0.056    18.006    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                        -18.006    
                                       arrival time                          68.949    
  ---------------------------------------------------------------------------------
                                       slack                                 50.943    

Slack (MET) :             51.022ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@66.667ns)
  Data Path Delay:        2.438ns  (logic 1.068ns (43.805%)  route 1.370ns (56.195%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    -0.078ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                   66.667    66.667 r  
                  E3                   IBUF                         0.000    66.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440    67.107    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    64.728 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    65.227    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    65.253 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    65.819    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    65.869 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    66.263    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    66.283 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    66.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    65.468 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    65.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    65.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.596    66.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141    66.730 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          1.370    68.100    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    Routing       V6                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       V6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    0.684    68.784 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000    68.784    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    Routing       IDELAY_X1Y59                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.243    69.027 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000    69.027    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    Routing       ILOGIC_X1Y59         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                                   16.667    16.667 r  
                  E3                   IBUF                         0.000    16.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480    17.147    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    13.984 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    14.527    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.556 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    15.391    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    15.444 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    15.670    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488    17.158 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.184    17.342    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
                  ILOGIC_X1Y59         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                                       clock pessimism              0.425    17.767    
                                       clock uncertainty            0.182    17.949    
                  ILOGIC_X1Y59         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                                    0.056    18.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                        -18.005    
                                       arrival time                          69.027    
  ---------------------------------------------------------------------------------
                                       slack                                 51.022    

Slack (MET) :             51.164ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@66.667ns)
  Data Path Delay:        2.578ns  (logic 1.068ns (41.435%)  route 1.510ns (58.565%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    -0.078ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                   66.667    66.667 r  
                  E3                   IBUF                         0.000    66.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440    67.107    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    64.728 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    65.227    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    65.253 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    65.819    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    65.869 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    66.263    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    66.283 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    66.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    65.468 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    65.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    65.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.596    66.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141    66.730 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          1.510    68.239    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    Routing       U6                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       U6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    0.684    68.923 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000    68.923    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    Routing       IDELAY_X1Y55                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.243    69.166 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000    69.166    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    Routing       ILOGIC_X1Y55         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                                   16.667    16.667 r  
                  E3                   IBUF                         0.000    16.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480    17.147    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    13.984 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    14.527    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.556 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    15.391    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    15.444 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    15.670    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488    17.158 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.182    17.340    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
                  ILOGIC_X1Y55         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                                       clock pessimism              0.425    17.765    
                                       clock uncertainty            0.182    17.947    
                  ILOGIC_X1Y55         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                                    0.056    18.003    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                        -18.003    
                                       arrival time                          69.166    
  ---------------------------------------------------------------------------------
                                       slack                                 51.164    

Slack (MET) :             51.177ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@66.667ns)
  Data Path Delay:        2.591ns  (logic 1.068ns (41.217%)  route 1.523ns (58.783%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    -0.078ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                   66.667    66.667 r  
                  E3                   IBUF                         0.000    66.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440    67.107    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    64.728 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    65.227    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    65.253 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    65.819    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    65.869 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    66.263    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    66.283 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    66.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    65.468 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    65.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    65.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.596    66.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141    66.730 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          1.523    68.253    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    Routing       U7                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       U7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    0.684    68.937 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000    68.937    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    Routing       IDELAY_X1Y56                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.243    69.180 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000    69.180    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    Routing       ILOGIC_X1Y56         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                                   16.667    16.667 r  
                  E3                   IBUF                         0.000    16.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480    17.147    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    13.984 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    14.527    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.556 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    15.391    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    15.444 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    15.670    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488    17.158 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.182    17.340    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
                  ILOGIC_X1Y56         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                                       clock pessimism              0.425    17.765    
                                       clock uncertainty            0.182    17.947    
                  ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                                    0.056    18.003    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                        -18.003    
                                       arrival time                          69.180    
  ---------------------------------------------------------------------------------
                                       slack                                 51.177    

Slack (MET) :             51.256ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@66.667ns)
  Data Path Delay:        2.671ns  (logic 1.068ns (39.992%)  route 1.603ns (60.008%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.674ns
    Source Clock Delay      (SCD):    -0.078ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                   66.667    66.667 r  
                  E3                   IBUF                         0.000    66.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440    67.107    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    64.728 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    65.227    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    65.253 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    65.819    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    65.869 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    66.263    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    66.283 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    66.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    65.468 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    65.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    65.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.596    66.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141    66.730 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          1.603    68.332    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    Routing       R7                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       R7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    0.684    69.016 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000    69.016    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    Routing       IDELAY_X1Y54                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.243    69.259 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000    69.259    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    Routing       ILOGIC_X1Y54         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                                   16.667    16.667 r  
                  E3                   IBUF                         0.000    16.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480    17.147    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    13.984 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    14.527    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.556 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    15.391    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    15.444 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    15.670    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488    17.158 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.183    17.341    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
                  ILOGIC_X1Y54         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                                       clock pessimism              0.425    17.766    
                                       clock uncertainty            0.182    17.948    
                  ILOGIC_X1Y54         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                                    0.056    18.004    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                        -18.004    
                                       arrival time                          69.259    
  ---------------------------------------------------------------------------------
                                       slack                                 51.256    

Slack (MET) :             51.362ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@66.667ns)
  Data Path Delay:        2.777ns  (logic 1.068ns (38.453%)  route 1.709ns (61.547%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.674ns
    Source Clock Delay      (SCD):    -0.078ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                   66.667    66.667 r  
                  E3                   IBUF                         0.000    66.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440    67.107    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    64.728 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    65.227    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    65.253 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    65.819    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    65.869 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    66.263    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    66.283 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    66.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    65.468 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    65.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    65.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.596    66.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141    66.730 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          1.709    68.439    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    Routing       R8                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       R8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    0.684    69.123 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000    69.123    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    Routing       IDELAY_X1Y52                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.243    69.366 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000    69.366    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    Routing       ILOGIC_X1Y52         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                                   16.667    16.667 r  
                  E3                   IBUF                         0.000    16.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480    17.147    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    13.984 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    14.527    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.556 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    15.391    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    15.444 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.226    15.670    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
                  PHASER_IN_PHY_X1Y4                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488    17.158 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.183    17.341    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
                  ILOGIC_X1Y52         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                                       clock pessimism              0.425    17.766    
                                       clock uncertainty            0.182    17.948    
                  ILOGIC_X1Y52         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                                    0.056    18.004    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                        -18.004    
                                       arrival time                          69.366    
  ---------------------------------------------------------------------------------
                                       slack                                 51.362    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       50.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.457ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 3.867ns (65.235%)  route 2.061ns (34.765%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.082ns = ( 1.585 - 1.667 ) 
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.716     0.057    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.456     0.513 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          2.061     2.573    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    Routing       T4                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       T4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    2.596     5.169 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000     5.169    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    Routing       IDELAY_X1Y75                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.815     5.984 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000     5.984    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_0
    Routing       ILOGIC_X1Y75         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                                   18.333    18.333 f  
                  E3                   IBUF                         0.000    18.333 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    19.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    12.171 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    13.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.902 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    15.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    15.529 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    16.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    17.842 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.409    18.251    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_5
                  ILOGIC_X1Y75         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                                       clock pessimism              0.537    18.788    
                                       clock uncertainty           -0.182    18.606    
                  ILOGIC_X1Y75         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                                   -0.165    18.441    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                         18.441    
                                       arrival time                          -5.984    
  ---------------------------------------------------------------------------------
                                       slack                                 12.457    

Slack (MET) :             12.598ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 3.867ns (66.825%)  route 1.920ns (33.175%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.082ns = ( 1.585 - 1.667 ) 
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.716     0.057    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.456     0.513 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          1.920     2.432    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    Routing       T5                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    2.596     5.028 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000     5.028    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    Routing       IDELAY_X1Y76                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.815     5.843 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000     5.843    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    Routing       ILOGIC_X1Y76         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                                   18.333    18.333 f  
                  E3                   IBUF                         0.000    18.333 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    19.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    12.171 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    13.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.902 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    15.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    15.529 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    16.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    17.842 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.409    18.251    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_5
                  ILOGIC_X1Y76         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                                       clock pessimism              0.537    18.788    
                                       clock uncertainty           -0.182    18.606    
                  ILOGIC_X1Y76         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                                   -0.165    18.441    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                         18.441    
                                       arrival time                          -5.843    
  ---------------------------------------------------------------------------------
                                       slack                                 12.598    

Slack (MET) :             12.727ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 3.867ns (68.362%)  route 1.790ns (31.638%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.083ns = ( 1.584 - 1.667 ) 
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.716     0.057    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.456     0.513 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          1.790     2.302    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    Routing       T3                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    2.596     4.898 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000     4.898    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    Routing       IDELAY_X1Y77                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.815     5.713 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000     5.713    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    Routing       ILOGIC_X1Y77         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                                   18.333    18.333 f  
                  E3                   IBUF                         0.000    18.333 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    19.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    12.171 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    13.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.902 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    15.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    15.529 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    16.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    17.842 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.408    18.250    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_5
                  ILOGIC_X1Y77         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                                       clock pessimism              0.537    18.787    
                                       clock uncertainty           -0.182    18.605    
                  ILOGIC_X1Y77         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                                   -0.165    18.440    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                         18.440    
                                       arrival time                          -5.713    
  ---------------------------------------------------------------------------------
                                       slack                                 12.727    

Slack (MET) :             13.180ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 3.867ns (74.311%)  route 1.337ns (25.689%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.083ns = ( 1.584 - 1.667 ) 
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.716     0.057    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.456     0.513 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          1.337     1.849    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    Routing       V4                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    2.596     4.445 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000     4.445    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    Routing       IDELAY_X1Y79                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.815     5.260 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000     5.260    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    Routing       ILOGIC_X1Y79         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                                   18.333    18.333 f  
                  E3                   IBUF                         0.000    18.333 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    19.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    12.171 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    13.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.902 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    15.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    15.529 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    16.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    17.842 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.408    18.250    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_5
                  ILOGIC_X1Y79         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                                       clock pessimism              0.537    18.787    
                                       clock uncertainty           -0.182    18.605    
                  ILOGIC_X1Y79         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                                   -0.165    18.440    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                         18.440    
                                       arrival time                          -5.260    
  ---------------------------------------------------------------------------------
                                       slack                                 13.180    

Slack (MET) :             13.183ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 3.867ns (74.356%)  route 1.334ns (25.644%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.083ns = ( 1.584 - 1.667 ) 
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.716     0.057    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.456     0.513 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          1.334     1.846    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    Routing       V5                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    2.596     4.442 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000     4.442    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    Routing       IDELAY_X1Y80                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.815     5.257 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000     5.257    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    Routing       ILOGIC_X1Y80         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                                   18.333    18.333 f  
                  E3                   IBUF                         0.000    18.333 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    19.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    12.171 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    13.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.902 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    15.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    15.529 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    16.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    17.842 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.408    18.250    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_5
                  ILOGIC_X1Y80         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                                       clock pessimism              0.537    18.787    
                                       clock uncertainty           -0.182    18.605    
                  ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                                   -0.165    18.440    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                         18.440    
                                       arrival time                          -5.257    
  ---------------------------------------------------------------------------------
                                       slack                                 13.183    

Slack (MET) :             13.257ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 3.867ns (75.397%)  route 1.262ns (24.603%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.081ns = ( 1.586 - 1.667 ) 
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.716     0.057    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.456     0.513 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          1.262     1.774    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    Routing       U3                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    2.596     4.370 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000     4.370    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    Routing       IDELAY_X1Y83                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.815     5.185 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000     5.185    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    Routing       ILOGIC_X1Y83         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                                   18.333    18.333 f  
                  E3                   IBUF                         0.000    18.333 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    19.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    12.171 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    13.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.902 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    15.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    15.529 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    16.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    17.842 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.410    18.252    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_5
                  ILOGIC_X1Y83         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                                       clock pessimism              0.537    18.789    
                                       clock uncertainty           -0.182    18.607    
                  ILOGIC_X1Y83         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                                   -0.165    18.442    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                         18.442    
                                       arrival time                          -5.185    
  ---------------------------------------------------------------------------------
                                       slack                                 13.257    

Slack (MET) :             13.498ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 3.867ns (79.087%)  route 1.023ns (20.913%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.079ns = ( 1.588 - 1.667 ) 
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.716     0.057    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.456     0.513 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          1.023     1.535    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    Routing       V1                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    2.596     4.131 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000     4.131    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    Routing       IDELAY_X1Y85                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.815     4.946 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000     4.946    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    Routing       ILOGIC_X1Y85         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                                   18.333    18.333 f  
                  E3                   IBUF                         0.000    18.333 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    19.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    12.171 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    13.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.902 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    15.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    15.529 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    16.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    17.842 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.412    18.254    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_5
                  ILOGIC_X1Y85         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                                       clock pessimism              0.537    18.791    
                                       clock uncertainty           -0.182    18.609    
                  ILOGIC_X1Y85         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                                   -0.165    18.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                         18.444    
                                       arrival time                          -4.946    
  ---------------------------------------------------------------------------------
                                       slack                                 13.498    

Slack (MET) :             13.649ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 3.867ns (81.606%)  route 0.872ns (18.394%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.079ns = ( 1.588 - 1.667 ) 
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.716     0.057    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.456     0.513 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          0.872     1.384    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    Routing       U4                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    2.596     3.980 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000     3.980    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    Routing       IDELAY_X1Y84                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.815     4.795 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000     4.795    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    Routing       ILOGIC_X1Y84         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                                   18.333    18.333 f  
                  E3                   IBUF                         0.000    18.333 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    19.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    12.171 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639    13.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.902 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    15.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.083    15.529 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.576    16.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.737    17.842 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.412    18.254    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_5
                  ILOGIC_X1Y84         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                                       clock pessimism              0.537    18.791    
                                       clock uncertainty           -0.182    18.609    
                  ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                                   -0.165    18.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                         18.444    
                                       arrival time                          -4.795    
  ---------------------------------------------------------------------------------
                                       slack                                 13.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.126ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@66.667ns)
  Data Path Delay:        1.529ns  (logic 1.068ns (69.867%)  route 0.461ns (30.133%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.662ns
    Source Clock Delay      (SCD):    -0.078ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                   66.667    66.667 r  
                  E3                   IBUF                         0.000    66.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440    67.107    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    64.728 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    65.227    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    65.253 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    65.819    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    65.869 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    66.263    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    66.283 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    66.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    65.468 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    65.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    65.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.596    66.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141    66.730 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          0.461    67.190    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    Routing       U4                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    0.684    67.874 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000    67.874    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    Routing       IDELAY_X1Y84                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.243    68.117 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000    68.117    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    Routing       ILOGIC_X1Y84         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                                   16.667    16.667 r  
                  E3                   IBUF                         0.000    16.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480    17.147    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    13.984 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    14.527    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.556 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    15.391    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    15.444 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    15.661    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488    17.149 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.180    17.329    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
                  ILOGIC_X1Y84         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                                       clock pessimism              0.425    17.754    
                                       clock uncertainty            0.182    17.936    
                  ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                                    0.056    17.992    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                        -17.992    
                                       arrival time                          68.117    
  ---------------------------------------------------------------------------------
                                       slack                                 50.126    

Slack (MET) :             50.191ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@66.667ns)
  Data Path Delay:        1.594ns  (logic 1.068ns (67.021%)  route 0.526ns (32.979%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.662ns
    Source Clock Delay      (SCD):    -0.078ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                   66.667    66.667 r  
                  E3                   IBUF                         0.000    66.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440    67.107    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    64.728 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    65.227    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    65.253 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    65.819    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    65.869 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    66.263    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    66.283 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    66.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    65.468 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    65.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    65.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.596    66.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141    66.730 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          0.526    67.255    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    Routing       V1                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    0.684    67.939 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000    67.939    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    Routing       IDELAY_X1Y85                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.243    68.182 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000    68.182    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    Routing       ILOGIC_X1Y85         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                                   16.667    16.667 r  
                  E3                   IBUF                         0.000    16.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480    17.147    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    13.984 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    14.527    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.556 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    15.391    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    15.444 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    15.661    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488    17.149 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.180    17.329    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
                  ILOGIC_X1Y85         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                                       clock pessimism              0.425    17.754    
                                       clock uncertainty            0.182    17.936    
                  ILOGIC_X1Y85         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                                    0.056    17.992    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                        -17.992    
                                       arrival time                          68.182    
  ---------------------------------------------------------------------------------
                                       slack                                 50.191    

Slack (MET) :             50.259ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@66.667ns)
  Data Path Delay:        1.661ns  (logic 1.068ns (64.304%)  route 0.593ns (35.696%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    -0.078ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                   66.667    66.667 r  
                  E3                   IBUF                         0.000    66.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440    67.107    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    64.728 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    65.227    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    65.253 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    65.819    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    65.869 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    66.263    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    66.283 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    66.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    65.468 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    65.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    65.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.596    66.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141    66.730 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          0.593    67.323    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    Routing       U3                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    0.684    68.007 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000    68.007    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    Routing       IDELAY_X1Y83                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.243    68.250 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000    68.250    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    Routing       ILOGIC_X1Y83         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                                   16.667    16.667 r  
                  E3                   IBUF                         0.000    16.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480    17.147    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    13.984 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    14.527    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.556 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    15.391    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    15.444 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    15.661    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488    17.149 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.179    17.328    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
                  ILOGIC_X1Y83         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                                       clock pessimism              0.425    17.753    
                                       clock uncertainty            0.182    17.935    
                  ILOGIC_X1Y83         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                                    0.056    17.991    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                        -17.991    
                                       arrival time                          68.250    
  ---------------------------------------------------------------------------------
                                       slack                                 50.259    

Slack (MET) :             50.333ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@66.667ns)
  Data Path Delay:        1.733ns  (logic 1.068ns (61.640%)  route 0.665ns (38.360%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    -0.078ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                   66.667    66.667 r  
                  E3                   IBUF                         0.000    66.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440    67.107    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    64.728 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    65.227    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    65.253 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    65.819    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    65.869 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    66.263    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    66.283 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    66.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    65.468 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    65.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    65.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.596    66.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141    66.730 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          0.665    67.394    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    Routing       V5                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    0.684    68.078 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000    68.078    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    Routing       IDELAY_X1Y80                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.243    68.321 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000    68.321    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    Routing       ILOGIC_X1Y80         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                                   16.667    16.667 r  
                  E3                   IBUF                         0.000    16.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480    17.147    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    13.984 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    14.527    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.556 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    15.391    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    15.444 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    15.661    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488    17.149 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.177    17.326    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
                  ILOGIC_X1Y80         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                                       clock pessimism              0.425    17.751    
                                       clock uncertainty            0.182    17.933    
                  ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                                    0.056    17.989    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                        -17.989    
                                       arrival time                          68.321    
  ---------------------------------------------------------------------------------
                                       slack                                 50.333    

Slack (MET) :             50.339ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@66.667ns)
  Data Path Delay:        1.739ns  (logic 1.068ns (61.421%)  route 0.671ns (38.579%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    -0.078ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                   66.667    66.667 r  
                  E3                   IBUF                         0.000    66.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440    67.107    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    64.728 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    65.227    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    65.253 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    65.819    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    65.869 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    66.263    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    66.283 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    66.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    65.468 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    65.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    65.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.596    66.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141    66.730 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          0.671    67.401    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    Routing       V4                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    0.684    68.085 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000    68.085    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    Routing       IDELAY_X1Y79                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.243    68.328 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000    68.328    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    Routing       ILOGIC_X1Y79         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                                   16.667    16.667 r  
                  E3                   IBUF                         0.000    16.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480    17.147    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    13.984 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    14.527    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.556 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    15.391    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    15.444 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    15.661    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488    17.149 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.177    17.326    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
                  ILOGIC_X1Y79         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                                       clock pessimism              0.425    17.751    
                                       clock uncertainty            0.182    17.933    
                  ILOGIC_X1Y79         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                                    0.056    17.989    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                        -17.989    
                                       arrival time                          68.328    
  ---------------------------------------------------------------------------------
                                       slack                                 50.339    

Slack (MET) :             50.482ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@66.667ns)
  Data Path Delay:        1.883ns  (logic 1.068ns (56.729%)  route 0.815ns (43.271%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    -0.078ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                   66.667    66.667 r  
                  E3                   IBUF                         0.000    66.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440    67.107    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    64.728 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    65.227    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    65.253 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    65.819    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    65.869 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    66.263    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    66.283 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    66.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    65.468 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    65.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    65.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.596    66.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141    66.730 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          0.815    67.544    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    Routing       T3                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    0.684    68.228 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000    68.228    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    Routing       IDELAY_X1Y77                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.243    68.471 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000    68.471    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    Routing       ILOGIC_X1Y77         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                                   16.667    16.667 r  
                  E3                   IBUF                         0.000    16.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480    17.147    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    13.984 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    14.527    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.556 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    15.391    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    15.444 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    15.661    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488    17.149 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.178    17.327    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
                  ILOGIC_X1Y77         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                                       clock pessimism              0.425    17.752    
                                       clock uncertainty            0.182    17.934    
                  ILOGIC_X1Y77         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                                    0.056    17.990    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                        -17.990    
                                       arrival time                          68.471    
  ---------------------------------------------------------------------------------
                                       slack                                 50.482    

Slack (MET) :             50.562ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@66.667ns)
  Data Path Delay:        1.963ns  (logic 1.068ns (54.414%)  route 0.895ns (45.586%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    -0.078ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                   66.667    66.667 r  
                  E3                   IBUF                         0.000    66.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440    67.107    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    64.728 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    65.227    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    65.253 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    65.819    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    65.869 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    66.263    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    66.283 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    66.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    65.468 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    65.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    65.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.596    66.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141    66.730 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          0.895    67.624    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    Routing       T5                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    0.684    68.308 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000    68.308    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    Routing       IDELAY_X1Y76                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.243    68.551 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000    68.551    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    Routing       ILOGIC_X1Y76         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                                   16.667    16.667 r  
                  E3                   IBUF                         0.000    16.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480    17.147    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    13.984 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    14.527    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.556 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    15.391    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    15.444 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    15.661    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488    17.149 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.178    17.327    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
                  ILOGIC_X1Y76         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                                       clock pessimism              0.425    17.752    
                                       clock uncertainty            0.182    17.934    
                  ILOGIC_X1Y76         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                                    0.056    17.990    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                        -17.990    
                                       arrival time                          68.551    
  ---------------------------------------------------------------------------------
                                       slack                                 50.562    

Slack (MET) :             50.617ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@66.667ns)
  Data Path Delay:        2.017ns  (logic 1.068ns (52.956%)  route 0.949ns (47.044%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    -0.078ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.128ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                   66.667    66.667 r  
                  E3                   IBUF                         0.000    66.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440    67.107    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    64.728 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    65.227    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    65.253 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    65.819    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    65.869 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    66.263    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    66.283 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    66.552    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    65.468 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    65.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    65.993 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.596    66.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
                  SLICE_X79Y88         FDRE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141    66.730 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                                       net (fo=40, routed)          0.949    67.679    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    Routing       T4                                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/IBUFDISABLE
    Routing       T4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                                    0.684    68.363 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                                       net (fo=2, routed)           0.000    68.363    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    Routing       IDELAY_X1Y75                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/IDATAIN
    Routing       IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                                    0.243    68.606 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                                       net (fo=1, routed)           0.000    68.606    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_0
    Routing       ILOGIC_X1Y75         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  ---------------------------------------------------------------------------------    -------------------

                                       (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                                   16.667    16.667 r  
                  E3                   IBUF                         0.000    16.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480    17.147    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    13.984 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    14.527    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.556 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    15.391    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                    0.053    15.444 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                                       net (fo=7, routed)           0.217    15.661    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
                  PHASER_IN_PHY_X1Y6                                                r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
                  PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                                    1.488    17.149 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                                       net (fo=16, routed)          0.177    17.326    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
                  ILOGIC_X1Y75         ISERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                                       clock pessimism              0.425    17.751    
                                       clock uncertainty            0.182    17.933    
                  ILOGIC_X1Y75         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                                    0.056    17.989    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  ---------------------------------------------------------------------------------
                                       required time                        -17.989    
                                       arrival time                          68.606    
  ---------------------------------------------------------------------------------
                                       slack                                 50.617    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.458ns fall@4.792ns period=53.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.875ns  (mem_refclk rise@6.667ns - sync_pulse fall@4.792ns)
  Data Path Delay:        0.621ns  (logic 0.000ns (0.000%)  route 0.621ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.215ns = ( 4.451 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.267ns = ( 2.524 - 4.792 ) 
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sync_pulse fall edge)
                                                                    4.792     4.792 f  
                  E3                   IBUF                         0.000     4.792 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     6.025    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -1.046 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     0.674    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.770 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     2.436    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
  ---------------------------------------------------------------------------------    -------------------
    Routing       PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                                    0.088     2.524 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                                       net (fo=7, routed)           0.621     3.145    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    Routing       PHY_CONTROL_X1Y1     PHY_CONTROL                                  f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mem_refclk rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.589     4.451    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
                  PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                                       clock pessimism              0.537     4.988    
                                       clock uncertainty           -0.205     4.783    
                  PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                                   -0.182     4.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  ---------------------------------------------------------------------------------
                                       required time                          4.601    
                                       arrival time                          -3.145    
  ---------------------------------------------------------------------------------
                                       slack                                  1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.458ns fall@4.792ns period=53.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.458ns  (mem_refclk rise@3.333ns - sync_pulse fall@4.792ns)
  Data Path Delay:        0.589ns  (logic 0.000ns (0.000%)  route 0.589ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 1.687 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.804ns = ( 1.987 - 4.792 ) 
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sync_pulse fall edge)
                                                                    4.792     4.792 f  
                  E3                   IBUF                         0.000     4.792 f  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     5.954    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   f  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324    -1.370 f  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     0.269    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    f  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.360 f  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     1.904    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
  ---------------------------------------------------------------------------------    -------------------
    Routing       PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                                    0.083     1.987 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                                       net (fo=7, routed)           0.589     2.576    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    Routing       PHY_CONTROL_X1Y1     PHY_CONTROL                                  f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mem_refclk rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     4.566    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -2.504 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -0.785    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.689 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     0.978    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     1.066 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.621     1.687    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
                  PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                                       clock pessimism             -0.537     1.150    
                                       clock uncertainty            0.205     1.355    
                  PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                                    0.174     1.529    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.529    
                                       arrival time                           2.576    
  ---------------------------------------------------------------------------------
                                       slack                                  1.047    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@3.333ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 7.159 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     4.566    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -2.504 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -0.785    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.689 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     0.978    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     1.066 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614     1.680    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     4.313 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                                    0.338     4.651 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                                       net (fo=1, routed)           0.000     4.651    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    Routing       OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     7.159    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                                       clock pessimism              0.635     7.794    
                                       clock uncertainty           -0.056     7.738    
                  OUT_FIFO_X1Y4        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                                   -0.651     7.087    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  ---------------------------------------------------------------------------------
                                       required time                          7.087    
                                       arrival time                          -4.651    
  ---------------------------------------------------------------------------------
                                       slack                                  2.436    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 7.567 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     4.566    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -2.504 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -0.785    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.689 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     0.978    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     1.066 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614     1.680    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     4.313 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                                    0.270     4.583 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                                       net (fo=2, routed)           0.475     5.058    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    Routing       OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.408     7.567    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.635     8.202    
                                       clock uncertainty           -0.056     8.146    
                  OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                                   -0.385     7.761    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                          7.761    
                                       arrival time                          -5.058    
  ---------------------------------------------------------------------------------
                                       slack                                  2.703    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 7.567 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     4.566    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -2.504 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -0.785    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.689 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     0.978    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     1.066 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614     1.680    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     4.313 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                                    0.270     4.583 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                                       net (fo=2, routed)           0.475     5.058    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    Routing       OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.408     7.567    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.635     8.202    
                                       clock uncertainty           -0.056     8.146    
                  OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                                   -0.385     7.761    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                          7.761    
                                       arrival time                          -5.058    
  ---------------------------------------------------------------------------------
                                       slack                                  2.703    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 7.567 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     4.566    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -2.504 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -0.785    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.689 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     0.978    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     1.066 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614     1.680    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     4.313 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                                    0.270     4.583 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                                       net (fo=2, routed)           0.475     5.058    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    Routing       OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.408     7.567    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.635     8.202    
                                       clock uncertainty           -0.056     8.146    
                  OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                                   -0.385     7.761    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                          7.761    
                                       arrival time                          -5.058    
  ---------------------------------------------------------------------------------
                                       slack                                  2.703    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 7.567 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     4.566    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -2.504 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -0.785    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.689 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     0.978    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     1.066 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614     1.680    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     4.313 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                                    0.270     4.583 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                                       net (fo=2, routed)           0.475     5.058    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    Routing       OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.408     7.567    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.635     8.202    
                                       clock uncertainty           -0.056     8.146    
                  OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                                   -0.385     7.761    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                          7.761    
                                       arrival time                          -5.058    
  ---------------------------------------------------------------------------------
                                       slack                                  2.703    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.517ns (16.365%)  route 2.642ns (83.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.904ns = ( 7.571 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     1.496 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                                       net (fo=10, routed)          2.642     4.138    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y52         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.412     7.571    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y52         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.635     8.206    
                                       clock uncertainty           -0.056     8.150    
                  OLOGIC_X1Y52         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849     7.301    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.301    
                                       arrival time                          -4.138    
  ---------------------------------------------------------------------------------
                                       slack                                  3.162    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.517ns (16.623%)  route 2.593ns (83.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.904ns = ( 7.571 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     1.496 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                                       net (fo=10, routed)          2.593     4.089    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y53         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.412     7.571    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y53         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.635     8.206    
                                       clock uncertainty           -0.056     8.150    
                  OLOGIC_X1Y53         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849     7.301    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.301    
                                       arrival time                          -4.089    
  ---------------------------------------------------------------------------------
                                       slack                                  3.211    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.517ns (17.181%)  route 2.492ns (82.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.904ns = ( 7.571 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     1.496 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                                       net (fo=10, routed)          2.492     3.988    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y54         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.412     7.571    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y54         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.635     8.206    
                                       clock uncertainty           -0.056     8.150    
                  OLOGIC_X1Y54         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849     7.301    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.301    
                                       arrival time                          -3.988    
  ---------------------------------------------------------------------------------
                                       slack                                  3.312    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.517ns (17.466%)  route 2.443ns (82.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 7.569 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     1.496 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                                       net (fo=10, routed)          2.443     3.939    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y55         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.410     7.569    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y55         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.635     8.204    
                                       clock uncertainty           -0.056     8.148    
                  OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849     7.299    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.299    
                                       arrival time                          -3.939    
  ---------------------------------------------------------------------------------
                                       slack                                  3.359    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.517ns (18.148%)  route 2.332ns (81.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 7.569 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     1.496 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                                       net (fo=10, routed)          2.332     3.828    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y56         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.410     7.569    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y56         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.635     8.204    
                                       clock uncertainty           -0.056     8.148    
                  OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849     7.299    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.299    
                                       arrival time                          -3.828    
  ---------------------------------------------------------------------------------
                                       slack                                  3.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                                    0.172     1.849 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                                       net (fo=1, routed)           0.000     1.849    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    Routing       OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.412    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
                  OUT_FIFO_X1Y4        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                                       clock pessimism              0.353     1.765    
                  OUT_FIFO_X1Y4        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                                   -0.011     1.754    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -1.754    
                                       arrival time                           1.849    
  ---------------------------------------------------------------------------------
                                       slack                                  0.095    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.272ns (28.860%)  route 0.670ns (71.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.949 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                                       net (fo=10, routed)          0.670     2.619    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y60         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.179     1.591    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y60         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.353     1.944    
                  OLOGIC_X1Y60         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.503    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.503    
                                       arrival time                           2.619    
  ---------------------------------------------------------------------------------
                                       slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                                    0.137     1.814 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                                       net (fo=2, routed)           0.160     1.974    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    Routing       OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.178     1.590    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.353     1.943    
                  OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                                   -0.088     1.855    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                         -1.855    
                                       arrival time                           1.974    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                                    0.137     1.814 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                                       net (fo=2, routed)           0.160     1.974    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    Routing       OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.178     1.590    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.353     1.943    
                  OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                                   -0.088     1.855    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                         -1.855    
                                       arrival time                           1.974    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                                    0.137     1.814 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                                       net (fo=2, routed)           0.160     1.974    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    Routing       OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.178     1.590    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.353     1.943    
                  OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                                   -0.088     1.855    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                         -1.855    
                                       arrival time                           1.974    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                                    0.137     1.814 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                                       net (fo=2, routed)           0.160     1.974    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    Routing       OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.178     1.590    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.353     1.943    
                  OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                                   -0.088     1.855    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                         -1.855    
                                       arrival time                           1.974    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.272ns (27.044%)  route 0.734ns (72.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.949 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                                       net (fo=10, routed)          0.734     2.683    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y61         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.180     1.592    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y61         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.353     1.945    
                  OLOGIC_X1Y61         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.504    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.504    
                                       arrival time                           2.683    
  ---------------------------------------------------------------------------------
                                       slack                                  0.179    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.272ns (25.680%)  route 0.787ns (74.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.949 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                                       net (fo=10, routed)          0.787     2.736    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y62         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.180     1.592    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y62         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.353     1.945    
                  OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.504    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.504    
                                       arrival time                           2.736    
  ---------------------------------------------------------------------------------
                                       slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.272ns (25.727%)  route 0.785ns (74.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.949 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                                       net (fo=10, routed)          0.785     2.734    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y59         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.178     1.590    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y59         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.353     1.943    
                  OLOGIC_X1Y59         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.502    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.502    
                                       arrival time                           2.734    
  ---------------------------------------------------------------------------------
                                       slack                                  0.232    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.272ns (21.886%)  route 0.971ns (78.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.949 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                                       net (fo=10, routed)          0.971     2.920    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
                  PHASER_OUT_PHY_X1Y4                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.178     1.590    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y57         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.353     1.943    
                  OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.502    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                         -2.502    
                                       arrival time                           2.920    
  ---------------------------------------------------------------------------------
                                       slack                                  0.418    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.482ns = ( 13.815 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                   10.000    10.000 r  
                  E3                   IBUF                         0.000    10.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233    11.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     4.163 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     5.882    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.978 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     7.645    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     7.733 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     8.336    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633    10.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                                    0.338    11.306 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                                       net (fo=1, routed)           0.000    11.306    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    Routing       OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000    13.815    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                                       clock pessimism              0.634    14.450    
                                       clock uncertainty           -0.056    14.393    
                  OUT_FIFO_X1Y5        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                                   -0.651    13.742    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.742    
                                       arrival time                         -11.306    
  ---------------------------------------------------------------------------------
                                       slack                                  2.436    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clk_1 rise@6.667ns)
  Data Path Delay:        2.851ns  (logic 0.517ns (18.131%)  route 2.334ns (81.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 14.215 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          2.334    10.486    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y63         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.400    14.215    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y63         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.850    
                                       clock uncertainty           -0.056    14.793    
                  OLOGIC_X1Y63         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.944    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.944    
                                       arrival time                         -10.486    
  ---------------------------------------------------------------------------------
                                       slack                                  3.458    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clk_1 rise@6.667ns)
  Data Path Delay:        2.711ns  (logic 0.517ns (19.074%)  route 2.194ns (80.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 14.215 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          2.194    10.345    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y64         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.400    14.215    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y64         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.850    
                                       clock uncertainty           -0.056    14.793    
                  OLOGIC_X1Y64         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.944    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.944    
                                       arrival time                         -10.345    
  ---------------------------------------------------------------------------------
                                       slack                                  3.599    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clk_1 rise@6.667ns)
  Data Path Delay:        2.560ns  (logic 0.517ns (20.197%)  route 2.043ns (79.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 14.215 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          2.043    10.195    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y65         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.400    14.215    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y65         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.850    
                                       clock uncertainty           -0.056    14.793    
                  OLOGIC_X1Y65         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.944    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.944    
                                       arrival time                         -10.195    
  ---------------------------------------------------------------------------------
                                       slack                                  3.750    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clk_1 rise@6.667ns)
  Data Path Delay:        2.409ns  (logic 0.517ns (21.461%)  route 1.892ns (78.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 14.215 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          1.892    10.044    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y66         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.400    14.215    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y66         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.850    
                                       clock uncertainty           -0.056    14.793    
                  OLOGIC_X1Y66         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.944    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.944    
                                       arrival time                         -10.044    
  ---------------------------------------------------------------------------------
                                       slack                                  3.900    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clk_1 rise@6.667ns)
  Data Path Delay:        2.401ns  (logic 0.517ns (21.536%)  route 1.884ns (78.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.881ns = ( 14.214 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          1.884    10.036    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y74         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.399    14.214    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y74         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.849    
                                       clock uncertainty           -0.056    14.792    
                  OLOGIC_X1Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.943    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.943    
                                       arrival time                         -10.036    
  ---------------------------------------------------------------------------------
                                       slack                                  3.908    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clk_1 rise@6.667ns)
  Data Path Delay:        2.262ns  (logic 0.517ns (22.854%)  route 1.745ns (77.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.881ns = ( 14.214 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          1.745     9.897    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y73         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.399    14.214    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y73         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.849    
                                       clock uncertainty           -0.056    14.792    
                  OLOGIC_X1Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.943    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.943    
                                       arrival time                          -9.897    
  ---------------------------------------------------------------------------------
                                       slack                                  4.046    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clk_1 rise@6.667ns)
  Data Path Delay:        2.258ns  (logic 0.517ns (22.893%)  route 1.741ns (77.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.880ns = ( 14.213 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          1.741     9.893    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y67         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.398    14.213    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y67         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.848    
                                       clock uncertainty           -0.056    14.791    
                  OLOGIC_X1Y67         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.942    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.942    
                                       arrival time                          -9.893    
  ---------------------------------------------------------------------------------
                                       slack                                  4.049    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clk_1 rise@6.667ns)
  Data Path Delay:        2.114ns  (logic 0.517ns (24.457%)  route 1.597ns (75.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.881ns = ( 14.214 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          1.597     9.749    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y72         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.399    14.214    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y72         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.849    
                                       clock uncertainty           -0.056    14.792    
                  OLOGIC_X1Y72         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.943    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.943    
                                       arrival time                          -9.749    
  ---------------------------------------------------------------------------------
                                       slack                                  4.195    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@13.333ns - oserdes_clk_1 rise@6.667ns)
  Data Path Delay:        2.108ns  (logic 0.517ns (24.531%)  route 1.591ns (75.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.880ns = ( 14.213 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          1.591     9.742    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y68         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.398    14.213    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y68         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.848    
                                       clock uncertainty           -0.056    14.791    
                  OLOGIC_X1Y68         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.942    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.942    
                                       arrival time                          -9.742    
  ---------------------------------------------------------------------------------
                                       slack                                  4.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                                    0.172     1.842 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                                       net (fo=1, routed)           0.000     1.842    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    Routing       OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.000     1.403    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
                  OUT_FIFO_X1Y5        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                                       clock pessimism              0.355     1.758    
                  OUT_FIFO_X1Y5        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                                   -0.011     1.747    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -1.747    
                                       arrival time                           1.842    
  ---------------------------------------------------------------------------------
                                       slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.272ns (28.943%)  route 0.668ns (71.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          0.668     2.610    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y69         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.174     1.577    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y69         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.932    
                  OLOGIC_X1Y69         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.491    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.491    
                                       arrival time                           2.610    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.272ns (28.759%)  route 0.674ns (71.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          0.674     2.616    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y70         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.174     1.577    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y70         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.932    
                  OLOGIC_X1Y70         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.491    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.491    
                                       arrival time                           2.616    
  ---------------------------------------------------------------------------------
                                       slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.272ns (28.612%)  route 0.679ns (71.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          0.679     2.620    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y71         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.174     1.577    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y71         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.932    
                  OLOGIC_X1Y71         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.491    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.491    
                                       arrival time                           2.620    
  ---------------------------------------------------------------------------------
                                       slack                                  0.130    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.272ns (27.104%)  route 0.732ns (72.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          0.732     2.673    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y68         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.174     1.577    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y68         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.932    
                  OLOGIC_X1Y68         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.491    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.491    
                                       arrival time                           2.673    
  ---------------------------------------------------------------------------------
                                       slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.272ns (26.826%)  route 0.742ns (73.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          0.742     2.684    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y72         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.175     1.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y72         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.933    
                  OLOGIC_X1Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.492    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.492    
                                       arrival time                           2.684    
  ---------------------------------------------------------------------------------
                                       slack                                  0.192    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.272ns (25.485%)  route 0.795ns (74.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          0.795     2.737    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y67         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.174     1.577    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y67         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.932    
                  OLOGIC_X1Y67         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.491    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.491    
                                       arrival time                           2.737    
  ---------------------------------------------------------------------------------
                                       slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.272ns (25.250%)  route 0.805ns (74.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          0.805     2.747    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y73         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.176     1.579    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y73         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.934    
                  OLOGIC_X1Y73         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.493    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.493    
                                       arrival time                           2.747    
  ---------------------------------------------------------------------------------
                                       slack                                  0.254    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.272ns (24.057%)  route 0.859ns (75.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          0.859     2.800    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y74         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.176     1.579    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y74         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.934    
                  OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.493    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.493    
                                       arrival time                           2.800    
  ---------------------------------------------------------------------------------
                                       slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.272ns (24.049%)  route 0.859ns (75.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                                       net (fo=12, routed)          0.859     2.801    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y66         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
                  PHASER_OUT_PHY_X1Y5                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                                       net (fo=13, routed)          0.175     1.578    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y66         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.933    
                  OLOGIC_X1Y66         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.492    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.492    
                                       arrival time                           2.801    
  ---------------------------------------------------------------------------------
                                       slack                                  0.309    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@3.333ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 7.159 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     4.566    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -2.504 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -0.785    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.689 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     0.978    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     1.066 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614     1.680    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     4.313 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                                    0.338     4.651 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                                       net (fo=1, routed)           0.000     4.651    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    Routing       OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     7.159    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                                       clock pessimism              0.635     7.794    
                                       clock uncertainty           -0.056     7.738    
                  OUT_FIFO_X1Y6        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                                   -0.651     7.087    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  ---------------------------------------------------------------------------------
                                       required time                          7.087    
                                       arrival time                          -4.651    
  ---------------------------------------------------------------------------------
                                       slack                                  2.436    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 7.562 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     4.566    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -2.504 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -0.785    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.689 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     0.978    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     1.066 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614     1.680    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     4.313 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                                    0.270     4.583 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                                       net (fo=2, routed)           0.475     5.058    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    Routing       OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.403     7.562    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.635     8.197    
                                       clock uncertainty           -0.056     8.141    
                  OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                                   -0.385     7.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                          7.756    
                                       arrival time                          -5.058    
  ---------------------------------------------------------------------------------
                                       slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 7.562 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     4.566    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -2.504 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -0.785    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.689 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     0.978    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     1.066 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614     1.680    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     4.313 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                                    0.270     4.583 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                                       net (fo=2, routed)           0.475     5.058    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    Routing       OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.403     7.562    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.635     8.197    
                                       clock uncertainty           -0.056     8.141    
                  OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                                   -0.385     7.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                          7.756    
                                       arrival time                          -5.058    
  ---------------------------------------------------------------------------------
                                       slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 7.562 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     4.566    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -2.504 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -0.785    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.689 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     0.978    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     1.066 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614     1.680    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     4.313 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                                    0.270     4.583 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                                       net (fo=2, routed)           0.475     5.058    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    Routing       OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.403     7.562    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.635     8.197    
                                       clock uncertainty           -0.056     8.141    
                  OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                                   -0.385     7.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                          7.756    
                                       arrival time                          -5.058    
  ---------------------------------------------------------------------------------
                                       slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 7.562 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    3.333     3.333 r  
                  E3                   IBUF                         0.000     3.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     4.566    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -2.504 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -0.785    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.689 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     0.978    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     1.066 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614     1.680    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     4.313 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                                    0.270     4.583 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                                       net (fo=2, routed)           0.475     5.058    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    Routing       OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.403     7.562    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.635     8.197    
                                       clock uncertainty           -0.056     8.141    
                  OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                                   -0.385     7.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                          7.756    
                                       arrival time                          -5.058    
  ---------------------------------------------------------------------------------
                                       slack                                  2.698    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.517ns (14.630%)  route 3.017ns (85.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.898ns = ( 7.565 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     1.496 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                                       net (fo=10, routed)          3.017     4.513    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y86         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.406     7.565    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y86         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.635     8.200    
                                       clock uncertainty           -0.056     8.144    
                  OLOGIC_X1Y86         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849     7.295    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.295    
                                       arrival time                          -4.513    
  ---------------------------------------------------------------------------------
                                       slack                                  2.782    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.517ns (15.227%)  route 2.878ns (84.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.898ns = ( 7.565 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     1.496 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                                       net (fo=10, routed)          2.878     4.375    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y85         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.406     7.565    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y85         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.635     8.200    
                                       clock uncertainty           -0.056     8.144    
                  OLOGIC_X1Y85         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849     7.295    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.295    
                                       arrival time                          -4.375    
  ---------------------------------------------------------------------------------
                                       slack                                  2.920    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.517ns (15.922%)  route 2.730ns (84.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.898ns = ( 7.565 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     1.496 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                                       net (fo=10, routed)          2.730     4.226    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y84         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.406     7.565    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y84         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.635     8.200    
                                       clock uncertainty           -0.056     8.144    
                  OLOGIC_X1Y84         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849     7.295    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.295    
                                       arrival time                          -4.226    
  ---------------------------------------------------------------------------------
                                       slack                                  3.068    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.517ns (16.684%)  route 2.582ns (83.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 7.562 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     1.496 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                                       net (fo=10, routed)          2.582     4.078    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y83         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.403     7.562    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y83         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.635     8.197    
                                       clock uncertainty           -0.056     8.141    
                  OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849     7.292    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                          7.292    
                                       arrival time                          -4.078    
  ---------------------------------------------------------------------------------
                                       slack                                  3.214    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.517ns (18.401%)  route 2.293ns (81.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 7.562 - 6.667 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 4.313 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.614    -1.653    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     0.979 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     1.496 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                                       net (fo=10, routed)          2.293     3.789    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162     7.829    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     0.505 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     2.144    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.235 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544     3.779    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083     3.862 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.582     4.444    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566     7.011 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148     7.159 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.403     7.562    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.635     8.197    
                                       clock uncertainty           -0.056     8.141    
                  OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849     7.292    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                          7.292    
                                       arrival time                          -3.789    
  ---------------------------------------------------------------------------------
                                       slack                                  3.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                                    0.172     1.849 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                                       net (fo=1, routed)           0.000     1.849    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    Routing       OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.412    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
                  OUT_FIFO_X1Y6        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                                       clock pessimism              0.353     1.765    
                  OUT_FIFO_X1Y6        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                                   -0.011     1.754    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -1.754    
                                       arrival time                           1.849    
  ---------------------------------------------------------------------------------
                                       slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                                    0.137     1.814 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                                       net (fo=2, routed)           0.160     1.974    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    Routing       OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.176     1.588    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.353     1.941    
                  OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                                   -0.088     1.853    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                         -1.853    
                                       arrival time                           1.974    
  ---------------------------------------------------------------------------------
                                       slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                                    0.137     1.814 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                                       net (fo=2, routed)           0.160     1.974    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    Routing       OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.176     1.588    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.353     1.941    
                  OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                                   -0.088     1.853    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                         -1.853    
                                       arrival time                           1.974    
  ---------------------------------------------------------------------------------
                                       slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                                    0.137     1.814 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                                       net (fo=2, routed)           0.160     1.974    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    Routing       OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.176     1.588    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.353     1.941    
                  OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                                   -0.088     1.853    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                         -1.853    
                                       arrival time                           1.974    
  ---------------------------------------------------------------------------------
                                       slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                                    0.137     1.814 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                                       net (fo=2, routed)           0.160     1.974    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    Routing       OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.176     1.588    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y81         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                                       clock pessimism              0.353     1.941    
                  OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                                   -0.088     1.853    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  ---------------------------------------------------------------------------------
                                       required time                         -1.853    
                                       arrival time                           1.974    
  ---------------------------------------------------------------------------------
                                       slack                                  0.121    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.272ns (24.606%)  route 0.833ns (75.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.949 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                                       net (fo=10, routed)          0.833     2.782    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y75         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.177     1.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y75         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.353     1.942    
                  OLOGIC_X1Y75         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.501    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.501    
                                       arrival time                           2.782    
  ---------------------------------------------------------------------------------
                                       slack                                  0.281    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.272ns (24.085%)  route 0.857ns (75.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.949 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                                       net (fo=10, routed)          0.857     2.806    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y77         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.177     1.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y77         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.353     1.942    
                  OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.501    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.501    
                                       arrival time                           2.806    
  ---------------------------------------------------------------------------------
                                       slack                                  0.305    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.272ns (23.472%)  route 0.887ns (76.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.949 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                                       net (fo=10, routed)          0.887     2.836    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y76         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.177     1.589    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y76         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.353     1.942    
                  OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.501    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.501    
                                       arrival time                           2.836    
  ---------------------------------------------------------------------------------
                                       slack                                  0.335    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.272ns (22.894%)  route 0.916ns (77.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.949 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                                       net (fo=10, routed)          0.916     2.865    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y79         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.176     1.588    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y79         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.353     1.941    
                  OLOGIC_X1Y79         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.500    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.500    
                                       arrival time                           2.865    
  ---------------------------------------------------------------------------------
                                       slack                                  0.365    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.272ns (21.736%)  route 0.979ns (78.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.197    -0.601    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.677 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.949 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                                       net (fo=10, routed)          0.979     2.928    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y80         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_2 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.218    -1.005    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
                  PHASER_OUT_PHY_X1Y6                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.324 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.412 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.176     1.588    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y80         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.353     1.941    
                  OLOGIC_X1Y80         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.500    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.500    
                                       arrival time                           2.928    
  ---------------------------------------------------------------------------------
                                       slack                                  0.428    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.482ns = ( 13.815 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                   10.000    10.000 r  
                  E3                   IBUF                         0.000    10.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233    11.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     4.163 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     5.882    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.978 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     7.645    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     7.733 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     8.336    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633    10.968 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                                    0.338    11.306 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                                       net (fo=1, routed)           0.000    11.306    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    Routing       OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000    13.815    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                                       clock pessimism              0.634    14.450    
                                       clock uncertainty           -0.056    14.393    
                  OUT_FIFO_X1Y7        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                                   -0.651    13.742    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  ---------------------------------------------------------------------------------
                                       required time                         13.742    
                                       arrival time                         -11.306    
  ---------------------------------------------------------------------------------
                                       slack                                  2.436    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clk_3 rise@6.667ns)
  Data Path Delay:        3.495ns  (logic 0.517ns (14.794%)  route 2.978ns (85.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 14.238 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          2.978    11.130    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y99         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.423    14.238    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y99         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.873    
                                       clock uncertainty           -0.056    14.816    
                  OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.967    
                                       arrival time                         -11.130    
  ---------------------------------------------------------------------------------
                                       slack                                  2.838    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clk_3 rise@6.667ns)
  Data Path Delay:        3.356ns  (logic 0.517ns (15.404%)  route 2.839ns (84.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.904ns = ( 14.237 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          2.839    10.991    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y98         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.422    14.237    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y98         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.872    
                                       clock uncertainty           -0.056    14.815    
                  OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.966    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.966    
                                       arrival time                         -10.991    
  ---------------------------------------------------------------------------------
                                       slack                                  2.975    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clk_3 rise@6.667ns)
  Data Path Delay:        3.208ns  (logic 0.517ns (16.116%)  route 2.691ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.904ns = ( 14.237 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          2.691    10.843    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y97         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.422    14.237    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y97         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.872    
                                       clock uncertainty           -0.056    14.815    
                  OLOGIC_X1Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.966    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.966    
                                       arrival time                         -10.843    
  ---------------------------------------------------------------------------------
                                       slack                                  3.123    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clk_3 rise@6.667ns)
  Data Path Delay:        2.919ns  (logic 0.517ns (17.712%)  route 2.402ns (82.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 14.234 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          2.402    10.554    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y95         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.419    14.234    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y95         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.869    
                                       clock uncertainty           -0.056    14.812    
                  OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.963    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.963    
                                       arrival time                         -10.554    
  ---------------------------------------------------------------------------------
                                       slack                                  3.410    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clk_3 rise@6.667ns)
  Data Path Delay:        2.771ns  (logic 0.517ns (18.660%)  route 2.254ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 14.234 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          2.254    10.406    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y94         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.419    14.234    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y94         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.869    
                                       clock uncertainty           -0.056    14.812    
                  OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.963    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.963    
                                       arrival time                         -10.406    
  ---------------------------------------------------------------------------------
                                       slack                                  3.558    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clk_3 rise@6.667ns)
  Data Path Delay:        2.622ns  (logic 0.517ns (19.715%)  route 2.105ns (80.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 14.234 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          2.105    10.257    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y93         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.419    14.234    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y93         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.869    
                                       clock uncertainty           -0.056    14.812    
                  OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.963    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.963    
                                       arrival time                         -10.257    
  ---------------------------------------------------------------------------------
                                       slack                                  3.706    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clk_3 rise@6.667ns)
  Data Path Delay:        2.474ns  (logic 0.517ns (20.897%)  route 1.957ns (79.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 14.236 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          1.957    10.109    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y92         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.421    14.236    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y92         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.871    
                                       clock uncertainty           -0.056    14.814    
                  OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.965    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.965    
                                       arrival time                         -10.109    
  ---------------------------------------------------------------------------------
                                       slack                                  3.856    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clk_3 rise@6.667ns)
  Data Path Delay:        2.326ns  (logic 0.517ns (22.229%)  route 1.809ns (77.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 14.236 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          1.809     9.961    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y91         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.421    14.236    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y91         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.871    
                                       clock uncertainty           -0.056    14.814    
                  OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.965    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.965    
                                       arrival time                          -9.961    
  ---------------------------------------------------------------------------------
                                       slack                                  4.005    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@13.333ns - oserdes_clk_3 rise@6.667ns)
  Data Path Delay:        2.177ns  (logic 0.517ns (23.743%)  route 1.660ns (76.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 14.238 - 13.333 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 10.968 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    6.667     6.667 r  
                  E3                   IBUF                         0.000     6.667 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     7.900    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070     0.829 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719     2.549    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.645 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666     4.311    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.088     4.399 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.603     5.002    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.633     7.635 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.517     8.152 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          1.660     9.812    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y90         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.572    11.101    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.566    13.667 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.148    13.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.423    14.238    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y90         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.634    14.873    
                                       clock uncertainty           -0.056    14.816    
                  OLOGIC_X1Y90         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                                   -0.849    13.967    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         13.967    
                                       arrival time                          -9.812    
  ---------------------------------------------------------------------------------
                                       slack                                  4.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                                    0.172     1.842 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                                       net (fo=1, routed)           0.000     1.842    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    Routing       OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.000     1.403    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
                  OUT_FIFO_X1Y7        OUT_FIFO                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                                       clock pessimism              0.355     1.758    
                  OUT_FIFO_X1Y7        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                                   -0.011     1.747    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  ---------------------------------------------------------------------------------
                                       required time                         -1.747    
                                       arrival time                           1.842    
  ---------------------------------------------------------------------------------
                                       slack                                  0.095    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.272ns (26.952%)  route 0.737ns (73.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          0.737     2.679    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y89         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.183     1.586    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y89         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.941    
                  OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.500    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.500    
                                       arrival time                           2.679    
  ---------------------------------------------------------------------------------
                                       slack                                  0.179    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.272ns (25.362%)  route 0.800ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          0.800     2.742    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y90         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.183     1.586    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y90         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.941    
                  OLOGIC_X1Y90         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.500    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.500    
                                       arrival time                           2.742    
  ---------------------------------------------------------------------------------
                                       slack                                  0.242    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.272ns (23.949%)  route 0.864ns (76.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          0.864     2.806    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y91         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.182     1.585    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y91         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.940    
                  OLOGIC_X1Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.499    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.499    
                                       arrival time                           2.806    
  ---------------------------------------------------------------------------------
                                       slack                                  0.307    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.272ns (22.685%)  route 0.927ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          0.927     2.869    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y92         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.182     1.585    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y92         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.940    
                  OLOGIC_X1Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.499    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.499    
                                       arrival time                           2.869    
  ---------------------------------------------------------------------------------
                                       slack                                  0.370    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.272ns (21.547%)  route 0.990ns (78.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          0.990     2.932    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y93         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.182     1.585    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y93         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.940    
                  OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.499    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.499    
                                       arrival time                           2.932    
  ---------------------------------------------------------------------------------
                                       slack                                  0.433    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.272ns (20.519%)  route 1.054ns (79.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          1.054     2.995    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y94         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.182     1.585    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y94         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.940    
                  OLOGIC_X1Y94         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.499    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.499    
                                       arrival time                           2.995    
  ---------------------------------------------------------------------------------
                                       slack                                  0.497    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.272ns (19.584%)  route 1.117ns (80.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          1.117     3.059    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y95         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.182     1.585    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y95         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.940    
                  OLOGIC_X1Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.499    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.499    
                                       arrival time                           3.059    
  ---------------------------------------------------------------------------------
                                       slack                                  0.560    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.272ns (18.036%)  route 1.236ns (81.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          1.236     3.178    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y97         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.184     1.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y97         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.942    
                  OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.501    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.501    
                                       arrival time                           3.178    
  ---------------------------------------------------------------------------------
                                       slack                                  0.677    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.272ns (17.310%)  route 1.299ns (82.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock oserdes_clk_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.190    -0.608    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.278     1.670 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                                    0.272     1.942 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                                       net (fo=10, routed)          1.299     3.241    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    Routing       OLOGIC_X1Y98         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  ---------------------------------------------------------------------------------    -------------------

                                       (clock oserdes_clkdiv_3 rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                                       net (fo=7, routed)           0.209    -1.014    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
                  PHASER_OUT_PHY_X1Y7                                               r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                                    2.329     1.315 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                  PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                                    0.088     1.403 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                                       net (fo=11, routed)          0.184     1.587    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
                  OLOGIC_X1Y98         OSERDESE2                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                                       clock pessimism              0.355     1.942    
                  OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                                    0.559     2.501    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  ---------------------------------------------------------------------------------
                                       required time                         -2.501    
                                       arrival time                           3.241    
  ---------------------------------------------------------------------------------
                                       slack                                  0.740    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       11.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.598ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_pll_i rise@13.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.456ns (34.342%)  route 0.872ns (65.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 12.694 - 13.333 ) 
    Source Clock Delay      (SCD):    0.054ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.233     1.233    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.070    -5.837 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.719    -4.118    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.666    -2.355    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.088    -2.267 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.281    -0.986    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -0.859 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.841    -0.018    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.457    -3.475 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.719    -1.756    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.660 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.713     0.054    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
                  SLICE_X77Y90         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X77Y90         FDPE (Prop_fdpe_C_Q)         0.456     0.510 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7/Q
                                       net (fo=6, routed)           0.872     1.381    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg_0[0]
    Routing       SLICE_X80Y92         FDCE                                         f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                   13.333    13.333 r  
                  E3                   IBUF                         0.000    13.333 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        1.162    14.495    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -7.324     7.171 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           1.639     8.811    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          1.544    10.446    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.083    10.529 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           1.205    11.734    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    11.815 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.799    12.614    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -3.249     9.364 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           1.639    11.004    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.095 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        1.599    12.694    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
                  SLICE_X80Y92         FDCE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                                       clock pessimism              0.659    13.353    
                                       clock uncertainty           -0.054    13.299    
                  SLICE_X80Y92         FDCE (Recov_fdce_C_CLR)     -0.319    12.980    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  ---------------------------------------------------------------------------------
                                       required time                         12.980    
                                       arrival time                          -1.381    
  ---------------------------------------------------------------------------------
                                       slack                                 11.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.964%)  route 0.346ns (71.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.080ns
    Clock Pessimism Removal (CPR):    -0.169ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.440     0.440    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -2.379    -1.938 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.499    -1.439    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.566    -0.848    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.050    -0.798 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.394    -0.404    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -0.384 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.269    -0.115    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.083    -1.198 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.499    -0.699    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.673 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.594    -0.080    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
                  SLICE_X77Y90         FDPE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X77Y90         FDPE (Prop_fdpe_C_Q)         0.141     0.061 f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7/Q
                                       net (fo=6, routed)           0.346     0.407    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg_0[0]
    Routing       SLICE_X80Y92         FDCE                                         f  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pll_i rise edge)
                                                                    0.000     0.000 r  
                  E3                   IBUF                         0.000     0.000 r  clk_in_IBUF_inst/O
                                       net (fo=2649, routed)        0.480     0.480    DDR2/clk_1/inst/clk_in1
                  MMCME2_ADV_X1Y2                                                   r  DDR2/clk_1/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                                   -3.163    -2.683 r  DDR2/clk_1/inst/mmcm_adv_inst/CLKOUT1
                                       net (fo=1, routed)           0.544    -2.139    DDR2/clk_1/inst/clk_out2_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  DDR2/clk_1/inst/clkout2_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  DDR2/clk_1/inst/clkout2_buf/O
                                       net (fo=20, routed)          0.835    -1.276    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/mmcm_clk
                  PLLE2_ADV_X1Y1                                                    r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
                  PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                                    0.053    -1.223 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                                       net (fo=1, routed)           0.437    -0.786    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
                  BUFHCE_X1Y12                                                      r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
                  BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -0.743 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                                       net (fo=1, routed)           0.494    -0.249    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
                  MMCME2_ADV_X1Y1                                                   r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
                  MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                                   -1.400    -1.649 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                                       net (fo=1, routed)           0.544    -1.105    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
                  BUFGCTRL_X0Y0                                                     r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.076 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                                       net (fo=4147, routed)        0.871    -0.206    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
                  SLICE_X80Y92         FDCE                                         r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                                       clock pessimism              0.169    -0.037    
                  SLICE_X80Y92         FDCE (Remov_fdce_C_CLR)     -0.067    -0.104    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.104    
                                       arrival time                           0.407    
  ---------------------------------------------------------------------------------
                                       slack                                  0.511    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.196ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.804ns  (logic 0.518ns (18.477%)  route 2.286ns (81.523%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X70Y100                                     0.000     0.000 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg/C
    Routing       SLICE_X70Y100        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg/Q
                                       net (fo=53, routed)          2.286     2.804    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    Routing       PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    5.000     5.000    
                  PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                                       output delay                -0.000     5.000    
  ---------------------------------------------------------------------------------
                                       required time                          5.000    
                                       arrival time                          -2.804    
  ---------------------------------------------------------------------------------
                                       slack                                  2.196    





