{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 23:43:14 2010 " "Info: Processing started: Mon Aug 30 23:43:14 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ps2_1 -c ps2_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ps2_1 -c ps2_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "KCI " "Info: Detected ripple clock \"KCI\" as buffer" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "KCI" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDiv\[3\] " "Info: Detected ripple clock \"clkDiv\[3\]\" as buffer" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDiv\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register shiftRegSig2\[8\] register WaitReg\[7\] 142.86 MHz 7.0 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 142.86 MHz between source register \"shiftRegSig2\[8\]\" and destination register \"WaitReg\[7\]\" (period= 7.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.236 ns + Longest register register " "Info: + Longest register to register delay is 3.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shiftRegSig2\[8\] 1 REG LCFF_X25_Y7_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 2; REG Node = 'shiftRegSig2\[8\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { shiftRegSig2[8] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.589 ns) 1.038 ns Equal0~0 2 COMB LCCOMB_X25_Y7_N12 1 " "Info: 2: + IC(0.449 ns) + CELL(0.589 ns) = 1.038 ns; Loc. = LCCOMB_X25_Y7_N12; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { shiftRegSig2[8] Equal0~0 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.614 ns) 2.055 ns Equal0~2 3 COMB LCCOMB_X25_Y7_N20 8 " "Info: 3: + IC(0.403 ns) + CELL(0.614 ns) = 2.055 ns; Loc. = LCCOMB_X25_Y7_N20; Fanout = 8; COMB Node = 'Equal0~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { Equal0~0 Equal0~2 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.855 ns) 3.236 ns WaitReg\[7\] 4 REG LCFF_X25_Y7_N13 2 " "Info: 4: + IC(0.326 ns) + CELL(0.855 ns) = 3.236 ns; Loc. = LCFF_X25_Y7_N13; Fanout = 2; REG Node = 'WaitReg\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { Equal0~2 WaitReg[7] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.058 ns ( 63.60 % ) " "Info: Total cell delay = 2.058 ns ( 63.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.178 ns ( 36.40 % ) " "Info: Total interconnect delay = 1.178 ns ( 36.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.236 ns" { shiftRegSig2[8] Equal0~0 Equal0~2 WaitReg[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.236 ns" { shiftRegSig2[8] {} Equal0~0 {} Equal0~2 {} WaitReg[7] {} } { 0.000ns 0.449ns 0.403ns 0.326ns } { 0.000ns 0.589ns 0.614ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.750 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 9.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.970 ns) 3.482 ns clkDiv\[3\] 2 REG LCFF_X6_Y8_N13 4 " "Info: 2: + IC(1.372 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = LCFF_X6_Y8_N13; Fanout = 4; REG Node = 'clkDiv\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { CLK clkDiv[3] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.970 ns) 5.927 ns KCI 3 REG LCFF_X9_Y12_N5 1 " "Info: 3: + IC(1.475 ns) + CELL(0.970 ns) = 5.927 ns; Loc. = LCFF_X9_Y12_N5; Fanout = 1; REG Node = 'KCI'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { clkDiv[3] KCI } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.257 ns) + CELL(0.000 ns) 8.184 ns KCI~clkctrl 4 COMB CLKCTRL_G1 29 " "Info: 4: + IC(2.257 ns) + CELL(0.000 ns) = 8.184 ns; Loc. = CLKCTRL_G1; Fanout = 29; COMB Node = 'KCI~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { KCI KCI~clkctrl } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 9.750 ns WaitReg\[7\] 5 REG LCFF_X25_Y7_N13 2 " "Info: 5: + IC(0.900 ns) + CELL(0.666 ns) = 9.750 ns; Loc. = LCFF_X25_Y7_N13; Fanout = 2; REG Node = 'WaitReg\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { KCI~clkctrl WaitReg[7] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 38.42 % ) " "Info: Total cell delay = 3.746 ns ( 38.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.004 ns ( 61.58 % ) " "Info: Total interconnect delay = 6.004 ns ( 61.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.750 ns" { CLK clkDiv[3] KCI KCI~clkctrl WaitReg[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.750 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} WaitReg[7] {} } { 0.000ns 0.000ns 1.372ns 1.475ns 2.257ns 0.900ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.750 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 9.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.970 ns) 3.482 ns clkDiv\[3\] 2 REG LCFF_X6_Y8_N13 4 " "Info: 2: + IC(1.372 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = LCFF_X6_Y8_N13; Fanout = 4; REG Node = 'clkDiv\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { CLK clkDiv[3] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.970 ns) 5.927 ns KCI 3 REG LCFF_X9_Y12_N5 1 " "Info: 3: + IC(1.475 ns) + CELL(0.970 ns) = 5.927 ns; Loc. = LCFF_X9_Y12_N5; Fanout = 1; REG Node = 'KCI'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { clkDiv[3] KCI } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.257 ns) + CELL(0.000 ns) 8.184 ns KCI~clkctrl 4 COMB CLKCTRL_G1 29 " "Info: 4: + IC(2.257 ns) + CELL(0.000 ns) = 8.184 ns; Loc. = CLKCTRL_G1; Fanout = 29; COMB Node = 'KCI~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { KCI KCI~clkctrl } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 9.750 ns shiftRegSig2\[8\] 5 REG LCFF_X25_Y7_N9 2 " "Info: 5: + IC(0.900 ns) + CELL(0.666 ns) = 9.750 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 2; REG Node = 'shiftRegSig2\[8\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { KCI~clkctrl shiftRegSig2[8] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 38.42 % ) " "Info: Total cell delay = 3.746 ns ( 38.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.004 ns ( 61.58 % ) " "Info: Total interconnect delay = 6.004 ns ( 61.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.750 ns" { CLK clkDiv[3] KCI KCI~clkctrl shiftRegSig2[8] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.750 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} shiftRegSig2[8] {} } { 0.000ns 0.000ns 1.372ns 1.475ns 2.257ns 0.900ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.750 ns" { CLK clkDiv[3] KCI KCI~clkctrl WaitReg[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.750 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} WaitReg[7] {} } { 0.000ns 0.000ns 1.372ns 1.475ns 2.257ns 0.900ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.750 ns" { CLK clkDiv[3] KCI KCI~clkctrl shiftRegSig2[8] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.750 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} shiftRegSig2[8] {} } { 0.000ns 0.000ns 1.372ns 1.475ns 2.257ns 0.900ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 32 -1 0 } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 34 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.236 ns" { shiftRegSig2[8] Equal0~0 Equal0~2 WaitReg[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.236 ns" { shiftRegSig2[8] {} Equal0~0 {} Equal0~2 {} WaitReg[7] {} } { 0.000ns 0.449ns 0.403ns 0.326ns } { 0.000ns 0.589ns 0.614ns 0.855ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.750 ns" { CLK clkDiv[3] KCI KCI~clkctrl WaitReg[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.750 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} WaitReg[7] {} } { 0.000ns 0.000ns 1.372ns 1.475ns 2.257ns 0.900ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.750 ns" { CLK clkDiv[3] KCI KCI~clkctrl shiftRegSig2[8] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.750 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} shiftRegSig2[8] {} } { 0.000ns 0.000ns 1.372ns 1.475ns 2.257ns 0.900ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "KDI shiftRegSig1\[10\] CLK 1.955 ns " "Info: Found hold time violation between source  pin or register \"KDI\" and destination pin or register \"shiftRegSig1\[10\]\" for clock \"CLK\" (Hold time is 1.955 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.860 ns + Largest " "Info: + Largest clock skew is 2.860 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.751 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 9.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.970 ns) 3.482 ns clkDiv\[3\] 2 REG LCFF_X6_Y8_N13 4 " "Info: 2: + IC(1.372 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = LCFF_X6_Y8_N13; Fanout = 4; REG Node = 'clkDiv\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { CLK clkDiv[3] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.970 ns) 5.927 ns KCI 3 REG LCFF_X9_Y12_N5 1 " "Info: 3: + IC(1.475 ns) + CELL(0.970 ns) = 5.927 ns; Loc. = LCFF_X9_Y12_N5; Fanout = 1; REG Node = 'KCI'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { clkDiv[3] KCI } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.257 ns) + CELL(0.000 ns) 8.184 ns KCI~clkctrl 4 COMB CLKCTRL_G1 29 " "Info: 4: + IC(2.257 ns) + CELL(0.000 ns) = 8.184 ns; Loc. = CLKCTRL_G1; Fanout = 29; COMB Node = 'KCI~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { KCI KCI~clkctrl } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.666 ns) 9.751 ns shiftRegSig1\[10\] 5 REG LCFF_X26_Y7_N5 1 " "Info: 5: + IC(0.901 ns) + CELL(0.666 ns) = 9.751 ns; Loc. = LCFF_X26_Y7_N5; Fanout = 1; REG Node = 'shiftRegSig1\[10\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { KCI~clkctrl shiftRegSig1[10] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 38.42 % ) " "Info: Total cell delay = 3.746 ns ( 38.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.005 ns ( 61.58 % ) " "Info: Total interconnect delay = 6.005 ns ( 61.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.751 ns" { CLK clkDiv[3] KCI KCI~clkctrl shiftRegSig1[10] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.751 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} shiftRegSig1[10] {} } { 0.000ns 0.000ns 1.372ns 1.475ns 2.257ns 0.901ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.891 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 6.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.970 ns) 3.482 ns clkDiv\[3\] 2 REG LCFF_X6_Y8_N13 4 " "Info: 2: + IC(1.372 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = LCFF_X6_Y8_N13; Fanout = 4; REG Node = 'clkDiv\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { CLK clkDiv[3] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.000 ns) 5.324 ns clkDiv\[3\]~clkctrl 3 COMB CLKCTRL_G0 3 " "Info: 3: + IC(1.842 ns) + CELL(0.000 ns) = 5.324 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'clkDiv\[3\]~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { clkDiv[3] clkDiv[3]~clkctrl } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.666 ns) 6.891 ns KDI 4 REG LCFF_X26_Y7_N25 1 " "Info: 4: + IC(0.901 ns) + CELL(0.666 ns) = 6.891 ns; Loc. = LCFF_X26_Y7_N25; Fanout = 1; REG Node = 'KDI'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDiv[3]~clkctrl KDI } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 40.28 % ) " "Info: Total cell delay = 2.776 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.115 ns ( 59.72 % ) " "Info: Total interconnect delay = 4.115 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.891 ns" { CLK clkDiv[3] clkDiv[3]~clkctrl KDI } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.891 ns" { CLK {} CLK~combout {} clkDiv[3] {} clkDiv[3]~clkctrl {} KDI {} } { 0.000ns 0.000ns 1.372ns 1.842ns 0.901ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.751 ns" { CLK clkDiv[3] KCI KCI~clkctrl shiftRegSig1[10] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.751 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} shiftRegSig1[10] {} } { 0.000ns 0.000ns 1.372ns 1.475ns 2.257ns 0.901ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.891 ns" { CLK clkDiv[3] clkDiv[3]~clkctrl KDI } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.891 ns" { CLK {} CLK~combout {} clkDiv[3] {} clkDiv[3]~clkctrl {} KDI {} } { 0.000ns 0.000ns 1.372ns 1.842ns 0.901ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.907 ns - Shortest register register " "Info: - Shortest register to register delay is 0.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KDI 1 REG LCFF_X26_Y7_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N25; Fanout = 1; REG Node = 'KDI'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KDI } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.460 ns) 0.907 ns shiftRegSig1\[10\] 2 REG LCFF_X26_Y7_N5 1 " "Info: 2: + IC(0.447 ns) + CELL(0.460 ns) = 0.907 ns; Loc. = LCFF_X26_Y7_N5; Fanout = 1; REG Node = 'shiftRegSig1\[10\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { KDI shiftRegSig1[10] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 50.72 % ) " "Info: Total cell delay = 0.460 ns ( 50.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.447 ns ( 49.28 % ) " "Info: Total interconnect delay = 0.447 ns ( 49.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { KDI shiftRegSig1[10] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.907 ns" { KDI {} shiftRegSig1[10] {} } { 0.000ns 0.447ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.751 ns" { CLK clkDiv[3] KCI KCI~clkctrl shiftRegSig1[10] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.751 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} shiftRegSig1[10] {} } { 0.000ns 0.000ns 1.372ns 1.475ns 2.257ns 0.901ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.891 ns" { CLK clkDiv[3] clkDiv[3]~clkctrl KDI } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.891 ns" { CLK {} CLK~combout {} clkDiv[3] {} clkDiv[3]~clkctrl {} KDI {} } { 0.000ns 0.000ns 1.372ns 1.842ns 0.901ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { KDI shiftRegSig1[10] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.907 ns" { KDI {} shiftRegSig1[10] {} } { 0.000ns 0.447ns } { 0.000ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DFF1 KD CLK 1.870 ns register " "Info: tsu for register \"DFF1\" (data pin = \"KD\", clock pin = \"CLK\") is 1.870 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.801 ns + Longest pin register " "Info: + Longest pin to register delay is 8.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns KD 1 PIN PIN_10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_10; Fanout = 1; PIN Node = 'KD'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KD } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.512 ns) + CELL(0.206 ns) 8.693 ns DFF1~feeder 2 COMB LCCOMB_X26_Y7_N20 1 " "Info: 2: + IC(7.512 ns) + CELL(0.206 ns) = 8.693 ns; Loc. = LCCOMB_X26_Y7_N20; Fanout = 1; COMB Node = 'DFF1~feeder'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.718 ns" { KD DFF1~feeder } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.801 ns DFF1 3 REG LCFF_X26_Y7_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.801 ns; Loc. = LCFF_X26_Y7_N21; Fanout = 1; REG Node = 'DFF1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { DFF1~feeder DFF1 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.289 ns ( 14.65 % ) " "Info: Total cell delay = 1.289 ns ( 14.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.512 ns ( 85.35 % ) " "Info: Total interconnect delay = 7.512 ns ( 85.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.801 ns" { KD DFF1~feeder DFF1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.801 ns" { KD {} KD~combout {} DFF1~feeder {} DFF1 {} } { 0.000ns 0.000ns 7.512ns 0.000ns } { 0.000ns 0.975ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.891 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 6.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.970 ns) 3.482 ns clkDiv\[3\] 2 REG LCFF_X6_Y8_N13 4 " "Info: 2: + IC(1.372 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = LCFF_X6_Y8_N13; Fanout = 4; REG Node = 'clkDiv\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { CLK clkDiv[3] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.000 ns) 5.324 ns clkDiv\[3\]~clkctrl 3 COMB CLKCTRL_G0 3 " "Info: 3: + IC(1.842 ns) + CELL(0.000 ns) = 5.324 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'clkDiv\[3\]~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { clkDiv[3] clkDiv[3]~clkctrl } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.666 ns) 6.891 ns DFF1 4 REG LCFF_X26_Y7_N21 1 " "Info: 4: + IC(0.901 ns) + CELL(0.666 ns) = 6.891 ns; Loc. = LCFF_X26_Y7_N21; Fanout = 1; REG Node = 'DFF1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clkDiv[3]~clkctrl DFF1 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 40.28 % ) " "Info: Total cell delay = 2.776 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.115 ns ( 59.72 % ) " "Info: Total interconnect delay = 4.115 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.891 ns" { CLK clkDiv[3] clkDiv[3]~clkctrl DFF1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.891 ns" { CLK {} CLK~combout {} clkDiv[3] {} clkDiv[3]~clkctrl {} DFF1 {} } { 0.000ns 0.000ns 1.372ns 1.842ns 0.901ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.801 ns" { KD DFF1~feeder DFF1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.801 ns" { KD {} KD~combout {} DFF1~feeder {} DFF1 {} } { 0.000ns 0.000ns 7.512ns 0.000ns } { 0.000ns 0.975ns 0.206ns 0.108ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.891 ns" { CLK clkDiv[3] clkDiv[3]~clkctrl DFF1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.891 ns" { CLK {} CLK~combout {} clkDiv[3] {} clkDiv[3]~clkctrl {} DFF1 {} } { 0.000ns 0.000ns 1.372ns 1.842ns 0.901ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK sseg\[3\] WaitReg\[1\] 25.019 ns register " "Info: tco from clock \"CLK\" to destination pin \"sseg\[3\]\" through register \"WaitReg\[1\]\" is 25.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.750 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.970 ns) 3.482 ns clkDiv\[3\] 2 REG LCFF_X6_Y8_N13 4 " "Info: 2: + IC(1.372 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = LCFF_X6_Y8_N13; Fanout = 4; REG Node = 'clkDiv\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { CLK clkDiv[3] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.970 ns) 5.927 ns KCI 3 REG LCFF_X9_Y12_N5 1 " "Info: 3: + IC(1.475 ns) + CELL(0.970 ns) = 5.927 ns; Loc. = LCFF_X9_Y12_N5; Fanout = 1; REG Node = 'KCI'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { clkDiv[3] KCI } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.257 ns) + CELL(0.000 ns) 8.184 ns KCI~clkctrl 4 COMB CLKCTRL_G1 29 " "Info: 4: + IC(2.257 ns) + CELL(0.000 ns) = 8.184 ns; Loc. = CLKCTRL_G1; Fanout = 29; COMB Node = 'KCI~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { KCI KCI~clkctrl } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 9.750 ns WaitReg\[1\] 5 REG LCFF_X25_Y7_N15 1 " "Info: 5: + IC(0.900 ns) + CELL(0.666 ns) = 9.750 ns; Loc. = LCFF_X25_Y7_N15; Fanout = 1; REG Node = 'WaitReg\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { KCI~clkctrl WaitReg[1] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 38.42 % ) " "Info: Total cell delay = 3.746 ns ( 38.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.004 ns ( 61.58 % ) " "Info: Total interconnect delay = 6.004 ns ( 61.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.750 ns" { CLK clkDiv[3] KCI KCI~clkctrl WaitReg[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.750 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} WaitReg[1] {} } { 0.000ns 0.000ns 1.372ns 1.475ns 2.257ns 0.900ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.965 ns + Longest register pin " "Info: + Longest register to pin delay is 14.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WaitReg\[1\] 1 REG LCFF_X25_Y7_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N15; Fanout = 1; REG Node = 'WaitReg\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { WaitReg[1] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.624 ns) 1.071 ns MUXOUT\[1\]~2 2 COMB LCCOMB_X25_Y7_N16 20 " "Info: 2: + IC(0.447 ns) + CELL(0.624 ns) = 1.071 ns; Loc. = LCCOMB_X25_Y7_N16; Fanout = 20; COMB Node = 'MUXOUT\[1\]~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { WaitReg[1] MUXOUT[1]~2 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.342 ns) + CELL(0.651 ns) 4.064 ns sseg~98 3 COMB LCCOMB_X14_Y8_N18 2 " "Info: 3: + IC(2.342 ns) + CELL(0.651 ns) = 4.064 ns; Loc. = LCCOMB_X14_Y8_N18; Fanout = 2; COMB Node = 'sseg~98'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { MUXOUT[1]~2 sseg~98 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.647 ns) 5.779 ns sseg~99 4 COMB LCCOMB_X12_Y8_N0 3 " "Info: 4: + IC(1.068 ns) + CELL(0.647 ns) = 5.779 ns; Loc. = LCCOMB_X12_Y8_N0; Fanout = 3; COMB Node = 'sseg~99'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { sseg~98 sseg~99 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.646 ns) 7.875 ns sseg~110 5 COMB LCCOMB_X7_Y8_N12 1 " "Info: 5: + IC(1.450 ns) + CELL(0.646 ns) = 7.875 ns; Loc. = LCCOMB_X7_Y8_N12; Fanout = 1; COMB Node = 'sseg~110'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { sseg~99 sseg~110 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.651 ns) 9.938 ns sseg~111 6 COMB LCCOMB_X12_Y8_N10 1 " "Info: 6: + IC(1.412 ns) + CELL(0.651 ns) = 9.938 ns; Loc. = LCCOMB_X12_Y8_N10; Fanout = 1; COMB Node = 'sseg~111'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { sseg~110 sseg~111 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.741 ns) + CELL(3.286 ns) 14.965 ns sseg\[3\] 7 PIN PIN_67 0 " "Info: 7: + IC(1.741 ns) + CELL(3.286 ns) = 14.965 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'sseg\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.027 ns" { sseg~111 sseg[3] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.505 ns ( 43.47 % ) " "Info: Total cell delay = 6.505 ns ( 43.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.460 ns ( 56.53 % ) " "Info: Total interconnect delay = 8.460 ns ( 56.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.965 ns" { WaitReg[1] MUXOUT[1]~2 sseg~98 sseg~99 sseg~110 sseg~111 sseg[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.965 ns" { WaitReg[1] {} MUXOUT[1]~2 {} sseg~98 {} sseg~99 {} sseg~110 {} sseg~111 {} sseg[3] {} } { 0.000ns 0.447ns 2.342ns 1.068ns 1.450ns 1.412ns 1.741ns } { 0.000ns 0.624ns 0.651ns 0.647ns 0.646ns 0.651ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.750 ns" { CLK clkDiv[3] KCI KCI~clkctrl WaitReg[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.750 ns" { CLK {} CLK~combout {} clkDiv[3] {} KCI {} KCI~clkctrl {} WaitReg[1] {} } { 0.000ns 0.000ns 1.372ns 1.475ns 2.257ns 0.900ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.965 ns" { WaitReg[1] MUXOUT[1]~2 sseg~98 sseg~99 sseg~110 sseg~111 sseg[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.965 ns" { WaitReg[1] {} MUXOUT[1]~2 {} sseg~98 {} sseg~99 {} sseg~110 {} sseg~111 {} sseg[3] {} } { 0.000ns 0.447ns 2.342ns 1.068ns 1.450ns 1.412ns 1.741ns } { 0.000ns 0.624ns 0.651ns 0.647ns 0.646ns 0.651ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DFF2 KC CLK -0.692 ns register " "Info: th for register \"DFF2\" (data pin = \"KC\", clock pin = \"CLK\") is -0.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.886 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 6.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.970 ns) 3.482 ns clkDiv\[3\] 2 REG LCFF_X6_Y8_N13 4 " "Info: 2: + IC(1.372 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = LCFF_X6_Y8_N13; Fanout = 4; REG Node = 'clkDiv\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { CLK clkDiv[3] } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.000 ns) 5.324 ns clkDiv\[3\]~clkctrl 3 COMB CLKCTRL_G0 3 " "Info: 3: + IC(1.842 ns) + CELL(0.000 ns) = 5.324 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'clkDiv\[3\]~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { clkDiv[3] clkDiv[3]~clkctrl } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 6.886 ns DFF2 4 REG LCFF_X9_Y12_N19 1 " "Info: 4: + IC(0.896 ns) + CELL(0.666 ns) = 6.886 ns; Loc. = LCFF_X9_Y12_N19; Fanout = 1; REG Node = 'DFF2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clkDiv[3]~clkctrl DFF2 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 40.31 % ) " "Info: Total cell delay = 2.776 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.110 ns ( 59.69 % ) " "Info: Total interconnect delay = 4.110 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.886 ns" { CLK clkDiv[3] clkDiv[3]~clkctrl DFF2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.886 ns" { CLK {} CLK~combout {} clkDiv[3] {} clkDiv[3]~clkctrl {} DFF2 {} } { 0.000ns 0.000ns 1.372ns 1.842ns 0.896ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.884 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns KC 1 PIN PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'KC'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KC } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.565 ns) + CELL(0.206 ns) 7.776 ns DFF2~feeder 2 COMB LCCOMB_X9_Y12_N18 1 " "Info: 2: + IC(6.565 ns) + CELL(0.206 ns) = 7.776 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 1; COMB Node = 'DFF2~feeder'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.771 ns" { KC DFF2~feeder } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.884 ns DFF2 3 REG LCFF_X9_Y12_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.884 ns; Loc. = LCFF_X9_Y12_N19; Fanout = 1; REG Node = 'DFF2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { DFF2~feeder DFF2 } "NODE_NAME" } } { "ps2_1.vhd" "" { Text "E:/ep2c8q208/demo8-ps2/ps2_1.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.319 ns ( 16.73 % ) " "Info: Total cell delay = 1.319 ns ( 16.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.565 ns ( 83.27 % ) " "Info: Total interconnect delay = 6.565 ns ( 83.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.884 ns" { KC DFF2~feeder DFF2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.884 ns" { KC {} KC~combout {} DFF2~feeder {} DFF2 {} } { 0.000ns 0.000ns 6.565ns 0.000ns } { 0.000ns 1.005ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.886 ns" { CLK clkDiv[3] clkDiv[3]~clkctrl DFF2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.886 ns" { CLK {} CLK~combout {} clkDiv[3] {} clkDiv[3]~clkctrl {} DFF2 {} } { 0.000ns 0.000ns 1.372ns 1.842ns 0.896ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.884 ns" { KC DFF2~feeder DFF2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.884 ns" { KC {} KC~combout {} DFF2~feeder {} DFF2 {} } { 0.000ns 0.000ns 6.565ns 0.000ns } { 0.000ns 1.005ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 23:43:16 2010 " "Info: Processing ended: Mon Aug 30 23:43:16 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
