// Seed: 2174091946
module module_0 (
    input wand id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output tri1 id_7,
    input tri0 id_8,
    input wire id_9,
    output supply0 id_10
);
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input wire id_2,
    output wire id_3,
    output wor id_4,
    output wor id_5,
    output supply0 id_6,
    input supply0 id_7,
    input tri id_8,
    input wire id_9,
    input tri id_10,
    input tri0 id_11,
    input tri id_12,
    input wor id_13
    , id_22,
    input logic id_14,
    output logic id_15,
    output tri1 id_16,
    input supply1 id_17,
    input supply1 id_18,
    input wire id_19,
    input tri0 id_20
);
  wire id_23;
  wire id_24;
  assign id_1 = id_22[1||1];
  logic id_25, id_26, id_27, id_28, id_29, id_30;
  wire id_31, id_32, id_33, id_34;
  module_0(
      id_19, id_19, id_20, id_17, id_3, id_8, id_11, id_4, id_20, id_17, id_5
  );
  assign id_15 = id_26;
  always id_26 <= id_14;
endmodule
