# SETTINGS ./simusched ej7/lote7.tsk 3 1 2 SchedRR 10 10 5
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 0 -1 2
CPU 1  0 0
CPU 1  1 1
CPU 1 -1 2
CPU 2  0 0
CPU 2  1 1
CPU 2 -1 2
LOAD 3  2
CPU 3  0 0
CPU 3  1 1
# CONTEXT CPU 2 3
BLOCK 4  0
CPU 4  0 0
CPU 4  1 1
CPU 4  2 2
LOAD 5  3
BLOCK 5  0
UNBLOCK 5  0
# CONTEXT CPU 0 5
CPU 5  1 1
CPU 5  2 2
CPU 6  3 0
CPU 6  1 1
CPU 6  2 2
LOAD 7  4
CPU 7  3 0
CPU 7  1 1
CPU 7  2 2
BLOCK 8  3
# CONTEXT CPU 0 8
CPU 8  1 1
CPU 8  2 2
UNBLOCK 9  3
CPU 9  0 0
CPU 9  1 1
# CONTEXT CPU 2 9
LOAD 10  5
CPU 10  0 0
CPU 10  1 1
CPU 10  4 2
CPU 11  0 0
# CONTEXT CPU 1 11
CPU 11  4 2
CPU 12  0 0
# CONTEXT CPU 1 12
CPU 12  4 2
CPU 13  0 0
# CONTEXT CPU 1 13
CPU 13  4 2
CPU 14  0 0
CPU 14  3 1
CPU 14  4 2
BLOCK 15  0
BLOCK 15  3
BLOCK 15  4
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
UNBLOCK 16  0
UNBLOCK 16  3
UNBLOCK 16  4
# CONTEXT CPU 0 16
CPU 16  5 1
# CONTEXT CPU 2 16
# CONTEXT CPU 0 17
CPU 17  5 1
# CONTEXT CPU 2 17
CPU 18  2 0
CPU 18  5 1
CPU 18  1 2
BLOCK 19  5
BLOCK 19  1
CPU 19  2 0
# CONTEXT CPU 1 19
# CONTEXT CPU 2 19
UNBLOCK 20  1
UNBLOCK 20  5
CPU 20  2 0
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
CPU 21  2 0
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
CPU 22  2 0
CPU 22  0 1
CPU 22  3 2
CPU 23  2 0
CPU 23  0 1
CPU 23  3 2
CPU 24  2 0
CPU 24  0 1
CPU 24  3 2
BLOCK 25  0
CPU 25  2 0
# CONTEXT CPU 1 25
CPU 25  3 2
UNBLOCK 26  0
CPU 26  2 0
# CONTEXT CPU 1 26
CPU 26  3 2
CPU 27  2 0
# CONTEXT CPU 1 27
# CONTEXT CPU 2 27
# CONTEXT CPU 0 28
CPU 28  4 1
# CONTEXT CPU 2 28
BLOCK 29  4
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
# CONTEXT CPU 2 29
UNBLOCK 30  4
# CONTEXT CPU 0 30
CPU 30  0 1
CPU 30  5 2
CPU 31  1 0
CPU 31  0 1
CPU 31  5 2
BLOCK 32  1
BLOCK 32  5
# CONTEXT CPU 0 32
CPU 32  0 1
# CONTEXT CPU 2 32
UNBLOCK 33  1
UNBLOCK 33  5
# CONTEXT CPU 0 33
CPU 33  0 1
# CONTEXT CPU 2 33
# CONTEXT CPU 0 34
CPU 34  0 1
# CONTEXT CPU 2 34
CPU 35  3 0
CPU 35  0 1
CPU 35  2 2
CPU 36  3 0
CPU 36  0 1
CPU 36  2 2
BLOCK 37  3
# CONTEXT CPU 0 37
CPU 37  0 1
CPU 37  2 2
UNBLOCK 38  3
# CONTEXT CPU 0 38
CPU 38  0 1
CPU 38  2 2
# CONTEXT CPU 0 39
CPU 39  0 1
CPU 39  2 2
CPU 40  4 0
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
CPU 41  4 0
# CONTEXT CPU 1 41
CPU 41  5 2
BLOCK 42  4
# CONTEXT CPU 0 42
# CONTEXT CPU 1 42
CPU 42  5 2
BLOCK 43  5
UNBLOCK 43  4
CPU 43  3 0
CPU 43  1 1
# CONTEXT CPU 2 43
UNBLOCK 44  5
CPU 44  3 0
CPU 44  1 1
# CONTEXT CPU 2 44
BLOCK 45  3
# CONTEXT CPU 0 45
CPU 45  1 1
# CONTEXT CPU 2 45
UNBLOCK 46  3
# CONTEXT CPU 0 46
CPU 46  1 1
CPU 46  0 2
BLOCK 47  1
# CONTEXT CPU 0 47
# CONTEXT CPU 1 47
CPU 47  0 2
UNBLOCK 48  1
CPU 48  2 0
# CONTEXT CPU 1 48
CPU 48  0 2
CPU 49  2 0
# CONTEXT CPU 1 49
CPU 49  0 2
EXIT 50  0 2
CPU 50  2 0
CPU 50  4 1
# CONTEXT CPU 2 50
CPU 51  2 0
CPU 51  4 1
CPU 51  5 2
CPU 52  2 0
CPU 52  4 1
CPU 52  5 2
BLOCK 53  5
CPU 53  2 0
CPU 53  4 1
# CONTEXT CPU 2 53
EXIT 54  2 0
UNBLOCK 54  5
# CONTEXT CPU 0 54
CPU 54  4 1
# CONTEXT CPU 2 54
BLOCK 55  4
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
# CONTEXT CPU 2 55
UNBLOCK 56  4
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
CPU 56  3 2
BLOCK 57  3
CPU 57  1 0
# CONTEXT CPU 1 57
# CONTEXT CPU 2 57
UNBLOCK 58  3
CPU 58  1 0
CPU 58  5 1
# CONTEXT CPU 2 58
BLOCK 59  1
# CONTEXT CPU 0 59
CPU 59  5 1
# CONTEXT CPU 2 59
BLOCK 60  5
UNBLOCK 60  1
# CONTEXT CPU 0 60
# CONTEXT CPU 1 60
CPU 60  4 2
UNBLOCK 61  5
# CONTEXT CPU 0 61
# CONTEXT CPU 1 61
CPU 61  4 2
CPU 62  3 0
# CONTEXT CPU 1 62
CPU 62  4 2
BLOCK 63  3
# CONTEXT CPU 0 63
CPU 63  1 1
CPU 63  4 2
BLOCK 64  1
UNBLOCK 64  3
# CONTEXT CPU 0 64
# CONTEXT CPU 1 64
CPU 64  4 2
UNBLOCK 65  1
# CONTEXT CPU 0 65
# CONTEXT CPU 1 65
# CONTEXT CPU 2 65
CPU 66  5 0
# CONTEXT CPU 1 66
# CONTEXT CPU 2 66
CPU 67  5 0
CPU 67  3 1
# CONTEXT CPU 2 67
CPU 68  5 0
CPU 68  3 1
CPU 68  1 2
BLOCK 69  3
CPU 69  5 0
# CONTEXT CPU 1 69
CPU 69  1 2
UNBLOCK 70  3
CPU 70  5 0
# CONTEXT CPU 1 70
CPU 70  1 2
BLOCK 71  1
CPU 71  5 0
# CONTEXT CPU 1 71
# CONTEXT CPU 2 71
UNBLOCK 72  1
CPU 72  5 0
CPU 72  4 1
# CONTEXT CPU 2 72
BLOCK 73  5
# CONTEXT CPU 0 73
CPU 73  4 1
# CONTEXT CPU 2 73
UNBLOCK 74  5
# CONTEXT CPU 0 74
CPU 74  4 1
CPU 74  3 2
# CONTEXT CPU 0 75
CPU 75  4 1
CPU 75  3 2
BLOCK 76  3
CPU 76  1 0
CPU 76  4 1
# CONTEXT CPU 2 76
UNBLOCK 77  3
CPU 77  1 0
CPU 77  4 1
# CONTEXT CPU 2 77
BLOCK 78  4
CPU 78  1 0
# CONTEXT CPU 1 78
# CONTEXT CPU 2 78
BLOCK 79  1
UNBLOCK 79  4
# CONTEXT CPU 0 79
# CONTEXT CPU 1 79
CPU 79  5 2
BLOCK 80  5
UNBLOCK 80  1
# CONTEXT CPU 0 80
# CONTEXT CPU 1 80
# CONTEXT CPU 2 80
UNBLOCK 81  5
# CONTEXT CPU 0 81
CPU 81  3 1
# CONTEXT CPU 2 81
BLOCK 82  3
CPU 82  4 0
# CONTEXT CPU 1 82
# CONTEXT CPU 2 82
UNBLOCK 83  3
CPU 83  4 0
# CONTEXT CPU 1 83
CPU 83  1 2
EXIT 84  4 0
EXIT 84  1 2
# CONTEXT CPU 0 84
# CONTEXT CPU 1 84
CPU 84 -1 2
# CONTEXT CPU 0 85
CPU 85  5 1
CPU 85 -1 2
BLOCK 86  5
# CONTEXT CPU 0 86
CPU 86  5 1
CPU 86 -1 2
BLOCK 87  5
UNBLOCK 87  5
CPU 87  3 0
CPU 87  5 1
CPU 87 -1 2
CPU 88  3 0
CPU 88  5 1
CPU 88 -1 2
CPU 89  3 0
CPU 89  5 1
CPU 89 -1 2
BLOCK 90  5
CPU 90  3 0
CPU 90  5 1
CPU 90 -1 2
BLOCK 91  3
BLOCK 91  5
UNBLOCK 91  5
CPU 91  3 0
CPU 91  5 1
CPU 91 -1 2
BLOCK 92  3
UNBLOCK 92  3
CPU 92  3 0
CPU 92  5 1
CPU 92 -1 2
CPU 93  3 0
CPU 93  5 1
CPU 93 -1 2
EXIT 94  5 1
CPU 94  3 0
CPU 94 -1 1
CPU 94 -1 2
EXIT 95  3 0
CPU 95 -1 0
CPU 95 -1 1
CPU 95 -1 2
