
NHK2024_ADC_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005888  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08005a68  08005a68  00015a68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005aec  08005aec  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08005aec  08005aec  00015aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005af4  08005af4  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005af4  08005af4  00015af4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005af8  08005af8  00015af8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08005afc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  20000068  08005b64  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d8  08005b64  000202d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010cc9  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022d0  00000000  00000000  00030da4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e40  00000000  00000000  00033078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ae6  00000000  00000000  00033eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000279c3  00000000  00000000  0003499e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010682  00000000  00000000  0005c361  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00101a93  00000000  00000000  0006c9e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004378  00000000  00000000  0016e478  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001727f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005a50 	.word	0x08005a50

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08005a50 	.word	0x08005a50

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b970 	b.w	80005b8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	460f      	mov	r7, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4694      	mov	ip, r2
 8000304:	d965      	bls.n	80003d2 <__udivmoddi4+0xe2>
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	b143      	cbz	r3, 800031e <__udivmoddi4+0x2e>
 800030c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000310:	f1c3 0220 	rsb	r2, r3, #32
 8000314:	409f      	lsls	r7, r3
 8000316:	fa20 f202 	lsr.w	r2, r0, r2
 800031a:	4317      	orrs	r7, r2
 800031c:	409c      	lsls	r4, r3
 800031e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000322:	fa1f f58c 	uxth.w	r5, ip
 8000326:	fbb7 f1fe 	udiv	r1, r7, lr
 800032a:	0c22      	lsrs	r2, r4, #16
 800032c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000334:	fb01 f005 	mul.w	r0, r1, r5
 8000338:	4290      	cmp	r0, r2
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x62>
 800033c:	eb1c 0202 	adds.w	r2, ip, r2
 8000340:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000344:	f080 811c 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000348:	4290      	cmp	r0, r2
 800034a:	f240 8119 	bls.w	8000580 <__udivmoddi4+0x290>
 800034e:	3902      	subs	r1, #2
 8000350:	4462      	add	r2, ip
 8000352:	1a12      	subs	r2, r2, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	fb00 f505 	mul.w	r5, r0, r5
 8000366:	42a5      	cmp	r5, r4
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x90>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x294>
 8000376:	42a5      	cmp	r5, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x294>
 800037c:	4464      	add	r4, ip
 800037e:	3802      	subs	r0, #2
 8000380:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	2100      	movs	r1, #0
 8000388:	b11e      	cbz	r6, 8000392 <__udivmoddi4+0xa2>
 800038a:	40dc      	lsrs	r4, r3
 800038c:	2300      	movs	r3, #0
 800038e:	e9c6 4300 	strd	r4, r3, [r6]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0xbc>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80ed 	beq.w	800057a <__udivmoddi4+0x28a>
 80003a0:	2100      	movs	r1, #0
 80003a2:	e9c6 0500 	strd	r0, r5, [r6]
 80003a6:	4608      	mov	r0, r1
 80003a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ac:	fab3 f183 	clz	r1, r3
 80003b0:	2900      	cmp	r1, #0
 80003b2:	d149      	bne.n	8000448 <__udivmoddi4+0x158>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	d302      	bcc.n	80003be <__udivmoddi4+0xce>
 80003b8:	4282      	cmp	r2, r0
 80003ba:	f200 80f8 	bhi.w	80005ae <__udivmoddi4+0x2be>
 80003be:	1a84      	subs	r4, r0, r2
 80003c0:	eb65 0203 	sbc.w	r2, r5, r3
 80003c4:	2001      	movs	r0, #1
 80003c6:	4617      	mov	r7, r2
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d0e2      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	e9c6 4700 	strd	r4, r7, [r6]
 80003d0:	e7df      	b.n	8000392 <__udivmoddi4+0xa2>
 80003d2:	b902      	cbnz	r2, 80003d6 <__udivmoddi4+0xe6>
 80003d4:	deff      	udf	#255	; 0xff
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f040 8090 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e0:	1a8a      	subs	r2, r1, r2
 80003e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e6:	fa1f fe8c 	uxth.w	lr, ip
 80003ea:	2101      	movs	r1, #1
 80003ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80003f0:	fb07 2015 	mls	r0, r7, r5, r2
 80003f4:	0c22      	lsrs	r2, r4, #16
 80003f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003fa:	fb0e f005 	mul.w	r0, lr, r5
 80003fe:	4290      	cmp	r0, r2
 8000400:	d908      	bls.n	8000414 <__udivmoddi4+0x124>
 8000402:	eb1c 0202 	adds.w	r2, ip, r2
 8000406:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4290      	cmp	r0, r2
 800040e:	f200 80cb 	bhi.w	80005a8 <__udivmoddi4+0x2b8>
 8000412:	4645      	mov	r5, r8
 8000414:	1a12      	subs	r2, r2, r0
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb2 f0f7 	udiv	r0, r2, r7
 800041c:	fb07 2210 	mls	r2, r7, r0, r2
 8000420:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000424:	fb0e fe00 	mul.w	lr, lr, r0
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x14e>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x14c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f200 80bb 	bhi.w	80005b2 <__udivmoddi4+0x2c2>
 800043c:	4610      	mov	r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x98>
 8000448:	f1c1 0720 	rsb	r7, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000452:	ea4c 0c03 	orr.w	ip, ip, r3
 8000456:	fa05 f401 	lsl.w	r4, r5, r1
 800045a:	fa20 f307 	lsr.w	r3, r0, r7
 800045e:	40fd      	lsrs	r5, r7
 8000460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000464:	4323      	orrs	r3, r4
 8000466:	fbb5 f8f9 	udiv	r8, r5, r9
 800046a:	fa1f fe8c 	uxth.w	lr, ip
 800046e:	fb09 5518 	mls	r5, r9, r8, r5
 8000472:	0c1c      	lsrs	r4, r3, #16
 8000474:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000478:	fb08 f50e 	mul.w	r5, r8, lr
 800047c:	42a5      	cmp	r5, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	fa00 f001 	lsl.w	r0, r0, r1
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000490:	f080 8088 	bcs.w	80005a4 <__udivmoddi4+0x2b4>
 8000494:	42a5      	cmp	r5, r4
 8000496:	f240 8085 	bls.w	80005a4 <__udivmoddi4+0x2b4>
 800049a:	f1a8 0802 	sub.w	r8, r8, #2
 800049e:	4464      	add	r4, ip
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	b29d      	uxth	r5, r3
 80004a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004c0:	d26c      	bcs.n	800059c <__udivmoddi4+0x2ac>
 80004c2:	45a6      	cmp	lr, r4
 80004c4:	d96a      	bls.n	800059c <__udivmoddi4+0x2ac>
 80004c6:	3b02      	subs	r3, #2
 80004c8:	4464      	add	r4, ip
 80004ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ce:	fba3 9502 	umull	r9, r5, r3, r2
 80004d2:	eba4 040e 	sub.w	r4, r4, lr
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	46c8      	mov	r8, r9
 80004da:	46ae      	mov	lr, r5
 80004dc:	d356      	bcc.n	800058c <__udivmoddi4+0x29c>
 80004de:	d053      	beq.n	8000588 <__udivmoddi4+0x298>
 80004e0:	b156      	cbz	r6, 80004f8 <__udivmoddi4+0x208>
 80004e2:	ebb0 0208 	subs.w	r2, r0, r8
 80004e6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ea:	fa04 f707 	lsl.w	r7, r4, r7
 80004ee:	40ca      	lsrs	r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	4317      	orrs	r7, r2
 80004f4:	e9c6 7400 	strd	r7, r4, [r6]
 80004f8:	4618      	mov	r0, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000500:	f1c3 0120 	rsb	r1, r3, #32
 8000504:	fa02 fc03 	lsl.w	ip, r2, r3
 8000508:	fa20 f201 	lsr.w	r2, r0, r1
 800050c:	fa25 f101 	lsr.w	r1, r5, r1
 8000510:	409d      	lsls	r5, r3
 8000512:	432a      	orrs	r2, r5
 8000514:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000518:	fa1f fe8c 	uxth.w	lr, ip
 800051c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000520:	fb07 1510 	mls	r5, r7, r0, r1
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800052a:	fb00 f50e 	mul.w	r5, r0, lr
 800052e:	428d      	cmp	r5, r1
 8000530:	fa04 f403 	lsl.w	r4, r4, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x258>
 8000536:	eb1c 0101 	adds.w	r1, ip, r1
 800053a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800053e:	d22f      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000540:	428d      	cmp	r5, r1
 8000542:	d92d      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000544:	3802      	subs	r0, #2
 8000546:	4461      	add	r1, ip
 8000548:	1b49      	subs	r1, r1, r5
 800054a:	b292      	uxth	r2, r2
 800054c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000550:	fb07 1115 	mls	r1, r7, r5, r1
 8000554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000558:	fb05 f10e 	mul.w	r1, r5, lr
 800055c:	4291      	cmp	r1, r2
 800055e:	d908      	bls.n	8000572 <__udivmoddi4+0x282>
 8000560:	eb1c 0202 	adds.w	r2, ip, r2
 8000564:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000568:	d216      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 800056a:	4291      	cmp	r1, r2
 800056c:	d914      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800056e:	3d02      	subs	r5, #2
 8000570:	4462      	add	r2, ip
 8000572:	1a52      	subs	r2, r2, r1
 8000574:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000578:	e738      	b.n	80003ec <__udivmoddi4+0xfc>
 800057a:	4631      	mov	r1, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e708      	b.n	8000392 <__udivmoddi4+0xa2>
 8000580:	4639      	mov	r1, r7
 8000582:	e6e6      	b.n	8000352 <__udivmoddi4+0x62>
 8000584:	4610      	mov	r0, r2
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x90>
 8000588:	4548      	cmp	r0, r9
 800058a:	d2a9      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 800058c:	ebb9 0802 	subs.w	r8, r9, r2
 8000590:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000594:	3b01      	subs	r3, #1
 8000596:	e7a3      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000598:	4645      	mov	r5, r8
 800059a:	e7ea      	b.n	8000572 <__udivmoddi4+0x282>
 800059c:	462b      	mov	r3, r5
 800059e:	e794      	b.n	80004ca <__udivmoddi4+0x1da>
 80005a0:	4640      	mov	r0, r8
 80005a2:	e7d1      	b.n	8000548 <__udivmoddi4+0x258>
 80005a4:	46d0      	mov	r8, sl
 80005a6:	e77b      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a8:	3d02      	subs	r5, #2
 80005aa:	4462      	add	r2, ip
 80005ac:	e732      	b.n	8000414 <__udivmoddi4+0x124>
 80005ae:	4608      	mov	r0, r1
 80005b0:	e70a      	b.n	80003c8 <__udivmoddi4+0xd8>
 80005b2:	4464      	add	r4, ip
 80005b4:	3802      	subs	r0, #2
 80005b6:	e742      	b.n	800043e <__udivmoddi4+0x14e>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&hlpuart1,(uint8_t *)ptr,len,8);
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	b29a      	uxth	r2, r3
 80005cc:	2308      	movs	r3, #8
 80005ce:	68b9      	ldr	r1, [r7, #8]
 80005d0:	4803      	ldr	r0, [pc, #12]	; (80005e0 <_write+0x24>)
 80005d2:	f003 fc01 	bl	8003dd8 <HAL_UART_Transmit>
    return len;
 80005d6:	687b      	ldr	r3, [r7, #4]
}
 80005d8:	4618      	mov	r0, r3
 80005da:	3710      	adds	r7, #16
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	200000f0 	.word	0x200000f0

080005e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ea:	f000 fb0a 	bl	8000c02 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ee:	f000 f82b 	bl	8000648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f2:	f000 f92b 	bl	800084c <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80005f6:	f000 f8df 	bl	80007b8 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 80005fa:	f000 f865 	bl	80006c8 <MX_ADC1_Init>
//  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)&result, 1);
//  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
  int val;   //AD変換後の数値を入れる
  while (1)
  {
    HAL_ADC_Start(&hadc1);
 80005fe:	480f      	ldr	r0, [pc, #60]	; (800063c <main+0x58>)
 8000600:	f000 ffc8 	bl	8001594 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000604:	2164      	movs	r1, #100	; 0x64
 8000606:	480d      	ldr	r0, [pc, #52]	; (800063c <main+0x58>)
 8000608:	f001 f8dc 	bl	80017c4 <HAL_ADC_PollForConversion>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d10c      	bne.n	800062c <main+0x48>
		HAL_ADC_Stop(&hadc1);
 8000612:	480a      	ldr	r0, [pc, #40]	; (800063c <main+0x58>)
 8000614:	f001 f8a2 	bl	800175c <HAL_ADC_Stop>
		val = HAL_ADC_GetValue(&hadc1);
 8000618:	4808      	ldr	r0, [pc, #32]	; (800063c <main+0x58>)
 800061a:	f001 f9d9 	bl	80019d0 <HAL_ADC_GetValue>
 800061e:	4603      	mov	r3, r0
 8000620:	607b      	str	r3, [r7, #4]
		printf("%d\r\n", val);
 8000622:	6879      	ldr	r1, [r7, #4]
 8000624:	4806      	ldr	r0, [pc, #24]	; (8000640 <main+0x5c>)
 8000626:	f004 fb45 	bl	8004cb4 <iprintf>
 800062a:	e002      	b.n	8000632 <main+0x4e>
		//ADC変換終了を待機
	} else {
		printf("error\r\n");
 800062c:	4805      	ldr	r0, [pc, #20]	; (8000644 <main+0x60>)
 800062e:	f004 fba7 	bl	8004d80 <puts>
	}

	HAL_Delay(100);
 8000632:	2064      	movs	r0, #100	; 0x64
 8000634:	f000 fb56 	bl	8000ce4 <HAL_Delay>
    HAL_ADC_Start(&hadc1);
 8000638:	e7e1      	b.n	80005fe <main+0x1a>
 800063a:	bf00      	nop
 800063c:	20000084 	.word	0x20000084
 8000640:	08005a68 	.word	0x08005a68
 8000644:	08005a70 	.word	0x08005a70

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b094      	sub	sp, #80	; 0x50
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	f107 0318 	add.w	r3, r7, #24
 8000652:	2238      	movs	r2, #56	; 0x38
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f004 fb9a 	bl	8004d90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065c:	1d3b      	adds	r3, r7, #4
 800065e:	2200      	movs	r2, #0
 8000660:	601a      	str	r2, [r3, #0]
 8000662:	605a      	str	r2, [r3, #4]
 8000664:	609a      	str	r2, [r3, #8]
 8000666:	60da      	str	r2, [r3, #12]
 8000668:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800066a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800066e:	f002 fb43 	bl	8002cf8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000672:	2302      	movs	r3, #2
 8000674:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000676:	f44f 7380 	mov.w	r3, #256	; 0x100
 800067a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800067c:	2340      	movs	r3, #64	; 0x40
 800067e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000680:	2300      	movs	r3, #0
 8000682:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000684:	f107 0318 	add.w	r3, r7, #24
 8000688:	4618      	mov	r0, r3
 800068a:	f002 fbd9 	bl	8002e40 <HAL_RCC_OscConfig>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000694:	f000 f8f2 	bl	800087c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000698:	230f      	movs	r3, #15
 800069a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800069c:	2301      	movs	r3, #1
 800069e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006a0:	2300      	movs	r3, #0
 80006a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006a4:	2300      	movs	r3, #0
 80006a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006a8:	2300      	movs	r3, #0
 80006aa:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006ac:	1d3b      	adds	r3, r7, #4
 80006ae:	2100      	movs	r1, #0
 80006b0:	4618      	mov	r0, r3
 80006b2:	f002 fed7 	bl	8003464 <HAL_RCC_ClockConfig>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80006bc:	f000 f8de 	bl	800087c <Error_Handler>
  }
}
 80006c0:	bf00      	nop
 80006c2:	3750      	adds	r7, #80	; 0x50
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b08c      	sub	sp, #48	; 0x30
 80006cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
 80006d6:	605a      	str	r2, [r3, #4]
 80006d8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80006da:	1d3b      	adds	r3, r7, #4
 80006dc:	2220      	movs	r2, #32
 80006de:	2100      	movs	r1, #0
 80006e0:	4618      	mov	r0, r3
 80006e2:	f004 fb55 	bl	8004d90 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006e6:	4b32      	ldr	r3, [pc, #200]	; (80007b0 <MX_ADC1_Init+0xe8>)
 80006e8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80006ec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80006ee:	4b30      	ldr	r3, [pc, #192]	; (80007b0 <MX_ADC1_Init+0xe8>)
 80006f0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80006f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006f6:	4b2e      	ldr	r3, [pc, #184]	; (80007b0 <MX_ADC1_Init+0xe8>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006fc:	4b2c      	ldr	r3, [pc, #176]	; (80007b0 <MX_ADC1_Init+0xe8>)
 80006fe:	2200      	movs	r2, #0
 8000700:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000702:	4b2b      	ldr	r3, [pc, #172]	; (80007b0 <MX_ADC1_Init+0xe8>)
 8000704:	2200      	movs	r2, #0
 8000706:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000708:	4b29      	ldr	r3, [pc, #164]	; (80007b0 <MX_ADC1_Init+0xe8>)
 800070a:	2200      	movs	r2, #0
 800070c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800070e:	4b28      	ldr	r3, [pc, #160]	; (80007b0 <MX_ADC1_Init+0xe8>)
 8000710:	2204      	movs	r2, #4
 8000712:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000714:	4b26      	ldr	r3, [pc, #152]	; (80007b0 <MX_ADC1_Init+0xe8>)
 8000716:	2200      	movs	r2, #0
 8000718:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800071a:	4b25      	ldr	r3, [pc, #148]	; (80007b0 <MX_ADC1_Init+0xe8>)
 800071c:	2200      	movs	r2, #0
 800071e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000720:	4b23      	ldr	r3, [pc, #140]	; (80007b0 <MX_ADC1_Init+0xe8>)
 8000722:	2201      	movs	r2, #1
 8000724:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000726:	4b22      	ldr	r3, [pc, #136]	; (80007b0 <MX_ADC1_Init+0xe8>)
 8000728:	2200      	movs	r2, #0
 800072a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800072e:	4b20      	ldr	r3, [pc, #128]	; (80007b0 <MX_ADC1_Init+0xe8>)
 8000730:	2200      	movs	r2, #0
 8000732:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000734:	4b1e      	ldr	r3, [pc, #120]	; (80007b0 <MX_ADC1_Init+0xe8>)
 8000736:	2200      	movs	r2, #0
 8000738:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800073a:	4b1d      	ldr	r3, [pc, #116]	; (80007b0 <MX_ADC1_Init+0xe8>)
 800073c:	2200      	movs	r2, #0
 800073e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000742:	4b1b      	ldr	r3, [pc, #108]	; (80007b0 <MX_ADC1_Init+0xe8>)
 8000744:	2200      	movs	r2, #0
 8000746:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000748:	4b19      	ldr	r3, [pc, #100]	; (80007b0 <MX_ADC1_Init+0xe8>)
 800074a:	2200      	movs	r2, #0
 800074c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000750:	4817      	ldr	r0, [pc, #92]	; (80007b0 <MX_ADC1_Init+0xe8>)
 8000752:	f000 fd63 	bl	800121c <HAL_ADC_Init>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800075c:	f000 f88e 	bl	800087c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000760:	2300      	movs	r3, #0
 8000762:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000764:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000768:	4619      	mov	r1, r3
 800076a:	4811      	ldr	r0, [pc, #68]	; (80007b0 <MX_ADC1_Init+0xe8>)
 800076c:	f001 ff56 	bl	800261c <HAL_ADCEx_MultiModeConfigChannel>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000776:	f000 f881 	bl	800087c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800077a:	4b0e      	ldr	r3, [pc, #56]	; (80007b4 <MX_ADC1_Init+0xec>)
 800077c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800077e:	2306      	movs	r3, #6
 8000780:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000782:	2300      	movs	r3, #0
 8000784:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000786:	237f      	movs	r3, #127	; 0x7f
 8000788:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800078a:	2304      	movs	r3, #4
 800078c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800078e:	2300      	movs	r3, #0
 8000790:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000792:	1d3b      	adds	r3, r7, #4
 8000794:	4619      	mov	r1, r3
 8000796:	4806      	ldr	r0, [pc, #24]	; (80007b0 <MX_ADC1_Init+0xe8>)
 8000798:	f001 f928 	bl	80019ec <HAL_ADC_ConfigChannel>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80007a2:	f000 f86b 	bl	800087c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007a6:	bf00      	nop
 80007a8:	3730      	adds	r7, #48	; 0x30
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	20000084 	.word	0x20000084
 80007b4:	04300002 	.word	0x04300002

080007b8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80007bc:	4b21      	ldr	r3, [pc, #132]	; (8000844 <MX_LPUART1_UART_Init+0x8c>)
 80007be:	4a22      	ldr	r2, [pc, #136]	; (8000848 <MX_LPUART1_UART_Init+0x90>)
 80007c0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80007c2:	4b20      	ldr	r3, [pc, #128]	; (8000844 <MX_LPUART1_UART_Init+0x8c>)
 80007c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007c8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007ca:	4b1e      	ldr	r3, [pc, #120]	; (8000844 <MX_LPUART1_UART_Init+0x8c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80007d0:	4b1c      	ldr	r3, [pc, #112]	; (8000844 <MX_LPUART1_UART_Init+0x8c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80007d6:	4b1b      	ldr	r3, [pc, #108]	; (8000844 <MX_LPUART1_UART_Init+0x8c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80007dc:	4b19      	ldr	r3, [pc, #100]	; (8000844 <MX_LPUART1_UART_Init+0x8c>)
 80007de:	220c      	movs	r2, #12
 80007e0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007e2:	4b18      	ldr	r3, [pc, #96]	; (8000844 <MX_LPUART1_UART_Init+0x8c>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007e8:	4b16      	ldr	r3, [pc, #88]	; (8000844 <MX_LPUART1_UART_Init+0x8c>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007ee:	4b15      	ldr	r3, [pc, #84]	; (8000844 <MX_LPUART1_UART_Init+0x8c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007f4:	4b13      	ldr	r3, [pc, #76]	; (8000844 <MX_LPUART1_UART_Init+0x8c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80007fa:	4812      	ldr	r0, [pc, #72]	; (8000844 <MX_LPUART1_UART_Init+0x8c>)
 80007fc:	f003 fa9c 	bl	8003d38 <HAL_UART_Init>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000806:	f000 f839 	bl	800087c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800080a:	2100      	movs	r1, #0
 800080c:	480d      	ldr	r0, [pc, #52]	; (8000844 <MX_LPUART1_UART_Init+0x8c>)
 800080e:	f004 f8c5 	bl	800499c <HAL_UARTEx_SetTxFifoThreshold>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000818:	f000 f830 	bl	800087c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800081c:	2100      	movs	r1, #0
 800081e:	4809      	ldr	r0, [pc, #36]	; (8000844 <MX_LPUART1_UART_Init+0x8c>)
 8000820:	f004 f8fa 	bl	8004a18 <HAL_UARTEx_SetRxFifoThreshold>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800082a:	f000 f827 	bl	800087c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800082e:	4805      	ldr	r0, [pc, #20]	; (8000844 <MX_LPUART1_UART_Init+0x8c>)
 8000830:	f004 f87b 	bl	800492a <HAL_UARTEx_DisableFifoMode>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800083a:	f000 f81f 	bl	800087c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	200000f0 	.word	0x200000f0
 8000848:	40008000 	.word	0x40008000

0800084c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000852:	4b09      	ldr	r3, [pc, #36]	; (8000878 <MX_GPIO_Init+0x2c>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000856:	4a08      	ldr	r2, [pc, #32]	; (8000878 <MX_GPIO_Init+0x2c>)
 8000858:	f043 0301 	orr.w	r3, r3, #1
 800085c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800085e:	4b06      	ldr	r3, [pc, #24]	; (8000878 <MX_GPIO_Init+0x2c>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000862:	f003 0301 	and.w	r3, r3, #1
 8000866:	607b      	str	r3, [r7, #4]
 8000868:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800086a:	bf00      	nop
 800086c:	370c      	adds	r7, #12
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	40021000 	.word	0x40021000

0800087c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000880:	b672      	cpsid	i
}
 8000882:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000884:	e7fe      	b.n	8000884 <Error_Handler+0x8>
	...

08000888 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800088e:	4b0f      	ldr	r3, [pc, #60]	; (80008cc <HAL_MspInit+0x44>)
 8000890:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000892:	4a0e      	ldr	r2, [pc, #56]	; (80008cc <HAL_MspInit+0x44>)
 8000894:	f043 0301 	orr.w	r3, r3, #1
 8000898:	6613      	str	r3, [r2, #96]	; 0x60
 800089a:	4b0c      	ldr	r3, [pc, #48]	; (80008cc <HAL_MspInit+0x44>)
 800089c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008a6:	4b09      	ldr	r3, [pc, #36]	; (80008cc <HAL_MspInit+0x44>)
 80008a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008aa:	4a08      	ldr	r2, [pc, #32]	; (80008cc <HAL_MspInit+0x44>)
 80008ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008b0:	6593      	str	r3, [r2, #88]	; 0x58
 80008b2:	4b06      	ldr	r3, [pc, #24]	; (80008cc <HAL_MspInit+0x44>)
 80008b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ba:	603b      	str	r3, [r7, #0]
 80008bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008be:	bf00      	nop
 80008c0:	370c      	adds	r7, #12
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	40021000 	.word	0x40021000

080008d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b09e      	sub	sp, #120	; 0x78
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
 80008e4:	60da      	str	r2, [r3, #12]
 80008e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008e8:	f107 0310 	add.w	r3, r7, #16
 80008ec:	2254      	movs	r2, #84	; 0x54
 80008ee:	2100      	movs	r1, #0
 80008f0:	4618      	mov	r0, r3
 80008f2:	f004 fa4d 	bl	8004d90 <memset>
  if(hadc->Instance==ADC1)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80008fe:	d134      	bne.n	800096a <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000900:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000904:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000906:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800090a:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800090c:	f107 0310 	add.w	r3, r7, #16
 8000910:	4618      	mov	r0, r3
 8000912:	f002 ffc3 	bl	800389c <HAL_RCCEx_PeriphCLKConfig>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800091c:	f7ff ffae 	bl	800087c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000920:	4b14      	ldr	r3, [pc, #80]	; (8000974 <HAL_ADC_MspInit+0xa4>)
 8000922:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000924:	4a13      	ldr	r2, [pc, #76]	; (8000974 <HAL_ADC_MspInit+0xa4>)
 8000926:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800092a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800092c:	4b11      	ldr	r3, [pc, #68]	; (8000974 <HAL_ADC_MspInit+0xa4>)
 800092e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000930:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000934:	60fb      	str	r3, [r7, #12]
 8000936:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000938:	4b0e      	ldr	r3, [pc, #56]	; (8000974 <HAL_ADC_MspInit+0xa4>)
 800093a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800093c:	4a0d      	ldr	r2, [pc, #52]	; (8000974 <HAL_ADC_MspInit+0xa4>)
 800093e:	f043 0301 	orr.w	r3, r3, #1
 8000942:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000944:	4b0b      	ldr	r3, [pc, #44]	; (8000974 <HAL_ADC_MspInit+0xa4>)
 8000946:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000948:	f003 0301 	and.w	r3, r3, #1
 800094c:	60bb      	str	r3, [r7, #8]
 800094e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000950:	2301      	movs	r3, #1
 8000952:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000954:	2303      	movs	r3, #3
 8000956:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000958:	2300      	movs	r3, #0
 800095a:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000960:	4619      	mov	r1, r3
 8000962:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000966:	f002 f845 	bl	80029f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800096a:	bf00      	nop
 800096c:	3778      	adds	r7, #120	; 0x78
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	40021000 	.word	0x40021000

08000978 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b09e      	sub	sp, #120	; 0x78
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000980:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000984:	2200      	movs	r2, #0
 8000986:	601a      	str	r2, [r3, #0]
 8000988:	605a      	str	r2, [r3, #4]
 800098a:	609a      	str	r2, [r3, #8]
 800098c:	60da      	str	r2, [r3, #12]
 800098e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000990:	f107 0310 	add.w	r3, r7, #16
 8000994:	2254      	movs	r2, #84	; 0x54
 8000996:	2100      	movs	r1, #0
 8000998:	4618      	mov	r0, r3
 800099a:	f004 f9f9 	bl	8004d90 <memset>
  if(huart->Instance==LPUART1)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	4a1f      	ldr	r2, [pc, #124]	; (8000a20 <HAL_UART_MspInit+0xa8>)
 80009a4:	4293      	cmp	r3, r2
 80009a6:	d136      	bne.n	8000a16 <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80009a8:	2320      	movs	r3, #32
 80009aa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80009ac:	2300      	movs	r3, #0
 80009ae:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009b0:	f107 0310 	add.w	r3, r7, #16
 80009b4:	4618      	mov	r0, r3
 80009b6:	f002 ff71 	bl	800389c <HAL_RCCEx_PeriphCLKConfig>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80009c0:	f7ff ff5c 	bl	800087c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80009c4:	4b17      	ldr	r3, [pc, #92]	; (8000a24 <HAL_UART_MspInit+0xac>)
 80009c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80009c8:	4a16      	ldr	r2, [pc, #88]	; (8000a24 <HAL_UART_MspInit+0xac>)
 80009ca:	f043 0301 	orr.w	r3, r3, #1
 80009ce:	65d3      	str	r3, [r2, #92]	; 0x5c
 80009d0:	4b14      	ldr	r3, [pc, #80]	; (8000a24 <HAL_UART_MspInit+0xac>)
 80009d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80009d4:	f003 0301 	and.w	r3, r3, #1
 80009d8:	60fb      	str	r3, [r7, #12]
 80009da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009dc:	4b11      	ldr	r3, [pc, #68]	; (8000a24 <HAL_UART_MspInit+0xac>)
 80009de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009e0:	4a10      	ldr	r2, [pc, #64]	; (8000a24 <HAL_UART_MspInit+0xac>)
 80009e2:	f043 0301 	orr.w	r3, r3, #1
 80009e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009e8:	4b0e      	ldr	r3, [pc, #56]	; (8000a24 <HAL_UART_MspInit+0xac>)
 80009ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ec:	f003 0301 	and.w	r3, r3, #1
 80009f0:	60bb      	str	r3, [r7, #8]
 80009f2:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009f4:	230c      	movs	r3, #12
 80009f6:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f8:	2302      	movs	r3, #2
 80009fa:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fc:	2300      	movs	r3, #0
 80009fe:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a00:	2300      	movs	r3, #0
 8000a02:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000a04:	230c      	movs	r3, #12
 8000a06:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a08:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a12:	f001 ffef 	bl	80029f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000a16:	bf00      	nop
 8000a18:	3778      	adds	r7, #120	; 0x78
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40008000 	.word	0x40008000
 8000a24:	40021000 	.word	0x40021000

08000a28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a2c:	e7fe      	b.n	8000a2c <NMI_Handler+0x4>

08000a2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a32:	e7fe      	b.n	8000a32 <HardFault_Handler+0x4>

08000a34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a38:	e7fe      	b.n	8000a38 <MemManage_Handler+0x4>

08000a3a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a3a:	b480      	push	{r7}
 8000a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a3e:	e7fe      	b.n	8000a3e <BusFault_Handler+0x4>

08000a40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a44:	e7fe      	b.n	8000a44 <UsageFault_Handler+0x4>

08000a46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a46:	b480      	push	{r7}
 8000a48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a4a:	bf00      	nop
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr

08000a54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a58:	bf00      	nop
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr

08000a62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a62:	b480      	push	{r7}
 8000a64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a66:	bf00      	nop
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a74:	f000 f918 	bl	8000ca8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a78:	bf00      	nop
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b086      	sub	sp, #24
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	60f8      	str	r0, [r7, #12]
 8000a84:	60b9      	str	r1, [r7, #8]
 8000a86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a88:	2300      	movs	r3, #0
 8000a8a:	617b      	str	r3, [r7, #20]
 8000a8c:	e00a      	b.n	8000aa4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a8e:	f3af 8000 	nop.w
 8000a92:	4601      	mov	r1, r0
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	1c5a      	adds	r2, r3, #1
 8000a98:	60ba      	str	r2, [r7, #8]
 8000a9a:	b2ca      	uxtb	r2, r1
 8000a9c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a9e:	697b      	ldr	r3, [r7, #20]
 8000aa0:	3301      	adds	r3, #1
 8000aa2:	617b      	str	r3, [r7, #20]
 8000aa4:	697a      	ldr	r2, [r7, #20]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	429a      	cmp	r2, r3
 8000aaa:	dbf0      	blt.n	8000a8e <_read+0x12>
  }

  return len;
 8000aac:	687b      	ldr	r3, [r7, #4]
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3718      	adds	r7, #24
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}

08000ab6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000ab6:	b480      	push	{r7}
 8000ab8:	b083      	sub	sp, #12
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000abe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	370c      	adds	r7, #12
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr

08000ace <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	b083      	sub	sp, #12
 8000ad2:	af00      	add	r7, sp, #0
 8000ad4:	6078      	str	r0, [r7, #4]
 8000ad6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ade:	605a      	str	r2, [r3, #4]
  return 0;
 8000ae0:	2300      	movs	r3, #0
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	370c      	adds	r7, #12
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr

08000aee <_isatty>:

int _isatty(int file)
{
 8000aee:	b480      	push	{r7}
 8000af0:	b083      	sub	sp, #12
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000af6:	2301      	movs	r3, #1
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	370c      	adds	r7, #12
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr

08000b04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b085      	sub	sp, #20
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	60f8      	str	r0, [r7, #12]
 8000b0c:	60b9      	str	r1, [r7, #8]
 8000b0e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b10:	2300      	movs	r3, #0
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3714      	adds	r7, #20
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
	...

08000b20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b086      	sub	sp, #24
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b28:	4a14      	ldr	r2, [pc, #80]	; (8000b7c <_sbrk+0x5c>)
 8000b2a:	4b15      	ldr	r3, [pc, #84]	; (8000b80 <_sbrk+0x60>)
 8000b2c:	1ad3      	subs	r3, r2, r3
 8000b2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b34:	4b13      	ldr	r3, [pc, #76]	; (8000b84 <_sbrk+0x64>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d102      	bne.n	8000b42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b3c:	4b11      	ldr	r3, [pc, #68]	; (8000b84 <_sbrk+0x64>)
 8000b3e:	4a12      	ldr	r2, [pc, #72]	; (8000b88 <_sbrk+0x68>)
 8000b40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b42:	4b10      	ldr	r3, [pc, #64]	; (8000b84 <_sbrk+0x64>)
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4413      	add	r3, r2
 8000b4a:	693a      	ldr	r2, [r7, #16]
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	d207      	bcs.n	8000b60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b50:	f004 f926 	bl	8004da0 <__errno>
 8000b54:	4603      	mov	r3, r0
 8000b56:	220c      	movs	r2, #12
 8000b58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b5e:	e009      	b.n	8000b74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b60:	4b08      	ldr	r3, [pc, #32]	; (8000b84 <_sbrk+0x64>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b66:	4b07      	ldr	r3, [pc, #28]	; (8000b84 <_sbrk+0x64>)
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4413      	add	r3, r2
 8000b6e:	4a05      	ldr	r2, [pc, #20]	; (8000b84 <_sbrk+0x64>)
 8000b70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b72:	68fb      	ldr	r3, [r7, #12]
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	3718      	adds	r7, #24
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	20020000 	.word	0x20020000
 8000b80:	00000400 	.word	0x00000400
 8000b84:	20000184 	.word	0x20000184
 8000b88:	200002d8 	.word	0x200002d8

08000b8c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000b90:	4b06      	ldr	r3, [pc, #24]	; (8000bac <SystemInit+0x20>)
 8000b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b96:	4a05      	ldr	r2, [pc, #20]	; (8000bac <SystemInit+0x20>)
 8000b98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	e000ed00 	.word	0xe000ed00

08000bb0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bb0:	480d      	ldr	r0, [pc, #52]	; (8000be8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bb2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bb4:	f7ff ffea 	bl	8000b8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bb8:	480c      	ldr	r0, [pc, #48]	; (8000bec <LoopForever+0x6>)
  ldr r1, =_edata
 8000bba:	490d      	ldr	r1, [pc, #52]	; (8000bf0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bbc:	4a0d      	ldr	r2, [pc, #52]	; (8000bf4 <LoopForever+0xe>)
  movs r3, #0
 8000bbe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000bc0:	e002      	b.n	8000bc8 <LoopCopyDataInit>

08000bc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bc6:	3304      	adds	r3, #4

08000bc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bcc:	d3f9      	bcc.n	8000bc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bce:	4a0a      	ldr	r2, [pc, #40]	; (8000bf8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bd0:	4c0a      	ldr	r4, [pc, #40]	; (8000bfc <LoopForever+0x16>)
  movs r3, #0
 8000bd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bd4:	e001      	b.n	8000bda <LoopFillZerobss>

08000bd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bd8:	3204      	adds	r2, #4

08000bda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bdc:	d3fb      	bcc.n	8000bd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bde:	f004 f8e5 	bl	8004dac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000be2:	f7ff fcff 	bl	80005e4 <main>

08000be6 <LoopForever>:

LoopForever:
    b LoopForever
 8000be6:	e7fe      	b.n	8000be6 <LoopForever>
  ldr   r0, =_estack
 8000be8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bf0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000bf4:	08005afc 	.word	0x08005afc
  ldr r2, =_sbss
 8000bf8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000bfc:	200002d8 	.word	0x200002d8

08000c00 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c00:	e7fe      	b.n	8000c00 <ADC1_2_IRQHandler>

08000c02 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c02:	b580      	push	{r7, lr}
 8000c04:	b082      	sub	sp, #8
 8000c06:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c0c:	2003      	movs	r0, #3
 8000c0e:	f001 febf 	bl	8002990 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c12:	200f      	movs	r0, #15
 8000c14:	f000 f80e 	bl	8000c34 <HAL_InitTick>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d002      	beq.n	8000c24 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	71fb      	strb	r3, [r7, #7]
 8000c22:	e001      	b.n	8000c28 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c24:	f7ff fe30 	bl	8000888 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c28:	79fb      	ldrb	r3, [r7, #7]

}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
	...

08000c34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000c40:	4b16      	ldr	r3, [pc, #88]	; (8000c9c <HAL_InitTick+0x68>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d022      	beq.n	8000c8e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000c48:	4b15      	ldr	r3, [pc, #84]	; (8000ca0 <HAL_InitTick+0x6c>)
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	4b13      	ldr	r3, [pc, #76]	; (8000c9c <HAL_InitTick+0x68>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000c54:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f001 febc 	bl	80029da <HAL_SYSTICK_Config>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d10f      	bne.n	8000c88 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2b0f      	cmp	r3, #15
 8000c6c:	d809      	bhi.n	8000c82 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	6879      	ldr	r1, [r7, #4]
 8000c72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c76:	f001 fe96 	bl	80029a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c7a:	4a0a      	ldr	r2, [pc, #40]	; (8000ca4 <HAL_InitTick+0x70>)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	6013      	str	r3, [r2, #0]
 8000c80:	e007      	b.n	8000c92 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
 8000c84:	73fb      	strb	r3, [r7, #15]
 8000c86:	e004      	b.n	8000c92 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	73fb      	strb	r3, [r7, #15]
 8000c8c:	e001      	b.n	8000c92 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3710      	adds	r7, #16
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20000008 	.word	0x20000008
 8000ca0:	20000000 	.word	0x20000000
 8000ca4:	20000004 	.word	0x20000004

08000ca8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cac:	4b05      	ldr	r3, [pc, #20]	; (8000cc4 <HAL_IncTick+0x1c>)
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	4b05      	ldr	r3, [pc, #20]	; (8000cc8 <HAL_IncTick+0x20>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	4a03      	ldr	r2, [pc, #12]	; (8000cc4 <HAL_IncTick+0x1c>)
 8000cb8:	6013      	str	r3, [r2, #0]
}
 8000cba:	bf00      	nop
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr
 8000cc4:	20000188 	.word	0x20000188
 8000cc8:	20000008 	.word	0x20000008

08000ccc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  return uwTick;
 8000cd0:	4b03      	ldr	r3, [pc, #12]	; (8000ce0 <HAL_GetTick+0x14>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	20000188 	.word	0x20000188

08000ce4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b084      	sub	sp, #16
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cec:	f7ff ffee 	bl	8000ccc <HAL_GetTick>
 8000cf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000cfc:	d004      	beq.n	8000d08 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cfe:	4b09      	ldr	r3, [pc, #36]	; (8000d24 <HAL_Delay+0x40>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	68fa      	ldr	r2, [r7, #12]
 8000d04:	4413      	add	r3, r2
 8000d06:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d08:	bf00      	nop
 8000d0a:	f7ff ffdf 	bl	8000ccc <HAL_GetTick>
 8000d0e:	4602      	mov	r2, r0
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	1ad3      	subs	r3, r2, r3
 8000d14:	68fa      	ldr	r2, [r7, #12]
 8000d16:	429a      	cmp	r2, r3
 8000d18:	d8f7      	bhi.n	8000d0a <HAL_Delay+0x26>
  {
  }
}
 8000d1a:	bf00      	nop
 8000d1c:	bf00      	nop
 8000d1e:	3710      	adds	r7, #16
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	20000008 	.word	0x20000008

08000d28 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	689b      	ldr	r3, [r3, #8]
 8000d36:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	431a      	orrs	r2, r3
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	609a      	str	r2, [r3, #8]
}
 8000d42:	bf00      	nop
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr

08000d4e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000d4e:	b480      	push	{r7}
 8000d50:	b083      	sub	sp, #12
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	6078      	str	r0, [r7, #4]
 8000d56:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	689b      	ldr	r3, [r3, #8]
 8000d5c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	431a      	orrs	r2, r3
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	609a      	str	r2, [r3, #8]
}
 8000d68:	bf00      	nop
 8000d6a:	370c      	adds	r7, #12
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr

08000d74 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr

08000d90 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b087      	sub	sp, #28
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	60f8      	str	r0, [r7, #12]
 8000d98:	60b9      	str	r1, [r7, #8]
 8000d9a:	607a      	str	r2, [r7, #4]
 8000d9c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	3360      	adds	r3, #96	; 0x60
 8000da2:	461a      	mov	r2, r3
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	4413      	add	r3, r2
 8000daa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	4b08      	ldr	r3, [pc, #32]	; (8000dd4 <LL_ADC_SetOffset+0x44>)
 8000db2:	4013      	ands	r3, r2
 8000db4:	687a      	ldr	r2, [r7, #4]
 8000db6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8000dba:	683a      	ldr	r2, [r7, #0]
 8000dbc:	430a      	orrs	r2, r1
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000dc8:	bf00      	nop
 8000dca:	371c      	adds	r7, #28
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	03fff000 	.word	0x03fff000

08000dd8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	3360      	adds	r3, #96	; 0x60
 8000de6:	461a      	mov	r2, r3
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	4413      	add	r3, r2
 8000dee:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3714      	adds	r7, #20
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr

08000e04 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b087      	sub	sp, #28
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	3360      	adds	r3, #96	; 0x60
 8000e14:	461a      	mov	r2, r3
 8000e16:	68bb      	ldr	r3, [r7, #8]
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	4413      	add	r3, r2
 8000e1c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	431a      	orrs	r2, r3
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000e2e:	bf00      	nop
 8000e30:	371c      	adds	r7, #28
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr

08000e3a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8000e3a:	b480      	push	{r7}
 8000e3c:	b087      	sub	sp, #28
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	60f8      	str	r0, [r7, #12]
 8000e42:	60b9      	str	r1, [r7, #8]
 8000e44:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	3360      	adds	r3, #96	; 0x60
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	4413      	add	r3, r2
 8000e52:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	431a      	orrs	r2, r3
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8000e64:	bf00      	nop
 8000e66:	371c      	adds	r7, #28
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr

08000e70 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b087      	sub	sp, #28
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	60f8      	str	r0, [r7, #12]
 8000e78:	60b9      	str	r1, [r7, #8]
 8000e7a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	3360      	adds	r3, #96	; 0x60
 8000e80:	461a      	mov	r2, r3
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	009b      	lsls	r3, r3, #2
 8000e86:	4413      	add	r3, r2
 8000e88:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	431a      	orrs	r2, r3
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8000e9a:	bf00      	nop
 8000e9c:	371c      	adds	r7, #28
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	b083      	sub	sp, #12
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
 8000eae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	695b      	ldr	r3, [r3, #20]
 8000eb4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	431a      	orrs	r2, r3
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	615a      	str	r2, [r3, #20]
}
 8000ec0:	bf00      	nop
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr

08000ecc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	68db      	ldr	r3, [r3, #12]
 8000ed8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d101      	bne.n	8000ee4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	e000      	b.n	8000ee6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000ee4:	2300      	movs	r3, #0
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	b087      	sub	sp, #28
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	60f8      	str	r0, [r7, #12]
 8000efa:	60b9      	str	r1, [r7, #8]
 8000efc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	3330      	adds	r3, #48	; 0x30
 8000f02:	461a      	mov	r2, r3
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	0a1b      	lsrs	r3, r3, #8
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	f003 030c 	and.w	r3, r3, #12
 8000f0e:	4413      	add	r3, r2
 8000f10:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	68bb      	ldr	r3, [r7, #8]
 8000f18:	f003 031f 	and.w	r3, r3, #31
 8000f1c:	211f      	movs	r1, #31
 8000f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f22:	43db      	mvns	r3, r3
 8000f24:	401a      	ands	r2, r3
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	0e9b      	lsrs	r3, r3, #26
 8000f2a:	f003 011f 	and.w	r1, r3, #31
 8000f2e:	68bb      	ldr	r3, [r7, #8]
 8000f30:	f003 031f 	and.w	r3, r3, #31
 8000f34:	fa01 f303 	lsl.w	r3, r1, r3
 8000f38:	431a      	orrs	r2, r3
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000f3e:	bf00      	nop
 8000f40:	371c      	adds	r7, #28
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	b087      	sub	sp, #28
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	60f8      	str	r0, [r7, #12]
 8000f52:	60b9      	str	r1, [r7, #8]
 8000f54:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	3314      	adds	r3, #20
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	0e5b      	lsrs	r3, r3, #25
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	f003 0304 	and.w	r3, r3, #4
 8000f66:	4413      	add	r3, r2
 8000f68:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	0d1b      	lsrs	r3, r3, #20
 8000f72:	f003 031f 	and.w	r3, r3, #31
 8000f76:	2107      	movs	r1, #7
 8000f78:	fa01 f303 	lsl.w	r3, r1, r3
 8000f7c:	43db      	mvns	r3, r3
 8000f7e:	401a      	ands	r2, r3
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	0d1b      	lsrs	r3, r3, #20
 8000f84:	f003 031f 	and.w	r3, r3, #31
 8000f88:	6879      	ldr	r1, [r7, #4]
 8000f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f8e:	431a      	orrs	r2, r3
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000f94:	bf00      	nop
 8000f96:	371c      	adds	r7, #28
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	60b9      	str	r1, [r7, #8]
 8000faa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000fb2:	68bb      	ldr	r3, [r7, #8]
 8000fb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000fb8:	43db      	mvns	r3, r3
 8000fba:	401a      	ands	r2, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	f003 0318 	and.w	r3, r3, #24
 8000fc2:	4908      	ldr	r1, [pc, #32]	; (8000fe4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000fc4:	40d9      	lsrs	r1, r3
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	400b      	ands	r3, r1
 8000fca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000fce:	431a      	orrs	r2, r3
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000fd6:	bf00      	nop
 8000fd8:	3714      	adds	r7, #20
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	0007ffff 	.word	0x0007ffff

08000fe8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	689b      	ldr	r3, [r3, #8]
 8000ff4:	f003 031f 	and.w	r3, r3, #31
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr

08001004 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	689b      	ldr	r3, [r3, #8]
 8001010:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001014:	4618      	mov	r0, r3
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr

08001020 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001030:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001034:	687a      	ldr	r2, [r7, #4]
 8001036:	6093      	str	r3, [r2, #8]
}
 8001038:	bf00      	nop
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr

08001044 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001054:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001058:	d101      	bne.n	800105e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800105a:	2301      	movs	r3, #1
 800105c:	e000      	b.n	8001060 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800105e:	2300      	movs	r3, #0
}
 8001060:	4618      	mov	r0, r3
 8001062:	370c      	adds	r7, #12
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr

0800106c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800107c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001080:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001088:	bf00      	nop
 800108a:	370c      	adds	r7, #12
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr

08001094 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	689b      	ldr	r3, [r3, #8]
 80010a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80010a8:	d101      	bne.n	80010ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80010aa:	2301      	movs	r3, #1
 80010ac:	e000      	b.n	80010b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80010ae:	2300      	movs	r3, #0
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	689b      	ldr	r3, [r3, #8]
 80010c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80010cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010d0:	f043 0201 	orr.w	r2, r3, #1
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80010d8:	bf00      	nop
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80010f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010f8:	f043 0202 	orr.w	r2, r3, #2
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001100:	bf00      	nop
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	689b      	ldr	r3, [r3, #8]
 8001118:	f003 0301 	and.w	r3, r3, #1
 800111c:	2b01      	cmp	r3, #1
 800111e:	d101      	bne.n	8001124 <LL_ADC_IsEnabled+0x18>
 8001120:	2301      	movs	r3, #1
 8001122:	e000      	b.n	8001126 <LL_ADC_IsEnabled+0x1a>
 8001124:	2300      	movs	r3, #0
}
 8001126:	4618      	mov	r0, r3
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr

08001132 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001132:	b480      	push	{r7}
 8001134:	b083      	sub	sp, #12
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	689b      	ldr	r3, [r3, #8]
 800113e:	f003 0302 	and.w	r3, r3, #2
 8001142:	2b02      	cmp	r3, #2
 8001144:	d101      	bne.n	800114a <LL_ADC_IsDisableOngoing+0x18>
 8001146:	2301      	movs	r3, #1
 8001148:	e000      	b.n	800114c <LL_ADC_IsDisableOngoing+0x1a>
 800114a:	2300      	movs	r3, #0
}
 800114c:	4618      	mov	r0, r3
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr

08001158 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001168:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800116c:	f043 0204 	orr.w	r2, r3, #4
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001190:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001194:	f043 0210 	orr.w	r2, r3, #16
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	f003 0304 	and.w	r3, r3, #4
 80011b8:	2b04      	cmp	r3, #4
 80011ba:	d101      	bne.n	80011c0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80011bc:	2301      	movs	r3, #1
 80011be:	e000      	b.n	80011c2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80011c0:	2300      	movs	r3, #0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr

080011ce <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80011ce:	b480      	push	{r7}
 80011d0:	b083      	sub	sp, #12
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80011de:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80011e2:	f043 0220 	orr.w	r2, r3, #32
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80011ea:	bf00      	nop
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	f003 0308 	and.w	r3, r3, #8
 8001206:	2b08      	cmp	r3, #8
 8001208:	d101      	bne.n	800120e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800120a:	2301      	movs	r3, #1
 800120c:	e000      	b.n	8001210 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800121c:	b590      	push	{r4, r7, lr}
 800121e:	b089      	sub	sp, #36	; 0x24
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001224:	2300      	movs	r3, #0
 8001226:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001228:	2300      	movs	r3, #0
 800122a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d101      	bne.n	8001236 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e1a9      	b.n	800158a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	695b      	ldr	r3, [r3, #20]
 800123a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001240:	2b00      	cmp	r3, #0
 8001242:	d109      	bne.n	8001258 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f7ff fb43 	bl	80008d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2200      	movs	r2, #0
 800124e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2200      	movs	r2, #0
 8001254:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff fef1 	bl	8001044 <LL_ADC_IsDeepPowerDownEnabled>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d004      	beq.n	8001272 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff fed7 	bl	8001020 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff ff0c 	bl	8001094 <LL_ADC_IsInternalRegulatorEnabled>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d115      	bne.n	80012ae <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff fef0 	bl	800106c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800128c:	4b9c      	ldr	r3, [pc, #624]	; (8001500 <HAL_ADC_Init+0x2e4>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	099b      	lsrs	r3, r3, #6
 8001292:	4a9c      	ldr	r2, [pc, #624]	; (8001504 <HAL_ADC_Init+0x2e8>)
 8001294:	fba2 2303 	umull	r2, r3, r2, r3
 8001298:	099b      	lsrs	r3, r3, #6
 800129a:	3301      	adds	r3, #1
 800129c:	005b      	lsls	r3, r3, #1
 800129e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80012a0:	e002      	b.n	80012a8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	3b01      	subs	r3, #1
 80012a6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d1f9      	bne.n	80012a2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff feee 	bl	8001094 <LL_ADC_IsInternalRegulatorEnabled>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d10d      	bne.n	80012da <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012c2:	f043 0210 	orr.w	r2, r3, #16
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012ce:	f043 0201 	orr.w	r2, r3, #1
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff ff62 	bl	80011a8 <LL_ADC_REG_IsConversionOngoing>
 80012e4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012ea:	f003 0310 	and.w	r3, r3, #16
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	f040 8142 	bne.w	8001578 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	f040 813e 	bne.w	8001578 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001300:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001304:	f043 0202 	orr.w	r2, r3, #2
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff fefb 	bl	800110c <LL_ADC_IsEnabled>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d141      	bne.n	80013a0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001324:	d004      	beq.n	8001330 <HAL_ADC_Init+0x114>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a77      	ldr	r2, [pc, #476]	; (8001508 <HAL_ADC_Init+0x2ec>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d10f      	bne.n	8001350 <HAL_ADC_Init+0x134>
 8001330:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001334:	f7ff feea 	bl	800110c <LL_ADC_IsEnabled>
 8001338:	4604      	mov	r4, r0
 800133a:	4873      	ldr	r0, [pc, #460]	; (8001508 <HAL_ADC_Init+0x2ec>)
 800133c:	f7ff fee6 	bl	800110c <LL_ADC_IsEnabled>
 8001340:	4603      	mov	r3, r0
 8001342:	4323      	orrs	r3, r4
 8001344:	2b00      	cmp	r3, #0
 8001346:	bf0c      	ite	eq
 8001348:	2301      	moveq	r3, #1
 800134a:	2300      	movne	r3, #0
 800134c:	b2db      	uxtb	r3, r3
 800134e:	e012      	b.n	8001376 <HAL_ADC_Init+0x15a>
 8001350:	486e      	ldr	r0, [pc, #440]	; (800150c <HAL_ADC_Init+0x2f0>)
 8001352:	f7ff fedb 	bl	800110c <LL_ADC_IsEnabled>
 8001356:	4604      	mov	r4, r0
 8001358:	486d      	ldr	r0, [pc, #436]	; (8001510 <HAL_ADC_Init+0x2f4>)
 800135a:	f7ff fed7 	bl	800110c <LL_ADC_IsEnabled>
 800135e:	4603      	mov	r3, r0
 8001360:	431c      	orrs	r4, r3
 8001362:	486c      	ldr	r0, [pc, #432]	; (8001514 <HAL_ADC_Init+0x2f8>)
 8001364:	f7ff fed2 	bl	800110c <LL_ADC_IsEnabled>
 8001368:	4603      	mov	r3, r0
 800136a:	4323      	orrs	r3, r4
 800136c:	2b00      	cmp	r3, #0
 800136e:	bf0c      	ite	eq
 8001370:	2301      	moveq	r3, #1
 8001372:	2300      	movne	r3, #0
 8001374:	b2db      	uxtb	r3, r3
 8001376:	2b00      	cmp	r3, #0
 8001378:	d012      	beq.n	80013a0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001382:	d004      	beq.n	800138e <HAL_ADC_Init+0x172>
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a5f      	ldr	r2, [pc, #380]	; (8001508 <HAL_ADC_Init+0x2ec>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d101      	bne.n	8001392 <HAL_ADC_Init+0x176>
 800138e:	4a62      	ldr	r2, [pc, #392]	; (8001518 <HAL_ADC_Init+0x2fc>)
 8001390:	e000      	b.n	8001394 <HAL_ADC_Init+0x178>
 8001392:	4a62      	ldr	r2, [pc, #392]	; (800151c <HAL_ADC_Init+0x300>)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	4619      	mov	r1, r3
 800139a:	4610      	mov	r0, r2
 800139c:	f7ff fcc4 	bl	8000d28 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	7f5b      	ldrb	r3, [r3, #29]
 80013a4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80013aa:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80013b0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80013b6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80013be:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80013c0:	4313      	orrs	r3, r2
 80013c2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d106      	bne.n	80013dc <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013d2:	3b01      	subs	r3, #1
 80013d4:	045b      	lsls	r3, r3, #17
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	4313      	orrs	r3, r2
 80013da:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d009      	beq.n	80013f8 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013e8:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80013f2:	69ba      	ldr	r2, [r7, #24]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	68da      	ldr	r2, [r3, #12]
 80013fe:	4b48      	ldr	r3, [pc, #288]	; (8001520 <HAL_ADC_Init+0x304>)
 8001400:	4013      	ands	r3, r2
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	6812      	ldr	r2, [r2, #0]
 8001406:	69b9      	ldr	r1, [r7, #24]
 8001408:	430b      	orrs	r3, r1
 800140a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	691b      	ldr	r3, [r3, #16]
 8001412:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	430a      	orrs	r2, r1
 8001420:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff fee5 	bl	80011f6 <LL_ADC_INJ_IsConversionOngoing>
 800142c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d17f      	bne.n	8001534 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d17c      	bne.n	8001534 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800143e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001446:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001448:	4313      	orrs	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001456:	f023 0302 	bic.w	r3, r3, #2
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	6812      	ldr	r2, [r2, #0]
 800145e:	69b9      	ldr	r1, [r7, #24]
 8001460:	430b      	orrs	r3, r1
 8001462:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	691b      	ldr	r3, [r3, #16]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d017      	beq.n	800149c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	691a      	ldr	r2, [r3, #16]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800147a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001484:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001488:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	6911      	ldr	r1, [r2, #16]
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	6812      	ldr	r2, [r2, #0]
 8001494:	430b      	orrs	r3, r1
 8001496:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800149a:	e013      	b.n	80014c4 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	691a      	ldr	r2, [r3, #16]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80014aa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	6812      	ldr	r2, [r2, #0]
 80014b8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80014bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80014c0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d12a      	bne.n	8001524 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	691b      	ldr	r3, [r3, #16]
 80014d4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80014d8:	f023 0304 	bic.w	r3, r3, #4
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80014e4:	4311      	orrs	r1, r2
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80014ea:	4311      	orrs	r1, r2
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80014f0:	430a      	orrs	r2, r1
 80014f2:	431a      	orrs	r2, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f042 0201 	orr.w	r2, r2, #1
 80014fc:	611a      	str	r2, [r3, #16]
 80014fe:	e019      	b.n	8001534 <HAL_ADC_Init+0x318>
 8001500:	20000000 	.word	0x20000000
 8001504:	053e2d63 	.word	0x053e2d63
 8001508:	50000100 	.word	0x50000100
 800150c:	50000400 	.word	0x50000400
 8001510:	50000500 	.word	0x50000500
 8001514:	50000600 	.word	0x50000600
 8001518:	50000300 	.word	0x50000300
 800151c:	50000700 	.word	0x50000700
 8001520:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	691a      	ldr	r2, [r3, #16]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f022 0201 	bic.w	r2, r2, #1
 8001532:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	695b      	ldr	r3, [r3, #20]
 8001538:	2b01      	cmp	r3, #1
 800153a:	d10c      	bne.n	8001556 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	f023 010f 	bic.w	r1, r3, #15
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6a1b      	ldr	r3, [r3, #32]
 800154a:	1e5a      	subs	r2, r3, #1
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	430a      	orrs	r2, r1
 8001552:	631a      	str	r2, [r3, #48]	; 0x30
 8001554:	e007      	b.n	8001566 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f022 020f 	bic.w	r2, r2, #15
 8001564:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800156a:	f023 0303 	bic.w	r3, r3, #3
 800156e:	f043 0201 	orr.w	r2, r3, #1
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	65da      	str	r2, [r3, #92]	; 0x5c
 8001576:	e007      	b.n	8001588 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800157c:	f043 0210 	orr.w	r2, r3, #16
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001588:	7ffb      	ldrb	r3, [r7, #31]
}
 800158a:	4618      	mov	r0, r3
 800158c:	3724      	adds	r7, #36	; 0x24
 800158e:	46bd      	mov	sp, r7
 8001590:	bd90      	pop	{r4, r7, pc}
 8001592:	bf00      	nop

08001594 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015a4:	d004      	beq.n	80015b0 <HAL_ADC_Start+0x1c>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a67      	ldr	r2, [pc, #412]	; (8001748 <HAL_ADC_Start+0x1b4>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d101      	bne.n	80015b4 <HAL_ADC_Start+0x20>
 80015b0:	4b66      	ldr	r3, [pc, #408]	; (800174c <HAL_ADC_Start+0x1b8>)
 80015b2:	e000      	b.n	80015b6 <HAL_ADC_Start+0x22>
 80015b4:	4b66      	ldr	r3, [pc, #408]	; (8001750 <HAL_ADC_Start+0x1bc>)
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7ff fd16 	bl	8000fe8 <LL_ADC_GetMultimode>
 80015bc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7ff fdf0 	bl	80011a8 <LL_ADC_REG_IsConversionOngoing>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	f040 80b4 	bne.w	8001738 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d101      	bne.n	80015de <HAL_ADC_Start+0x4a>
 80015da:	2302      	movs	r3, #2
 80015dc:	e0af      	b.n	800173e <HAL_ADC_Start+0x1aa>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2201      	movs	r2, #1
 80015e2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f000 fefc 	bl	80023e4 <ADC_Enable>
 80015ec:	4603      	mov	r3, r0
 80015ee:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80015f0:	7dfb      	ldrb	r3, [r7, #23]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	f040 809b 	bne.w	800172e <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015fc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001600:	f023 0301 	bic.w	r3, r3, #1
 8001604:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a4d      	ldr	r2, [pc, #308]	; (8001748 <HAL_ADC_Start+0x1b4>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d009      	beq.n	800162a <HAL_ADC_Start+0x96>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a4e      	ldr	r2, [pc, #312]	; (8001754 <HAL_ADC_Start+0x1c0>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d002      	beq.n	8001626 <HAL_ADC_Start+0x92>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	e003      	b.n	800162e <HAL_ADC_Start+0x9a>
 8001626:	4b4c      	ldr	r3, [pc, #304]	; (8001758 <HAL_ADC_Start+0x1c4>)
 8001628:	e001      	b.n	800162e <HAL_ADC_Start+0x9a>
 800162a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800162e:	687a      	ldr	r2, [r7, #4]
 8001630:	6812      	ldr	r2, [r2, #0]
 8001632:	4293      	cmp	r3, r2
 8001634:	d002      	beq.n	800163c <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d105      	bne.n	8001648 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001640:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800164c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001650:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001654:	d106      	bne.n	8001664 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800165a:	f023 0206 	bic.w	r2, r3, #6
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	661a      	str	r2, [r3, #96]	; 0x60
 8001662:	e002      	b.n	800166a <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2200      	movs	r2, #0
 8001668:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	221c      	movs	r2, #28
 8001670:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a32      	ldr	r2, [pc, #200]	; (8001748 <HAL_ADC_Start+0x1b4>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d009      	beq.n	8001698 <HAL_ADC_Start+0x104>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a32      	ldr	r2, [pc, #200]	; (8001754 <HAL_ADC_Start+0x1c0>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d002      	beq.n	8001694 <HAL_ADC_Start+0x100>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	e003      	b.n	800169c <HAL_ADC_Start+0x108>
 8001694:	4b30      	ldr	r3, [pc, #192]	; (8001758 <HAL_ADC_Start+0x1c4>)
 8001696:	e001      	b.n	800169c <HAL_ADC_Start+0x108>
 8001698:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	6812      	ldr	r2, [r2, #0]
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d008      	beq.n	80016b6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d005      	beq.n	80016b6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	2b05      	cmp	r3, #5
 80016ae:	d002      	beq.n	80016b6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	2b09      	cmp	r3, #9
 80016b4:	d114      	bne.n	80016e0 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d007      	beq.n	80016d4 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016c8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80016cc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4618      	mov	r0, r3
 80016da:	f7ff fd3d 	bl	8001158 <LL_ADC_REG_StartConversion>
 80016de:	e02d      	b.n	800173c <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016e4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a15      	ldr	r2, [pc, #84]	; (8001748 <HAL_ADC_Start+0x1b4>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d009      	beq.n	800170a <HAL_ADC_Start+0x176>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a16      	ldr	r2, [pc, #88]	; (8001754 <HAL_ADC_Start+0x1c0>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d002      	beq.n	8001706 <HAL_ADC_Start+0x172>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	e003      	b.n	800170e <HAL_ADC_Start+0x17a>
 8001706:	4b14      	ldr	r3, [pc, #80]	; (8001758 <HAL_ADC_Start+0x1c4>)
 8001708:	e001      	b.n	800170e <HAL_ADC_Start+0x17a>
 800170a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800170e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001718:	2b00      	cmp	r3, #0
 800171a:	d00f      	beq.n	800173c <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001720:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001724:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	65da      	str	r2, [r3, #92]	; 0x5c
 800172c:	e006      	b.n	800173c <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2200      	movs	r2, #0
 8001732:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8001736:	e001      	b.n	800173c <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001738:	2302      	movs	r3, #2
 800173a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800173c:	7dfb      	ldrb	r3, [r7, #23]
}
 800173e:	4618      	mov	r0, r3
 8001740:	3718      	adds	r7, #24
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	50000100 	.word	0x50000100
 800174c:	50000300 	.word	0x50000300
 8001750:	50000700 	.word	0x50000700
 8001754:	50000500 	.word	0x50000500
 8001758:	50000400 	.word	0x50000400

0800175c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800176a:	2b01      	cmp	r3, #1
 800176c:	d101      	bne.n	8001772 <HAL_ADC_Stop+0x16>
 800176e:	2302      	movs	r3, #2
 8001770:	e023      	b.n	80017ba <HAL_ADC_Stop+0x5e>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2201      	movs	r2, #1
 8001776:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800177a:	2103      	movs	r1, #3
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	f000 fd75 	bl	800226c <ADC_ConversionStop>
 8001782:	4603      	mov	r3, r0
 8001784:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001786:	7bfb      	ldrb	r3, [r7, #15]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d111      	bne.n	80017b0 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f000 febf 	bl	8002510 <ADC_Disable>
 8001792:	4603      	mov	r3, r0
 8001794:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001796:	7bfb      	ldrb	r3, [r7, #15]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d109      	bne.n	80017b0 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017a0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80017a4:	f023 0301 	bic.w	r3, r3, #1
 80017a8:	f043 0201 	orr.w	r2, r3, #1
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	65da      	str	r2, [r3, #92]	; 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2200      	movs	r2, #0
 80017b4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80017b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3710      	adds	r7, #16
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
	...

080017c4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b088      	sub	sp, #32
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017d6:	d004      	beq.n	80017e2 <HAL_ADC_PollForConversion+0x1e>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a77      	ldr	r2, [pc, #476]	; (80019bc <HAL_ADC_PollForConversion+0x1f8>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d101      	bne.n	80017e6 <HAL_ADC_PollForConversion+0x22>
 80017e2:	4b77      	ldr	r3, [pc, #476]	; (80019c0 <HAL_ADC_PollForConversion+0x1fc>)
 80017e4:	e000      	b.n	80017e8 <HAL_ADC_PollForConversion+0x24>
 80017e6:	4b77      	ldr	r3, [pc, #476]	; (80019c4 <HAL_ADC_PollForConversion+0x200>)
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff fbfd 	bl	8000fe8 <LL_ADC_GetMultimode>
 80017ee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	2b08      	cmp	r3, #8
 80017f6:	d102      	bne.n	80017fe <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80017f8:	2308      	movs	r3, #8
 80017fa:	61fb      	str	r3, [r7, #28]
 80017fc:	e037      	b.n	800186e <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d005      	beq.n	8001810 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	2b05      	cmp	r3, #5
 8001808:	d002      	beq.n	8001810 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	2b09      	cmp	r3, #9
 800180e:	d111      	bne.n	8001834 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	2b00      	cmp	r3, #0
 800181c:	d007      	beq.n	800182e <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001822:	f043 0220 	orr.w	r2, r3, #32
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e0c1      	b.n	80019b2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800182e:	2304      	movs	r3, #4
 8001830:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001832:	e01c      	b.n	800186e <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800183c:	d004      	beq.n	8001848 <HAL_ADC_PollForConversion+0x84>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a5e      	ldr	r2, [pc, #376]	; (80019bc <HAL_ADC_PollForConversion+0x1f8>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d101      	bne.n	800184c <HAL_ADC_PollForConversion+0x88>
 8001848:	4b5d      	ldr	r3, [pc, #372]	; (80019c0 <HAL_ADC_PollForConversion+0x1fc>)
 800184a:	e000      	b.n	800184e <HAL_ADC_PollForConversion+0x8a>
 800184c:	4b5d      	ldr	r3, [pc, #372]	; (80019c4 <HAL_ADC_PollForConversion+0x200>)
 800184e:	4618      	mov	r0, r3
 8001850:	f7ff fbd8 	bl	8001004 <LL_ADC_GetMultiDMATransfer>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d007      	beq.n	800186a <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800185e:	f043 0220 	orr.w	r2, r3, #32
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e0a3      	b.n	80019b2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800186a:	2304      	movs	r3, #4
 800186c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800186e:	f7ff fa2d 	bl	8000ccc <HAL_GetTick>
 8001872:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001874:	e021      	b.n	80018ba <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800187c:	d01d      	beq.n	80018ba <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800187e:	f7ff fa25 	bl	8000ccc <HAL_GetTick>
 8001882:	4602      	mov	r2, r0
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	429a      	cmp	r2, r3
 800188c:	d302      	bcc.n	8001894 <HAL_ADC_PollForConversion+0xd0>
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d112      	bne.n	80018ba <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	4013      	ands	r3, r2
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d10b      	bne.n	80018ba <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018a6:	f043 0204 	orr.w	r2, r3, #4
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2200      	movs	r2, #0
 80018b2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e07b      	b.n	80019b2 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	4013      	ands	r3, r2
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d0d6      	beq.n	8001876 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018cc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff faf7 	bl	8000ecc <LL_ADC_REG_IsTriggerSourceSWStart>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d01c      	beq.n	800191e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	7f5b      	ldrb	r3, [r3, #29]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d118      	bne.n	800191e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0308 	and.w	r3, r3, #8
 80018f6:	2b08      	cmp	r3, #8
 80018f8:	d111      	bne.n	800191e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800190a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800190e:	2b00      	cmp	r3, #0
 8001910:	d105      	bne.n	800191e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001916:	f043 0201 	orr.w	r2, r3, #1
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a26      	ldr	r2, [pc, #152]	; (80019bc <HAL_ADC_PollForConversion+0x1f8>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d009      	beq.n	800193c <HAL_ADC_PollForConversion+0x178>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a26      	ldr	r2, [pc, #152]	; (80019c8 <HAL_ADC_PollForConversion+0x204>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d002      	beq.n	8001938 <HAL_ADC_PollForConversion+0x174>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	e003      	b.n	8001940 <HAL_ADC_PollForConversion+0x17c>
 8001938:	4b24      	ldr	r3, [pc, #144]	; (80019cc <HAL_ADC_PollForConversion+0x208>)
 800193a:	e001      	b.n	8001940 <HAL_ADC_PollForConversion+0x17c>
 800193c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	6812      	ldr	r2, [r2, #0]
 8001944:	4293      	cmp	r3, r2
 8001946:	d008      	beq.n	800195a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d005      	beq.n	800195a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	2b05      	cmp	r3, #5
 8001952:	d002      	beq.n	800195a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	2b09      	cmp	r3, #9
 8001958:	d104      	bne.n	8001964 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	61bb      	str	r3, [r7, #24]
 8001962:	e014      	b.n	800198e <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a14      	ldr	r2, [pc, #80]	; (80019bc <HAL_ADC_PollForConversion+0x1f8>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d009      	beq.n	8001982 <HAL_ADC_PollForConversion+0x1be>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a15      	ldr	r2, [pc, #84]	; (80019c8 <HAL_ADC_PollForConversion+0x204>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d002      	beq.n	800197e <HAL_ADC_PollForConversion+0x1ba>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	e003      	b.n	8001986 <HAL_ADC_PollForConversion+0x1c2>
 800197e:	4b13      	ldr	r3, [pc, #76]	; (80019cc <HAL_ADC_PollForConversion+0x208>)
 8001980:	e001      	b.n	8001986 <HAL_ADC_PollForConversion+0x1c2>
 8001982:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001986:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	2b08      	cmp	r3, #8
 8001992:	d104      	bne.n	800199e <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2208      	movs	r2, #8
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	e008      	b.n	80019b0 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d103      	bne.n	80019b0 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	220c      	movs	r2, #12
 80019ae:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80019b0:	2300      	movs	r3, #0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3720      	adds	r7, #32
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	50000100 	.word	0x50000100
 80019c0:	50000300 	.word	0x50000300
 80019c4:	50000700 	.word	0x50000700
 80019c8:	50000500 	.word	0x50000500
 80019cc:	50000400 	.word	0x50000400

080019d0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80019de:	4618      	mov	r0, r3
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
	...

080019ec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b0b6      	sub	sp, #216	; 0xd8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019f6:	2300      	movs	r3, #0
 80019f8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80019fc:	2300      	movs	r3, #0
 80019fe:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d102      	bne.n	8001a10 <HAL_ADC_ConfigChannel+0x24>
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	f000 bc13 	b.w	8002236 <HAL_ADC_ConfigChannel+0x84a>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2201      	movs	r2, #1
 8001a14:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff fbc3 	bl	80011a8 <LL_ADC_REG_IsConversionOngoing>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	f040 83f3 	bne.w	8002210 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6818      	ldr	r0, [r3, #0]
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	6859      	ldr	r1, [r3, #4]
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	461a      	mov	r2, r3
 8001a38:	f7ff fa5b 	bl	8000ef2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff fbb1 	bl	80011a8 <LL_ADC_REG_IsConversionOngoing>
 8001a46:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff fbd1 	bl	80011f6 <LL_ADC_INJ_IsConversionOngoing>
 8001a54:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a58:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	f040 81d9 	bne.w	8001e14 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001a62:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	f040 81d4 	bne.w	8001e14 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001a74:	d10f      	bne.n	8001a96 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6818      	ldr	r0, [r3, #0]
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	4619      	mov	r1, r3
 8001a82:	f7ff fa62 	bl	8000f4a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff fa09 	bl	8000ea6 <LL_ADC_SetSamplingTimeCommonConfig>
 8001a94:	e00e      	b.n	8001ab4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6818      	ldr	r0, [r3, #0]
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	6819      	ldr	r1, [r3, #0]
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	f7ff fa51 	bl	8000f4a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2100      	movs	r1, #0
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff f9f9 	bl	8000ea6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	695a      	ldr	r2, [r3, #20]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	08db      	lsrs	r3, r3, #3
 8001ac0:	f003 0303 	and.w	r3, r3, #3
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	691b      	ldr	r3, [r3, #16]
 8001ad2:	2b04      	cmp	r3, #4
 8001ad4:	d022      	beq.n	8001b1c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6818      	ldr	r0, [r3, #0]
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	6919      	ldr	r1, [r3, #16]
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001ae6:	f7ff f953 	bl	8000d90 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6818      	ldr	r0, [r3, #0]
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	6919      	ldr	r1, [r3, #16]
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	699b      	ldr	r3, [r3, #24]
 8001af6:	461a      	mov	r2, r3
 8001af8:	f7ff f99f 	bl	8000e3a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6818      	ldr	r0, [r3, #0]
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d102      	bne.n	8001b12 <HAL_ADC_ConfigChannel+0x126>
 8001b0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b10:	e000      	b.n	8001b14 <HAL_ADC_ConfigChannel+0x128>
 8001b12:	2300      	movs	r3, #0
 8001b14:	461a      	mov	r2, r3
 8001b16:	f7ff f9ab 	bl	8000e70 <LL_ADC_SetOffsetSaturation>
 8001b1a:	e17b      	b.n	8001e14 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2100      	movs	r1, #0
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff f958 	bl	8000dd8 <LL_ADC_GetOffsetChannel>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d10a      	bne.n	8001b48 <HAL_ADC_ConfigChannel+0x15c>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	2100      	movs	r1, #0
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7ff f94d 	bl	8000dd8 <LL_ADC_GetOffsetChannel>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	0e9b      	lsrs	r3, r3, #26
 8001b42:	f003 021f 	and.w	r2, r3, #31
 8001b46:	e01e      	b.n	8001b86 <HAL_ADC_ConfigChannel+0x19a>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff f942 	bl	8000dd8 <LL_ADC_GetOffsetChannel>
 8001b54:	4603      	mov	r3, r0
 8001b56:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b5a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001b5e:	fa93 f3a3 	rbit	r3, r3
 8001b62:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001b6a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001b6e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d101      	bne.n	8001b7a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8001b76:	2320      	movs	r3, #32
 8001b78:	e004      	b.n	8001b84 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8001b7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001b7e:	fab3 f383 	clz	r3, r3
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d105      	bne.n	8001b9e <HAL_ADC_ConfigChannel+0x1b2>
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	0e9b      	lsrs	r3, r3, #26
 8001b98:	f003 031f 	and.w	r3, r3, #31
 8001b9c:	e018      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x1e4>
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001baa:	fa93 f3a3 	rbit	r3, r3
 8001bae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001bb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001bb6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001bba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d101      	bne.n	8001bc6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8001bc2:	2320      	movs	r3, #32
 8001bc4:	e004      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8001bc6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001bca:	fab3 f383 	clz	r3, r3
 8001bce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d106      	bne.n	8001be2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2100      	movs	r1, #0
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff f911 	bl	8000e04 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	2101      	movs	r1, #1
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7ff f8f5 	bl	8000dd8 <LL_ADC_GetOffsetChannel>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d10a      	bne.n	8001c0e <HAL_ADC_ConfigChannel+0x222>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff f8ea 	bl	8000dd8 <LL_ADC_GetOffsetChannel>
 8001c04:	4603      	mov	r3, r0
 8001c06:	0e9b      	lsrs	r3, r3, #26
 8001c08:	f003 021f 	and.w	r2, r3, #31
 8001c0c:	e01e      	b.n	8001c4c <HAL_ADC_ConfigChannel+0x260>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2101      	movs	r1, #1
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff f8df 	bl	8000dd8 <LL_ADC_GetOffsetChannel>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c20:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001c24:	fa93 f3a3 	rbit	r3, r3
 8001c28:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001c2c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001c30:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001c34:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d101      	bne.n	8001c40 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8001c3c:	2320      	movs	r3, #32
 8001c3e:	e004      	b.n	8001c4a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8001c40:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001c44:	fab3 f383 	clz	r3, r3
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d105      	bne.n	8001c64 <HAL_ADC_ConfigChannel+0x278>
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	0e9b      	lsrs	r3, r3, #26
 8001c5e:	f003 031f 	and.w	r3, r3, #31
 8001c62:	e018      	b.n	8001c96 <HAL_ADC_ConfigChannel+0x2aa>
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001c70:	fa93 f3a3 	rbit	r3, r3
 8001c74:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001c78:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001c7c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001c80:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d101      	bne.n	8001c8c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8001c88:	2320      	movs	r3, #32
 8001c8a:	e004      	b.n	8001c96 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8001c8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001c90:	fab3 f383 	clz	r3, r3
 8001c94:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d106      	bne.n	8001ca8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	2101      	movs	r1, #1
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff f8ae 	bl	8000e04 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	2102      	movs	r1, #2
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7ff f892 	bl	8000dd8 <LL_ADC_GetOffsetChannel>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d10a      	bne.n	8001cd4 <HAL_ADC_ConfigChannel+0x2e8>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2102      	movs	r1, #2
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7ff f887 	bl	8000dd8 <LL_ADC_GetOffsetChannel>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	0e9b      	lsrs	r3, r3, #26
 8001cce:	f003 021f 	and.w	r2, r3, #31
 8001cd2:	e01e      	b.n	8001d12 <HAL_ADC_ConfigChannel+0x326>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2102      	movs	r1, #2
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7ff f87c 	bl	8000dd8 <LL_ADC_GetOffsetChannel>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001cea:	fa93 f3a3 	rbit	r3, r3
 8001cee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001cf2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001cf6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001cfa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d101      	bne.n	8001d06 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8001d02:	2320      	movs	r3, #32
 8001d04:	e004      	b.n	8001d10 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8001d06:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d0a:	fab3 f383 	clz	r3, r3
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d105      	bne.n	8001d2a <HAL_ADC_ConfigChannel+0x33e>
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	0e9b      	lsrs	r3, r3, #26
 8001d24:	f003 031f 	and.w	r3, r3, #31
 8001d28:	e016      	b.n	8001d58 <HAL_ADC_ConfigChannel+0x36c>
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d32:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001d36:	fa93 f3a3 	rbit	r3, r3
 8001d3a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001d3c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001d3e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001d42:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d101      	bne.n	8001d4e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8001d4a:	2320      	movs	r3, #32
 8001d4c:	e004      	b.n	8001d58 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8001d4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001d52:	fab3 f383 	clz	r3, r3
 8001d56:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d106      	bne.n	8001d6a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	2200      	movs	r2, #0
 8001d62:	2102      	movs	r1, #2
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7ff f84d 	bl	8000e04 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2103      	movs	r1, #3
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff f831 	bl	8000dd8 <LL_ADC_GetOffsetChannel>
 8001d76:	4603      	mov	r3, r0
 8001d78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d10a      	bne.n	8001d96 <HAL_ADC_ConfigChannel+0x3aa>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2103      	movs	r1, #3
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff f826 	bl	8000dd8 <LL_ADC_GetOffsetChannel>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	0e9b      	lsrs	r3, r3, #26
 8001d90:	f003 021f 	and.w	r2, r3, #31
 8001d94:	e017      	b.n	8001dc6 <HAL_ADC_ConfigChannel+0x3da>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2103      	movs	r1, #3
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff f81b 	bl	8000dd8 <LL_ADC_GetOffsetChannel>
 8001da2:	4603      	mov	r3, r0
 8001da4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001da8:	fa93 f3a3 	rbit	r3, r3
 8001dac:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001dae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001db0:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001db2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d101      	bne.n	8001dbc <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8001db8:	2320      	movs	r3, #32
 8001dba:	e003      	b.n	8001dc4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8001dbc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001dbe:	fab3 f383 	clz	r3, r3
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d105      	bne.n	8001dde <HAL_ADC_ConfigChannel+0x3f2>
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	0e9b      	lsrs	r3, r3, #26
 8001dd8:	f003 031f 	and.w	r3, r3, #31
 8001ddc:	e011      	b.n	8001e02 <HAL_ADC_ConfigChannel+0x416>
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001de6:	fa93 f3a3 	rbit	r3, r3
 8001dea:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001dec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001dee:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001df0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d101      	bne.n	8001dfa <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8001df6:	2320      	movs	r3, #32
 8001df8:	e003      	b.n	8001e02 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8001dfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001dfc:	fab3 f383 	clz	r3, r3
 8001e00:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d106      	bne.n	8001e14 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	2103      	movs	r1, #3
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7fe fff8 	bl	8000e04 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff f977 	bl	800110c <LL_ADC_IsEnabled>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	f040 813d 	bne.w	80020a0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6818      	ldr	r0, [r3, #0]
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	6819      	ldr	r1, [r3, #0]
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	461a      	mov	r2, r3
 8001e34:	f7ff f8b4 	bl	8000fa0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	4aa2      	ldr	r2, [pc, #648]	; (80020c8 <HAL_ADC_ConfigChannel+0x6dc>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	f040 812e 	bne.w	80020a0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d10b      	bne.n	8001e6c <HAL_ADC_ConfigChannel+0x480>
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	0e9b      	lsrs	r3, r3, #26
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	f003 031f 	and.w	r3, r3, #31
 8001e60:	2b09      	cmp	r3, #9
 8001e62:	bf94      	ite	ls
 8001e64:	2301      	movls	r3, #1
 8001e66:	2300      	movhi	r3, #0
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	e019      	b.n	8001ea0 <HAL_ADC_ConfigChannel+0x4b4>
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e74:	fa93 f3a3 	rbit	r3, r3
 8001e78:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001e7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001e7c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001e7e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d101      	bne.n	8001e88 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8001e84:	2320      	movs	r3, #32
 8001e86:	e003      	b.n	8001e90 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8001e88:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e8a:	fab3 f383 	clz	r3, r3
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	3301      	adds	r3, #1
 8001e92:	f003 031f 	and.w	r3, r3, #31
 8001e96:	2b09      	cmp	r3, #9
 8001e98:	bf94      	ite	ls
 8001e9a:	2301      	movls	r3, #1
 8001e9c:	2300      	movhi	r3, #0
 8001e9e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d079      	beq.n	8001f98 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d107      	bne.n	8001ec0 <HAL_ADC_ConfigChannel+0x4d4>
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	0e9b      	lsrs	r3, r3, #26
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	069b      	lsls	r3, r3, #26
 8001eba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ebe:	e015      	b.n	8001eec <HAL_ADC_ConfigChannel+0x500>
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ec8:	fa93 f3a3 	rbit	r3, r3
 8001ecc:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001ece:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ed0:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001ed2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d101      	bne.n	8001edc <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8001ed8:	2320      	movs	r3, #32
 8001eda:	e003      	b.n	8001ee4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8001edc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ede:	fab3 f383 	clz	r3, r3
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	069b      	lsls	r3, r3, #26
 8001ee8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d109      	bne.n	8001f0c <HAL_ADC_ConfigChannel+0x520>
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	0e9b      	lsrs	r3, r3, #26
 8001efe:	3301      	adds	r3, #1
 8001f00:	f003 031f 	and.w	r3, r3, #31
 8001f04:	2101      	movs	r1, #1
 8001f06:	fa01 f303 	lsl.w	r3, r1, r3
 8001f0a:	e017      	b.n	8001f3c <HAL_ADC_ConfigChannel+0x550>
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f14:	fa93 f3a3 	rbit	r3, r3
 8001f18:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8001f1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f1c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001f1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d101      	bne.n	8001f28 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8001f24:	2320      	movs	r3, #32
 8001f26:	e003      	b.n	8001f30 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8001f28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f2a:	fab3 f383 	clz	r3, r3
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	3301      	adds	r3, #1
 8001f32:	f003 031f 	and.w	r3, r3, #31
 8001f36:	2101      	movs	r1, #1
 8001f38:	fa01 f303 	lsl.w	r3, r1, r3
 8001f3c:	ea42 0103 	orr.w	r1, r2, r3
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d10a      	bne.n	8001f62 <HAL_ADC_ConfigChannel+0x576>
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	0e9b      	lsrs	r3, r3, #26
 8001f52:	3301      	adds	r3, #1
 8001f54:	f003 021f 	and.w	r2, r3, #31
 8001f58:	4613      	mov	r3, r2
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	4413      	add	r3, r2
 8001f5e:	051b      	lsls	r3, r3, #20
 8001f60:	e018      	b.n	8001f94 <HAL_ADC_ConfigChannel+0x5a8>
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f6a:	fa93 f3a3 	rbit	r3, r3
 8001f6e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001f70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f72:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8001f74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d101      	bne.n	8001f7e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8001f7a:	2320      	movs	r3, #32
 8001f7c:	e003      	b.n	8001f86 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8001f7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f80:	fab3 f383 	clz	r3, r3
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	3301      	adds	r3, #1
 8001f88:	f003 021f 	and.w	r2, r3, #31
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	4413      	add	r3, r2
 8001f92:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f94:	430b      	orrs	r3, r1
 8001f96:	e07e      	b.n	8002096 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d107      	bne.n	8001fb4 <HAL_ADC_ConfigChannel+0x5c8>
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	0e9b      	lsrs	r3, r3, #26
 8001faa:	3301      	adds	r3, #1
 8001fac:	069b      	lsls	r3, r3, #26
 8001fae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001fb2:	e015      	b.n	8001fe0 <HAL_ADC_ConfigChannel+0x5f4>
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fbc:	fa93 f3a3 	rbit	r3, r3
 8001fc0:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8001fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fc4:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8001fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d101      	bne.n	8001fd0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8001fcc:	2320      	movs	r3, #32
 8001fce:	e003      	b.n	8001fd8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8001fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fd2:	fab3 f383 	clz	r3, r3
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	3301      	adds	r3, #1
 8001fda:	069b      	lsls	r3, r3, #26
 8001fdc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d109      	bne.n	8002000 <HAL_ADC_ConfigChannel+0x614>
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	0e9b      	lsrs	r3, r3, #26
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	f003 031f 	and.w	r3, r3, #31
 8001ff8:	2101      	movs	r1, #1
 8001ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8001ffe:	e017      	b.n	8002030 <HAL_ADC_ConfigChannel+0x644>
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002006:	6a3b      	ldr	r3, [r7, #32]
 8002008:	fa93 f3a3 	rbit	r3, r3
 800200c:	61fb      	str	r3, [r7, #28]
  return result;
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002014:	2b00      	cmp	r3, #0
 8002016:	d101      	bne.n	800201c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002018:	2320      	movs	r3, #32
 800201a:	e003      	b.n	8002024 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800201c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800201e:	fab3 f383 	clz	r3, r3
 8002022:	b2db      	uxtb	r3, r3
 8002024:	3301      	adds	r3, #1
 8002026:	f003 031f 	and.w	r3, r3, #31
 800202a:	2101      	movs	r1, #1
 800202c:	fa01 f303 	lsl.w	r3, r1, r3
 8002030:	ea42 0103 	orr.w	r1, r2, r3
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800203c:	2b00      	cmp	r3, #0
 800203e:	d10d      	bne.n	800205c <HAL_ADC_ConfigChannel+0x670>
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	0e9b      	lsrs	r3, r3, #26
 8002046:	3301      	adds	r3, #1
 8002048:	f003 021f 	and.w	r2, r3, #31
 800204c:	4613      	mov	r3, r2
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	4413      	add	r3, r2
 8002052:	3b1e      	subs	r3, #30
 8002054:	051b      	lsls	r3, r3, #20
 8002056:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800205a:	e01b      	b.n	8002094 <HAL_ADC_ConfigChannel+0x6a8>
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	fa93 f3a3 	rbit	r3, r3
 8002068:	613b      	str	r3, [r7, #16]
  return result;
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d101      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002074:	2320      	movs	r3, #32
 8002076:	e003      	b.n	8002080 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002078:	69bb      	ldr	r3, [r7, #24]
 800207a:	fab3 f383 	clz	r3, r3
 800207e:	b2db      	uxtb	r3, r3
 8002080:	3301      	adds	r3, #1
 8002082:	f003 021f 	and.w	r2, r3, #31
 8002086:	4613      	mov	r3, r2
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	4413      	add	r3, r2
 800208c:	3b1e      	subs	r3, #30
 800208e:	051b      	lsls	r3, r3, #20
 8002090:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002094:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800209a:	4619      	mov	r1, r3
 800209c:	f7fe ff55 	bl	8000f4a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	4b09      	ldr	r3, [pc, #36]	; (80020cc <HAL_ADC_ConfigChannel+0x6e0>)
 80020a6:	4013      	ands	r3, r2
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	f000 80be 	beq.w	800222a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80020b6:	d004      	beq.n	80020c2 <HAL_ADC_ConfigChannel+0x6d6>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a04      	ldr	r2, [pc, #16]	; (80020d0 <HAL_ADC_ConfigChannel+0x6e4>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d10a      	bne.n	80020d8 <HAL_ADC_ConfigChannel+0x6ec>
 80020c2:	4b04      	ldr	r3, [pc, #16]	; (80020d4 <HAL_ADC_ConfigChannel+0x6e8>)
 80020c4:	e009      	b.n	80020da <HAL_ADC_ConfigChannel+0x6ee>
 80020c6:	bf00      	nop
 80020c8:	407f0000 	.word	0x407f0000
 80020cc:	80080000 	.word	0x80080000
 80020d0:	50000100 	.word	0x50000100
 80020d4:	50000300 	.word	0x50000300
 80020d8:	4b59      	ldr	r3, [pc, #356]	; (8002240 <HAL_ADC_ConfigChannel+0x854>)
 80020da:	4618      	mov	r0, r3
 80020dc:	f7fe fe4a 	bl	8000d74 <LL_ADC_GetCommonPathInternalCh>
 80020e0:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a56      	ldr	r2, [pc, #344]	; (8002244 <HAL_ADC_ConfigChannel+0x858>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d004      	beq.n	80020f8 <HAL_ADC_ConfigChannel+0x70c>
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a55      	ldr	r2, [pc, #340]	; (8002248 <HAL_ADC_ConfigChannel+0x85c>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d13a      	bne.n	800216e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80020f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80020fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002100:	2b00      	cmp	r3, #0
 8002102:	d134      	bne.n	800216e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800210c:	d005      	beq.n	800211a <HAL_ADC_ConfigChannel+0x72e>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a4e      	ldr	r2, [pc, #312]	; (800224c <HAL_ADC_ConfigChannel+0x860>)
 8002114:	4293      	cmp	r3, r2
 8002116:	f040 8085 	bne.w	8002224 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002122:	d004      	beq.n	800212e <HAL_ADC_ConfigChannel+0x742>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a49      	ldr	r2, [pc, #292]	; (8002250 <HAL_ADC_ConfigChannel+0x864>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d101      	bne.n	8002132 <HAL_ADC_ConfigChannel+0x746>
 800212e:	4a49      	ldr	r2, [pc, #292]	; (8002254 <HAL_ADC_ConfigChannel+0x868>)
 8002130:	e000      	b.n	8002134 <HAL_ADC_ConfigChannel+0x748>
 8002132:	4a43      	ldr	r2, [pc, #268]	; (8002240 <HAL_ADC_ConfigChannel+0x854>)
 8002134:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002138:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800213c:	4619      	mov	r1, r3
 800213e:	4610      	mov	r0, r2
 8002140:	f7fe fe05 	bl	8000d4e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002144:	4b44      	ldr	r3, [pc, #272]	; (8002258 <HAL_ADC_ConfigChannel+0x86c>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	099b      	lsrs	r3, r3, #6
 800214a:	4a44      	ldr	r2, [pc, #272]	; (800225c <HAL_ADC_ConfigChannel+0x870>)
 800214c:	fba2 2303 	umull	r2, r3, r2, r3
 8002150:	099b      	lsrs	r3, r3, #6
 8002152:	1c5a      	adds	r2, r3, #1
 8002154:	4613      	mov	r3, r2
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	4413      	add	r3, r2
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800215e:	e002      	b.n	8002166 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	3b01      	subs	r3, #1
 8002164:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d1f9      	bne.n	8002160 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800216c:	e05a      	b.n	8002224 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a3b      	ldr	r2, [pc, #236]	; (8002260 <HAL_ADC_ConfigChannel+0x874>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d125      	bne.n	80021c4 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002178:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800217c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d11f      	bne.n	80021c4 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a31      	ldr	r2, [pc, #196]	; (8002250 <HAL_ADC_ConfigChannel+0x864>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d104      	bne.n	8002198 <HAL_ADC_ConfigChannel+0x7ac>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a34      	ldr	r2, [pc, #208]	; (8002264 <HAL_ADC_ConfigChannel+0x878>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d047      	beq.n	8002228 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021a0:	d004      	beq.n	80021ac <HAL_ADC_ConfigChannel+0x7c0>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a2a      	ldr	r2, [pc, #168]	; (8002250 <HAL_ADC_ConfigChannel+0x864>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d101      	bne.n	80021b0 <HAL_ADC_ConfigChannel+0x7c4>
 80021ac:	4a29      	ldr	r2, [pc, #164]	; (8002254 <HAL_ADC_ConfigChannel+0x868>)
 80021ae:	e000      	b.n	80021b2 <HAL_ADC_ConfigChannel+0x7c6>
 80021b0:	4a23      	ldr	r2, [pc, #140]	; (8002240 <HAL_ADC_ConfigChannel+0x854>)
 80021b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021ba:	4619      	mov	r1, r3
 80021bc:	4610      	mov	r0, r2
 80021be:	f7fe fdc6 	bl	8000d4e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80021c2:	e031      	b.n	8002228 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a27      	ldr	r2, [pc, #156]	; (8002268 <HAL_ADC_ConfigChannel+0x87c>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d12d      	bne.n	800222a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80021ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d127      	bne.n	800222a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a1c      	ldr	r2, [pc, #112]	; (8002250 <HAL_ADC_ConfigChannel+0x864>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d022      	beq.n	800222a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021ec:	d004      	beq.n	80021f8 <HAL_ADC_ConfigChannel+0x80c>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a17      	ldr	r2, [pc, #92]	; (8002250 <HAL_ADC_ConfigChannel+0x864>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d101      	bne.n	80021fc <HAL_ADC_ConfigChannel+0x810>
 80021f8:	4a16      	ldr	r2, [pc, #88]	; (8002254 <HAL_ADC_ConfigChannel+0x868>)
 80021fa:	e000      	b.n	80021fe <HAL_ADC_ConfigChannel+0x812>
 80021fc:	4a10      	ldr	r2, [pc, #64]	; (8002240 <HAL_ADC_ConfigChannel+0x854>)
 80021fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002202:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002206:	4619      	mov	r1, r3
 8002208:	4610      	mov	r0, r2
 800220a:	f7fe fda0 	bl	8000d4e <LL_ADC_SetCommonPathInternalCh>
 800220e:	e00c      	b.n	800222a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002214:	f043 0220 	orr.w	r2, r3, #32
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002222:	e002      	b.n	800222a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002224:	bf00      	nop
 8002226:	e000      	b.n	800222a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002228:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002232:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002236:	4618      	mov	r0, r3
 8002238:	37d8      	adds	r7, #216	; 0xd8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	50000700 	.word	0x50000700
 8002244:	c3210000 	.word	0xc3210000
 8002248:	90c00010 	.word	0x90c00010
 800224c:	50000600 	.word	0x50000600
 8002250:	50000100 	.word	0x50000100
 8002254:	50000300 	.word	0x50000300
 8002258:	20000000 	.word	0x20000000
 800225c:	053e2d63 	.word	0x053e2d63
 8002260:	c7520000 	.word	0xc7520000
 8002264:	50000500 	.word	0x50000500
 8002268:	cb840000 	.word	0xcb840000

0800226c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b088      	sub	sp, #32
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4618      	mov	r0, r3
 8002284:	f7fe ff90 	bl	80011a8 <LL_ADC_REG_IsConversionOngoing>
 8002288:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4618      	mov	r0, r3
 8002290:	f7fe ffb1 	bl	80011f6 <LL_ADC_INJ_IsConversionOngoing>
 8002294:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d103      	bne.n	80022a4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	f000 8098 	beq.w	80023d4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d02a      	beq.n	8002308 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	7f5b      	ldrb	r3, [r3, #29]
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d126      	bne.n	8002308 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	7f1b      	ldrb	r3, [r3, #28]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d122      	bne.n	8002308 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80022c2:	2301      	movs	r3, #1
 80022c4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80022c6:	e014      	b.n	80022f2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80022c8:	69fb      	ldr	r3, [r7, #28]
 80022ca:	4a45      	ldr	r2, [pc, #276]	; (80023e0 <ADC_ConversionStop+0x174>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d90d      	bls.n	80022ec <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022d4:	f043 0210 	orr.w	r2, r3, #16
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022e0:	f043 0201 	orr.w	r2, r3, #1
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e074      	b.n	80023d6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	3301      	adds	r3, #1
 80022f0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022fc:	2b40      	cmp	r3, #64	; 0x40
 80022fe:	d1e3      	bne.n	80022c8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2240      	movs	r2, #64	; 0x40
 8002306:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	2b02      	cmp	r3, #2
 800230c:	d014      	beq.n	8002338 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4618      	mov	r0, r3
 8002314:	f7fe ff48 	bl	80011a8 <LL_ADC_REG_IsConversionOngoing>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d00c      	beq.n	8002338 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4618      	mov	r0, r3
 8002324:	f7fe ff05 	bl	8001132 <LL_ADC_IsDisableOngoing>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d104      	bne.n	8002338 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4618      	mov	r0, r3
 8002334:	f7fe ff24 	bl	8001180 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d014      	beq.n	8002368 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4618      	mov	r0, r3
 8002344:	f7fe ff57 	bl	80011f6 <LL_ADC_INJ_IsConversionOngoing>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d00c      	beq.n	8002368 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4618      	mov	r0, r3
 8002354:	f7fe feed 	bl	8001132 <LL_ADC_IsDisableOngoing>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d104      	bne.n	8002368 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4618      	mov	r0, r3
 8002364:	f7fe ff33 	bl	80011ce <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	2b02      	cmp	r3, #2
 800236c:	d005      	beq.n	800237a <ADC_ConversionStop+0x10e>
 800236e:	69bb      	ldr	r3, [r7, #24]
 8002370:	2b03      	cmp	r3, #3
 8002372:	d105      	bne.n	8002380 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002374:	230c      	movs	r3, #12
 8002376:	617b      	str	r3, [r7, #20]
        break;
 8002378:	e005      	b.n	8002386 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800237a:	2308      	movs	r3, #8
 800237c:	617b      	str	r3, [r7, #20]
        break;
 800237e:	e002      	b.n	8002386 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002380:	2304      	movs	r3, #4
 8002382:	617b      	str	r3, [r7, #20]
        break;
 8002384:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002386:	f7fe fca1 	bl	8000ccc <HAL_GetTick>
 800238a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800238c:	e01b      	b.n	80023c6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800238e:	f7fe fc9d 	bl	8000ccc <HAL_GetTick>
 8002392:	4602      	mov	r2, r0
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	2b05      	cmp	r3, #5
 800239a:	d914      	bls.n	80023c6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	689a      	ldr	r2, [r3, #8]
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	4013      	ands	r3, r2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d00d      	beq.n	80023c6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023ae:	f043 0210 	orr.w	r2, r3, #16
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023ba:	f043 0201 	orr.w	r2, r3, #1
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e007      	b.n	80023d6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689a      	ldr	r2, [r3, #8]
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	4013      	ands	r3, r2
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d1dc      	bne.n	800238e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3720      	adds	r7, #32
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	a33fffff 	.word	0xa33fffff

080023e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80023ec:	2300      	movs	r3, #0
 80023ee:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7fe fe89 	bl	800110c <LL_ADC_IsEnabled>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d176      	bne.n	80024ee <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	689a      	ldr	r2, [r3, #8]
 8002406:	4b3c      	ldr	r3, [pc, #240]	; (80024f8 <ADC_Enable+0x114>)
 8002408:	4013      	ands	r3, r2
 800240a:	2b00      	cmp	r3, #0
 800240c:	d00d      	beq.n	800242a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002412:	f043 0210 	orr.w	r2, r3, #16
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800241e:	f043 0201 	orr.w	r2, r3, #1
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e062      	b.n	80024f0 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4618      	mov	r0, r3
 8002430:	f7fe fe44 	bl	80010bc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800243c:	d004      	beq.n	8002448 <ADC_Enable+0x64>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a2e      	ldr	r2, [pc, #184]	; (80024fc <ADC_Enable+0x118>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d101      	bne.n	800244c <ADC_Enable+0x68>
 8002448:	4b2d      	ldr	r3, [pc, #180]	; (8002500 <ADC_Enable+0x11c>)
 800244a:	e000      	b.n	800244e <ADC_Enable+0x6a>
 800244c:	4b2d      	ldr	r3, [pc, #180]	; (8002504 <ADC_Enable+0x120>)
 800244e:	4618      	mov	r0, r3
 8002450:	f7fe fc90 	bl	8000d74 <LL_ADC_GetCommonPathInternalCh>
 8002454:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002456:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800245a:	2b00      	cmp	r3, #0
 800245c:	d013      	beq.n	8002486 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800245e:	4b2a      	ldr	r3, [pc, #168]	; (8002508 <ADC_Enable+0x124>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	099b      	lsrs	r3, r3, #6
 8002464:	4a29      	ldr	r2, [pc, #164]	; (800250c <ADC_Enable+0x128>)
 8002466:	fba2 2303 	umull	r2, r3, r2, r3
 800246a:	099b      	lsrs	r3, r3, #6
 800246c:	1c5a      	adds	r2, r3, #1
 800246e:	4613      	mov	r3, r2
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	4413      	add	r3, r2
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002478:	e002      	b.n	8002480 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	3b01      	subs	r3, #1
 800247e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d1f9      	bne.n	800247a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002486:	f7fe fc21 	bl	8000ccc <HAL_GetTick>
 800248a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800248c:	e028      	b.n	80024e0 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4618      	mov	r0, r3
 8002494:	f7fe fe3a 	bl	800110c <LL_ADC_IsEnabled>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d104      	bne.n	80024a8 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7fe fe0a 	bl	80010bc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024a8:	f7fe fc10 	bl	8000ccc <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d914      	bls.n	80024e0 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0301 	and.w	r3, r3, #1
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d00d      	beq.n	80024e0 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024c8:	f043 0210 	orr.w	r2, r3, #16
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024d4:	f043 0201 	orr.w	r2, r3, #1
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e007      	b.n	80024f0 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0301 	and.w	r3, r3, #1
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d1cf      	bne.n	800248e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3710      	adds	r7, #16
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	8000003f 	.word	0x8000003f
 80024fc:	50000100 	.word	0x50000100
 8002500:	50000300 	.word	0x50000300
 8002504:	50000700 	.word	0x50000700
 8002508:	20000000 	.word	0x20000000
 800250c:	053e2d63 	.word	0x053e2d63

08002510 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4618      	mov	r0, r3
 800251e:	f7fe fe08 	bl	8001132 <LL_ADC_IsDisableOngoing>
 8002522:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4618      	mov	r0, r3
 800252a:	f7fe fdef 	bl	800110c <LL_ADC_IsEnabled>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d047      	beq.n	80025c4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d144      	bne.n	80025c4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f003 030d 	and.w	r3, r3, #13
 8002544:	2b01      	cmp	r3, #1
 8002546:	d10c      	bne.n	8002562 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4618      	mov	r0, r3
 800254e:	f7fe fdc9 	bl	80010e4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2203      	movs	r2, #3
 8002558:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800255a:	f7fe fbb7 	bl	8000ccc <HAL_GetTick>
 800255e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002560:	e029      	b.n	80025b6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002566:	f043 0210 	orr.w	r2, r3, #16
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002572:	f043 0201 	orr.w	r2, r3, #1
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e023      	b.n	80025c6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800257e:	f7fe fba5 	bl	8000ccc <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	2b02      	cmp	r3, #2
 800258a:	d914      	bls.n	80025b6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	2b00      	cmp	r3, #0
 8002598:	d00d      	beq.n	80025b6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800259e:	f043 0210 	orr.w	r2, r3, #16
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025aa:	f043 0201 	orr.w	r2, r3, #1
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e007      	b.n	80025c6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	f003 0301 	and.w	r3, r3, #1
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d1dc      	bne.n	800257e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <LL_ADC_IsEnabled>:
{
 80025ce:	b480      	push	{r7}
 80025d0:	b083      	sub	sp, #12
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d101      	bne.n	80025e6 <LL_ADC_IsEnabled+0x18>
 80025e2:	2301      	movs	r3, #1
 80025e4:	e000      	b.n	80025e8 <LL_ADC_IsEnabled+0x1a>
 80025e6:	2300      	movs	r3, #0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <LL_ADC_REG_IsConversionOngoing>:
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f003 0304 	and.w	r3, r3, #4
 8002604:	2b04      	cmp	r3, #4
 8002606:	d101      	bne.n	800260c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002608:	2301      	movs	r3, #1
 800260a:	e000      	b.n	800260e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800260c:	2300      	movs	r3, #0
}
 800260e:	4618      	mov	r0, r3
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
	...

0800261c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800261c:	b590      	push	{r4, r7, lr}
 800261e:	b0a1      	sub	sp, #132	; 0x84
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002626:	2300      	movs	r3, #0
 8002628:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002632:	2b01      	cmp	r3, #1
 8002634:	d101      	bne.n	800263a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002636:	2302      	movs	r3, #2
 8002638:	e0e7      	b.n	800280a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2201      	movs	r2, #1
 800263e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002642:	2300      	movs	r3, #0
 8002644:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002646:	2300      	movs	r3, #0
 8002648:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002652:	d102      	bne.n	800265a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002654:	4b6f      	ldr	r3, [pc, #444]	; (8002814 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002656:	60bb      	str	r3, [r7, #8]
 8002658:	e009      	b.n	800266e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a6e      	ldr	r2, [pc, #440]	; (8002818 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d102      	bne.n	800266a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8002664:	4b6d      	ldr	r3, [pc, #436]	; (800281c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002666:	60bb      	str	r3, [r7, #8]
 8002668:	e001      	b.n	800266e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800266a:	2300      	movs	r3, #0
 800266c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d10b      	bne.n	800268c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002678:	f043 0220 	orr.w	r2, r3, #32
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2200      	movs	r2, #0
 8002684:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e0be      	b.n	800280a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	4618      	mov	r0, r3
 8002690:	f7ff ffb0 	bl	80025f4 <LL_ADC_REG_IsConversionOngoing>
 8002694:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4618      	mov	r0, r3
 800269c:	f7ff ffaa 	bl	80025f4 <LL_ADC_REG_IsConversionOngoing>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	f040 80a0 	bne.w	80027e8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80026a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f040 809c 	bne.w	80027e8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026b8:	d004      	beq.n	80026c4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a55      	ldr	r2, [pc, #340]	; (8002814 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d101      	bne.n	80026c8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80026c4:	4b56      	ldr	r3, [pc, #344]	; (8002820 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80026c6:	e000      	b.n	80026ca <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80026c8:	4b56      	ldr	r3, [pc, #344]	; (8002824 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80026ca:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d04b      	beq.n	800276c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80026d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	6859      	ldr	r1, [r3, #4]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80026e6:	035b      	lsls	r3, r3, #13
 80026e8:	430b      	orrs	r3, r1
 80026ea:	431a      	orrs	r2, r3
 80026ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026ee:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026f8:	d004      	beq.n	8002704 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a45      	ldr	r2, [pc, #276]	; (8002814 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d10f      	bne.n	8002724 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8002704:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002708:	f7ff ff61 	bl	80025ce <LL_ADC_IsEnabled>
 800270c:	4604      	mov	r4, r0
 800270e:	4841      	ldr	r0, [pc, #260]	; (8002814 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002710:	f7ff ff5d 	bl	80025ce <LL_ADC_IsEnabled>
 8002714:	4603      	mov	r3, r0
 8002716:	4323      	orrs	r3, r4
 8002718:	2b00      	cmp	r3, #0
 800271a:	bf0c      	ite	eq
 800271c:	2301      	moveq	r3, #1
 800271e:	2300      	movne	r3, #0
 8002720:	b2db      	uxtb	r3, r3
 8002722:	e012      	b.n	800274a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8002724:	483c      	ldr	r0, [pc, #240]	; (8002818 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002726:	f7ff ff52 	bl	80025ce <LL_ADC_IsEnabled>
 800272a:	4604      	mov	r4, r0
 800272c:	483b      	ldr	r0, [pc, #236]	; (800281c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800272e:	f7ff ff4e 	bl	80025ce <LL_ADC_IsEnabled>
 8002732:	4603      	mov	r3, r0
 8002734:	431c      	orrs	r4, r3
 8002736:	483c      	ldr	r0, [pc, #240]	; (8002828 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002738:	f7ff ff49 	bl	80025ce <LL_ADC_IsEnabled>
 800273c:	4603      	mov	r3, r0
 800273e:	4323      	orrs	r3, r4
 8002740:	2b00      	cmp	r3, #0
 8002742:	bf0c      	ite	eq
 8002744:	2301      	moveq	r3, #1
 8002746:	2300      	movne	r3, #0
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b00      	cmp	r3, #0
 800274c:	d056      	beq.n	80027fc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800274e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002756:	f023 030f 	bic.w	r3, r3, #15
 800275a:	683a      	ldr	r2, [r7, #0]
 800275c:	6811      	ldr	r1, [r2, #0]
 800275e:	683a      	ldr	r2, [r7, #0]
 8002760:	6892      	ldr	r2, [r2, #8]
 8002762:	430a      	orrs	r2, r1
 8002764:	431a      	orrs	r2, r3
 8002766:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002768:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800276a:	e047      	b.n	80027fc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800276c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002774:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002776:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002780:	d004      	beq.n	800278c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a23      	ldr	r2, [pc, #140]	; (8002814 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d10f      	bne.n	80027ac <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800278c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002790:	f7ff ff1d 	bl	80025ce <LL_ADC_IsEnabled>
 8002794:	4604      	mov	r4, r0
 8002796:	481f      	ldr	r0, [pc, #124]	; (8002814 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002798:	f7ff ff19 	bl	80025ce <LL_ADC_IsEnabled>
 800279c:	4603      	mov	r3, r0
 800279e:	4323      	orrs	r3, r4
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	bf0c      	ite	eq
 80027a4:	2301      	moveq	r3, #1
 80027a6:	2300      	movne	r3, #0
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	e012      	b.n	80027d2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80027ac:	481a      	ldr	r0, [pc, #104]	; (8002818 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80027ae:	f7ff ff0e 	bl	80025ce <LL_ADC_IsEnabled>
 80027b2:	4604      	mov	r4, r0
 80027b4:	4819      	ldr	r0, [pc, #100]	; (800281c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80027b6:	f7ff ff0a 	bl	80025ce <LL_ADC_IsEnabled>
 80027ba:	4603      	mov	r3, r0
 80027bc:	431c      	orrs	r4, r3
 80027be:	481a      	ldr	r0, [pc, #104]	; (8002828 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80027c0:	f7ff ff05 	bl	80025ce <LL_ADC_IsEnabled>
 80027c4:	4603      	mov	r3, r0
 80027c6:	4323      	orrs	r3, r4
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	bf0c      	ite	eq
 80027cc:	2301      	moveq	r3, #1
 80027ce:	2300      	movne	r3, #0
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d012      	beq.n	80027fc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80027d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80027de:	f023 030f 	bic.w	r3, r3, #15
 80027e2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80027e4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80027e6:	e009      	b.n	80027fc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ec:	f043 0220 	orr.w	r2, r3, #32
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80027fa:	e000      	b.n	80027fe <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80027fc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002806:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800280a:	4618      	mov	r0, r3
 800280c:	3784      	adds	r7, #132	; 0x84
 800280e:	46bd      	mov	sp, r7
 8002810:	bd90      	pop	{r4, r7, pc}
 8002812:	bf00      	nop
 8002814:	50000100 	.word	0x50000100
 8002818:	50000400 	.word	0x50000400
 800281c:	50000500 	.word	0x50000500
 8002820:	50000300 	.word	0x50000300
 8002824:	50000700 	.word	0x50000700
 8002828:	50000600 	.word	0x50000600

0800282c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800282c:	b480      	push	{r7}
 800282e:	b085      	sub	sp, #20
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	f003 0307 	and.w	r3, r3, #7
 800283a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800283c:	4b0c      	ldr	r3, [pc, #48]	; (8002870 <__NVIC_SetPriorityGrouping+0x44>)
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002842:	68ba      	ldr	r2, [r7, #8]
 8002844:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002848:	4013      	ands	r3, r2
 800284a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002854:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002858:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800285c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800285e:	4a04      	ldr	r2, [pc, #16]	; (8002870 <__NVIC_SetPriorityGrouping+0x44>)
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	60d3      	str	r3, [r2, #12]
}
 8002864:	bf00      	nop
 8002866:	3714      	adds	r7, #20
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr
 8002870:	e000ed00 	.word	0xe000ed00

08002874 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002878:	4b04      	ldr	r3, [pc, #16]	; (800288c <__NVIC_GetPriorityGrouping+0x18>)
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	0a1b      	lsrs	r3, r3, #8
 800287e:	f003 0307 	and.w	r3, r3, #7
}
 8002882:	4618      	mov	r0, r3
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr
 800288c:	e000ed00 	.word	0xe000ed00

08002890 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	4603      	mov	r3, r0
 8002898:	6039      	str	r1, [r7, #0]
 800289a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800289c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	db0a      	blt.n	80028ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	b2da      	uxtb	r2, r3
 80028a8:	490c      	ldr	r1, [pc, #48]	; (80028dc <__NVIC_SetPriority+0x4c>)
 80028aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ae:	0112      	lsls	r2, r2, #4
 80028b0:	b2d2      	uxtb	r2, r2
 80028b2:	440b      	add	r3, r1
 80028b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028b8:	e00a      	b.n	80028d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	b2da      	uxtb	r2, r3
 80028be:	4908      	ldr	r1, [pc, #32]	; (80028e0 <__NVIC_SetPriority+0x50>)
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	3b04      	subs	r3, #4
 80028c8:	0112      	lsls	r2, r2, #4
 80028ca:	b2d2      	uxtb	r2, r2
 80028cc:	440b      	add	r3, r1
 80028ce:	761a      	strb	r2, [r3, #24]
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	e000e100 	.word	0xe000e100
 80028e0:	e000ed00 	.word	0xe000ed00

080028e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b089      	sub	sp, #36	; 0x24
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f003 0307 	and.w	r3, r3, #7
 80028f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	f1c3 0307 	rsb	r3, r3, #7
 80028fe:	2b04      	cmp	r3, #4
 8002900:	bf28      	it	cs
 8002902:	2304      	movcs	r3, #4
 8002904:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	3304      	adds	r3, #4
 800290a:	2b06      	cmp	r3, #6
 800290c:	d902      	bls.n	8002914 <NVIC_EncodePriority+0x30>
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	3b03      	subs	r3, #3
 8002912:	e000      	b.n	8002916 <NVIC_EncodePriority+0x32>
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002918:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	43da      	mvns	r2, r3
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	401a      	ands	r2, r3
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800292c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	fa01 f303 	lsl.w	r3, r1, r3
 8002936:	43d9      	mvns	r1, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800293c:	4313      	orrs	r3, r2
         );
}
 800293e:	4618      	mov	r0, r3
 8002940:	3724      	adds	r7, #36	; 0x24
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
	...

0800294c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	3b01      	subs	r3, #1
 8002958:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800295c:	d301      	bcc.n	8002962 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800295e:	2301      	movs	r3, #1
 8002960:	e00f      	b.n	8002982 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002962:	4a0a      	ldr	r2, [pc, #40]	; (800298c <SysTick_Config+0x40>)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	3b01      	subs	r3, #1
 8002968:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800296a:	210f      	movs	r1, #15
 800296c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002970:	f7ff ff8e 	bl	8002890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002974:	4b05      	ldr	r3, [pc, #20]	; (800298c <SysTick_Config+0x40>)
 8002976:	2200      	movs	r2, #0
 8002978:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800297a:	4b04      	ldr	r3, [pc, #16]	; (800298c <SysTick_Config+0x40>)
 800297c:	2207      	movs	r2, #7
 800297e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	3708      	adds	r7, #8
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	e000e010 	.word	0xe000e010

08002990 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f7ff ff47 	bl	800282c <__NVIC_SetPriorityGrouping>
}
 800299e:	bf00      	nop
 80029a0:	3708      	adds	r7, #8
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}

080029a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029a6:	b580      	push	{r7, lr}
 80029a8:	b086      	sub	sp, #24
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	4603      	mov	r3, r0
 80029ae:	60b9      	str	r1, [r7, #8]
 80029b0:	607a      	str	r2, [r7, #4]
 80029b2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80029b4:	f7ff ff5e 	bl	8002874 <__NVIC_GetPriorityGrouping>
 80029b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	68b9      	ldr	r1, [r7, #8]
 80029be:	6978      	ldr	r0, [r7, #20]
 80029c0:	f7ff ff90 	bl	80028e4 <NVIC_EncodePriority>
 80029c4:	4602      	mov	r2, r0
 80029c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029ca:	4611      	mov	r1, r2
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff ff5f 	bl	8002890 <__NVIC_SetPriority>
}
 80029d2:	bf00      	nop
 80029d4:	3718      	adds	r7, #24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b082      	sub	sp, #8
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f7ff ffb2 	bl	800294c <SysTick_Config>
 80029e8:	4603      	mov	r3, r0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
	...

080029f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b087      	sub	sp, #28
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80029fe:	2300      	movs	r3, #0
 8002a00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002a02:	e15a      	b.n	8002cba <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	2101      	movs	r1, #1
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a10:	4013      	ands	r3, r2
 8002a12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	f000 814c 	beq.w	8002cb4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f003 0303 	and.w	r3, r3, #3
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d005      	beq.n	8002a34 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d130      	bne.n	8002a96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	2203      	movs	r2, #3
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	43db      	mvns	r3, r3
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	4013      	ands	r3, r2
 8002a4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	68da      	ldr	r2, [r3, #12]
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	fa02 f303 	lsl.w	r3, r2, r3
 8002a58:	693a      	ldr	r2, [r7, #16]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	693a      	ldr	r2, [r7, #16]
 8002a62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a72:	43db      	mvns	r3, r3
 8002a74:	693a      	ldr	r2, [r7, #16]
 8002a76:	4013      	ands	r3, r2
 8002a78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	091b      	lsrs	r3, r3, #4
 8002a80:	f003 0201 	and.w	r2, r3, #1
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	693a      	ldr	r2, [r7, #16]
 8002a94:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f003 0303 	and.w	r3, r3, #3
 8002a9e:	2b03      	cmp	r3, #3
 8002aa0:	d017      	beq.n	8002ad2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	2203      	movs	r2, #3
 8002aae:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab2:	43db      	mvns	r3, r3
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	689a      	ldr	r2, [r3, #8]
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac6:	693a      	ldr	r2, [r7, #16]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	693a      	ldr	r2, [r7, #16]
 8002ad0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f003 0303 	and.w	r3, r3, #3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d123      	bne.n	8002b26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	08da      	lsrs	r2, r3, #3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	3208      	adds	r2, #8
 8002ae6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	f003 0307 	and.w	r3, r3, #7
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	220f      	movs	r2, #15
 8002af6:	fa02 f303 	lsl.w	r3, r2, r3
 8002afa:	43db      	mvns	r3, r3
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	4013      	ands	r3, r2
 8002b00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	691a      	ldr	r2, [r3, #16]
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	f003 0307 	and.w	r3, r3, #7
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	08da      	lsrs	r2, r3, #3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	3208      	adds	r2, #8
 8002b20:	6939      	ldr	r1, [r7, #16]
 8002b22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	2203      	movs	r2, #3
 8002b32:	fa02 f303 	lsl.w	r3, r2, r3
 8002b36:	43db      	mvns	r3, r3
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f003 0203 	and.w	r2, r3, #3
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	f000 80a6 	beq.w	8002cb4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b68:	4b5b      	ldr	r3, [pc, #364]	; (8002cd8 <HAL_GPIO_Init+0x2e4>)
 8002b6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b6c:	4a5a      	ldr	r2, [pc, #360]	; (8002cd8 <HAL_GPIO_Init+0x2e4>)
 8002b6e:	f043 0301 	orr.w	r3, r3, #1
 8002b72:	6613      	str	r3, [r2, #96]	; 0x60
 8002b74:	4b58      	ldr	r3, [pc, #352]	; (8002cd8 <HAL_GPIO_Init+0x2e4>)
 8002b76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b78:	f003 0301 	and.w	r3, r3, #1
 8002b7c:	60bb      	str	r3, [r7, #8]
 8002b7e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b80:	4a56      	ldr	r2, [pc, #344]	; (8002cdc <HAL_GPIO_Init+0x2e8>)
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	089b      	lsrs	r3, r3, #2
 8002b86:	3302      	adds	r3, #2
 8002b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	f003 0303 	and.w	r3, r3, #3
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	220f      	movs	r2, #15
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002baa:	d01f      	beq.n	8002bec <HAL_GPIO_Init+0x1f8>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	4a4c      	ldr	r2, [pc, #304]	; (8002ce0 <HAL_GPIO_Init+0x2ec>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d019      	beq.n	8002be8 <HAL_GPIO_Init+0x1f4>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	4a4b      	ldr	r2, [pc, #300]	; (8002ce4 <HAL_GPIO_Init+0x2f0>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d013      	beq.n	8002be4 <HAL_GPIO_Init+0x1f0>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a4a      	ldr	r2, [pc, #296]	; (8002ce8 <HAL_GPIO_Init+0x2f4>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d00d      	beq.n	8002be0 <HAL_GPIO_Init+0x1ec>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	4a49      	ldr	r2, [pc, #292]	; (8002cec <HAL_GPIO_Init+0x2f8>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d007      	beq.n	8002bdc <HAL_GPIO_Init+0x1e8>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4a48      	ldr	r2, [pc, #288]	; (8002cf0 <HAL_GPIO_Init+0x2fc>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d101      	bne.n	8002bd8 <HAL_GPIO_Init+0x1e4>
 8002bd4:	2305      	movs	r3, #5
 8002bd6:	e00a      	b.n	8002bee <HAL_GPIO_Init+0x1fa>
 8002bd8:	2306      	movs	r3, #6
 8002bda:	e008      	b.n	8002bee <HAL_GPIO_Init+0x1fa>
 8002bdc:	2304      	movs	r3, #4
 8002bde:	e006      	b.n	8002bee <HAL_GPIO_Init+0x1fa>
 8002be0:	2303      	movs	r3, #3
 8002be2:	e004      	b.n	8002bee <HAL_GPIO_Init+0x1fa>
 8002be4:	2302      	movs	r3, #2
 8002be6:	e002      	b.n	8002bee <HAL_GPIO_Init+0x1fa>
 8002be8:	2301      	movs	r3, #1
 8002bea:	e000      	b.n	8002bee <HAL_GPIO_Init+0x1fa>
 8002bec:	2300      	movs	r3, #0
 8002bee:	697a      	ldr	r2, [r7, #20]
 8002bf0:	f002 0203 	and.w	r2, r2, #3
 8002bf4:	0092      	lsls	r2, r2, #2
 8002bf6:	4093      	lsls	r3, r2
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bfe:	4937      	ldr	r1, [pc, #220]	; (8002cdc <HAL_GPIO_Init+0x2e8>)
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	089b      	lsrs	r3, r3, #2
 8002c04:	3302      	adds	r3, #2
 8002c06:	693a      	ldr	r2, [r7, #16]
 8002c08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c0c:	4b39      	ldr	r3, [pc, #228]	; (8002cf4 <HAL_GPIO_Init+0x300>)
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	43db      	mvns	r3, r3
 8002c16:	693a      	ldr	r2, [r7, #16]
 8002c18:	4013      	ands	r3, r2
 8002c1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d003      	beq.n	8002c30 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002c28:	693a      	ldr	r2, [r7, #16]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c30:	4a30      	ldr	r2, [pc, #192]	; (8002cf4 <HAL_GPIO_Init+0x300>)
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002c36:	4b2f      	ldr	r3, [pc, #188]	; (8002cf4 <HAL_GPIO_Init+0x300>)
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	693a      	ldr	r2, [r7, #16]
 8002c42:	4013      	ands	r3, r2
 8002c44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d003      	beq.n	8002c5a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c5a:	4a26      	ldr	r2, [pc, #152]	; (8002cf4 <HAL_GPIO_Init+0x300>)
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002c60:	4b24      	ldr	r3, [pc, #144]	; (8002cf4 <HAL_GPIO_Init+0x300>)
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d003      	beq.n	8002c84 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002c7c:	693a      	ldr	r2, [r7, #16]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c84:	4a1b      	ldr	r2, [pc, #108]	; (8002cf4 <HAL_GPIO_Init+0x300>)
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002c8a:	4b1a      	ldr	r3, [pc, #104]	; (8002cf4 <HAL_GPIO_Init+0x300>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	43db      	mvns	r3, r3
 8002c94:	693a      	ldr	r2, [r7, #16]
 8002c96:	4013      	ands	r3, r2
 8002c98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002cae:	4a11      	ldr	r2, [pc, #68]	; (8002cf4 <HAL_GPIO_Init+0x300>)
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	fa22 f303 	lsr.w	r3, r2, r3
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	f47f ae9d 	bne.w	8002a04 <HAL_GPIO_Init+0x10>
  }
}
 8002cca:	bf00      	nop
 8002ccc:	bf00      	nop
 8002cce:	371c      	adds	r7, #28
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	40010000 	.word	0x40010000
 8002ce0:	48000400 	.word	0x48000400
 8002ce4:	48000800 	.word	0x48000800
 8002ce8:	48000c00 	.word	0x48000c00
 8002cec:	48001000 	.word	0x48001000
 8002cf0:	48001400 	.word	0x48001400
 8002cf4:	40010400 	.word	0x40010400

08002cf8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d141      	bne.n	8002d8a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d06:	4b4b      	ldr	r3, [pc, #300]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002d0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d12:	d131      	bne.n	8002d78 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d14:	4b47      	ldr	r3, [pc, #284]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d1a:	4a46      	ldr	r2, [pc, #280]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d24:	4b43      	ldr	r3, [pc, #268]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002d2c:	4a41      	ldr	r2, [pc, #260]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d32:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002d34:	4b40      	ldr	r3, [pc, #256]	; (8002e38 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2232      	movs	r2, #50	; 0x32
 8002d3a:	fb02 f303 	mul.w	r3, r2, r3
 8002d3e:	4a3f      	ldr	r2, [pc, #252]	; (8002e3c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002d40:	fba2 2303 	umull	r2, r3, r2, r3
 8002d44:	0c9b      	lsrs	r3, r3, #18
 8002d46:	3301      	adds	r3, #1
 8002d48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d4a:	e002      	b.n	8002d52 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d52:	4b38      	ldr	r3, [pc, #224]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d54:	695b      	ldr	r3, [r3, #20]
 8002d56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d5e:	d102      	bne.n	8002d66 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d1f2      	bne.n	8002d4c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002d66:	4b33      	ldr	r3, [pc, #204]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d72:	d158      	bne.n	8002e26 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002d74:	2303      	movs	r3, #3
 8002d76:	e057      	b.n	8002e28 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002d78:	4b2e      	ldr	r3, [pc, #184]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d7e:	4a2d      	ldr	r2, [pc, #180]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d84:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002d88:	e04d      	b.n	8002e26 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d90:	d141      	bne.n	8002e16 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d92:	4b28      	ldr	r3, [pc, #160]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002d9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d9e:	d131      	bne.n	8002e04 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002da0:	4b24      	ldr	r3, [pc, #144]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002da2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002da6:	4a23      	ldr	r2, [pc, #140]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002da8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002db0:	4b20      	ldr	r3, [pc, #128]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002db8:	4a1e      	ldr	r2, [pc, #120]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dbe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002dc0:	4b1d      	ldr	r3, [pc, #116]	; (8002e38 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2232      	movs	r2, #50	; 0x32
 8002dc6:	fb02 f303 	mul.w	r3, r2, r3
 8002dca:	4a1c      	ldr	r2, [pc, #112]	; (8002e3c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd0:	0c9b      	lsrs	r3, r3, #18
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002dd6:	e002      	b.n	8002dde <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002dde:	4b15      	ldr	r3, [pc, #84]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002de6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dea:	d102      	bne.n	8002df2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d1f2      	bne.n	8002dd8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002df2:	4b10      	ldr	r3, [pc, #64]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dfe:	d112      	bne.n	8002e26 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002e00:	2303      	movs	r3, #3
 8002e02:	e011      	b.n	8002e28 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e04:	4b0b      	ldr	r3, [pc, #44]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e0a:	4a0a      	ldr	r2, [pc, #40]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e10:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002e14:	e007      	b.n	8002e26 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002e16:	4b07      	ldr	r3, [pc, #28]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002e1e:	4a05      	ldr	r2, [pc, #20]	; (8002e34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e20:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e24:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002e26:	2300      	movs	r3, #0
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3714      	adds	r7, #20
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr
 8002e34:	40007000 	.word	0x40007000
 8002e38:	20000000 	.word	0x20000000
 8002e3c:	431bde83 	.word	0x431bde83

08002e40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b088      	sub	sp, #32
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d101      	bne.n	8002e52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e2fe      	b.n	8003450 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d075      	beq.n	8002f4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e5e:	4b97      	ldr	r3, [pc, #604]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f003 030c 	and.w	r3, r3, #12
 8002e66:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e68:	4b94      	ldr	r3, [pc, #592]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	f003 0303 	and.w	r3, r3, #3
 8002e70:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	2b0c      	cmp	r3, #12
 8002e76:	d102      	bne.n	8002e7e <HAL_RCC_OscConfig+0x3e>
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	2b03      	cmp	r3, #3
 8002e7c:	d002      	beq.n	8002e84 <HAL_RCC_OscConfig+0x44>
 8002e7e:	69bb      	ldr	r3, [r7, #24]
 8002e80:	2b08      	cmp	r3, #8
 8002e82:	d10b      	bne.n	8002e9c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e84:	4b8d      	ldr	r3, [pc, #564]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d05b      	beq.n	8002f48 <HAL_RCC_OscConfig+0x108>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d157      	bne.n	8002f48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e2d9      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ea4:	d106      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x74>
 8002ea6:	4b85      	ldr	r3, [pc, #532]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a84      	ldr	r2, [pc, #528]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002eac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eb0:	6013      	str	r3, [r2, #0]
 8002eb2:	e01d      	b.n	8002ef0 <HAL_RCC_OscConfig+0xb0>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ebc:	d10c      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x98>
 8002ebe:	4b7f      	ldr	r3, [pc, #508]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a7e      	ldr	r2, [pc, #504]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002ec4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ec8:	6013      	str	r3, [r2, #0]
 8002eca:	4b7c      	ldr	r3, [pc, #496]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a7b      	ldr	r2, [pc, #492]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002ed0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ed4:	6013      	str	r3, [r2, #0]
 8002ed6:	e00b      	b.n	8002ef0 <HAL_RCC_OscConfig+0xb0>
 8002ed8:	4b78      	ldr	r3, [pc, #480]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a77      	ldr	r2, [pc, #476]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002ede:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ee2:	6013      	str	r3, [r2, #0]
 8002ee4:	4b75      	ldr	r3, [pc, #468]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a74      	ldr	r2, [pc, #464]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002eea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002eee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d013      	beq.n	8002f20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef8:	f7fd fee8 	bl	8000ccc <HAL_GetTick>
 8002efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002efe:	e008      	b.n	8002f12 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f00:	f7fd fee4 	bl	8000ccc <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b64      	cmp	r3, #100	; 0x64
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e29e      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f12:	4b6a      	ldr	r3, [pc, #424]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d0f0      	beq.n	8002f00 <HAL_RCC_OscConfig+0xc0>
 8002f1e:	e014      	b.n	8002f4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f20:	f7fd fed4 	bl	8000ccc <HAL_GetTick>
 8002f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f26:	e008      	b.n	8002f3a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f28:	f7fd fed0 	bl	8000ccc <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b64      	cmp	r3, #100	; 0x64
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e28a      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f3a:	4b60      	ldr	r3, [pc, #384]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1f0      	bne.n	8002f28 <HAL_RCC_OscConfig+0xe8>
 8002f46:	e000      	b.n	8002f4a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0302 	and.w	r3, r3, #2
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d075      	beq.n	8003042 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f56:	4b59      	ldr	r3, [pc, #356]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	f003 030c 	and.w	r3, r3, #12
 8002f5e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f60:	4b56      	ldr	r3, [pc, #344]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	f003 0303 	and.w	r3, r3, #3
 8002f68:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	2b0c      	cmp	r3, #12
 8002f6e:	d102      	bne.n	8002f76 <HAL_RCC_OscConfig+0x136>
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d002      	beq.n	8002f7c <HAL_RCC_OscConfig+0x13c>
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	2b04      	cmp	r3, #4
 8002f7a:	d11f      	bne.n	8002fbc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f7c:	4b4f      	ldr	r3, [pc, #316]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d005      	beq.n	8002f94 <HAL_RCC_OscConfig+0x154>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d101      	bne.n	8002f94 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e25d      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f94:	4b49      	ldr	r3, [pc, #292]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	691b      	ldr	r3, [r3, #16]
 8002fa0:	061b      	lsls	r3, r3, #24
 8002fa2:	4946      	ldr	r1, [pc, #280]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002fa8:	4b45      	ldr	r3, [pc, #276]	; (80030c0 <HAL_RCC_OscConfig+0x280>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7fd fe41 	bl	8000c34 <HAL_InitTick>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d043      	beq.n	8003040 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e249      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d023      	beq.n	800300c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fc4:	4b3d      	ldr	r3, [pc, #244]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a3c      	ldr	r2, [pc, #240]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002fca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd0:	f7fd fe7c 	bl	8000ccc <HAL_GetTick>
 8002fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fd6:	e008      	b.n	8002fea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fd8:	f7fd fe78 	bl	8000ccc <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d901      	bls.n	8002fea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e232      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fea:	4b34      	ldr	r3, [pc, #208]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d0f0      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ff6:	4b31      	ldr	r3, [pc, #196]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	691b      	ldr	r3, [r3, #16]
 8003002:	061b      	lsls	r3, r3, #24
 8003004:	492d      	ldr	r1, [pc, #180]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8003006:	4313      	orrs	r3, r2
 8003008:	604b      	str	r3, [r1, #4]
 800300a:	e01a      	b.n	8003042 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800300c:	4b2b      	ldr	r3, [pc, #172]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a2a      	ldr	r2, [pc, #168]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8003012:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003016:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003018:	f7fd fe58 	bl	8000ccc <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003020:	f7fd fe54 	bl	8000ccc <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b02      	cmp	r3, #2
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e20e      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003032:	4b22      	ldr	r3, [pc, #136]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800303a:	2b00      	cmp	r3, #0
 800303c:	d1f0      	bne.n	8003020 <HAL_RCC_OscConfig+0x1e0>
 800303e:	e000      	b.n	8003042 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003040:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0308 	and.w	r3, r3, #8
 800304a:	2b00      	cmp	r3, #0
 800304c:	d041      	beq.n	80030d2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d01c      	beq.n	8003090 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003056:	4b19      	ldr	r3, [pc, #100]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8003058:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800305c:	4a17      	ldr	r2, [pc, #92]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 800305e:	f043 0301 	orr.w	r3, r3, #1
 8003062:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003066:	f7fd fe31 	bl	8000ccc <HAL_GetTick>
 800306a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800306c:	e008      	b.n	8003080 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800306e:	f7fd fe2d 	bl	8000ccc <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	2b02      	cmp	r3, #2
 800307a:	d901      	bls.n	8003080 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e1e7      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003080:	4b0e      	ldr	r3, [pc, #56]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8003082:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d0ef      	beq.n	800306e <HAL_RCC_OscConfig+0x22e>
 800308e:	e020      	b.n	80030d2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003090:	4b0a      	ldr	r3, [pc, #40]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8003092:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003096:	4a09      	ldr	r2, [pc, #36]	; (80030bc <HAL_RCC_OscConfig+0x27c>)
 8003098:	f023 0301 	bic.w	r3, r3, #1
 800309c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030a0:	f7fd fe14 	bl	8000ccc <HAL_GetTick>
 80030a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030a6:	e00d      	b.n	80030c4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030a8:	f7fd fe10 	bl	8000ccc <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d906      	bls.n	80030c4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e1ca      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
 80030ba:	bf00      	nop
 80030bc:	40021000 	.word	0x40021000
 80030c0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030c4:	4b8c      	ldr	r3, [pc, #560]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 80030c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d1ea      	bne.n	80030a8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0304 	and.w	r3, r3, #4
 80030da:	2b00      	cmp	r3, #0
 80030dc:	f000 80a6 	beq.w	800322c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030e0:	2300      	movs	r3, #0
 80030e2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80030e4:	4b84      	ldr	r3, [pc, #528]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 80030e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d101      	bne.n	80030f4 <HAL_RCC_OscConfig+0x2b4>
 80030f0:	2301      	movs	r3, #1
 80030f2:	e000      	b.n	80030f6 <HAL_RCC_OscConfig+0x2b6>
 80030f4:	2300      	movs	r3, #0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00d      	beq.n	8003116 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030fa:	4b7f      	ldr	r3, [pc, #508]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 80030fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030fe:	4a7e      	ldr	r2, [pc, #504]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 8003100:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003104:	6593      	str	r3, [r2, #88]	; 0x58
 8003106:	4b7c      	ldr	r3, [pc, #496]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 8003108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800310a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800310e:	60fb      	str	r3, [r7, #12]
 8003110:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003112:	2301      	movs	r3, #1
 8003114:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003116:	4b79      	ldr	r3, [pc, #484]	; (80032fc <HAL_RCC_OscConfig+0x4bc>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800311e:	2b00      	cmp	r3, #0
 8003120:	d118      	bne.n	8003154 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003122:	4b76      	ldr	r3, [pc, #472]	; (80032fc <HAL_RCC_OscConfig+0x4bc>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a75      	ldr	r2, [pc, #468]	; (80032fc <HAL_RCC_OscConfig+0x4bc>)
 8003128:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800312c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800312e:	f7fd fdcd 	bl	8000ccc <HAL_GetTick>
 8003132:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003134:	e008      	b.n	8003148 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003136:	f7fd fdc9 	bl	8000ccc <HAL_GetTick>
 800313a:	4602      	mov	r2, r0
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	2b02      	cmp	r3, #2
 8003142:	d901      	bls.n	8003148 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003144:	2303      	movs	r3, #3
 8003146:	e183      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003148:	4b6c      	ldr	r3, [pc, #432]	; (80032fc <HAL_RCC_OscConfig+0x4bc>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003150:	2b00      	cmp	r3, #0
 8003152:	d0f0      	beq.n	8003136 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	2b01      	cmp	r3, #1
 800315a:	d108      	bne.n	800316e <HAL_RCC_OscConfig+0x32e>
 800315c:	4b66      	ldr	r3, [pc, #408]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 800315e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003162:	4a65      	ldr	r2, [pc, #404]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 8003164:	f043 0301 	orr.w	r3, r3, #1
 8003168:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800316c:	e024      	b.n	80031b8 <HAL_RCC_OscConfig+0x378>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	2b05      	cmp	r3, #5
 8003174:	d110      	bne.n	8003198 <HAL_RCC_OscConfig+0x358>
 8003176:	4b60      	ldr	r3, [pc, #384]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 8003178:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800317c:	4a5e      	ldr	r2, [pc, #376]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 800317e:	f043 0304 	orr.w	r3, r3, #4
 8003182:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003186:	4b5c      	ldr	r3, [pc, #368]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 8003188:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800318c:	4a5a      	ldr	r2, [pc, #360]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 800318e:	f043 0301 	orr.w	r3, r3, #1
 8003192:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003196:	e00f      	b.n	80031b8 <HAL_RCC_OscConfig+0x378>
 8003198:	4b57      	ldr	r3, [pc, #348]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 800319a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800319e:	4a56      	ldr	r2, [pc, #344]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 80031a0:	f023 0301 	bic.w	r3, r3, #1
 80031a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80031a8:	4b53      	ldr	r3, [pc, #332]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 80031aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ae:	4a52      	ldr	r2, [pc, #328]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 80031b0:	f023 0304 	bic.w	r3, r3, #4
 80031b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d016      	beq.n	80031ee <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031c0:	f7fd fd84 	bl	8000ccc <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031c6:	e00a      	b.n	80031de <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031c8:	f7fd fd80 	bl	8000ccc <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d901      	bls.n	80031de <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e138      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031de:	4b46      	ldr	r3, [pc, #280]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 80031e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031e4:	f003 0302 	and.w	r3, r3, #2
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d0ed      	beq.n	80031c8 <HAL_RCC_OscConfig+0x388>
 80031ec:	e015      	b.n	800321a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ee:	f7fd fd6d 	bl	8000ccc <HAL_GetTick>
 80031f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031f4:	e00a      	b.n	800320c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031f6:	f7fd fd69 	bl	8000ccc <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	f241 3288 	movw	r2, #5000	; 0x1388
 8003204:	4293      	cmp	r3, r2
 8003206:	d901      	bls.n	800320c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003208:	2303      	movs	r3, #3
 800320a:	e121      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800320c:	4b3a      	ldr	r3, [pc, #232]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 800320e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003212:	f003 0302 	and.w	r3, r3, #2
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1ed      	bne.n	80031f6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800321a:	7ffb      	ldrb	r3, [r7, #31]
 800321c:	2b01      	cmp	r3, #1
 800321e:	d105      	bne.n	800322c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003220:	4b35      	ldr	r3, [pc, #212]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 8003222:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003224:	4a34      	ldr	r2, [pc, #208]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 8003226:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800322a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0320 	and.w	r3, r3, #32
 8003234:	2b00      	cmp	r3, #0
 8003236:	d03c      	beq.n	80032b2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d01c      	beq.n	800327a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003240:	4b2d      	ldr	r3, [pc, #180]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 8003242:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003246:	4a2c      	ldr	r2, [pc, #176]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 8003248:	f043 0301 	orr.w	r3, r3, #1
 800324c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003250:	f7fd fd3c 	bl	8000ccc <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003256:	e008      	b.n	800326a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003258:	f7fd fd38 	bl	8000ccc <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d901      	bls.n	800326a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e0f2      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800326a:	4b23      	ldr	r3, [pc, #140]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 800326c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003270:	f003 0302 	and.w	r3, r3, #2
 8003274:	2b00      	cmp	r3, #0
 8003276:	d0ef      	beq.n	8003258 <HAL_RCC_OscConfig+0x418>
 8003278:	e01b      	b.n	80032b2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800327a:	4b1f      	ldr	r3, [pc, #124]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 800327c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003280:	4a1d      	ldr	r2, [pc, #116]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 8003282:	f023 0301 	bic.w	r3, r3, #1
 8003286:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800328a:	f7fd fd1f 	bl	8000ccc <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003290:	e008      	b.n	80032a4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003292:	f7fd fd1b 	bl	8000ccc <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	2b02      	cmp	r3, #2
 800329e:	d901      	bls.n	80032a4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	e0d5      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80032a4:	4b14      	ldr	r3, [pc, #80]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 80032a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80032aa:	f003 0302 	and.w	r3, r3, #2
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d1ef      	bne.n	8003292 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	69db      	ldr	r3, [r3, #28]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	f000 80c9 	beq.w	800344e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032bc:	4b0e      	ldr	r3, [pc, #56]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f003 030c 	and.w	r3, r3, #12
 80032c4:	2b0c      	cmp	r3, #12
 80032c6:	f000 8083 	beq.w	80033d0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	69db      	ldr	r3, [r3, #28]
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d15e      	bne.n	8003390 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032d2:	4b09      	ldr	r3, [pc, #36]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a08      	ldr	r2, [pc, #32]	; (80032f8 <HAL_RCC_OscConfig+0x4b8>)
 80032d8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032de:	f7fd fcf5 	bl	8000ccc <HAL_GetTick>
 80032e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032e4:	e00c      	b.n	8003300 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032e6:	f7fd fcf1 	bl	8000ccc <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d905      	bls.n	8003300 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e0ab      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
 80032f8:	40021000 	.word	0x40021000
 80032fc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003300:	4b55      	ldr	r3, [pc, #340]	; (8003458 <HAL_RCC_OscConfig+0x618>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d1ec      	bne.n	80032e6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800330c:	4b52      	ldr	r3, [pc, #328]	; (8003458 <HAL_RCC_OscConfig+0x618>)
 800330e:	68da      	ldr	r2, [r3, #12]
 8003310:	4b52      	ldr	r3, [pc, #328]	; (800345c <HAL_RCC_OscConfig+0x61c>)
 8003312:	4013      	ands	r3, r2
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	6a11      	ldr	r1, [r2, #32]
 8003318:	687a      	ldr	r2, [r7, #4]
 800331a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800331c:	3a01      	subs	r2, #1
 800331e:	0112      	lsls	r2, r2, #4
 8003320:	4311      	orrs	r1, r2
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003326:	0212      	lsls	r2, r2, #8
 8003328:	4311      	orrs	r1, r2
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800332e:	0852      	lsrs	r2, r2, #1
 8003330:	3a01      	subs	r2, #1
 8003332:	0552      	lsls	r2, r2, #21
 8003334:	4311      	orrs	r1, r2
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800333a:	0852      	lsrs	r2, r2, #1
 800333c:	3a01      	subs	r2, #1
 800333e:	0652      	lsls	r2, r2, #25
 8003340:	4311      	orrs	r1, r2
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003346:	06d2      	lsls	r2, r2, #27
 8003348:	430a      	orrs	r2, r1
 800334a:	4943      	ldr	r1, [pc, #268]	; (8003458 <HAL_RCC_OscConfig+0x618>)
 800334c:	4313      	orrs	r3, r2
 800334e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003350:	4b41      	ldr	r3, [pc, #260]	; (8003458 <HAL_RCC_OscConfig+0x618>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a40      	ldr	r2, [pc, #256]	; (8003458 <HAL_RCC_OscConfig+0x618>)
 8003356:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800335a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800335c:	4b3e      	ldr	r3, [pc, #248]	; (8003458 <HAL_RCC_OscConfig+0x618>)
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	4a3d      	ldr	r2, [pc, #244]	; (8003458 <HAL_RCC_OscConfig+0x618>)
 8003362:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003366:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003368:	f7fd fcb0 	bl	8000ccc <HAL_GetTick>
 800336c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800336e:	e008      	b.n	8003382 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003370:	f7fd fcac 	bl	8000ccc <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d901      	bls.n	8003382 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e066      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003382:	4b35      	ldr	r3, [pc, #212]	; (8003458 <HAL_RCC_OscConfig+0x618>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d0f0      	beq.n	8003370 <HAL_RCC_OscConfig+0x530>
 800338e:	e05e      	b.n	800344e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003390:	4b31      	ldr	r3, [pc, #196]	; (8003458 <HAL_RCC_OscConfig+0x618>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a30      	ldr	r2, [pc, #192]	; (8003458 <HAL_RCC_OscConfig+0x618>)
 8003396:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800339a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800339c:	f7fd fc96 	bl	8000ccc <HAL_GetTick>
 80033a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033a4:	f7fd fc92 	bl	8000ccc <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e04c      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033b6:	4b28      	ldr	r3, [pc, #160]	; (8003458 <HAL_RCC_OscConfig+0x618>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d1f0      	bne.n	80033a4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80033c2:	4b25      	ldr	r3, [pc, #148]	; (8003458 <HAL_RCC_OscConfig+0x618>)
 80033c4:	68da      	ldr	r2, [r3, #12]
 80033c6:	4924      	ldr	r1, [pc, #144]	; (8003458 <HAL_RCC_OscConfig+0x618>)
 80033c8:	4b25      	ldr	r3, [pc, #148]	; (8003460 <HAL_RCC_OscConfig+0x620>)
 80033ca:	4013      	ands	r3, r2
 80033cc:	60cb      	str	r3, [r1, #12]
 80033ce:	e03e      	b.n	800344e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	69db      	ldr	r3, [r3, #28]
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d101      	bne.n	80033dc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e039      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80033dc:	4b1e      	ldr	r3, [pc, #120]	; (8003458 <HAL_RCC_OscConfig+0x618>)
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	f003 0203 	and.w	r2, r3, #3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d12c      	bne.n	800344a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fa:	3b01      	subs	r3, #1
 80033fc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033fe:	429a      	cmp	r2, r3
 8003400:	d123      	bne.n	800344a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800340c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800340e:	429a      	cmp	r2, r3
 8003410:	d11b      	bne.n	800344a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800341e:	429a      	cmp	r2, r3
 8003420:	d113      	bne.n	800344a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800342c:	085b      	lsrs	r3, r3, #1
 800342e:	3b01      	subs	r3, #1
 8003430:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003432:	429a      	cmp	r2, r3
 8003434:	d109      	bne.n	800344a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003440:	085b      	lsrs	r3, r3, #1
 8003442:	3b01      	subs	r3, #1
 8003444:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003446:	429a      	cmp	r2, r3
 8003448:	d001      	beq.n	800344e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e000      	b.n	8003450 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800344e:	2300      	movs	r3, #0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3720      	adds	r7, #32
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	40021000 	.word	0x40021000
 800345c:	019f800c 	.word	0x019f800c
 8003460:	feeefffc 	.word	0xfeeefffc

08003464 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800346e:	2300      	movs	r3, #0
 8003470:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d101      	bne.n	800347c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e11e      	b.n	80036ba <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800347c:	4b91      	ldr	r3, [pc, #580]	; (80036c4 <HAL_RCC_ClockConfig+0x260>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 030f 	and.w	r3, r3, #15
 8003484:	683a      	ldr	r2, [r7, #0]
 8003486:	429a      	cmp	r2, r3
 8003488:	d910      	bls.n	80034ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800348a:	4b8e      	ldr	r3, [pc, #568]	; (80036c4 <HAL_RCC_ClockConfig+0x260>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f023 020f 	bic.w	r2, r3, #15
 8003492:	498c      	ldr	r1, [pc, #560]	; (80036c4 <HAL_RCC_ClockConfig+0x260>)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	4313      	orrs	r3, r2
 8003498:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800349a:	4b8a      	ldr	r3, [pc, #552]	; (80036c4 <HAL_RCC_ClockConfig+0x260>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 030f 	and.w	r3, r3, #15
 80034a2:	683a      	ldr	r2, [r7, #0]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d001      	beq.n	80034ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e106      	b.n	80036ba <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0301 	and.w	r3, r3, #1
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d073      	beq.n	80035a0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	2b03      	cmp	r3, #3
 80034be:	d129      	bne.n	8003514 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034c0:	4b81      	ldr	r3, [pc, #516]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d101      	bne.n	80034d0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e0f4      	b.n	80036ba <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80034d0:	f000 f99e 	bl	8003810 <RCC_GetSysClockFreqFromPLLSource>
 80034d4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	4a7c      	ldr	r2, [pc, #496]	; (80036cc <HAL_RCC_ClockConfig+0x268>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d93f      	bls.n	800355e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80034de:	4b7a      	ldr	r3, [pc, #488]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d009      	beq.n	80034fe <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d033      	beq.n	800355e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d12f      	bne.n	800355e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80034fe:	4b72      	ldr	r3, [pc, #456]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003506:	4a70      	ldr	r2, [pc, #448]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 8003508:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800350c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800350e:	2380      	movs	r3, #128	; 0x80
 8003510:	617b      	str	r3, [r7, #20]
 8003512:	e024      	b.n	800355e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	2b02      	cmp	r3, #2
 800351a:	d107      	bne.n	800352c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800351c:	4b6a      	ldr	r3, [pc, #424]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d109      	bne.n	800353c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e0c6      	b.n	80036ba <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800352c:	4b66      	ldr	r3, [pc, #408]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003534:	2b00      	cmp	r3, #0
 8003536:	d101      	bne.n	800353c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e0be      	b.n	80036ba <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800353c:	f000 f8ce 	bl	80036dc <HAL_RCC_GetSysClockFreq>
 8003540:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	4a61      	ldr	r2, [pc, #388]	; (80036cc <HAL_RCC_ClockConfig+0x268>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d909      	bls.n	800355e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800354a:	4b5f      	ldr	r3, [pc, #380]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003552:	4a5d      	ldr	r2, [pc, #372]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 8003554:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003558:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800355a:	2380      	movs	r3, #128	; 0x80
 800355c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800355e:	4b5a      	ldr	r3, [pc, #360]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	f023 0203 	bic.w	r2, r3, #3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	4957      	ldr	r1, [pc, #348]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 800356c:	4313      	orrs	r3, r2
 800356e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003570:	f7fd fbac 	bl	8000ccc <HAL_GetTick>
 8003574:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003576:	e00a      	b.n	800358e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003578:	f7fd fba8 	bl	8000ccc <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	f241 3288 	movw	r2, #5000	; 0x1388
 8003586:	4293      	cmp	r3, r2
 8003588:	d901      	bls.n	800358e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e095      	b.n	80036ba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800358e:	4b4e      	ldr	r3, [pc, #312]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f003 020c 	and.w	r2, r3, #12
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	429a      	cmp	r2, r3
 800359e:	d1eb      	bne.n	8003578 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0302 	and.w	r3, r3, #2
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d023      	beq.n	80035f4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 0304 	and.w	r3, r3, #4
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d005      	beq.n	80035c4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035b8:	4b43      	ldr	r3, [pc, #268]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	4a42      	ldr	r2, [pc, #264]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 80035be:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80035c2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0308 	and.w	r3, r3, #8
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d007      	beq.n	80035e0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80035d0:	4b3d      	ldr	r3, [pc, #244]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80035d8:	4a3b      	ldr	r2, [pc, #236]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 80035da:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80035de:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035e0:	4b39      	ldr	r3, [pc, #228]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	4936      	ldr	r1, [pc, #216]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	608b      	str	r3, [r1, #8]
 80035f2:	e008      	b.n	8003606 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	2b80      	cmp	r3, #128	; 0x80
 80035f8:	d105      	bne.n	8003606 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80035fa:	4b33      	ldr	r3, [pc, #204]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	4a32      	ldr	r2, [pc, #200]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 8003600:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003604:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003606:	4b2f      	ldr	r3, [pc, #188]	; (80036c4 <HAL_RCC_ClockConfig+0x260>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 030f 	and.w	r3, r3, #15
 800360e:	683a      	ldr	r2, [r7, #0]
 8003610:	429a      	cmp	r2, r3
 8003612:	d21d      	bcs.n	8003650 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003614:	4b2b      	ldr	r3, [pc, #172]	; (80036c4 <HAL_RCC_ClockConfig+0x260>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f023 020f 	bic.w	r2, r3, #15
 800361c:	4929      	ldr	r1, [pc, #164]	; (80036c4 <HAL_RCC_ClockConfig+0x260>)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	4313      	orrs	r3, r2
 8003622:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003624:	f7fd fb52 	bl	8000ccc <HAL_GetTick>
 8003628:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800362a:	e00a      	b.n	8003642 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800362c:	f7fd fb4e 	bl	8000ccc <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	f241 3288 	movw	r2, #5000	; 0x1388
 800363a:	4293      	cmp	r3, r2
 800363c:	d901      	bls.n	8003642 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e03b      	b.n	80036ba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003642:	4b20      	ldr	r3, [pc, #128]	; (80036c4 <HAL_RCC_ClockConfig+0x260>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 030f 	and.w	r3, r3, #15
 800364a:	683a      	ldr	r2, [r7, #0]
 800364c:	429a      	cmp	r2, r3
 800364e:	d1ed      	bne.n	800362c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0304 	and.w	r3, r3, #4
 8003658:	2b00      	cmp	r3, #0
 800365a:	d008      	beq.n	800366e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800365c:	4b1a      	ldr	r3, [pc, #104]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	4917      	ldr	r1, [pc, #92]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 800366a:	4313      	orrs	r3, r2
 800366c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0308 	and.w	r3, r3, #8
 8003676:	2b00      	cmp	r3, #0
 8003678:	d009      	beq.n	800368e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800367a:	4b13      	ldr	r3, [pc, #76]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	00db      	lsls	r3, r3, #3
 8003688:	490f      	ldr	r1, [pc, #60]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 800368a:	4313      	orrs	r3, r2
 800368c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800368e:	f000 f825 	bl	80036dc <HAL_RCC_GetSysClockFreq>
 8003692:	4602      	mov	r2, r0
 8003694:	4b0c      	ldr	r3, [pc, #48]	; (80036c8 <HAL_RCC_ClockConfig+0x264>)
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	091b      	lsrs	r3, r3, #4
 800369a:	f003 030f 	and.w	r3, r3, #15
 800369e:	490c      	ldr	r1, [pc, #48]	; (80036d0 <HAL_RCC_ClockConfig+0x26c>)
 80036a0:	5ccb      	ldrb	r3, [r1, r3]
 80036a2:	f003 031f 	and.w	r3, r3, #31
 80036a6:	fa22 f303 	lsr.w	r3, r2, r3
 80036aa:	4a0a      	ldr	r2, [pc, #40]	; (80036d4 <HAL_RCC_ClockConfig+0x270>)
 80036ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80036ae:	4b0a      	ldr	r3, [pc, #40]	; (80036d8 <HAL_RCC_ClockConfig+0x274>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4618      	mov	r0, r3
 80036b4:	f7fd fabe 	bl	8000c34 <HAL_InitTick>
 80036b8:	4603      	mov	r3, r0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3718      	adds	r7, #24
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	40022000 	.word	0x40022000
 80036c8:	40021000 	.word	0x40021000
 80036cc:	04c4b400 	.word	0x04c4b400
 80036d0:	08005a78 	.word	0x08005a78
 80036d4:	20000000 	.word	0x20000000
 80036d8:	20000004 	.word	0x20000004

080036dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036dc:	b480      	push	{r7}
 80036de:	b087      	sub	sp, #28
 80036e0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80036e2:	4b2c      	ldr	r3, [pc, #176]	; (8003794 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f003 030c 	and.w	r3, r3, #12
 80036ea:	2b04      	cmp	r3, #4
 80036ec:	d102      	bne.n	80036f4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80036ee:	4b2a      	ldr	r3, [pc, #168]	; (8003798 <HAL_RCC_GetSysClockFreq+0xbc>)
 80036f0:	613b      	str	r3, [r7, #16]
 80036f2:	e047      	b.n	8003784 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80036f4:	4b27      	ldr	r3, [pc, #156]	; (8003794 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	f003 030c 	and.w	r3, r3, #12
 80036fc:	2b08      	cmp	r3, #8
 80036fe:	d102      	bne.n	8003706 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003700:	4b26      	ldr	r3, [pc, #152]	; (800379c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003702:	613b      	str	r3, [r7, #16]
 8003704:	e03e      	b.n	8003784 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003706:	4b23      	ldr	r3, [pc, #140]	; (8003794 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f003 030c 	and.w	r3, r3, #12
 800370e:	2b0c      	cmp	r3, #12
 8003710:	d136      	bne.n	8003780 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003712:	4b20      	ldr	r3, [pc, #128]	; (8003794 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003714:	68db      	ldr	r3, [r3, #12]
 8003716:	f003 0303 	and.w	r3, r3, #3
 800371a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800371c:	4b1d      	ldr	r3, [pc, #116]	; (8003794 <HAL_RCC_GetSysClockFreq+0xb8>)
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	091b      	lsrs	r3, r3, #4
 8003722:	f003 030f 	and.w	r3, r3, #15
 8003726:	3301      	adds	r3, #1
 8003728:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2b03      	cmp	r3, #3
 800372e:	d10c      	bne.n	800374a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003730:	4a1a      	ldr	r2, [pc, #104]	; (800379c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	fbb2 f3f3 	udiv	r3, r2, r3
 8003738:	4a16      	ldr	r2, [pc, #88]	; (8003794 <HAL_RCC_GetSysClockFreq+0xb8>)
 800373a:	68d2      	ldr	r2, [r2, #12]
 800373c:	0a12      	lsrs	r2, r2, #8
 800373e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003742:	fb02 f303 	mul.w	r3, r2, r3
 8003746:	617b      	str	r3, [r7, #20]
      break;
 8003748:	e00c      	b.n	8003764 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800374a:	4a13      	ldr	r2, [pc, #76]	; (8003798 <HAL_RCC_GetSysClockFreq+0xbc>)
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003752:	4a10      	ldr	r2, [pc, #64]	; (8003794 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003754:	68d2      	ldr	r2, [r2, #12]
 8003756:	0a12      	lsrs	r2, r2, #8
 8003758:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800375c:	fb02 f303 	mul.w	r3, r2, r3
 8003760:	617b      	str	r3, [r7, #20]
      break;
 8003762:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003764:	4b0b      	ldr	r3, [pc, #44]	; (8003794 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	0e5b      	lsrs	r3, r3, #25
 800376a:	f003 0303 	and.w	r3, r3, #3
 800376e:	3301      	adds	r3, #1
 8003770:	005b      	lsls	r3, r3, #1
 8003772:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003774:	697a      	ldr	r2, [r7, #20]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	fbb2 f3f3 	udiv	r3, r2, r3
 800377c:	613b      	str	r3, [r7, #16]
 800377e:	e001      	b.n	8003784 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003780:	2300      	movs	r3, #0
 8003782:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003784:	693b      	ldr	r3, [r7, #16]
}
 8003786:	4618      	mov	r0, r3
 8003788:	371c      	adds	r7, #28
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop
 8003794:	40021000 	.word	0x40021000
 8003798:	00f42400 	.word	0x00f42400
 800379c:	007a1200 	.word	0x007a1200

080037a0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037a0:	b480      	push	{r7}
 80037a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037a4:	4b03      	ldr	r3, [pc, #12]	; (80037b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80037a6:	681b      	ldr	r3, [r3, #0]
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	20000000 	.word	0x20000000

080037b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80037bc:	f7ff fff0 	bl	80037a0 <HAL_RCC_GetHCLKFreq>
 80037c0:	4602      	mov	r2, r0
 80037c2:	4b06      	ldr	r3, [pc, #24]	; (80037dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	0a1b      	lsrs	r3, r3, #8
 80037c8:	f003 0307 	and.w	r3, r3, #7
 80037cc:	4904      	ldr	r1, [pc, #16]	; (80037e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80037ce:	5ccb      	ldrb	r3, [r1, r3]
 80037d0:	f003 031f 	and.w	r3, r3, #31
 80037d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037d8:	4618      	mov	r0, r3
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	40021000 	.word	0x40021000
 80037e0:	08005a88 	.word	0x08005a88

080037e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80037e8:	f7ff ffda 	bl	80037a0 <HAL_RCC_GetHCLKFreq>
 80037ec:	4602      	mov	r2, r0
 80037ee:	4b06      	ldr	r3, [pc, #24]	; (8003808 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	0adb      	lsrs	r3, r3, #11
 80037f4:	f003 0307 	and.w	r3, r3, #7
 80037f8:	4904      	ldr	r1, [pc, #16]	; (800380c <HAL_RCC_GetPCLK2Freq+0x28>)
 80037fa:	5ccb      	ldrb	r3, [r1, r3]
 80037fc:	f003 031f 	and.w	r3, r3, #31
 8003800:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003804:	4618      	mov	r0, r3
 8003806:	bd80      	pop	{r7, pc}
 8003808:	40021000 	.word	0x40021000
 800380c:	08005a88 	.word	0x08005a88

08003810 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003810:	b480      	push	{r7}
 8003812:	b087      	sub	sp, #28
 8003814:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003816:	4b1e      	ldr	r3, [pc, #120]	; (8003890 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	f003 0303 	and.w	r3, r3, #3
 800381e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003820:	4b1b      	ldr	r3, [pc, #108]	; (8003890 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	091b      	lsrs	r3, r3, #4
 8003826:	f003 030f 	and.w	r3, r3, #15
 800382a:	3301      	adds	r3, #1
 800382c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	2b03      	cmp	r3, #3
 8003832:	d10c      	bne.n	800384e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003834:	4a17      	ldr	r2, [pc, #92]	; (8003894 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	fbb2 f3f3 	udiv	r3, r2, r3
 800383c:	4a14      	ldr	r2, [pc, #80]	; (8003890 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800383e:	68d2      	ldr	r2, [r2, #12]
 8003840:	0a12      	lsrs	r2, r2, #8
 8003842:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003846:	fb02 f303 	mul.w	r3, r2, r3
 800384a:	617b      	str	r3, [r7, #20]
    break;
 800384c:	e00c      	b.n	8003868 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800384e:	4a12      	ldr	r2, [pc, #72]	; (8003898 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	fbb2 f3f3 	udiv	r3, r2, r3
 8003856:	4a0e      	ldr	r2, [pc, #56]	; (8003890 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003858:	68d2      	ldr	r2, [r2, #12]
 800385a:	0a12      	lsrs	r2, r2, #8
 800385c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003860:	fb02 f303 	mul.w	r3, r2, r3
 8003864:	617b      	str	r3, [r7, #20]
    break;
 8003866:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003868:	4b09      	ldr	r3, [pc, #36]	; (8003890 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	0e5b      	lsrs	r3, r3, #25
 800386e:	f003 0303 	and.w	r3, r3, #3
 8003872:	3301      	adds	r3, #1
 8003874:	005b      	lsls	r3, r3, #1
 8003876:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003878:	697a      	ldr	r2, [r7, #20]
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003880:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003882:	687b      	ldr	r3, [r7, #4]
}
 8003884:	4618      	mov	r0, r3
 8003886:	371c      	adds	r7, #28
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr
 8003890:	40021000 	.word	0x40021000
 8003894:	007a1200 	.word	0x007a1200
 8003898:	00f42400 	.word	0x00f42400

0800389c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b086      	sub	sp, #24
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80038a4:	2300      	movs	r3, #0
 80038a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80038a8:	2300      	movs	r3, #0
 80038aa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	f000 8098 	beq.w	80039ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038ba:	2300      	movs	r3, #0
 80038bc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038be:	4b43      	ldr	r3, [pc, #268]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d10d      	bne.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038ca:	4b40      	ldr	r3, [pc, #256]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ce:	4a3f      	ldr	r2, [pc, #252]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038d4:	6593      	str	r3, [r2, #88]	; 0x58
 80038d6:	4b3d      	ldr	r3, [pc, #244]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80038d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038de:	60bb      	str	r3, [r7, #8]
 80038e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038e2:	2301      	movs	r3, #1
 80038e4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038e6:	4b3a      	ldr	r3, [pc, #232]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a39      	ldr	r2, [pc, #228]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80038ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80038f2:	f7fd f9eb 	bl	8000ccc <HAL_GetTick>
 80038f6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80038f8:	e009      	b.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038fa:	f7fd f9e7 	bl	8000ccc <HAL_GetTick>
 80038fe:	4602      	mov	r2, r0
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	2b02      	cmp	r3, #2
 8003906:	d902      	bls.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	74fb      	strb	r3, [r7, #19]
        break;
 800390c:	e005      	b.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800390e:	4b30      	ldr	r3, [pc, #192]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003916:	2b00      	cmp	r3, #0
 8003918:	d0ef      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800391a:	7cfb      	ldrb	r3, [r7, #19]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d159      	bne.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003920:	4b2a      	ldr	r3, [pc, #168]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003922:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003926:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800392a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d01e      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003936:	697a      	ldr	r2, [r7, #20]
 8003938:	429a      	cmp	r2, r3
 800393a:	d019      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800393c:	4b23      	ldr	r3, [pc, #140]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800393e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003942:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003946:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003948:	4b20      	ldr	r3, [pc, #128]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800394a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800394e:	4a1f      	ldr	r2, [pc, #124]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003950:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003954:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003958:	4b1c      	ldr	r3, [pc, #112]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800395a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800395e:	4a1b      	ldr	r2, [pc, #108]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003960:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003964:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003968:	4a18      	ldr	r2, [pc, #96]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	f003 0301 	and.w	r3, r3, #1
 8003976:	2b00      	cmp	r3, #0
 8003978:	d016      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800397a:	f7fd f9a7 	bl	8000ccc <HAL_GetTick>
 800397e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003980:	e00b      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003982:	f7fd f9a3 	bl	8000ccc <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003990:	4293      	cmp	r3, r2
 8003992:	d902      	bls.n	800399a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	74fb      	strb	r3, [r7, #19]
            break;
 8003998:	e006      	b.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800399a:	4b0c      	ldr	r3, [pc, #48]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800399c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039a0:	f003 0302 	and.w	r3, r3, #2
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d0ec      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80039a8:	7cfb      	ldrb	r3, [r7, #19]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d10b      	bne.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039ae:	4b07      	ldr	r3, [pc, #28]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039bc:	4903      	ldr	r1, [pc, #12]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80039c4:	e008      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80039c6:	7cfb      	ldrb	r3, [r7, #19]
 80039c8:	74bb      	strb	r3, [r7, #18]
 80039ca:	e005      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80039cc:	40021000 	.word	0x40021000
 80039d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039d4:	7cfb      	ldrb	r3, [r7, #19]
 80039d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039d8:	7c7b      	ldrb	r3, [r7, #17]
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d105      	bne.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039de:	4ba7      	ldr	r3, [pc, #668]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039e2:	4aa6      	ldr	r2, [pc, #664]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039e8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d00a      	beq.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039f6:	4ba1      	ldr	r3, [pc, #644]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039fc:	f023 0203 	bic.w	r2, r3, #3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	499d      	ldr	r1, [pc, #628]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0302 	and.w	r3, r3, #2
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00a      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a18:	4b98      	ldr	r3, [pc, #608]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a1e:	f023 020c 	bic.w	r2, r3, #12
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	4995      	ldr	r1, [pc, #596]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0304 	and.w	r3, r3, #4
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d00a      	beq.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a3a:	4b90      	ldr	r3, [pc, #576]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a40:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	498c      	ldr	r1, [pc, #560]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0308 	and.w	r3, r3, #8
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d00a      	beq.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a5c:	4b87      	ldr	r3, [pc, #540]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a62:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	691b      	ldr	r3, [r3, #16]
 8003a6a:	4984      	ldr	r1, [pc, #528]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0310 	and.w	r3, r3, #16
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d00a      	beq.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003a7e:	4b7f      	ldr	r3, [pc, #508]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a84:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	695b      	ldr	r3, [r3, #20]
 8003a8c:	497b      	ldr	r1, [pc, #492]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0320 	and.w	r3, r3, #32
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d00a      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003aa0:	4b76      	ldr	r3, [pc, #472]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aa6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	4973      	ldr	r1, [pc, #460]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00a      	beq.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ac2:	4b6e      	ldr	r3, [pc, #440]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ac8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	69db      	ldr	r3, [r3, #28]
 8003ad0:	496a      	ldr	r1, [pc, #424]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d00a      	beq.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ae4:	4b65      	ldr	r3, [pc, #404]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aea:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a1b      	ldr	r3, [r3, #32]
 8003af2:	4962      	ldr	r1, [pc, #392]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00a      	beq.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b06:	4b5d      	ldr	r3, [pc, #372]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b0c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b14:	4959      	ldr	r1, [pc, #356]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00a      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003b28:	4b54      	ldr	r3, [pc, #336]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003b2e:	f023 0203 	bic.w	r2, r3, #3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b36:	4951      	ldr	r1, [pc, #324]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00a      	beq.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b4a:	4b4c      	ldr	r3, [pc, #304]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b50:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b58:	4948      	ldr	r1, [pc, #288]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d015      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b6c:	4b43      	ldr	r3, [pc, #268]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b72:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b7a:	4940      	ldr	r1, [pc, #256]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b8a:	d105      	bne.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b8c:	4b3b      	ldr	r3, [pc, #236]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	4a3a      	ldr	r2, [pc, #232]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b96:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d015      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003ba4:	4b35      	ldr	r3, [pc, #212]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003baa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bb2:	4932      	ldr	r1, [pc, #200]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bbe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bc2:	d105      	bne.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bc4:	4b2d      	ldr	r3, [pc, #180]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	4a2c      	ldr	r2, [pc, #176]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003bce:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d015      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003bdc:	4b27      	ldr	r3, [pc, #156]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003be2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bea:	4924      	ldr	r1, [pc, #144]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bf6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003bfa:	d105      	bne.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bfc:	4b1f      	ldr	r3, [pc, #124]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	4a1e      	ldr	r2, [pc, #120]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c06:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d015      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c14:	4b19      	ldr	r3, [pc, #100]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c1a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c22:	4916      	ldr	r1, [pc, #88]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c2e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c32:	d105      	bne.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c34:	4b11      	ldr	r3, [pc, #68]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	4a10      	ldr	r2, [pc, #64]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c3a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c3e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d019      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c4c:	4b0b      	ldr	r3, [pc, #44]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c52:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5a:	4908      	ldr	r1, [pc, #32]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c66:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c6a:	d109      	bne.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c6c:	4b03      	ldr	r3, [pc, #12]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	4a02      	ldr	r2, [pc, #8]	; (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c76:	60d3      	str	r3, [r2, #12]
 8003c78:	e002      	b.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003c7a:	bf00      	nop
 8003c7c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d015      	beq.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003c8c:	4b29      	ldr	r3, [pc, #164]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c92:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c9a:	4926      	ldr	r1, [pc, #152]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003caa:	d105      	bne.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003cac:	4b21      	ldr	r3, [pc, #132]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	4a20      	ldr	r2, [pc, #128]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003cb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cb6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d015      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003cc4:	4b1b      	ldr	r3, [pc, #108]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cca:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cd2:	4918      	ldr	r1, [pc, #96]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ce2:	d105      	bne.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003ce4:	4b13      	ldr	r3, [pc, #76]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	4a12      	ldr	r2, [pc, #72]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003cea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cee:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d015      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003cfc:	4b0d      	ldr	r3, [pc, #52]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003cfe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d0a:	490a      	ldr	r1, [pc, #40]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d16:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003d1a:	d105      	bne.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d1c:	4b05      	ldr	r3, [pc, #20]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	4a04      	ldr	r2, [pc, #16]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003d22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d26:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003d28:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3718      	adds	r7, #24
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	40021000 	.word	0x40021000

08003d38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b082      	sub	sp, #8
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d101      	bne.n	8003d4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e042      	b.n	8003dd0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d106      	bne.n	8003d62 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f7fc fe0b 	bl	8000978 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2224      	movs	r2, #36	; 0x24
 8003d66:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f022 0201 	bic.w	r2, r2, #1
 8003d78:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d002      	beq.n	8003d88 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f000 fbb2 	bl	80044ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	f000 f8b3 	bl	8003ef4 <UART_SetConfig>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d101      	bne.n	8003d98 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e01b      	b.n	8003dd0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	685a      	ldr	r2, [r3, #4]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003da6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689a      	ldr	r2, [r3, #8]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003db6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f042 0201 	orr.w	r2, r2, #1
 8003dc6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003dc8:	6878      	ldr	r0, [r7, #4]
 8003dca:	f000 fc31 	bl	8004630 <UART_CheckIdleState>
 8003dce:	4603      	mov	r3, r0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3708      	adds	r7, #8
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b08a      	sub	sp, #40	; 0x28
 8003ddc:	af02      	add	r7, sp, #8
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	603b      	str	r3, [r7, #0]
 8003de4:	4613      	mov	r3, r2
 8003de6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dee:	2b20      	cmp	r3, #32
 8003df0:	d17b      	bne.n	8003eea <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d002      	beq.n	8003dfe <HAL_UART_Transmit+0x26>
 8003df8:	88fb      	ldrh	r3, [r7, #6]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d101      	bne.n	8003e02 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e074      	b.n	8003eec <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2221      	movs	r2, #33	; 0x21
 8003e0e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e12:	f7fc ff5b 	bl	8000ccc <HAL_GetTick>
 8003e16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	88fa      	ldrh	r2, [r7, #6]
 8003e1c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	88fa      	ldrh	r2, [r7, #6]
 8003e24:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e30:	d108      	bne.n	8003e44 <HAL_UART_Transmit+0x6c>
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d104      	bne.n	8003e44 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	61bb      	str	r3, [r7, #24]
 8003e42:	e003      	b.n	8003e4c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e4c:	e030      	b.n	8003eb0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	9300      	str	r3, [sp, #0]
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	2200      	movs	r2, #0
 8003e56:	2180      	movs	r1, #128	; 0x80
 8003e58:	68f8      	ldr	r0, [r7, #12]
 8003e5a:	f000 fc93 	bl	8004784 <UART_WaitOnFlagUntilTimeout>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d005      	beq.n	8003e70 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2220      	movs	r2, #32
 8003e68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e03d      	b.n	8003eec <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d10b      	bne.n	8003e8e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e76:	69bb      	ldr	r3, [r7, #24]
 8003e78:	881b      	ldrh	r3, [r3, #0]
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e84:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	3302      	adds	r3, #2
 8003e8a:	61bb      	str	r3, [r7, #24]
 8003e8c:	e007      	b.n	8003e9e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e8e:	69fb      	ldr	r3, [r7, #28]
 8003e90:	781a      	ldrb	r2, [r3, #0]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003e98:	69fb      	ldr	r3, [r7, #28]
 8003e9a:	3301      	adds	r3, #1
 8003e9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	b29a      	uxth	r2, r3
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d1c8      	bne.n	8003e4e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	9300      	str	r3, [sp, #0]
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	2140      	movs	r1, #64	; 0x40
 8003ec6:	68f8      	ldr	r0, [r7, #12]
 8003ec8:	f000 fc5c 	bl	8004784 <UART_WaitOnFlagUntilTimeout>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d005      	beq.n	8003ede <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2220      	movs	r2, #32
 8003ed6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e006      	b.n	8003eec <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2220      	movs	r2, #32
 8003ee2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	e000      	b.n	8003eec <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003eea:	2302      	movs	r3, #2
  }
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3720      	adds	r7, #32
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ef4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ef8:	b08c      	sub	sp, #48	; 0x30
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003efe:	2300      	movs	r3, #0
 8003f00:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	689a      	ldr	r2, [r3, #8]
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	691b      	ldr	r3, [r3, #16]
 8003f0c:	431a      	orrs	r2, r3
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	695b      	ldr	r3, [r3, #20]
 8003f12:	431a      	orrs	r2, r3
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	69db      	ldr	r3, [r3, #28]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	4baa      	ldr	r3, [pc, #680]	; (80041cc <UART_SetConfig+0x2d8>)
 8003f24:	4013      	ands	r3, r2
 8003f26:	697a      	ldr	r2, [r7, #20]
 8003f28:	6812      	ldr	r2, [r2, #0]
 8003f2a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003f2c:	430b      	orrs	r3, r1
 8003f2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	68da      	ldr	r2, [r3, #12]
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	430a      	orrs	r2, r1
 8003f44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	699b      	ldr	r3, [r3, #24]
 8003f4a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a9f      	ldr	r2, [pc, #636]	; (80041d0 <UART_SetConfig+0x2dc>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d004      	beq.n	8003f60 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	6a1b      	ldr	r3, [r3, #32]
 8003f5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003f6a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003f6e:	697a      	ldr	r2, [r7, #20]
 8003f70:	6812      	ldr	r2, [r2, #0]
 8003f72:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003f74:	430b      	orrs	r3, r1
 8003f76:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7e:	f023 010f 	bic.w	r1, r3, #15
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a90      	ldr	r2, [pc, #576]	; (80041d4 <UART_SetConfig+0x2e0>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d125      	bne.n	8003fe4 <UART_SetConfig+0xf0>
 8003f98:	4b8f      	ldr	r3, [pc, #572]	; (80041d8 <UART_SetConfig+0x2e4>)
 8003f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f9e:	f003 0303 	and.w	r3, r3, #3
 8003fa2:	2b03      	cmp	r3, #3
 8003fa4:	d81a      	bhi.n	8003fdc <UART_SetConfig+0xe8>
 8003fa6:	a201      	add	r2, pc, #4	; (adr r2, 8003fac <UART_SetConfig+0xb8>)
 8003fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fac:	08003fbd 	.word	0x08003fbd
 8003fb0:	08003fcd 	.word	0x08003fcd
 8003fb4:	08003fc5 	.word	0x08003fc5
 8003fb8:	08003fd5 	.word	0x08003fd5
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003fc2:	e116      	b.n	80041f2 <UART_SetConfig+0x2fe>
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003fca:	e112      	b.n	80041f2 <UART_SetConfig+0x2fe>
 8003fcc:	2304      	movs	r3, #4
 8003fce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003fd2:	e10e      	b.n	80041f2 <UART_SetConfig+0x2fe>
 8003fd4:	2308      	movs	r3, #8
 8003fd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003fda:	e10a      	b.n	80041f2 <UART_SetConfig+0x2fe>
 8003fdc:	2310      	movs	r3, #16
 8003fde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003fe2:	e106      	b.n	80041f2 <UART_SetConfig+0x2fe>
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a7c      	ldr	r2, [pc, #496]	; (80041dc <UART_SetConfig+0x2e8>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d138      	bne.n	8004060 <UART_SetConfig+0x16c>
 8003fee:	4b7a      	ldr	r3, [pc, #488]	; (80041d8 <UART_SetConfig+0x2e4>)
 8003ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ff4:	f003 030c 	and.w	r3, r3, #12
 8003ff8:	2b0c      	cmp	r3, #12
 8003ffa:	d82d      	bhi.n	8004058 <UART_SetConfig+0x164>
 8003ffc:	a201      	add	r2, pc, #4	; (adr r2, 8004004 <UART_SetConfig+0x110>)
 8003ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004002:	bf00      	nop
 8004004:	08004039 	.word	0x08004039
 8004008:	08004059 	.word	0x08004059
 800400c:	08004059 	.word	0x08004059
 8004010:	08004059 	.word	0x08004059
 8004014:	08004049 	.word	0x08004049
 8004018:	08004059 	.word	0x08004059
 800401c:	08004059 	.word	0x08004059
 8004020:	08004059 	.word	0x08004059
 8004024:	08004041 	.word	0x08004041
 8004028:	08004059 	.word	0x08004059
 800402c:	08004059 	.word	0x08004059
 8004030:	08004059 	.word	0x08004059
 8004034:	08004051 	.word	0x08004051
 8004038:	2300      	movs	r3, #0
 800403a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800403e:	e0d8      	b.n	80041f2 <UART_SetConfig+0x2fe>
 8004040:	2302      	movs	r3, #2
 8004042:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004046:	e0d4      	b.n	80041f2 <UART_SetConfig+0x2fe>
 8004048:	2304      	movs	r3, #4
 800404a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800404e:	e0d0      	b.n	80041f2 <UART_SetConfig+0x2fe>
 8004050:	2308      	movs	r3, #8
 8004052:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004056:	e0cc      	b.n	80041f2 <UART_SetConfig+0x2fe>
 8004058:	2310      	movs	r3, #16
 800405a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800405e:	e0c8      	b.n	80041f2 <UART_SetConfig+0x2fe>
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a5e      	ldr	r2, [pc, #376]	; (80041e0 <UART_SetConfig+0x2ec>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d125      	bne.n	80040b6 <UART_SetConfig+0x1c2>
 800406a:	4b5b      	ldr	r3, [pc, #364]	; (80041d8 <UART_SetConfig+0x2e4>)
 800406c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004070:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004074:	2b30      	cmp	r3, #48	; 0x30
 8004076:	d016      	beq.n	80040a6 <UART_SetConfig+0x1b2>
 8004078:	2b30      	cmp	r3, #48	; 0x30
 800407a:	d818      	bhi.n	80040ae <UART_SetConfig+0x1ba>
 800407c:	2b20      	cmp	r3, #32
 800407e:	d00a      	beq.n	8004096 <UART_SetConfig+0x1a2>
 8004080:	2b20      	cmp	r3, #32
 8004082:	d814      	bhi.n	80040ae <UART_SetConfig+0x1ba>
 8004084:	2b00      	cmp	r3, #0
 8004086:	d002      	beq.n	800408e <UART_SetConfig+0x19a>
 8004088:	2b10      	cmp	r3, #16
 800408a:	d008      	beq.n	800409e <UART_SetConfig+0x1aa>
 800408c:	e00f      	b.n	80040ae <UART_SetConfig+0x1ba>
 800408e:	2300      	movs	r3, #0
 8004090:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004094:	e0ad      	b.n	80041f2 <UART_SetConfig+0x2fe>
 8004096:	2302      	movs	r3, #2
 8004098:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800409c:	e0a9      	b.n	80041f2 <UART_SetConfig+0x2fe>
 800409e:	2304      	movs	r3, #4
 80040a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80040a4:	e0a5      	b.n	80041f2 <UART_SetConfig+0x2fe>
 80040a6:	2308      	movs	r3, #8
 80040a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80040ac:	e0a1      	b.n	80041f2 <UART_SetConfig+0x2fe>
 80040ae:	2310      	movs	r3, #16
 80040b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80040b4:	e09d      	b.n	80041f2 <UART_SetConfig+0x2fe>
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a4a      	ldr	r2, [pc, #296]	; (80041e4 <UART_SetConfig+0x2f0>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d125      	bne.n	800410c <UART_SetConfig+0x218>
 80040c0:	4b45      	ldr	r3, [pc, #276]	; (80041d8 <UART_SetConfig+0x2e4>)
 80040c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040c6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80040ca:	2bc0      	cmp	r3, #192	; 0xc0
 80040cc:	d016      	beq.n	80040fc <UART_SetConfig+0x208>
 80040ce:	2bc0      	cmp	r3, #192	; 0xc0
 80040d0:	d818      	bhi.n	8004104 <UART_SetConfig+0x210>
 80040d2:	2b80      	cmp	r3, #128	; 0x80
 80040d4:	d00a      	beq.n	80040ec <UART_SetConfig+0x1f8>
 80040d6:	2b80      	cmp	r3, #128	; 0x80
 80040d8:	d814      	bhi.n	8004104 <UART_SetConfig+0x210>
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d002      	beq.n	80040e4 <UART_SetConfig+0x1f0>
 80040de:	2b40      	cmp	r3, #64	; 0x40
 80040e0:	d008      	beq.n	80040f4 <UART_SetConfig+0x200>
 80040e2:	e00f      	b.n	8004104 <UART_SetConfig+0x210>
 80040e4:	2300      	movs	r3, #0
 80040e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80040ea:	e082      	b.n	80041f2 <UART_SetConfig+0x2fe>
 80040ec:	2302      	movs	r3, #2
 80040ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80040f2:	e07e      	b.n	80041f2 <UART_SetConfig+0x2fe>
 80040f4:	2304      	movs	r3, #4
 80040f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80040fa:	e07a      	b.n	80041f2 <UART_SetConfig+0x2fe>
 80040fc:	2308      	movs	r3, #8
 80040fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004102:	e076      	b.n	80041f2 <UART_SetConfig+0x2fe>
 8004104:	2310      	movs	r3, #16
 8004106:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800410a:	e072      	b.n	80041f2 <UART_SetConfig+0x2fe>
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a35      	ldr	r2, [pc, #212]	; (80041e8 <UART_SetConfig+0x2f4>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d12a      	bne.n	800416c <UART_SetConfig+0x278>
 8004116:	4b30      	ldr	r3, [pc, #192]	; (80041d8 <UART_SetConfig+0x2e4>)
 8004118:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800411c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004120:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004124:	d01a      	beq.n	800415c <UART_SetConfig+0x268>
 8004126:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800412a:	d81b      	bhi.n	8004164 <UART_SetConfig+0x270>
 800412c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004130:	d00c      	beq.n	800414c <UART_SetConfig+0x258>
 8004132:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004136:	d815      	bhi.n	8004164 <UART_SetConfig+0x270>
 8004138:	2b00      	cmp	r3, #0
 800413a:	d003      	beq.n	8004144 <UART_SetConfig+0x250>
 800413c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004140:	d008      	beq.n	8004154 <UART_SetConfig+0x260>
 8004142:	e00f      	b.n	8004164 <UART_SetConfig+0x270>
 8004144:	2300      	movs	r3, #0
 8004146:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800414a:	e052      	b.n	80041f2 <UART_SetConfig+0x2fe>
 800414c:	2302      	movs	r3, #2
 800414e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004152:	e04e      	b.n	80041f2 <UART_SetConfig+0x2fe>
 8004154:	2304      	movs	r3, #4
 8004156:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800415a:	e04a      	b.n	80041f2 <UART_SetConfig+0x2fe>
 800415c:	2308      	movs	r3, #8
 800415e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004162:	e046      	b.n	80041f2 <UART_SetConfig+0x2fe>
 8004164:	2310      	movs	r3, #16
 8004166:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800416a:	e042      	b.n	80041f2 <UART_SetConfig+0x2fe>
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a17      	ldr	r2, [pc, #92]	; (80041d0 <UART_SetConfig+0x2dc>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d13a      	bne.n	80041ec <UART_SetConfig+0x2f8>
 8004176:	4b18      	ldr	r3, [pc, #96]	; (80041d8 <UART_SetConfig+0x2e4>)
 8004178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800417c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004180:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004184:	d01a      	beq.n	80041bc <UART_SetConfig+0x2c8>
 8004186:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800418a:	d81b      	bhi.n	80041c4 <UART_SetConfig+0x2d0>
 800418c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004190:	d00c      	beq.n	80041ac <UART_SetConfig+0x2b8>
 8004192:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004196:	d815      	bhi.n	80041c4 <UART_SetConfig+0x2d0>
 8004198:	2b00      	cmp	r3, #0
 800419a:	d003      	beq.n	80041a4 <UART_SetConfig+0x2b0>
 800419c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041a0:	d008      	beq.n	80041b4 <UART_SetConfig+0x2c0>
 80041a2:	e00f      	b.n	80041c4 <UART_SetConfig+0x2d0>
 80041a4:	2300      	movs	r3, #0
 80041a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80041aa:	e022      	b.n	80041f2 <UART_SetConfig+0x2fe>
 80041ac:	2302      	movs	r3, #2
 80041ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80041b2:	e01e      	b.n	80041f2 <UART_SetConfig+0x2fe>
 80041b4:	2304      	movs	r3, #4
 80041b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80041ba:	e01a      	b.n	80041f2 <UART_SetConfig+0x2fe>
 80041bc:	2308      	movs	r3, #8
 80041be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80041c2:	e016      	b.n	80041f2 <UART_SetConfig+0x2fe>
 80041c4:	2310      	movs	r3, #16
 80041c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80041ca:	e012      	b.n	80041f2 <UART_SetConfig+0x2fe>
 80041cc:	cfff69f3 	.word	0xcfff69f3
 80041d0:	40008000 	.word	0x40008000
 80041d4:	40013800 	.word	0x40013800
 80041d8:	40021000 	.word	0x40021000
 80041dc:	40004400 	.word	0x40004400
 80041e0:	40004800 	.word	0x40004800
 80041e4:	40004c00 	.word	0x40004c00
 80041e8:	40005000 	.word	0x40005000
 80041ec:	2310      	movs	r3, #16
 80041ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4aae      	ldr	r2, [pc, #696]	; (80044b0 <UART_SetConfig+0x5bc>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	f040 8097 	bne.w	800432c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80041fe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004202:	2b08      	cmp	r3, #8
 8004204:	d823      	bhi.n	800424e <UART_SetConfig+0x35a>
 8004206:	a201      	add	r2, pc, #4	; (adr r2, 800420c <UART_SetConfig+0x318>)
 8004208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800420c:	08004231 	.word	0x08004231
 8004210:	0800424f 	.word	0x0800424f
 8004214:	08004239 	.word	0x08004239
 8004218:	0800424f 	.word	0x0800424f
 800421c:	0800423f 	.word	0x0800423f
 8004220:	0800424f 	.word	0x0800424f
 8004224:	0800424f 	.word	0x0800424f
 8004228:	0800424f 	.word	0x0800424f
 800422c:	08004247 	.word	0x08004247
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004230:	f7ff fac2 	bl	80037b8 <HAL_RCC_GetPCLK1Freq>
 8004234:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004236:	e010      	b.n	800425a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004238:	4b9e      	ldr	r3, [pc, #632]	; (80044b4 <UART_SetConfig+0x5c0>)
 800423a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800423c:	e00d      	b.n	800425a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800423e:	f7ff fa4d 	bl	80036dc <HAL_RCC_GetSysClockFreq>
 8004242:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004244:	e009      	b.n	800425a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004246:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800424a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800424c:	e005      	b.n	800425a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800424e:	2300      	movs	r3, #0
 8004250:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004258:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800425a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800425c:	2b00      	cmp	r3, #0
 800425e:	f000 8130 	beq.w	80044c2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004266:	4a94      	ldr	r2, [pc, #592]	; (80044b8 <UART_SetConfig+0x5c4>)
 8004268:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800426c:	461a      	mov	r2, r3
 800426e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004270:	fbb3 f3f2 	udiv	r3, r3, r2
 8004274:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	685a      	ldr	r2, [r3, #4]
 800427a:	4613      	mov	r3, r2
 800427c:	005b      	lsls	r3, r3, #1
 800427e:	4413      	add	r3, r2
 8004280:	69ba      	ldr	r2, [r7, #24]
 8004282:	429a      	cmp	r2, r3
 8004284:	d305      	bcc.n	8004292 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800428c:	69ba      	ldr	r2, [r7, #24]
 800428e:	429a      	cmp	r2, r3
 8004290:	d903      	bls.n	800429a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004298:	e113      	b.n	80044c2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800429a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800429c:	2200      	movs	r2, #0
 800429e:	60bb      	str	r3, [r7, #8]
 80042a0:	60fa      	str	r2, [r7, #12]
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a6:	4a84      	ldr	r2, [pc, #528]	; (80044b8 <UART_SetConfig+0x5c4>)
 80042a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	2200      	movs	r2, #0
 80042b0:	603b      	str	r3, [r7, #0]
 80042b2:	607a      	str	r2, [r7, #4]
 80042b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042b8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80042bc:	f7fc f800 	bl	80002c0 <__aeabi_uldivmod>
 80042c0:	4602      	mov	r2, r0
 80042c2:	460b      	mov	r3, r1
 80042c4:	4610      	mov	r0, r2
 80042c6:	4619      	mov	r1, r3
 80042c8:	f04f 0200 	mov.w	r2, #0
 80042cc:	f04f 0300 	mov.w	r3, #0
 80042d0:	020b      	lsls	r3, r1, #8
 80042d2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80042d6:	0202      	lsls	r2, r0, #8
 80042d8:	6979      	ldr	r1, [r7, #20]
 80042da:	6849      	ldr	r1, [r1, #4]
 80042dc:	0849      	lsrs	r1, r1, #1
 80042de:	2000      	movs	r0, #0
 80042e0:	460c      	mov	r4, r1
 80042e2:	4605      	mov	r5, r0
 80042e4:	eb12 0804 	adds.w	r8, r2, r4
 80042e8:	eb43 0905 	adc.w	r9, r3, r5
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	469a      	mov	sl, r3
 80042f4:	4693      	mov	fp, r2
 80042f6:	4652      	mov	r2, sl
 80042f8:	465b      	mov	r3, fp
 80042fa:	4640      	mov	r0, r8
 80042fc:	4649      	mov	r1, r9
 80042fe:	f7fb ffdf 	bl	80002c0 <__aeabi_uldivmod>
 8004302:	4602      	mov	r2, r0
 8004304:	460b      	mov	r3, r1
 8004306:	4613      	mov	r3, r2
 8004308:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800430a:	6a3b      	ldr	r3, [r7, #32]
 800430c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004310:	d308      	bcc.n	8004324 <UART_SetConfig+0x430>
 8004312:	6a3b      	ldr	r3, [r7, #32]
 8004314:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004318:	d204      	bcs.n	8004324 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	6a3a      	ldr	r2, [r7, #32]
 8004320:	60da      	str	r2, [r3, #12]
 8004322:	e0ce      	b.n	80044c2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800432a:	e0ca      	b.n	80044c2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	69db      	ldr	r3, [r3, #28]
 8004330:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004334:	d166      	bne.n	8004404 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004336:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800433a:	2b08      	cmp	r3, #8
 800433c:	d827      	bhi.n	800438e <UART_SetConfig+0x49a>
 800433e:	a201      	add	r2, pc, #4	; (adr r2, 8004344 <UART_SetConfig+0x450>)
 8004340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004344:	08004369 	.word	0x08004369
 8004348:	08004371 	.word	0x08004371
 800434c:	08004379 	.word	0x08004379
 8004350:	0800438f 	.word	0x0800438f
 8004354:	0800437f 	.word	0x0800437f
 8004358:	0800438f 	.word	0x0800438f
 800435c:	0800438f 	.word	0x0800438f
 8004360:	0800438f 	.word	0x0800438f
 8004364:	08004387 	.word	0x08004387
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004368:	f7ff fa26 	bl	80037b8 <HAL_RCC_GetPCLK1Freq>
 800436c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800436e:	e014      	b.n	800439a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004370:	f7ff fa38 	bl	80037e4 <HAL_RCC_GetPCLK2Freq>
 8004374:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004376:	e010      	b.n	800439a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004378:	4b4e      	ldr	r3, [pc, #312]	; (80044b4 <UART_SetConfig+0x5c0>)
 800437a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800437c:	e00d      	b.n	800439a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800437e:	f7ff f9ad 	bl	80036dc <HAL_RCC_GetSysClockFreq>
 8004382:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004384:	e009      	b.n	800439a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004386:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800438a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800438c:	e005      	b.n	800439a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800438e:	2300      	movs	r3, #0
 8004390:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004398:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800439a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800439c:	2b00      	cmp	r3, #0
 800439e:	f000 8090 	beq.w	80044c2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a6:	4a44      	ldr	r2, [pc, #272]	; (80044b8 <UART_SetConfig+0x5c4>)
 80043a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80043ac:	461a      	mov	r2, r3
 80043ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80043b4:	005a      	lsls	r2, r3, #1
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	085b      	lsrs	r3, r3, #1
 80043bc:	441a      	add	r2, r3
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80043c8:	6a3b      	ldr	r3, [r7, #32]
 80043ca:	2b0f      	cmp	r3, #15
 80043cc:	d916      	bls.n	80043fc <UART_SetConfig+0x508>
 80043ce:	6a3b      	ldr	r3, [r7, #32]
 80043d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043d4:	d212      	bcs.n	80043fc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80043d6:	6a3b      	ldr	r3, [r7, #32]
 80043d8:	b29b      	uxth	r3, r3
 80043da:	f023 030f 	bic.w	r3, r3, #15
 80043de:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80043e0:	6a3b      	ldr	r3, [r7, #32]
 80043e2:	085b      	lsrs	r3, r3, #1
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	f003 0307 	and.w	r3, r3, #7
 80043ea:	b29a      	uxth	r2, r3
 80043ec:	8bfb      	ldrh	r3, [r7, #30]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	8bfa      	ldrh	r2, [r7, #30]
 80043f8:	60da      	str	r2, [r3, #12]
 80043fa:	e062      	b.n	80044c2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004402:	e05e      	b.n	80044c2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004404:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004408:	2b08      	cmp	r3, #8
 800440a:	d828      	bhi.n	800445e <UART_SetConfig+0x56a>
 800440c:	a201      	add	r2, pc, #4	; (adr r2, 8004414 <UART_SetConfig+0x520>)
 800440e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004412:	bf00      	nop
 8004414:	08004439 	.word	0x08004439
 8004418:	08004441 	.word	0x08004441
 800441c:	08004449 	.word	0x08004449
 8004420:	0800445f 	.word	0x0800445f
 8004424:	0800444f 	.word	0x0800444f
 8004428:	0800445f 	.word	0x0800445f
 800442c:	0800445f 	.word	0x0800445f
 8004430:	0800445f 	.word	0x0800445f
 8004434:	08004457 	.word	0x08004457
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004438:	f7ff f9be 	bl	80037b8 <HAL_RCC_GetPCLK1Freq>
 800443c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800443e:	e014      	b.n	800446a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004440:	f7ff f9d0 	bl	80037e4 <HAL_RCC_GetPCLK2Freq>
 8004444:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004446:	e010      	b.n	800446a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004448:	4b1a      	ldr	r3, [pc, #104]	; (80044b4 <UART_SetConfig+0x5c0>)
 800444a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800444c:	e00d      	b.n	800446a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800444e:	f7ff f945 	bl	80036dc <HAL_RCC_GetSysClockFreq>
 8004452:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004454:	e009      	b.n	800446a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004456:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800445a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800445c:	e005      	b.n	800446a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800445e:	2300      	movs	r3, #0
 8004460:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004468:	bf00      	nop
    }

    if (pclk != 0U)
 800446a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446c:	2b00      	cmp	r3, #0
 800446e:	d028      	beq.n	80044c2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004474:	4a10      	ldr	r2, [pc, #64]	; (80044b8 <UART_SetConfig+0x5c4>)
 8004476:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800447a:	461a      	mov	r2, r3
 800447c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	085b      	lsrs	r3, r3, #1
 8004488:	441a      	add	r2, r3
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004492:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004494:	6a3b      	ldr	r3, [r7, #32]
 8004496:	2b0f      	cmp	r3, #15
 8004498:	d910      	bls.n	80044bc <UART_SetConfig+0x5c8>
 800449a:	6a3b      	ldr	r3, [r7, #32]
 800449c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044a0:	d20c      	bcs.n	80044bc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80044a2:	6a3b      	ldr	r3, [r7, #32]
 80044a4:	b29a      	uxth	r2, r3
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	60da      	str	r2, [r3, #12]
 80044ac:	e009      	b.n	80044c2 <UART_SetConfig+0x5ce>
 80044ae:	bf00      	nop
 80044b0:	40008000 	.word	0x40008000
 80044b4:	00f42400 	.word	0x00f42400
 80044b8:	08005a90 	.word	0x08005a90
      }
      else
      {
        ret = HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	2201      	movs	r2, #1
 80044ce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	2200      	movs	r2, #0
 80044d6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	2200      	movs	r2, #0
 80044dc:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80044de:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3730      	adds	r7, #48	; 0x30
 80044e6:	46bd      	mov	sp, r7
 80044e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080044ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044f8:	f003 0308 	and.w	r3, r3, #8
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d00a      	beq.n	8004516 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	430a      	orrs	r2, r1
 8004514:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800451a:	f003 0301 	and.w	r3, r3, #1
 800451e:	2b00      	cmp	r3, #0
 8004520:	d00a      	beq.n	8004538 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	430a      	orrs	r2, r1
 8004536:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800453c:	f003 0302 	and.w	r3, r3, #2
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00a      	beq.n	800455a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	430a      	orrs	r2, r1
 8004558:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800455e:	f003 0304 	and.w	r3, r3, #4
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00a      	beq.n	800457c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	430a      	orrs	r2, r1
 800457a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004580:	f003 0310 	and.w	r3, r3, #16
 8004584:	2b00      	cmp	r3, #0
 8004586:	d00a      	beq.n	800459e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	430a      	orrs	r2, r1
 800459c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a2:	f003 0320 	and.w	r3, r3, #32
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d00a      	beq.n	80045c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	430a      	orrs	r2, r1
 80045be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d01a      	beq.n	8004602 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	430a      	orrs	r2, r1
 80045e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045ea:	d10a      	bne.n	8004602 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	430a      	orrs	r2, r1
 8004600:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004606:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00a      	beq.n	8004624 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	430a      	orrs	r2, r1
 8004622:	605a      	str	r2, [r3, #4]
  }
}
 8004624:	bf00      	nop
 8004626:	370c      	adds	r7, #12
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b098      	sub	sp, #96	; 0x60
 8004634:	af02      	add	r7, sp, #8
 8004636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004640:	f7fc fb44 	bl	8000ccc <HAL_GetTick>
 8004644:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0308 	and.w	r3, r3, #8
 8004650:	2b08      	cmp	r3, #8
 8004652:	d12f      	bne.n	80046b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004654:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004658:	9300      	str	r3, [sp, #0]
 800465a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800465c:	2200      	movs	r2, #0
 800465e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 f88e 	bl	8004784 <UART_WaitOnFlagUntilTimeout>
 8004668:	4603      	mov	r3, r0
 800466a:	2b00      	cmp	r3, #0
 800466c:	d022      	beq.n	80046b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004676:	e853 3f00 	ldrex	r3, [r3]
 800467a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800467c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800467e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004682:	653b      	str	r3, [r7, #80]	; 0x50
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	461a      	mov	r2, r3
 800468a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800468c:	647b      	str	r3, [r7, #68]	; 0x44
 800468e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004690:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004692:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004694:	e841 2300 	strex	r3, r2, [r1]
 8004698:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800469a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800469c:	2b00      	cmp	r3, #0
 800469e:	d1e6      	bne.n	800466e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2220      	movs	r2, #32
 80046a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80046b0:	2303      	movs	r3, #3
 80046b2:	e063      	b.n	800477c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0304 	and.w	r3, r3, #4
 80046be:	2b04      	cmp	r3, #4
 80046c0:	d149      	bne.n	8004756 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80046c2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80046c6:	9300      	str	r3, [sp, #0]
 80046c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046ca:	2200      	movs	r2, #0
 80046cc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 f857 	bl	8004784 <UART_WaitOnFlagUntilTimeout>
 80046d6:	4603      	mov	r3, r0
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d03c      	beq.n	8004756 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e4:	e853 3f00 	ldrex	r3, [r3]
 80046e8:	623b      	str	r3, [r7, #32]
   return(result);
 80046ea:	6a3b      	ldr	r3, [r7, #32]
 80046ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80046f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	461a      	mov	r2, r3
 80046f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046fa:	633b      	str	r3, [r7, #48]	; 0x30
 80046fc:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004700:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004702:	e841 2300 	strex	r3, r2, [r1]
 8004706:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800470a:	2b00      	cmp	r3, #0
 800470c:	d1e6      	bne.n	80046dc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	3308      	adds	r3, #8
 8004714:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	e853 3f00 	ldrex	r3, [r3]
 800471c:	60fb      	str	r3, [r7, #12]
   return(result);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f023 0301 	bic.w	r3, r3, #1
 8004724:	64bb      	str	r3, [r7, #72]	; 0x48
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	3308      	adds	r3, #8
 800472c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800472e:	61fa      	str	r2, [r7, #28]
 8004730:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004732:	69b9      	ldr	r1, [r7, #24]
 8004734:	69fa      	ldr	r2, [r7, #28]
 8004736:	e841 2300 	strex	r3, r2, [r1]
 800473a:	617b      	str	r3, [r7, #20]
   return(result);
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d1e5      	bne.n	800470e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2220      	movs	r2, #32
 8004746:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e012      	b.n	800477c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2220      	movs	r2, #32
 800475a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2220      	movs	r2, #32
 8004762:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800477a:	2300      	movs	r3, #0
}
 800477c:	4618      	mov	r0, r3
 800477e:	3758      	adds	r7, #88	; 0x58
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}

08004784 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	60f8      	str	r0, [r7, #12]
 800478c:	60b9      	str	r1, [r7, #8]
 800478e:	603b      	str	r3, [r7, #0]
 8004790:	4613      	mov	r3, r2
 8004792:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004794:	e04f      	b.n	8004836 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800479c:	d04b      	beq.n	8004836 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800479e:	f7fc fa95 	bl	8000ccc <HAL_GetTick>
 80047a2:	4602      	mov	r2, r0
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	69ba      	ldr	r2, [r7, #24]
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d302      	bcc.n	80047b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d101      	bne.n	80047b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e04e      	b.n	8004856 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0304 	and.w	r3, r3, #4
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d037      	beq.n	8004836 <UART_WaitOnFlagUntilTimeout+0xb2>
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	2b80      	cmp	r3, #128	; 0x80
 80047ca:	d034      	beq.n	8004836 <UART_WaitOnFlagUntilTimeout+0xb2>
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	2b40      	cmp	r3, #64	; 0x40
 80047d0:	d031      	beq.n	8004836 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	69db      	ldr	r3, [r3, #28]
 80047d8:	f003 0308 	and.w	r3, r3, #8
 80047dc:	2b08      	cmp	r3, #8
 80047de:	d110      	bne.n	8004802 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2208      	movs	r2, #8
 80047e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047e8:	68f8      	ldr	r0, [r7, #12]
 80047ea:	f000 f838 	bl	800485e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2208      	movs	r2, #8
 80047f2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e029      	b.n	8004856 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	69db      	ldr	r3, [r3, #28]
 8004808:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800480c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004810:	d111      	bne.n	8004836 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800481a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800481c:	68f8      	ldr	r0, [r7, #12]
 800481e:	f000 f81e 	bl	800485e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2220      	movs	r2, #32
 8004826:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e00f      	b.n	8004856 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	69da      	ldr	r2, [r3, #28]
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	4013      	ands	r3, r2
 8004840:	68ba      	ldr	r2, [r7, #8]
 8004842:	429a      	cmp	r2, r3
 8004844:	bf0c      	ite	eq
 8004846:	2301      	moveq	r3, #1
 8004848:	2300      	movne	r3, #0
 800484a:	b2db      	uxtb	r3, r3
 800484c:	461a      	mov	r2, r3
 800484e:	79fb      	ldrb	r3, [r7, #7]
 8004850:	429a      	cmp	r2, r3
 8004852:	d0a0      	beq.n	8004796 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004854:	2300      	movs	r3, #0
}
 8004856:	4618      	mov	r0, r3
 8004858:	3710      	adds	r7, #16
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}

0800485e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800485e:	b480      	push	{r7}
 8004860:	b095      	sub	sp, #84	; 0x54
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800486c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800486e:	e853 3f00 	ldrex	r3, [r3]
 8004872:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004876:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800487a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	461a      	mov	r2, r3
 8004882:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004884:	643b      	str	r3, [r7, #64]	; 0x40
 8004886:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004888:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800488a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800488c:	e841 2300 	strex	r3, r2, [r1]
 8004890:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004894:	2b00      	cmp	r3, #0
 8004896:	d1e6      	bne.n	8004866 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	3308      	adds	r3, #8
 800489e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a0:	6a3b      	ldr	r3, [r7, #32]
 80048a2:	e853 3f00 	ldrex	r3, [r3]
 80048a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80048a8:	69fb      	ldr	r3, [r7, #28]
 80048aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048ae:	f023 0301 	bic.w	r3, r3, #1
 80048b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	3308      	adds	r3, #8
 80048ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048bc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80048be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048c4:	e841 2300 	strex	r3, r2, [r1]
 80048c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80048ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d1e3      	bne.n	8004898 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d118      	bne.n	800490a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	e853 3f00 	ldrex	r3, [r3]
 80048e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	f023 0310 	bic.w	r3, r3, #16
 80048ec:	647b      	str	r3, [r7, #68]	; 0x44
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	461a      	mov	r2, r3
 80048f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048f6:	61bb      	str	r3, [r7, #24]
 80048f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fa:	6979      	ldr	r1, [r7, #20]
 80048fc:	69ba      	ldr	r2, [r7, #24]
 80048fe:	e841 2300 	strex	r3, r2, [r1]
 8004902:	613b      	str	r3, [r7, #16]
   return(result);
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d1e6      	bne.n	80048d8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2220      	movs	r2, #32
 800490e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	675a      	str	r2, [r3, #116]	; 0x74
}
 800491e:	bf00      	nop
 8004920:	3754      	adds	r7, #84	; 0x54
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr

0800492a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800492a:	b480      	push	{r7}
 800492c:	b085      	sub	sp, #20
 800492e:	af00      	add	r7, sp, #0
 8004930:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004938:	2b01      	cmp	r3, #1
 800493a:	d101      	bne.n	8004940 <HAL_UARTEx_DisableFifoMode+0x16>
 800493c:	2302      	movs	r3, #2
 800493e:	e027      	b.n	8004990 <HAL_UARTEx_DisableFifoMode+0x66>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2224      	movs	r2, #36	; 0x24
 800494c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f022 0201 	bic.w	r2, r2, #1
 8004966:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800496e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2220      	movs	r2, #32
 8004982:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800498e:	2300      	movs	r3, #0
}
 8004990:	4618      	mov	r0, r3
 8004992:	3714      	adds	r7, #20
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d101      	bne.n	80049b4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80049b0:	2302      	movs	r3, #2
 80049b2:	e02d      	b.n	8004a10 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2224      	movs	r2, #36	; 0x24
 80049c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f022 0201 	bic.w	r2, r2, #1
 80049da:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	683a      	ldr	r2, [r7, #0]
 80049ec:	430a      	orrs	r2, r1
 80049ee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f000 f84f 	bl	8004a94 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2220      	movs	r2, #32
 8004a02:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004a0e:	2300      	movs	r3, #0
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3710      	adds	r7, #16
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d101      	bne.n	8004a30 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004a2c:	2302      	movs	r3, #2
 8004a2e:	e02d      	b.n	8004a8c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2224      	movs	r2, #36	; 0x24
 8004a3c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f022 0201 	bic.w	r2, r2, #1
 8004a56:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	683a      	ldr	r2, [r7, #0]
 8004a68:	430a      	orrs	r2, r1
 8004a6a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f000 f811 	bl	8004a94 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2220      	movs	r2, #32
 8004a7e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004a8a:	2300      	movs	r3, #0
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3710      	adds	r7, #16
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b085      	sub	sp, #20
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d108      	bne.n	8004ab6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004ab4:	e031      	b.n	8004b1a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004ab6:	2308      	movs	r3, #8
 8004ab8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004aba:	2308      	movs	r3, #8
 8004abc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	0e5b      	lsrs	r3, r3, #25
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	f003 0307 	and.w	r3, r3, #7
 8004acc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	0f5b      	lsrs	r3, r3, #29
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	f003 0307 	and.w	r3, r3, #7
 8004adc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004ade:	7bbb      	ldrb	r3, [r7, #14]
 8004ae0:	7b3a      	ldrb	r2, [r7, #12]
 8004ae2:	4911      	ldr	r1, [pc, #68]	; (8004b28 <UARTEx_SetNbDataToProcess+0x94>)
 8004ae4:	5c8a      	ldrb	r2, [r1, r2]
 8004ae6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004aea:	7b3a      	ldrb	r2, [r7, #12]
 8004aec:	490f      	ldr	r1, [pc, #60]	; (8004b2c <UARTEx_SetNbDataToProcess+0x98>)
 8004aee:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004af0:	fb93 f3f2 	sdiv	r3, r3, r2
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004afc:	7bfb      	ldrb	r3, [r7, #15]
 8004afe:	7b7a      	ldrb	r2, [r7, #13]
 8004b00:	4909      	ldr	r1, [pc, #36]	; (8004b28 <UARTEx_SetNbDataToProcess+0x94>)
 8004b02:	5c8a      	ldrb	r2, [r1, r2]
 8004b04:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004b08:	7b7a      	ldrb	r2, [r7, #13]
 8004b0a:	4908      	ldr	r1, [pc, #32]	; (8004b2c <UARTEx_SetNbDataToProcess+0x98>)
 8004b0c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004b0e:	fb93 f3f2 	sdiv	r3, r3, r2
 8004b12:	b29a      	uxth	r2, r3
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004b1a:	bf00      	nop
 8004b1c:	3714      	adds	r7, #20
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	08005aa8 	.word	0x08005aa8
 8004b2c:	08005ab0 	.word	0x08005ab0

08004b30 <std>:
 8004b30:	2300      	movs	r3, #0
 8004b32:	b510      	push	{r4, lr}
 8004b34:	4604      	mov	r4, r0
 8004b36:	e9c0 3300 	strd	r3, r3, [r0]
 8004b3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b3e:	6083      	str	r3, [r0, #8]
 8004b40:	8181      	strh	r1, [r0, #12]
 8004b42:	6643      	str	r3, [r0, #100]	; 0x64
 8004b44:	81c2      	strh	r2, [r0, #14]
 8004b46:	6183      	str	r3, [r0, #24]
 8004b48:	4619      	mov	r1, r3
 8004b4a:	2208      	movs	r2, #8
 8004b4c:	305c      	adds	r0, #92	; 0x5c
 8004b4e:	f000 f91f 	bl	8004d90 <memset>
 8004b52:	4b0d      	ldr	r3, [pc, #52]	; (8004b88 <std+0x58>)
 8004b54:	6263      	str	r3, [r4, #36]	; 0x24
 8004b56:	4b0d      	ldr	r3, [pc, #52]	; (8004b8c <std+0x5c>)
 8004b58:	62a3      	str	r3, [r4, #40]	; 0x28
 8004b5a:	4b0d      	ldr	r3, [pc, #52]	; (8004b90 <std+0x60>)
 8004b5c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004b5e:	4b0d      	ldr	r3, [pc, #52]	; (8004b94 <std+0x64>)
 8004b60:	6323      	str	r3, [r4, #48]	; 0x30
 8004b62:	4b0d      	ldr	r3, [pc, #52]	; (8004b98 <std+0x68>)
 8004b64:	6224      	str	r4, [r4, #32]
 8004b66:	429c      	cmp	r4, r3
 8004b68:	d006      	beq.n	8004b78 <std+0x48>
 8004b6a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004b6e:	4294      	cmp	r4, r2
 8004b70:	d002      	beq.n	8004b78 <std+0x48>
 8004b72:	33d0      	adds	r3, #208	; 0xd0
 8004b74:	429c      	cmp	r4, r3
 8004b76:	d105      	bne.n	8004b84 <std+0x54>
 8004b78:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004b7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b80:	f000 b938 	b.w	8004df4 <__retarget_lock_init_recursive>
 8004b84:	bd10      	pop	{r4, pc}
 8004b86:	bf00      	nop
 8004b88:	08005655 	.word	0x08005655
 8004b8c:	08005677 	.word	0x08005677
 8004b90:	080056af 	.word	0x080056af
 8004b94:	080056d3 	.word	0x080056d3
 8004b98:	2000018c 	.word	0x2000018c

08004b9c <stdio_exit_handler>:
 8004b9c:	4a02      	ldr	r2, [pc, #8]	; (8004ba8 <stdio_exit_handler+0xc>)
 8004b9e:	4903      	ldr	r1, [pc, #12]	; (8004bac <stdio_exit_handler+0x10>)
 8004ba0:	4803      	ldr	r0, [pc, #12]	; (8004bb0 <stdio_exit_handler+0x14>)
 8004ba2:	f000 b869 	b.w	8004c78 <_fwalk_sglue>
 8004ba6:	bf00      	nop
 8004ba8:	2000000c 	.word	0x2000000c
 8004bac:	080055ed 	.word	0x080055ed
 8004bb0:	20000018 	.word	0x20000018

08004bb4 <cleanup_stdio>:
 8004bb4:	6841      	ldr	r1, [r0, #4]
 8004bb6:	4b0c      	ldr	r3, [pc, #48]	; (8004be8 <cleanup_stdio+0x34>)
 8004bb8:	4299      	cmp	r1, r3
 8004bba:	b510      	push	{r4, lr}
 8004bbc:	4604      	mov	r4, r0
 8004bbe:	d001      	beq.n	8004bc4 <cleanup_stdio+0x10>
 8004bc0:	f000 fd14 	bl	80055ec <_fflush_r>
 8004bc4:	68a1      	ldr	r1, [r4, #8]
 8004bc6:	4b09      	ldr	r3, [pc, #36]	; (8004bec <cleanup_stdio+0x38>)
 8004bc8:	4299      	cmp	r1, r3
 8004bca:	d002      	beq.n	8004bd2 <cleanup_stdio+0x1e>
 8004bcc:	4620      	mov	r0, r4
 8004bce:	f000 fd0d 	bl	80055ec <_fflush_r>
 8004bd2:	68e1      	ldr	r1, [r4, #12]
 8004bd4:	4b06      	ldr	r3, [pc, #24]	; (8004bf0 <cleanup_stdio+0x3c>)
 8004bd6:	4299      	cmp	r1, r3
 8004bd8:	d004      	beq.n	8004be4 <cleanup_stdio+0x30>
 8004bda:	4620      	mov	r0, r4
 8004bdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004be0:	f000 bd04 	b.w	80055ec <_fflush_r>
 8004be4:	bd10      	pop	{r4, pc}
 8004be6:	bf00      	nop
 8004be8:	2000018c 	.word	0x2000018c
 8004bec:	200001f4 	.word	0x200001f4
 8004bf0:	2000025c 	.word	0x2000025c

08004bf4 <global_stdio_init.part.0>:
 8004bf4:	b510      	push	{r4, lr}
 8004bf6:	4b0b      	ldr	r3, [pc, #44]	; (8004c24 <global_stdio_init.part.0+0x30>)
 8004bf8:	4c0b      	ldr	r4, [pc, #44]	; (8004c28 <global_stdio_init.part.0+0x34>)
 8004bfa:	4a0c      	ldr	r2, [pc, #48]	; (8004c2c <global_stdio_init.part.0+0x38>)
 8004bfc:	601a      	str	r2, [r3, #0]
 8004bfe:	4620      	mov	r0, r4
 8004c00:	2200      	movs	r2, #0
 8004c02:	2104      	movs	r1, #4
 8004c04:	f7ff ff94 	bl	8004b30 <std>
 8004c08:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	2109      	movs	r1, #9
 8004c10:	f7ff ff8e 	bl	8004b30 <std>
 8004c14:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004c18:	2202      	movs	r2, #2
 8004c1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c1e:	2112      	movs	r1, #18
 8004c20:	f7ff bf86 	b.w	8004b30 <std>
 8004c24:	200002c4 	.word	0x200002c4
 8004c28:	2000018c 	.word	0x2000018c
 8004c2c:	08004b9d 	.word	0x08004b9d

08004c30 <__sfp_lock_acquire>:
 8004c30:	4801      	ldr	r0, [pc, #4]	; (8004c38 <__sfp_lock_acquire+0x8>)
 8004c32:	f000 b8e0 	b.w	8004df6 <__retarget_lock_acquire_recursive>
 8004c36:	bf00      	nop
 8004c38:	200002c9 	.word	0x200002c9

08004c3c <__sfp_lock_release>:
 8004c3c:	4801      	ldr	r0, [pc, #4]	; (8004c44 <__sfp_lock_release+0x8>)
 8004c3e:	f000 b8db 	b.w	8004df8 <__retarget_lock_release_recursive>
 8004c42:	bf00      	nop
 8004c44:	200002c9 	.word	0x200002c9

08004c48 <__sinit>:
 8004c48:	b510      	push	{r4, lr}
 8004c4a:	4604      	mov	r4, r0
 8004c4c:	f7ff fff0 	bl	8004c30 <__sfp_lock_acquire>
 8004c50:	6a23      	ldr	r3, [r4, #32]
 8004c52:	b11b      	cbz	r3, 8004c5c <__sinit+0x14>
 8004c54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c58:	f7ff bff0 	b.w	8004c3c <__sfp_lock_release>
 8004c5c:	4b04      	ldr	r3, [pc, #16]	; (8004c70 <__sinit+0x28>)
 8004c5e:	6223      	str	r3, [r4, #32]
 8004c60:	4b04      	ldr	r3, [pc, #16]	; (8004c74 <__sinit+0x2c>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d1f5      	bne.n	8004c54 <__sinit+0xc>
 8004c68:	f7ff ffc4 	bl	8004bf4 <global_stdio_init.part.0>
 8004c6c:	e7f2      	b.n	8004c54 <__sinit+0xc>
 8004c6e:	bf00      	nop
 8004c70:	08004bb5 	.word	0x08004bb5
 8004c74:	200002c4 	.word	0x200002c4

08004c78 <_fwalk_sglue>:
 8004c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c7c:	4607      	mov	r7, r0
 8004c7e:	4688      	mov	r8, r1
 8004c80:	4614      	mov	r4, r2
 8004c82:	2600      	movs	r6, #0
 8004c84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004c88:	f1b9 0901 	subs.w	r9, r9, #1
 8004c8c:	d505      	bpl.n	8004c9a <_fwalk_sglue+0x22>
 8004c8e:	6824      	ldr	r4, [r4, #0]
 8004c90:	2c00      	cmp	r4, #0
 8004c92:	d1f7      	bne.n	8004c84 <_fwalk_sglue+0xc>
 8004c94:	4630      	mov	r0, r6
 8004c96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c9a:	89ab      	ldrh	r3, [r5, #12]
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d907      	bls.n	8004cb0 <_fwalk_sglue+0x38>
 8004ca0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ca4:	3301      	adds	r3, #1
 8004ca6:	d003      	beq.n	8004cb0 <_fwalk_sglue+0x38>
 8004ca8:	4629      	mov	r1, r5
 8004caa:	4638      	mov	r0, r7
 8004cac:	47c0      	blx	r8
 8004cae:	4306      	orrs	r6, r0
 8004cb0:	3568      	adds	r5, #104	; 0x68
 8004cb2:	e7e9      	b.n	8004c88 <_fwalk_sglue+0x10>

08004cb4 <iprintf>:
 8004cb4:	b40f      	push	{r0, r1, r2, r3}
 8004cb6:	b507      	push	{r0, r1, r2, lr}
 8004cb8:	4906      	ldr	r1, [pc, #24]	; (8004cd4 <iprintf+0x20>)
 8004cba:	ab04      	add	r3, sp, #16
 8004cbc:	6808      	ldr	r0, [r1, #0]
 8004cbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cc2:	6881      	ldr	r1, [r0, #8]
 8004cc4:	9301      	str	r3, [sp, #4]
 8004cc6:	f000 f8c1 	bl	8004e4c <_vfiprintf_r>
 8004cca:	b003      	add	sp, #12
 8004ccc:	f85d eb04 	ldr.w	lr, [sp], #4
 8004cd0:	b004      	add	sp, #16
 8004cd2:	4770      	bx	lr
 8004cd4:	20000064 	.word	0x20000064

08004cd8 <_puts_r>:
 8004cd8:	6a03      	ldr	r3, [r0, #32]
 8004cda:	b570      	push	{r4, r5, r6, lr}
 8004cdc:	6884      	ldr	r4, [r0, #8]
 8004cde:	4605      	mov	r5, r0
 8004ce0:	460e      	mov	r6, r1
 8004ce2:	b90b      	cbnz	r3, 8004ce8 <_puts_r+0x10>
 8004ce4:	f7ff ffb0 	bl	8004c48 <__sinit>
 8004ce8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004cea:	07db      	lsls	r3, r3, #31
 8004cec:	d405      	bmi.n	8004cfa <_puts_r+0x22>
 8004cee:	89a3      	ldrh	r3, [r4, #12]
 8004cf0:	0598      	lsls	r0, r3, #22
 8004cf2:	d402      	bmi.n	8004cfa <_puts_r+0x22>
 8004cf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004cf6:	f000 f87e 	bl	8004df6 <__retarget_lock_acquire_recursive>
 8004cfa:	89a3      	ldrh	r3, [r4, #12]
 8004cfc:	0719      	lsls	r1, r3, #28
 8004cfe:	d513      	bpl.n	8004d28 <_puts_r+0x50>
 8004d00:	6923      	ldr	r3, [r4, #16]
 8004d02:	b18b      	cbz	r3, 8004d28 <_puts_r+0x50>
 8004d04:	3e01      	subs	r6, #1
 8004d06:	68a3      	ldr	r3, [r4, #8]
 8004d08:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004d0c:	3b01      	subs	r3, #1
 8004d0e:	60a3      	str	r3, [r4, #8]
 8004d10:	b9e9      	cbnz	r1, 8004d4e <_puts_r+0x76>
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	da2e      	bge.n	8004d74 <_puts_r+0x9c>
 8004d16:	4622      	mov	r2, r4
 8004d18:	210a      	movs	r1, #10
 8004d1a:	4628      	mov	r0, r5
 8004d1c:	f000 fcdd 	bl	80056da <__swbuf_r>
 8004d20:	3001      	adds	r0, #1
 8004d22:	d007      	beq.n	8004d34 <_puts_r+0x5c>
 8004d24:	250a      	movs	r5, #10
 8004d26:	e007      	b.n	8004d38 <_puts_r+0x60>
 8004d28:	4621      	mov	r1, r4
 8004d2a:	4628      	mov	r0, r5
 8004d2c:	f000 fd12 	bl	8005754 <__swsetup_r>
 8004d30:	2800      	cmp	r0, #0
 8004d32:	d0e7      	beq.n	8004d04 <_puts_r+0x2c>
 8004d34:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004d38:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d3a:	07da      	lsls	r2, r3, #31
 8004d3c:	d405      	bmi.n	8004d4a <_puts_r+0x72>
 8004d3e:	89a3      	ldrh	r3, [r4, #12]
 8004d40:	059b      	lsls	r3, r3, #22
 8004d42:	d402      	bmi.n	8004d4a <_puts_r+0x72>
 8004d44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d46:	f000 f857 	bl	8004df8 <__retarget_lock_release_recursive>
 8004d4a:	4628      	mov	r0, r5
 8004d4c:	bd70      	pop	{r4, r5, r6, pc}
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	da04      	bge.n	8004d5c <_puts_r+0x84>
 8004d52:	69a2      	ldr	r2, [r4, #24]
 8004d54:	429a      	cmp	r2, r3
 8004d56:	dc06      	bgt.n	8004d66 <_puts_r+0x8e>
 8004d58:	290a      	cmp	r1, #10
 8004d5a:	d004      	beq.n	8004d66 <_puts_r+0x8e>
 8004d5c:	6823      	ldr	r3, [r4, #0]
 8004d5e:	1c5a      	adds	r2, r3, #1
 8004d60:	6022      	str	r2, [r4, #0]
 8004d62:	7019      	strb	r1, [r3, #0]
 8004d64:	e7cf      	b.n	8004d06 <_puts_r+0x2e>
 8004d66:	4622      	mov	r2, r4
 8004d68:	4628      	mov	r0, r5
 8004d6a:	f000 fcb6 	bl	80056da <__swbuf_r>
 8004d6e:	3001      	adds	r0, #1
 8004d70:	d1c9      	bne.n	8004d06 <_puts_r+0x2e>
 8004d72:	e7df      	b.n	8004d34 <_puts_r+0x5c>
 8004d74:	6823      	ldr	r3, [r4, #0]
 8004d76:	250a      	movs	r5, #10
 8004d78:	1c5a      	adds	r2, r3, #1
 8004d7a:	6022      	str	r2, [r4, #0]
 8004d7c:	701d      	strb	r5, [r3, #0]
 8004d7e:	e7db      	b.n	8004d38 <_puts_r+0x60>

08004d80 <puts>:
 8004d80:	4b02      	ldr	r3, [pc, #8]	; (8004d8c <puts+0xc>)
 8004d82:	4601      	mov	r1, r0
 8004d84:	6818      	ldr	r0, [r3, #0]
 8004d86:	f7ff bfa7 	b.w	8004cd8 <_puts_r>
 8004d8a:	bf00      	nop
 8004d8c:	20000064 	.word	0x20000064

08004d90 <memset>:
 8004d90:	4402      	add	r2, r0
 8004d92:	4603      	mov	r3, r0
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d100      	bne.n	8004d9a <memset+0xa>
 8004d98:	4770      	bx	lr
 8004d9a:	f803 1b01 	strb.w	r1, [r3], #1
 8004d9e:	e7f9      	b.n	8004d94 <memset+0x4>

08004da0 <__errno>:
 8004da0:	4b01      	ldr	r3, [pc, #4]	; (8004da8 <__errno+0x8>)
 8004da2:	6818      	ldr	r0, [r3, #0]
 8004da4:	4770      	bx	lr
 8004da6:	bf00      	nop
 8004da8:	20000064 	.word	0x20000064

08004dac <__libc_init_array>:
 8004dac:	b570      	push	{r4, r5, r6, lr}
 8004dae:	4d0d      	ldr	r5, [pc, #52]	; (8004de4 <__libc_init_array+0x38>)
 8004db0:	4c0d      	ldr	r4, [pc, #52]	; (8004de8 <__libc_init_array+0x3c>)
 8004db2:	1b64      	subs	r4, r4, r5
 8004db4:	10a4      	asrs	r4, r4, #2
 8004db6:	2600      	movs	r6, #0
 8004db8:	42a6      	cmp	r6, r4
 8004dba:	d109      	bne.n	8004dd0 <__libc_init_array+0x24>
 8004dbc:	4d0b      	ldr	r5, [pc, #44]	; (8004dec <__libc_init_array+0x40>)
 8004dbe:	4c0c      	ldr	r4, [pc, #48]	; (8004df0 <__libc_init_array+0x44>)
 8004dc0:	f000 fe46 	bl	8005a50 <_init>
 8004dc4:	1b64      	subs	r4, r4, r5
 8004dc6:	10a4      	asrs	r4, r4, #2
 8004dc8:	2600      	movs	r6, #0
 8004dca:	42a6      	cmp	r6, r4
 8004dcc:	d105      	bne.n	8004dda <__libc_init_array+0x2e>
 8004dce:	bd70      	pop	{r4, r5, r6, pc}
 8004dd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dd4:	4798      	blx	r3
 8004dd6:	3601      	adds	r6, #1
 8004dd8:	e7ee      	b.n	8004db8 <__libc_init_array+0xc>
 8004dda:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dde:	4798      	blx	r3
 8004de0:	3601      	adds	r6, #1
 8004de2:	e7f2      	b.n	8004dca <__libc_init_array+0x1e>
 8004de4:	08005af4 	.word	0x08005af4
 8004de8:	08005af4 	.word	0x08005af4
 8004dec:	08005af4 	.word	0x08005af4
 8004df0:	08005af8 	.word	0x08005af8

08004df4 <__retarget_lock_init_recursive>:
 8004df4:	4770      	bx	lr

08004df6 <__retarget_lock_acquire_recursive>:
 8004df6:	4770      	bx	lr

08004df8 <__retarget_lock_release_recursive>:
 8004df8:	4770      	bx	lr

08004dfa <__sfputc_r>:
 8004dfa:	6893      	ldr	r3, [r2, #8]
 8004dfc:	3b01      	subs	r3, #1
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	b410      	push	{r4}
 8004e02:	6093      	str	r3, [r2, #8]
 8004e04:	da08      	bge.n	8004e18 <__sfputc_r+0x1e>
 8004e06:	6994      	ldr	r4, [r2, #24]
 8004e08:	42a3      	cmp	r3, r4
 8004e0a:	db01      	blt.n	8004e10 <__sfputc_r+0x16>
 8004e0c:	290a      	cmp	r1, #10
 8004e0e:	d103      	bne.n	8004e18 <__sfputc_r+0x1e>
 8004e10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e14:	f000 bc61 	b.w	80056da <__swbuf_r>
 8004e18:	6813      	ldr	r3, [r2, #0]
 8004e1a:	1c58      	adds	r0, r3, #1
 8004e1c:	6010      	str	r0, [r2, #0]
 8004e1e:	7019      	strb	r1, [r3, #0]
 8004e20:	4608      	mov	r0, r1
 8004e22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <__sfputs_r>:
 8004e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e2a:	4606      	mov	r6, r0
 8004e2c:	460f      	mov	r7, r1
 8004e2e:	4614      	mov	r4, r2
 8004e30:	18d5      	adds	r5, r2, r3
 8004e32:	42ac      	cmp	r4, r5
 8004e34:	d101      	bne.n	8004e3a <__sfputs_r+0x12>
 8004e36:	2000      	movs	r0, #0
 8004e38:	e007      	b.n	8004e4a <__sfputs_r+0x22>
 8004e3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e3e:	463a      	mov	r2, r7
 8004e40:	4630      	mov	r0, r6
 8004e42:	f7ff ffda 	bl	8004dfa <__sfputc_r>
 8004e46:	1c43      	adds	r3, r0, #1
 8004e48:	d1f3      	bne.n	8004e32 <__sfputs_r+0xa>
 8004e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004e4c <_vfiprintf_r>:
 8004e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e50:	460d      	mov	r5, r1
 8004e52:	b09d      	sub	sp, #116	; 0x74
 8004e54:	4614      	mov	r4, r2
 8004e56:	4698      	mov	r8, r3
 8004e58:	4606      	mov	r6, r0
 8004e5a:	b118      	cbz	r0, 8004e64 <_vfiprintf_r+0x18>
 8004e5c:	6a03      	ldr	r3, [r0, #32]
 8004e5e:	b90b      	cbnz	r3, 8004e64 <_vfiprintf_r+0x18>
 8004e60:	f7ff fef2 	bl	8004c48 <__sinit>
 8004e64:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004e66:	07d9      	lsls	r1, r3, #31
 8004e68:	d405      	bmi.n	8004e76 <_vfiprintf_r+0x2a>
 8004e6a:	89ab      	ldrh	r3, [r5, #12]
 8004e6c:	059a      	lsls	r2, r3, #22
 8004e6e:	d402      	bmi.n	8004e76 <_vfiprintf_r+0x2a>
 8004e70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004e72:	f7ff ffc0 	bl	8004df6 <__retarget_lock_acquire_recursive>
 8004e76:	89ab      	ldrh	r3, [r5, #12]
 8004e78:	071b      	lsls	r3, r3, #28
 8004e7a:	d501      	bpl.n	8004e80 <_vfiprintf_r+0x34>
 8004e7c:	692b      	ldr	r3, [r5, #16]
 8004e7e:	b99b      	cbnz	r3, 8004ea8 <_vfiprintf_r+0x5c>
 8004e80:	4629      	mov	r1, r5
 8004e82:	4630      	mov	r0, r6
 8004e84:	f000 fc66 	bl	8005754 <__swsetup_r>
 8004e88:	b170      	cbz	r0, 8004ea8 <_vfiprintf_r+0x5c>
 8004e8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004e8c:	07dc      	lsls	r4, r3, #31
 8004e8e:	d504      	bpl.n	8004e9a <_vfiprintf_r+0x4e>
 8004e90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e94:	b01d      	add	sp, #116	; 0x74
 8004e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e9a:	89ab      	ldrh	r3, [r5, #12]
 8004e9c:	0598      	lsls	r0, r3, #22
 8004e9e:	d4f7      	bmi.n	8004e90 <_vfiprintf_r+0x44>
 8004ea0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004ea2:	f7ff ffa9 	bl	8004df8 <__retarget_lock_release_recursive>
 8004ea6:	e7f3      	b.n	8004e90 <_vfiprintf_r+0x44>
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	9309      	str	r3, [sp, #36]	; 0x24
 8004eac:	2320      	movs	r3, #32
 8004eae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004eb2:	f8cd 800c 	str.w	r8, [sp, #12]
 8004eb6:	2330      	movs	r3, #48	; 0x30
 8004eb8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800506c <_vfiprintf_r+0x220>
 8004ebc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004ec0:	f04f 0901 	mov.w	r9, #1
 8004ec4:	4623      	mov	r3, r4
 8004ec6:	469a      	mov	sl, r3
 8004ec8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ecc:	b10a      	cbz	r2, 8004ed2 <_vfiprintf_r+0x86>
 8004ece:	2a25      	cmp	r2, #37	; 0x25
 8004ed0:	d1f9      	bne.n	8004ec6 <_vfiprintf_r+0x7a>
 8004ed2:	ebba 0b04 	subs.w	fp, sl, r4
 8004ed6:	d00b      	beq.n	8004ef0 <_vfiprintf_r+0xa4>
 8004ed8:	465b      	mov	r3, fp
 8004eda:	4622      	mov	r2, r4
 8004edc:	4629      	mov	r1, r5
 8004ede:	4630      	mov	r0, r6
 8004ee0:	f7ff ffa2 	bl	8004e28 <__sfputs_r>
 8004ee4:	3001      	adds	r0, #1
 8004ee6:	f000 80a9 	beq.w	800503c <_vfiprintf_r+0x1f0>
 8004eea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004eec:	445a      	add	r2, fp
 8004eee:	9209      	str	r2, [sp, #36]	; 0x24
 8004ef0:	f89a 3000 	ldrb.w	r3, [sl]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	f000 80a1 	beq.w	800503c <_vfiprintf_r+0x1f0>
 8004efa:	2300      	movs	r3, #0
 8004efc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f04:	f10a 0a01 	add.w	sl, sl, #1
 8004f08:	9304      	str	r3, [sp, #16]
 8004f0a:	9307      	str	r3, [sp, #28]
 8004f0c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004f10:	931a      	str	r3, [sp, #104]	; 0x68
 8004f12:	4654      	mov	r4, sl
 8004f14:	2205      	movs	r2, #5
 8004f16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f1a:	4854      	ldr	r0, [pc, #336]	; (800506c <_vfiprintf_r+0x220>)
 8004f1c:	f7fb f980 	bl	8000220 <memchr>
 8004f20:	9a04      	ldr	r2, [sp, #16]
 8004f22:	b9d8      	cbnz	r0, 8004f5c <_vfiprintf_r+0x110>
 8004f24:	06d1      	lsls	r1, r2, #27
 8004f26:	bf44      	itt	mi
 8004f28:	2320      	movmi	r3, #32
 8004f2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004f2e:	0713      	lsls	r3, r2, #28
 8004f30:	bf44      	itt	mi
 8004f32:	232b      	movmi	r3, #43	; 0x2b
 8004f34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004f38:	f89a 3000 	ldrb.w	r3, [sl]
 8004f3c:	2b2a      	cmp	r3, #42	; 0x2a
 8004f3e:	d015      	beq.n	8004f6c <_vfiprintf_r+0x120>
 8004f40:	9a07      	ldr	r2, [sp, #28]
 8004f42:	4654      	mov	r4, sl
 8004f44:	2000      	movs	r0, #0
 8004f46:	f04f 0c0a 	mov.w	ip, #10
 8004f4a:	4621      	mov	r1, r4
 8004f4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f50:	3b30      	subs	r3, #48	; 0x30
 8004f52:	2b09      	cmp	r3, #9
 8004f54:	d94d      	bls.n	8004ff2 <_vfiprintf_r+0x1a6>
 8004f56:	b1b0      	cbz	r0, 8004f86 <_vfiprintf_r+0x13a>
 8004f58:	9207      	str	r2, [sp, #28]
 8004f5a:	e014      	b.n	8004f86 <_vfiprintf_r+0x13a>
 8004f5c:	eba0 0308 	sub.w	r3, r0, r8
 8004f60:	fa09 f303 	lsl.w	r3, r9, r3
 8004f64:	4313      	orrs	r3, r2
 8004f66:	9304      	str	r3, [sp, #16]
 8004f68:	46a2      	mov	sl, r4
 8004f6a:	e7d2      	b.n	8004f12 <_vfiprintf_r+0xc6>
 8004f6c:	9b03      	ldr	r3, [sp, #12]
 8004f6e:	1d19      	adds	r1, r3, #4
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	9103      	str	r1, [sp, #12]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	bfbb      	ittet	lt
 8004f78:	425b      	neglt	r3, r3
 8004f7a:	f042 0202 	orrlt.w	r2, r2, #2
 8004f7e:	9307      	strge	r3, [sp, #28]
 8004f80:	9307      	strlt	r3, [sp, #28]
 8004f82:	bfb8      	it	lt
 8004f84:	9204      	strlt	r2, [sp, #16]
 8004f86:	7823      	ldrb	r3, [r4, #0]
 8004f88:	2b2e      	cmp	r3, #46	; 0x2e
 8004f8a:	d10c      	bne.n	8004fa6 <_vfiprintf_r+0x15a>
 8004f8c:	7863      	ldrb	r3, [r4, #1]
 8004f8e:	2b2a      	cmp	r3, #42	; 0x2a
 8004f90:	d134      	bne.n	8004ffc <_vfiprintf_r+0x1b0>
 8004f92:	9b03      	ldr	r3, [sp, #12]
 8004f94:	1d1a      	adds	r2, r3, #4
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	9203      	str	r2, [sp, #12]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	bfb8      	it	lt
 8004f9e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004fa2:	3402      	adds	r4, #2
 8004fa4:	9305      	str	r3, [sp, #20]
 8004fa6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800507c <_vfiprintf_r+0x230>
 8004faa:	7821      	ldrb	r1, [r4, #0]
 8004fac:	2203      	movs	r2, #3
 8004fae:	4650      	mov	r0, sl
 8004fb0:	f7fb f936 	bl	8000220 <memchr>
 8004fb4:	b138      	cbz	r0, 8004fc6 <_vfiprintf_r+0x17a>
 8004fb6:	9b04      	ldr	r3, [sp, #16]
 8004fb8:	eba0 000a 	sub.w	r0, r0, sl
 8004fbc:	2240      	movs	r2, #64	; 0x40
 8004fbe:	4082      	lsls	r2, r0
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	3401      	adds	r4, #1
 8004fc4:	9304      	str	r3, [sp, #16]
 8004fc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fca:	4829      	ldr	r0, [pc, #164]	; (8005070 <_vfiprintf_r+0x224>)
 8004fcc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004fd0:	2206      	movs	r2, #6
 8004fd2:	f7fb f925 	bl	8000220 <memchr>
 8004fd6:	2800      	cmp	r0, #0
 8004fd8:	d03f      	beq.n	800505a <_vfiprintf_r+0x20e>
 8004fda:	4b26      	ldr	r3, [pc, #152]	; (8005074 <_vfiprintf_r+0x228>)
 8004fdc:	bb1b      	cbnz	r3, 8005026 <_vfiprintf_r+0x1da>
 8004fde:	9b03      	ldr	r3, [sp, #12]
 8004fe0:	3307      	adds	r3, #7
 8004fe2:	f023 0307 	bic.w	r3, r3, #7
 8004fe6:	3308      	adds	r3, #8
 8004fe8:	9303      	str	r3, [sp, #12]
 8004fea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fec:	443b      	add	r3, r7
 8004fee:	9309      	str	r3, [sp, #36]	; 0x24
 8004ff0:	e768      	b.n	8004ec4 <_vfiprintf_r+0x78>
 8004ff2:	fb0c 3202 	mla	r2, ip, r2, r3
 8004ff6:	460c      	mov	r4, r1
 8004ff8:	2001      	movs	r0, #1
 8004ffa:	e7a6      	b.n	8004f4a <_vfiprintf_r+0xfe>
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	3401      	adds	r4, #1
 8005000:	9305      	str	r3, [sp, #20]
 8005002:	4619      	mov	r1, r3
 8005004:	f04f 0c0a 	mov.w	ip, #10
 8005008:	4620      	mov	r0, r4
 800500a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800500e:	3a30      	subs	r2, #48	; 0x30
 8005010:	2a09      	cmp	r2, #9
 8005012:	d903      	bls.n	800501c <_vfiprintf_r+0x1d0>
 8005014:	2b00      	cmp	r3, #0
 8005016:	d0c6      	beq.n	8004fa6 <_vfiprintf_r+0x15a>
 8005018:	9105      	str	r1, [sp, #20]
 800501a:	e7c4      	b.n	8004fa6 <_vfiprintf_r+0x15a>
 800501c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005020:	4604      	mov	r4, r0
 8005022:	2301      	movs	r3, #1
 8005024:	e7f0      	b.n	8005008 <_vfiprintf_r+0x1bc>
 8005026:	ab03      	add	r3, sp, #12
 8005028:	9300      	str	r3, [sp, #0]
 800502a:	462a      	mov	r2, r5
 800502c:	4b12      	ldr	r3, [pc, #72]	; (8005078 <_vfiprintf_r+0x22c>)
 800502e:	a904      	add	r1, sp, #16
 8005030:	4630      	mov	r0, r6
 8005032:	f3af 8000 	nop.w
 8005036:	4607      	mov	r7, r0
 8005038:	1c78      	adds	r0, r7, #1
 800503a:	d1d6      	bne.n	8004fea <_vfiprintf_r+0x19e>
 800503c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800503e:	07d9      	lsls	r1, r3, #31
 8005040:	d405      	bmi.n	800504e <_vfiprintf_r+0x202>
 8005042:	89ab      	ldrh	r3, [r5, #12]
 8005044:	059a      	lsls	r2, r3, #22
 8005046:	d402      	bmi.n	800504e <_vfiprintf_r+0x202>
 8005048:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800504a:	f7ff fed5 	bl	8004df8 <__retarget_lock_release_recursive>
 800504e:	89ab      	ldrh	r3, [r5, #12]
 8005050:	065b      	lsls	r3, r3, #25
 8005052:	f53f af1d 	bmi.w	8004e90 <_vfiprintf_r+0x44>
 8005056:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005058:	e71c      	b.n	8004e94 <_vfiprintf_r+0x48>
 800505a:	ab03      	add	r3, sp, #12
 800505c:	9300      	str	r3, [sp, #0]
 800505e:	462a      	mov	r2, r5
 8005060:	4b05      	ldr	r3, [pc, #20]	; (8005078 <_vfiprintf_r+0x22c>)
 8005062:	a904      	add	r1, sp, #16
 8005064:	4630      	mov	r0, r6
 8005066:	f000 f919 	bl	800529c <_printf_i>
 800506a:	e7e4      	b.n	8005036 <_vfiprintf_r+0x1ea>
 800506c:	08005ab8 	.word	0x08005ab8
 8005070:	08005ac2 	.word	0x08005ac2
 8005074:	00000000 	.word	0x00000000
 8005078:	08004e29 	.word	0x08004e29
 800507c:	08005abe 	.word	0x08005abe

08005080 <sbrk_aligned>:
 8005080:	b570      	push	{r4, r5, r6, lr}
 8005082:	4e0e      	ldr	r6, [pc, #56]	; (80050bc <sbrk_aligned+0x3c>)
 8005084:	460c      	mov	r4, r1
 8005086:	6831      	ldr	r1, [r6, #0]
 8005088:	4605      	mov	r5, r0
 800508a:	b911      	cbnz	r1, 8005092 <sbrk_aligned+0x12>
 800508c:	f000 fc72 	bl	8005974 <_sbrk_r>
 8005090:	6030      	str	r0, [r6, #0]
 8005092:	4621      	mov	r1, r4
 8005094:	4628      	mov	r0, r5
 8005096:	f000 fc6d 	bl	8005974 <_sbrk_r>
 800509a:	1c43      	adds	r3, r0, #1
 800509c:	d00a      	beq.n	80050b4 <sbrk_aligned+0x34>
 800509e:	1cc4      	adds	r4, r0, #3
 80050a0:	f024 0403 	bic.w	r4, r4, #3
 80050a4:	42a0      	cmp	r0, r4
 80050a6:	d007      	beq.n	80050b8 <sbrk_aligned+0x38>
 80050a8:	1a21      	subs	r1, r4, r0
 80050aa:	4628      	mov	r0, r5
 80050ac:	f000 fc62 	bl	8005974 <_sbrk_r>
 80050b0:	3001      	adds	r0, #1
 80050b2:	d101      	bne.n	80050b8 <sbrk_aligned+0x38>
 80050b4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80050b8:	4620      	mov	r0, r4
 80050ba:	bd70      	pop	{r4, r5, r6, pc}
 80050bc:	200002d0 	.word	0x200002d0

080050c0 <_malloc_r>:
 80050c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050c4:	1ccd      	adds	r5, r1, #3
 80050c6:	f025 0503 	bic.w	r5, r5, #3
 80050ca:	3508      	adds	r5, #8
 80050cc:	2d0c      	cmp	r5, #12
 80050ce:	bf38      	it	cc
 80050d0:	250c      	movcc	r5, #12
 80050d2:	2d00      	cmp	r5, #0
 80050d4:	4607      	mov	r7, r0
 80050d6:	db01      	blt.n	80050dc <_malloc_r+0x1c>
 80050d8:	42a9      	cmp	r1, r5
 80050da:	d905      	bls.n	80050e8 <_malloc_r+0x28>
 80050dc:	230c      	movs	r3, #12
 80050de:	603b      	str	r3, [r7, #0]
 80050e0:	2600      	movs	r6, #0
 80050e2:	4630      	mov	r0, r6
 80050e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050e8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80051bc <_malloc_r+0xfc>
 80050ec:	f000 faa6 	bl	800563c <__malloc_lock>
 80050f0:	f8d8 3000 	ldr.w	r3, [r8]
 80050f4:	461c      	mov	r4, r3
 80050f6:	bb5c      	cbnz	r4, 8005150 <_malloc_r+0x90>
 80050f8:	4629      	mov	r1, r5
 80050fa:	4638      	mov	r0, r7
 80050fc:	f7ff ffc0 	bl	8005080 <sbrk_aligned>
 8005100:	1c43      	adds	r3, r0, #1
 8005102:	4604      	mov	r4, r0
 8005104:	d155      	bne.n	80051b2 <_malloc_r+0xf2>
 8005106:	f8d8 4000 	ldr.w	r4, [r8]
 800510a:	4626      	mov	r6, r4
 800510c:	2e00      	cmp	r6, #0
 800510e:	d145      	bne.n	800519c <_malloc_r+0xdc>
 8005110:	2c00      	cmp	r4, #0
 8005112:	d048      	beq.n	80051a6 <_malloc_r+0xe6>
 8005114:	6823      	ldr	r3, [r4, #0]
 8005116:	4631      	mov	r1, r6
 8005118:	4638      	mov	r0, r7
 800511a:	eb04 0903 	add.w	r9, r4, r3
 800511e:	f000 fc29 	bl	8005974 <_sbrk_r>
 8005122:	4581      	cmp	r9, r0
 8005124:	d13f      	bne.n	80051a6 <_malloc_r+0xe6>
 8005126:	6821      	ldr	r1, [r4, #0]
 8005128:	1a6d      	subs	r5, r5, r1
 800512a:	4629      	mov	r1, r5
 800512c:	4638      	mov	r0, r7
 800512e:	f7ff ffa7 	bl	8005080 <sbrk_aligned>
 8005132:	3001      	adds	r0, #1
 8005134:	d037      	beq.n	80051a6 <_malloc_r+0xe6>
 8005136:	6823      	ldr	r3, [r4, #0]
 8005138:	442b      	add	r3, r5
 800513a:	6023      	str	r3, [r4, #0]
 800513c:	f8d8 3000 	ldr.w	r3, [r8]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d038      	beq.n	80051b6 <_malloc_r+0xf6>
 8005144:	685a      	ldr	r2, [r3, #4]
 8005146:	42a2      	cmp	r2, r4
 8005148:	d12b      	bne.n	80051a2 <_malloc_r+0xe2>
 800514a:	2200      	movs	r2, #0
 800514c:	605a      	str	r2, [r3, #4]
 800514e:	e00f      	b.n	8005170 <_malloc_r+0xb0>
 8005150:	6822      	ldr	r2, [r4, #0]
 8005152:	1b52      	subs	r2, r2, r5
 8005154:	d41f      	bmi.n	8005196 <_malloc_r+0xd6>
 8005156:	2a0b      	cmp	r2, #11
 8005158:	d917      	bls.n	800518a <_malloc_r+0xca>
 800515a:	1961      	adds	r1, r4, r5
 800515c:	42a3      	cmp	r3, r4
 800515e:	6025      	str	r5, [r4, #0]
 8005160:	bf18      	it	ne
 8005162:	6059      	strne	r1, [r3, #4]
 8005164:	6863      	ldr	r3, [r4, #4]
 8005166:	bf08      	it	eq
 8005168:	f8c8 1000 	streq.w	r1, [r8]
 800516c:	5162      	str	r2, [r4, r5]
 800516e:	604b      	str	r3, [r1, #4]
 8005170:	4638      	mov	r0, r7
 8005172:	f104 060b 	add.w	r6, r4, #11
 8005176:	f000 fa67 	bl	8005648 <__malloc_unlock>
 800517a:	f026 0607 	bic.w	r6, r6, #7
 800517e:	1d23      	adds	r3, r4, #4
 8005180:	1af2      	subs	r2, r6, r3
 8005182:	d0ae      	beq.n	80050e2 <_malloc_r+0x22>
 8005184:	1b9b      	subs	r3, r3, r6
 8005186:	50a3      	str	r3, [r4, r2]
 8005188:	e7ab      	b.n	80050e2 <_malloc_r+0x22>
 800518a:	42a3      	cmp	r3, r4
 800518c:	6862      	ldr	r2, [r4, #4]
 800518e:	d1dd      	bne.n	800514c <_malloc_r+0x8c>
 8005190:	f8c8 2000 	str.w	r2, [r8]
 8005194:	e7ec      	b.n	8005170 <_malloc_r+0xb0>
 8005196:	4623      	mov	r3, r4
 8005198:	6864      	ldr	r4, [r4, #4]
 800519a:	e7ac      	b.n	80050f6 <_malloc_r+0x36>
 800519c:	4634      	mov	r4, r6
 800519e:	6876      	ldr	r6, [r6, #4]
 80051a0:	e7b4      	b.n	800510c <_malloc_r+0x4c>
 80051a2:	4613      	mov	r3, r2
 80051a4:	e7cc      	b.n	8005140 <_malloc_r+0x80>
 80051a6:	230c      	movs	r3, #12
 80051a8:	603b      	str	r3, [r7, #0]
 80051aa:	4638      	mov	r0, r7
 80051ac:	f000 fa4c 	bl	8005648 <__malloc_unlock>
 80051b0:	e797      	b.n	80050e2 <_malloc_r+0x22>
 80051b2:	6025      	str	r5, [r4, #0]
 80051b4:	e7dc      	b.n	8005170 <_malloc_r+0xb0>
 80051b6:	605b      	str	r3, [r3, #4]
 80051b8:	deff      	udf	#255	; 0xff
 80051ba:	bf00      	nop
 80051bc:	200002cc 	.word	0x200002cc

080051c0 <_printf_common>:
 80051c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051c4:	4616      	mov	r6, r2
 80051c6:	4699      	mov	r9, r3
 80051c8:	688a      	ldr	r2, [r1, #8]
 80051ca:	690b      	ldr	r3, [r1, #16]
 80051cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80051d0:	4293      	cmp	r3, r2
 80051d2:	bfb8      	it	lt
 80051d4:	4613      	movlt	r3, r2
 80051d6:	6033      	str	r3, [r6, #0]
 80051d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80051dc:	4607      	mov	r7, r0
 80051de:	460c      	mov	r4, r1
 80051e0:	b10a      	cbz	r2, 80051e6 <_printf_common+0x26>
 80051e2:	3301      	adds	r3, #1
 80051e4:	6033      	str	r3, [r6, #0]
 80051e6:	6823      	ldr	r3, [r4, #0]
 80051e8:	0699      	lsls	r1, r3, #26
 80051ea:	bf42      	ittt	mi
 80051ec:	6833      	ldrmi	r3, [r6, #0]
 80051ee:	3302      	addmi	r3, #2
 80051f0:	6033      	strmi	r3, [r6, #0]
 80051f2:	6825      	ldr	r5, [r4, #0]
 80051f4:	f015 0506 	ands.w	r5, r5, #6
 80051f8:	d106      	bne.n	8005208 <_printf_common+0x48>
 80051fa:	f104 0a19 	add.w	sl, r4, #25
 80051fe:	68e3      	ldr	r3, [r4, #12]
 8005200:	6832      	ldr	r2, [r6, #0]
 8005202:	1a9b      	subs	r3, r3, r2
 8005204:	42ab      	cmp	r3, r5
 8005206:	dc26      	bgt.n	8005256 <_printf_common+0x96>
 8005208:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800520c:	1e13      	subs	r3, r2, #0
 800520e:	6822      	ldr	r2, [r4, #0]
 8005210:	bf18      	it	ne
 8005212:	2301      	movne	r3, #1
 8005214:	0692      	lsls	r2, r2, #26
 8005216:	d42b      	bmi.n	8005270 <_printf_common+0xb0>
 8005218:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800521c:	4649      	mov	r1, r9
 800521e:	4638      	mov	r0, r7
 8005220:	47c0      	blx	r8
 8005222:	3001      	adds	r0, #1
 8005224:	d01e      	beq.n	8005264 <_printf_common+0xa4>
 8005226:	6823      	ldr	r3, [r4, #0]
 8005228:	6922      	ldr	r2, [r4, #16]
 800522a:	f003 0306 	and.w	r3, r3, #6
 800522e:	2b04      	cmp	r3, #4
 8005230:	bf02      	ittt	eq
 8005232:	68e5      	ldreq	r5, [r4, #12]
 8005234:	6833      	ldreq	r3, [r6, #0]
 8005236:	1aed      	subeq	r5, r5, r3
 8005238:	68a3      	ldr	r3, [r4, #8]
 800523a:	bf0c      	ite	eq
 800523c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005240:	2500      	movne	r5, #0
 8005242:	4293      	cmp	r3, r2
 8005244:	bfc4      	itt	gt
 8005246:	1a9b      	subgt	r3, r3, r2
 8005248:	18ed      	addgt	r5, r5, r3
 800524a:	2600      	movs	r6, #0
 800524c:	341a      	adds	r4, #26
 800524e:	42b5      	cmp	r5, r6
 8005250:	d11a      	bne.n	8005288 <_printf_common+0xc8>
 8005252:	2000      	movs	r0, #0
 8005254:	e008      	b.n	8005268 <_printf_common+0xa8>
 8005256:	2301      	movs	r3, #1
 8005258:	4652      	mov	r2, sl
 800525a:	4649      	mov	r1, r9
 800525c:	4638      	mov	r0, r7
 800525e:	47c0      	blx	r8
 8005260:	3001      	adds	r0, #1
 8005262:	d103      	bne.n	800526c <_printf_common+0xac>
 8005264:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800526c:	3501      	adds	r5, #1
 800526e:	e7c6      	b.n	80051fe <_printf_common+0x3e>
 8005270:	18e1      	adds	r1, r4, r3
 8005272:	1c5a      	adds	r2, r3, #1
 8005274:	2030      	movs	r0, #48	; 0x30
 8005276:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800527a:	4422      	add	r2, r4
 800527c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005280:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005284:	3302      	adds	r3, #2
 8005286:	e7c7      	b.n	8005218 <_printf_common+0x58>
 8005288:	2301      	movs	r3, #1
 800528a:	4622      	mov	r2, r4
 800528c:	4649      	mov	r1, r9
 800528e:	4638      	mov	r0, r7
 8005290:	47c0      	blx	r8
 8005292:	3001      	adds	r0, #1
 8005294:	d0e6      	beq.n	8005264 <_printf_common+0xa4>
 8005296:	3601      	adds	r6, #1
 8005298:	e7d9      	b.n	800524e <_printf_common+0x8e>
	...

0800529c <_printf_i>:
 800529c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052a0:	7e0f      	ldrb	r7, [r1, #24]
 80052a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80052a4:	2f78      	cmp	r7, #120	; 0x78
 80052a6:	4691      	mov	r9, r2
 80052a8:	4680      	mov	r8, r0
 80052aa:	460c      	mov	r4, r1
 80052ac:	469a      	mov	sl, r3
 80052ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80052b2:	d807      	bhi.n	80052c4 <_printf_i+0x28>
 80052b4:	2f62      	cmp	r7, #98	; 0x62
 80052b6:	d80a      	bhi.n	80052ce <_printf_i+0x32>
 80052b8:	2f00      	cmp	r7, #0
 80052ba:	f000 80d4 	beq.w	8005466 <_printf_i+0x1ca>
 80052be:	2f58      	cmp	r7, #88	; 0x58
 80052c0:	f000 80c0 	beq.w	8005444 <_printf_i+0x1a8>
 80052c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80052cc:	e03a      	b.n	8005344 <_printf_i+0xa8>
 80052ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80052d2:	2b15      	cmp	r3, #21
 80052d4:	d8f6      	bhi.n	80052c4 <_printf_i+0x28>
 80052d6:	a101      	add	r1, pc, #4	; (adr r1, 80052dc <_printf_i+0x40>)
 80052d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80052dc:	08005335 	.word	0x08005335
 80052e0:	08005349 	.word	0x08005349
 80052e4:	080052c5 	.word	0x080052c5
 80052e8:	080052c5 	.word	0x080052c5
 80052ec:	080052c5 	.word	0x080052c5
 80052f0:	080052c5 	.word	0x080052c5
 80052f4:	08005349 	.word	0x08005349
 80052f8:	080052c5 	.word	0x080052c5
 80052fc:	080052c5 	.word	0x080052c5
 8005300:	080052c5 	.word	0x080052c5
 8005304:	080052c5 	.word	0x080052c5
 8005308:	0800544d 	.word	0x0800544d
 800530c:	08005375 	.word	0x08005375
 8005310:	08005407 	.word	0x08005407
 8005314:	080052c5 	.word	0x080052c5
 8005318:	080052c5 	.word	0x080052c5
 800531c:	0800546f 	.word	0x0800546f
 8005320:	080052c5 	.word	0x080052c5
 8005324:	08005375 	.word	0x08005375
 8005328:	080052c5 	.word	0x080052c5
 800532c:	080052c5 	.word	0x080052c5
 8005330:	0800540f 	.word	0x0800540f
 8005334:	682b      	ldr	r3, [r5, #0]
 8005336:	1d1a      	adds	r2, r3, #4
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	602a      	str	r2, [r5, #0]
 800533c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005340:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005344:	2301      	movs	r3, #1
 8005346:	e09f      	b.n	8005488 <_printf_i+0x1ec>
 8005348:	6820      	ldr	r0, [r4, #0]
 800534a:	682b      	ldr	r3, [r5, #0]
 800534c:	0607      	lsls	r7, r0, #24
 800534e:	f103 0104 	add.w	r1, r3, #4
 8005352:	6029      	str	r1, [r5, #0]
 8005354:	d501      	bpl.n	800535a <_printf_i+0xbe>
 8005356:	681e      	ldr	r6, [r3, #0]
 8005358:	e003      	b.n	8005362 <_printf_i+0xc6>
 800535a:	0646      	lsls	r6, r0, #25
 800535c:	d5fb      	bpl.n	8005356 <_printf_i+0xba>
 800535e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005362:	2e00      	cmp	r6, #0
 8005364:	da03      	bge.n	800536e <_printf_i+0xd2>
 8005366:	232d      	movs	r3, #45	; 0x2d
 8005368:	4276      	negs	r6, r6
 800536a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800536e:	485a      	ldr	r0, [pc, #360]	; (80054d8 <_printf_i+0x23c>)
 8005370:	230a      	movs	r3, #10
 8005372:	e012      	b.n	800539a <_printf_i+0xfe>
 8005374:	682b      	ldr	r3, [r5, #0]
 8005376:	6820      	ldr	r0, [r4, #0]
 8005378:	1d19      	adds	r1, r3, #4
 800537a:	6029      	str	r1, [r5, #0]
 800537c:	0605      	lsls	r5, r0, #24
 800537e:	d501      	bpl.n	8005384 <_printf_i+0xe8>
 8005380:	681e      	ldr	r6, [r3, #0]
 8005382:	e002      	b.n	800538a <_printf_i+0xee>
 8005384:	0641      	lsls	r1, r0, #25
 8005386:	d5fb      	bpl.n	8005380 <_printf_i+0xe4>
 8005388:	881e      	ldrh	r6, [r3, #0]
 800538a:	4853      	ldr	r0, [pc, #332]	; (80054d8 <_printf_i+0x23c>)
 800538c:	2f6f      	cmp	r7, #111	; 0x6f
 800538e:	bf0c      	ite	eq
 8005390:	2308      	moveq	r3, #8
 8005392:	230a      	movne	r3, #10
 8005394:	2100      	movs	r1, #0
 8005396:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800539a:	6865      	ldr	r5, [r4, #4]
 800539c:	60a5      	str	r5, [r4, #8]
 800539e:	2d00      	cmp	r5, #0
 80053a0:	bfa2      	ittt	ge
 80053a2:	6821      	ldrge	r1, [r4, #0]
 80053a4:	f021 0104 	bicge.w	r1, r1, #4
 80053a8:	6021      	strge	r1, [r4, #0]
 80053aa:	b90e      	cbnz	r6, 80053b0 <_printf_i+0x114>
 80053ac:	2d00      	cmp	r5, #0
 80053ae:	d04b      	beq.n	8005448 <_printf_i+0x1ac>
 80053b0:	4615      	mov	r5, r2
 80053b2:	fbb6 f1f3 	udiv	r1, r6, r3
 80053b6:	fb03 6711 	mls	r7, r3, r1, r6
 80053ba:	5dc7      	ldrb	r7, [r0, r7]
 80053bc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80053c0:	4637      	mov	r7, r6
 80053c2:	42bb      	cmp	r3, r7
 80053c4:	460e      	mov	r6, r1
 80053c6:	d9f4      	bls.n	80053b2 <_printf_i+0x116>
 80053c8:	2b08      	cmp	r3, #8
 80053ca:	d10b      	bne.n	80053e4 <_printf_i+0x148>
 80053cc:	6823      	ldr	r3, [r4, #0]
 80053ce:	07de      	lsls	r6, r3, #31
 80053d0:	d508      	bpl.n	80053e4 <_printf_i+0x148>
 80053d2:	6923      	ldr	r3, [r4, #16]
 80053d4:	6861      	ldr	r1, [r4, #4]
 80053d6:	4299      	cmp	r1, r3
 80053d8:	bfde      	ittt	le
 80053da:	2330      	movle	r3, #48	; 0x30
 80053dc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80053e0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80053e4:	1b52      	subs	r2, r2, r5
 80053e6:	6122      	str	r2, [r4, #16]
 80053e8:	f8cd a000 	str.w	sl, [sp]
 80053ec:	464b      	mov	r3, r9
 80053ee:	aa03      	add	r2, sp, #12
 80053f0:	4621      	mov	r1, r4
 80053f2:	4640      	mov	r0, r8
 80053f4:	f7ff fee4 	bl	80051c0 <_printf_common>
 80053f8:	3001      	adds	r0, #1
 80053fa:	d14a      	bne.n	8005492 <_printf_i+0x1f6>
 80053fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005400:	b004      	add	sp, #16
 8005402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005406:	6823      	ldr	r3, [r4, #0]
 8005408:	f043 0320 	orr.w	r3, r3, #32
 800540c:	6023      	str	r3, [r4, #0]
 800540e:	4833      	ldr	r0, [pc, #204]	; (80054dc <_printf_i+0x240>)
 8005410:	2778      	movs	r7, #120	; 0x78
 8005412:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005416:	6823      	ldr	r3, [r4, #0]
 8005418:	6829      	ldr	r1, [r5, #0]
 800541a:	061f      	lsls	r7, r3, #24
 800541c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005420:	d402      	bmi.n	8005428 <_printf_i+0x18c>
 8005422:	065f      	lsls	r7, r3, #25
 8005424:	bf48      	it	mi
 8005426:	b2b6      	uxthmi	r6, r6
 8005428:	07df      	lsls	r7, r3, #31
 800542a:	bf48      	it	mi
 800542c:	f043 0320 	orrmi.w	r3, r3, #32
 8005430:	6029      	str	r1, [r5, #0]
 8005432:	bf48      	it	mi
 8005434:	6023      	strmi	r3, [r4, #0]
 8005436:	b91e      	cbnz	r6, 8005440 <_printf_i+0x1a4>
 8005438:	6823      	ldr	r3, [r4, #0]
 800543a:	f023 0320 	bic.w	r3, r3, #32
 800543e:	6023      	str	r3, [r4, #0]
 8005440:	2310      	movs	r3, #16
 8005442:	e7a7      	b.n	8005394 <_printf_i+0xf8>
 8005444:	4824      	ldr	r0, [pc, #144]	; (80054d8 <_printf_i+0x23c>)
 8005446:	e7e4      	b.n	8005412 <_printf_i+0x176>
 8005448:	4615      	mov	r5, r2
 800544a:	e7bd      	b.n	80053c8 <_printf_i+0x12c>
 800544c:	682b      	ldr	r3, [r5, #0]
 800544e:	6826      	ldr	r6, [r4, #0]
 8005450:	6961      	ldr	r1, [r4, #20]
 8005452:	1d18      	adds	r0, r3, #4
 8005454:	6028      	str	r0, [r5, #0]
 8005456:	0635      	lsls	r5, r6, #24
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	d501      	bpl.n	8005460 <_printf_i+0x1c4>
 800545c:	6019      	str	r1, [r3, #0]
 800545e:	e002      	b.n	8005466 <_printf_i+0x1ca>
 8005460:	0670      	lsls	r0, r6, #25
 8005462:	d5fb      	bpl.n	800545c <_printf_i+0x1c0>
 8005464:	8019      	strh	r1, [r3, #0]
 8005466:	2300      	movs	r3, #0
 8005468:	6123      	str	r3, [r4, #16]
 800546a:	4615      	mov	r5, r2
 800546c:	e7bc      	b.n	80053e8 <_printf_i+0x14c>
 800546e:	682b      	ldr	r3, [r5, #0]
 8005470:	1d1a      	adds	r2, r3, #4
 8005472:	602a      	str	r2, [r5, #0]
 8005474:	681d      	ldr	r5, [r3, #0]
 8005476:	6862      	ldr	r2, [r4, #4]
 8005478:	2100      	movs	r1, #0
 800547a:	4628      	mov	r0, r5
 800547c:	f7fa fed0 	bl	8000220 <memchr>
 8005480:	b108      	cbz	r0, 8005486 <_printf_i+0x1ea>
 8005482:	1b40      	subs	r0, r0, r5
 8005484:	6060      	str	r0, [r4, #4]
 8005486:	6863      	ldr	r3, [r4, #4]
 8005488:	6123      	str	r3, [r4, #16]
 800548a:	2300      	movs	r3, #0
 800548c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005490:	e7aa      	b.n	80053e8 <_printf_i+0x14c>
 8005492:	6923      	ldr	r3, [r4, #16]
 8005494:	462a      	mov	r2, r5
 8005496:	4649      	mov	r1, r9
 8005498:	4640      	mov	r0, r8
 800549a:	47d0      	blx	sl
 800549c:	3001      	adds	r0, #1
 800549e:	d0ad      	beq.n	80053fc <_printf_i+0x160>
 80054a0:	6823      	ldr	r3, [r4, #0]
 80054a2:	079b      	lsls	r3, r3, #30
 80054a4:	d413      	bmi.n	80054ce <_printf_i+0x232>
 80054a6:	68e0      	ldr	r0, [r4, #12]
 80054a8:	9b03      	ldr	r3, [sp, #12]
 80054aa:	4298      	cmp	r0, r3
 80054ac:	bfb8      	it	lt
 80054ae:	4618      	movlt	r0, r3
 80054b0:	e7a6      	b.n	8005400 <_printf_i+0x164>
 80054b2:	2301      	movs	r3, #1
 80054b4:	4632      	mov	r2, r6
 80054b6:	4649      	mov	r1, r9
 80054b8:	4640      	mov	r0, r8
 80054ba:	47d0      	blx	sl
 80054bc:	3001      	adds	r0, #1
 80054be:	d09d      	beq.n	80053fc <_printf_i+0x160>
 80054c0:	3501      	adds	r5, #1
 80054c2:	68e3      	ldr	r3, [r4, #12]
 80054c4:	9903      	ldr	r1, [sp, #12]
 80054c6:	1a5b      	subs	r3, r3, r1
 80054c8:	42ab      	cmp	r3, r5
 80054ca:	dcf2      	bgt.n	80054b2 <_printf_i+0x216>
 80054cc:	e7eb      	b.n	80054a6 <_printf_i+0x20a>
 80054ce:	2500      	movs	r5, #0
 80054d0:	f104 0619 	add.w	r6, r4, #25
 80054d4:	e7f5      	b.n	80054c2 <_printf_i+0x226>
 80054d6:	bf00      	nop
 80054d8:	08005ac9 	.word	0x08005ac9
 80054dc:	08005ada 	.word	0x08005ada

080054e0 <__sflush_r>:
 80054e0:	898a      	ldrh	r2, [r1, #12]
 80054e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054e6:	4605      	mov	r5, r0
 80054e8:	0710      	lsls	r0, r2, #28
 80054ea:	460c      	mov	r4, r1
 80054ec:	d458      	bmi.n	80055a0 <__sflush_r+0xc0>
 80054ee:	684b      	ldr	r3, [r1, #4]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	dc05      	bgt.n	8005500 <__sflush_r+0x20>
 80054f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	dc02      	bgt.n	8005500 <__sflush_r+0x20>
 80054fa:	2000      	movs	r0, #0
 80054fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005500:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005502:	2e00      	cmp	r6, #0
 8005504:	d0f9      	beq.n	80054fa <__sflush_r+0x1a>
 8005506:	2300      	movs	r3, #0
 8005508:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800550c:	682f      	ldr	r7, [r5, #0]
 800550e:	6a21      	ldr	r1, [r4, #32]
 8005510:	602b      	str	r3, [r5, #0]
 8005512:	d032      	beq.n	800557a <__sflush_r+0x9a>
 8005514:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005516:	89a3      	ldrh	r3, [r4, #12]
 8005518:	075a      	lsls	r2, r3, #29
 800551a:	d505      	bpl.n	8005528 <__sflush_r+0x48>
 800551c:	6863      	ldr	r3, [r4, #4]
 800551e:	1ac0      	subs	r0, r0, r3
 8005520:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005522:	b10b      	cbz	r3, 8005528 <__sflush_r+0x48>
 8005524:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005526:	1ac0      	subs	r0, r0, r3
 8005528:	2300      	movs	r3, #0
 800552a:	4602      	mov	r2, r0
 800552c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800552e:	6a21      	ldr	r1, [r4, #32]
 8005530:	4628      	mov	r0, r5
 8005532:	47b0      	blx	r6
 8005534:	1c43      	adds	r3, r0, #1
 8005536:	89a3      	ldrh	r3, [r4, #12]
 8005538:	d106      	bne.n	8005548 <__sflush_r+0x68>
 800553a:	6829      	ldr	r1, [r5, #0]
 800553c:	291d      	cmp	r1, #29
 800553e:	d82b      	bhi.n	8005598 <__sflush_r+0xb8>
 8005540:	4a29      	ldr	r2, [pc, #164]	; (80055e8 <__sflush_r+0x108>)
 8005542:	410a      	asrs	r2, r1
 8005544:	07d6      	lsls	r6, r2, #31
 8005546:	d427      	bmi.n	8005598 <__sflush_r+0xb8>
 8005548:	2200      	movs	r2, #0
 800554a:	6062      	str	r2, [r4, #4]
 800554c:	04d9      	lsls	r1, r3, #19
 800554e:	6922      	ldr	r2, [r4, #16]
 8005550:	6022      	str	r2, [r4, #0]
 8005552:	d504      	bpl.n	800555e <__sflush_r+0x7e>
 8005554:	1c42      	adds	r2, r0, #1
 8005556:	d101      	bne.n	800555c <__sflush_r+0x7c>
 8005558:	682b      	ldr	r3, [r5, #0]
 800555a:	b903      	cbnz	r3, 800555e <__sflush_r+0x7e>
 800555c:	6560      	str	r0, [r4, #84]	; 0x54
 800555e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005560:	602f      	str	r7, [r5, #0]
 8005562:	2900      	cmp	r1, #0
 8005564:	d0c9      	beq.n	80054fa <__sflush_r+0x1a>
 8005566:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800556a:	4299      	cmp	r1, r3
 800556c:	d002      	beq.n	8005574 <__sflush_r+0x94>
 800556e:	4628      	mov	r0, r5
 8005570:	f000 fa22 	bl	80059b8 <_free_r>
 8005574:	2000      	movs	r0, #0
 8005576:	6360      	str	r0, [r4, #52]	; 0x34
 8005578:	e7c0      	b.n	80054fc <__sflush_r+0x1c>
 800557a:	2301      	movs	r3, #1
 800557c:	4628      	mov	r0, r5
 800557e:	47b0      	blx	r6
 8005580:	1c41      	adds	r1, r0, #1
 8005582:	d1c8      	bne.n	8005516 <__sflush_r+0x36>
 8005584:	682b      	ldr	r3, [r5, #0]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d0c5      	beq.n	8005516 <__sflush_r+0x36>
 800558a:	2b1d      	cmp	r3, #29
 800558c:	d001      	beq.n	8005592 <__sflush_r+0xb2>
 800558e:	2b16      	cmp	r3, #22
 8005590:	d101      	bne.n	8005596 <__sflush_r+0xb6>
 8005592:	602f      	str	r7, [r5, #0]
 8005594:	e7b1      	b.n	80054fa <__sflush_r+0x1a>
 8005596:	89a3      	ldrh	r3, [r4, #12]
 8005598:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800559c:	81a3      	strh	r3, [r4, #12]
 800559e:	e7ad      	b.n	80054fc <__sflush_r+0x1c>
 80055a0:	690f      	ldr	r7, [r1, #16]
 80055a2:	2f00      	cmp	r7, #0
 80055a4:	d0a9      	beq.n	80054fa <__sflush_r+0x1a>
 80055a6:	0793      	lsls	r3, r2, #30
 80055a8:	680e      	ldr	r6, [r1, #0]
 80055aa:	bf08      	it	eq
 80055ac:	694b      	ldreq	r3, [r1, #20]
 80055ae:	600f      	str	r7, [r1, #0]
 80055b0:	bf18      	it	ne
 80055b2:	2300      	movne	r3, #0
 80055b4:	eba6 0807 	sub.w	r8, r6, r7
 80055b8:	608b      	str	r3, [r1, #8]
 80055ba:	f1b8 0f00 	cmp.w	r8, #0
 80055be:	dd9c      	ble.n	80054fa <__sflush_r+0x1a>
 80055c0:	6a21      	ldr	r1, [r4, #32]
 80055c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80055c4:	4643      	mov	r3, r8
 80055c6:	463a      	mov	r2, r7
 80055c8:	4628      	mov	r0, r5
 80055ca:	47b0      	blx	r6
 80055cc:	2800      	cmp	r0, #0
 80055ce:	dc06      	bgt.n	80055de <__sflush_r+0xfe>
 80055d0:	89a3      	ldrh	r3, [r4, #12]
 80055d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055d6:	81a3      	strh	r3, [r4, #12]
 80055d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055dc:	e78e      	b.n	80054fc <__sflush_r+0x1c>
 80055de:	4407      	add	r7, r0
 80055e0:	eba8 0800 	sub.w	r8, r8, r0
 80055e4:	e7e9      	b.n	80055ba <__sflush_r+0xda>
 80055e6:	bf00      	nop
 80055e8:	dfbffffe 	.word	0xdfbffffe

080055ec <_fflush_r>:
 80055ec:	b538      	push	{r3, r4, r5, lr}
 80055ee:	690b      	ldr	r3, [r1, #16]
 80055f0:	4605      	mov	r5, r0
 80055f2:	460c      	mov	r4, r1
 80055f4:	b913      	cbnz	r3, 80055fc <_fflush_r+0x10>
 80055f6:	2500      	movs	r5, #0
 80055f8:	4628      	mov	r0, r5
 80055fa:	bd38      	pop	{r3, r4, r5, pc}
 80055fc:	b118      	cbz	r0, 8005606 <_fflush_r+0x1a>
 80055fe:	6a03      	ldr	r3, [r0, #32]
 8005600:	b90b      	cbnz	r3, 8005606 <_fflush_r+0x1a>
 8005602:	f7ff fb21 	bl	8004c48 <__sinit>
 8005606:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d0f3      	beq.n	80055f6 <_fflush_r+0xa>
 800560e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005610:	07d0      	lsls	r0, r2, #31
 8005612:	d404      	bmi.n	800561e <_fflush_r+0x32>
 8005614:	0599      	lsls	r1, r3, #22
 8005616:	d402      	bmi.n	800561e <_fflush_r+0x32>
 8005618:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800561a:	f7ff fbec 	bl	8004df6 <__retarget_lock_acquire_recursive>
 800561e:	4628      	mov	r0, r5
 8005620:	4621      	mov	r1, r4
 8005622:	f7ff ff5d 	bl	80054e0 <__sflush_r>
 8005626:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005628:	07da      	lsls	r2, r3, #31
 800562a:	4605      	mov	r5, r0
 800562c:	d4e4      	bmi.n	80055f8 <_fflush_r+0xc>
 800562e:	89a3      	ldrh	r3, [r4, #12]
 8005630:	059b      	lsls	r3, r3, #22
 8005632:	d4e1      	bmi.n	80055f8 <_fflush_r+0xc>
 8005634:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005636:	f7ff fbdf 	bl	8004df8 <__retarget_lock_release_recursive>
 800563a:	e7dd      	b.n	80055f8 <_fflush_r+0xc>

0800563c <__malloc_lock>:
 800563c:	4801      	ldr	r0, [pc, #4]	; (8005644 <__malloc_lock+0x8>)
 800563e:	f7ff bbda 	b.w	8004df6 <__retarget_lock_acquire_recursive>
 8005642:	bf00      	nop
 8005644:	200002c8 	.word	0x200002c8

08005648 <__malloc_unlock>:
 8005648:	4801      	ldr	r0, [pc, #4]	; (8005650 <__malloc_unlock+0x8>)
 800564a:	f7ff bbd5 	b.w	8004df8 <__retarget_lock_release_recursive>
 800564e:	bf00      	nop
 8005650:	200002c8 	.word	0x200002c8

08005654 <__sread>:
 8005654:	b510      	push	{r4, lr}
 8005656:	460c      	mov	r4, r1
 8005658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800565c:	f000 f978 	bl	8005950 <_read_r>
 8005660:	2800      	cmp	r0, #0
 8005662:	bfab      	itete	ge
 8005664:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005666:	89a3      	ldrhlt	r3, [r4, #12]
 8005668:	181b      	addge	r3, r3, r0
 800566a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800566e:	bfac      	ite	ge
 8005670:	6563      	strge	r3, [r4, #84]	; 0x54
 8005672:	81a3      	strhlt	r3, [r4, #12]
 8005674:	bd10      	pop	{r4, pc}

08005676 <__swrite>:
 8005676:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800567a:	461f      	mov	r7, r3
 800567c:	898b      	ldrh	r3, [r1, #12]
 800567e:	05db      	lsls	r3, r3, #23
 8005680:	4605      	mov	r5, r0
 8005682:	460c      	mov	r4, r1
 8005684:	4616      	mov	r6, r2
 8005686:	d505      	bpl.n	8005694 <__swrite+0x1e>
 8005688:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800568c:	2302      	movs	r3, #2
 800568e:	2200      	movs	r2, #0
 8005690:	f000 f94c 	bl	800592c <_lseek_r>
 8005694:	89a3      	ldrh	r3, [r4, #12]
 8005696:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800569a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800569e:	81a3      	strh	r3, [r4, #12]
 80056a0:	4632      	mov	r2, r6
 80056a2:	463b      	mov	r3, r7
 80056a4:	4628      	mov	r0, r5
 80056a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056aa:	f000 b973 	b.w	8005994 <_write_r>

080056ae <__sseek>:
 80056ae:	b510      	push	{r4, lr}
 80056b0:	460c      	mov	r4, r1
 80056b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056b6:	f000 f939 	bl	800592c <_lseek_r>
 80056ba:	1c43      	adds	r3, r0, #1
 80056bc:	89a3      	ldrh	r3, [r4, #12]
 80056be:	bf15      	itete	ne
 80056c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80056c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80056c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80056ca:	81a3      	strheq	r3, [r4, #12]
 80056cc:	bf18      	it	ne
 80056ce:	81a3      	strhne	r3, [r4, #12]
 80056d0:	bd10      	pop	{r4, pc}

080056d2 <__sclose>:
 80056d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056d6:	f000 b8f7 	b.w	80058c8 <_close_r>

080056da <__swbuf_r>:
 80056da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056dc:	460e      	mov	r6, r1
 80056de:	4614      	mov	r4, r2
 80056e0:	4605      	mov	r5, r0
 80056e2:	b118      	cbz	r0, 80056ec <__swbuf_r+0x12>
 80056e4:	6a03      	ldr	r3, [r0, #32]
 80056e6:	b90b      	cbnz	r3, 80056ec <__swbuf_r+0x12>
 80056e8:	f7ff faae 	bl	8004c48 <__sinit>
 80056ec:	69a3      	ldr	r3, [r4, #24]
 80056ee:	60a3      	str	r3, [r4, #8]
 80056f0:	89a3      	ldrh	r3, [r4, #12]
 80056f2:	071a      	lsls	r2, r3, #28
 80056f4:	d525      	bpl.n	8005742 <__swbuf_r+0x68>
 80056f6:	6923      	ldr	r3, [r4, #16]
 80056f8:	b31b      	cbz	r3, 8005742 <__swbuf_r+0x68>
 80056fa:	6823      	ldr	r3, [r4, #0]
 80056fc:	6922      	ldr	r2, [r4, #16]
 80056fe:	1a98      	subs	r0, r3, r2
 8005700:	6963      	ldr	r3, [r4, #20]
 8005702:	b2f6      	uxtb	r6, r6
 8005704:	4283      	cmp	r3, r0
 8005706:	4637      	mov	r7, r6
 8005708:	dc04      	bgt.n	8005714 <__swbuf_r+0x3a>
 800570a:	4621      	mov	r1, r4
 800570c:	4628      	mov	r0, r5
 800570e:	f7ff ff6d 	bl	80055ec <_fflush_r>
 8005712:	b9e0      	cbnz	r0, 800574e <__swbuf_r+0x74>
 8005714:	68a3      	ldr	r3, [r4, #8]
 8005716:	3b01      	subs	r3, #1
 8005718:	60a3      	str	r3, [r4, #8]
 800571a:	6823      	ldr	r3, [r4, #0]
 800571c:	1c5a      	adds	r2, r3, #1
 800571e:	6022      	str	r2, [r4, #0]
 8005720:	701e      	strb	r6, [r3, #0]
 8005722:	6962      	ldr	r2, [r4, #20]
 8005724:	1c43      	adds	r3, r0, #1
 8005726:	429a      	cmp	r2, r3
 8005728:	d004      	beq.n	8005734 <__swbuf_r+0x5a>
 800572a:	89a3      	ldrh	r3, [r4, #12]
 800572c:	07db      	lsls	r3, r3, #31
 800572e:	d506      	bpl.n	800573e <__swbuf_r+0x64>
 8005730:	2e0a      	cmp	r6, #10
 8005732:	d104      	bne.n	800573e <__swbuf_r+0x64>
 8005734:	4621      	mov	r1, r4
 8005736:	4628      	mov	r0, r5
 8005738:	f7ff ff58 	bl	80055ec <_fflush_r>
 800573c:	b938      	cbnz	r0, 800574e <__swbuf_r+0x74>
 800573e:	4638      	mov	r0, r7
 8005740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005742:	4621      	mov	r1, r4
 8005744:	4628      	mov	r0, r5
 8005746:	f000 f805 	bl	8005754 <__swsetup_r>
 800574a:	2800      	cmp	r0, #0
 800574c:	d0d5      	beq.n	80056fa <__swbuf_r+0x20>
 800574e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005752:	e7f4      	b.n	800573e <__swbuf_r+0x64>

08005754 <__swsetup_r>:
 8005754:	b538      	push	{r3, r4, r5, lr}
 8005756:	4b2a      	ldr	r3, [pc, #168]	; (8005800 <__swsetup_r+0xac>)
 8005758:	4605      	mov	r5, r0
 800575a:	6818      	ldr	r0, [r3, #0]
 800575c:	460c      	mov	r4, r1
 800575e:	b118      	cbz	r0, 8005768 <__swsetup_r+0x14>
 8005760:	6a03      	ldr	r3, [r0, #32]
 8005762:	b90b      	cbnz	r3, 8005768 <__swsetup_r+0x14>
 8005764:	f7ff fa70 	bl	8004c48 <__sinit>
 8005768:	89a3      	ldrh	r3, [r4, #12]
 800576a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800576e:	0718      	lsls	r0, r3, #28
 8005770:	d422      	bmi.n	80057b8 <__swsetup_r+0x64>
 8005772:	06d9      	lsls	r1, r3, #27
 8005774:	d407      	bmi.n	8005786 <__swsetup_r+0x32>
 8005776:	2309      	movs	r3, #9
 8005778:	602b      	str	r3, [r5, #0]
 800577a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800577e:	81a3      	strh	r3, [r4, #12]
 8005780:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005784:	e034      	b.n	80057f0 <__swsetup_r+0x9c>
 8005786:	0758      	lsls	r0, r3, #29
 8005788:	d512      	bpl.n	80057b0 <__swsetup_r+0x5c>
 800578a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800578c:	b141      	cbz	r1, 80057a0 <__swsetup_r+0x4c>
 800578e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005792:	4299      	cmp	r1, r3
 8005794:	d002      	beq.n	800579c <__swsetup_r+0x48>
 8005796:	4628      	mov	r0, r5
 8005798:	f000 f90e 	bl	80059b8 <_free_r>
 800579c:	2300      	movs	r3, #0
 800579e:	6363      	str	r3, [r4, #52]	; 0x34
 80057a0:	89a3      	ldrh	r3, [r4, #12]
 80057a2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80057a6:	81a3      	strh	r3, [r4, #12]
 80057a8:	2300      	movs	r3, #0
 80057aa:	6063      	str	r3, [r4, #4]
 80057ac:	6923      	ldr	r3, [r4, #16]
 80057ae:	6023      	str	r3, [r4, #0]
 80057b0:	89a3      	ldrh	r3, [r4, #12]
 80057b2:	f043 0308 	orr.w	r3, r3, #8
 80057b6:	81a3      	strh	r3, [r4, #12]
 80057b8:	6923      	ldr	r3, [r4, #16]
 80057ba:	b94b      	cbnz	r3, 80057d0 <__swsetup_r+0x7c>
 80057bc:	89a3      	ldrh	r3, [r4, #12]
 80057be:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80057c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057c6:	d003      	beq.n	80057d0 <__swsetup_r+0x7c>
 80057c8:	4621      	mov	r1, r4
 80057ca:	4628      	mov	r0, r5
 80057cc:	f000 f840 	bl	8005850 <__smakebuf_r>
 80057d0:	89a0      	ldrh	r0, [r4, #12]
 80057d2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80057d6:	f010 0301 	ands.w	r3, r0, #1
 80057da:	d00a      	beq.n	80057f2 <__swsetup_r+0x9e>
 80057dc:	2300      	movs	r3, #0
 80057de:	60a3      	str	r3, [r4, #8]
 80057e0:	6963      	ldr	r3, [r4, #20]
 80057e2:	425b      	negs	r3, r3
 80057e4:	61a3      	str	r3, [r4, #24]
 80057e6:	6923      	ldr	r3, [r4, #16]
 80057e8:	b943      	cbnz	r3, 80057fc <__swsetup_r+0xa8>
 80057ea:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80057ee:	d1c4      	bne.n	800577a <__swsetup_r+0x26>
 80057f0:	bd38      	pop	{r3, r4, r5, pc}
 80057f2:	0781      	lsls	r1, r0, #30
 80057f4:	bf58      	it	pl
 80057f6:	6963      	ldrpl	r3, [r4, #20]
 80057f8:	60a3      	str	r3, [r4, #8]
 80057fa:	e7f4      	b.n	80057e6 <__swsetup_r+0x92>
 80057fc:	2000      	movs	r0, #0
 80057fe:	e7f7      	b.n	80057f0 <__swsetup_r+0x9c>
 8005800:	20000064 	.word	0x20000064

08005804 <__swhatbuf_r>:
 8005804:	b570      	push	{r4, r5, r6, lr}
 8005806:	460c      	mov	r4, r1
 8005808:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800580c:	2900      	cmp	r1, #0
 800580e:	b096      	sub	sp, #88	; 0x58
 8005810:	4615      	mov	r5, r2
 8005812:	461e      	mov	r6, r3
 8005814:	da0d      	bge.n	8005832 <__swhatbuf_r+0x2e>
 8005816:	89a3      	ldrh	r3, [r4, #12]
 8005818:	f013 0f80 	tst.w	r3, #128	; 0x80
 800581c:	f04f 0100 	mov.w	r1, #0
 8005820:	bf0c      	ite	eq
 8005822:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005826:	2340      	movne	r3, #64	; 0x40
 8005828:	2000      	movs	r0, #0
 800582a:	6031      	str	r1, [r6, #0]
 800582c:	602b      	str	r3, [r5, #0]
 800582e:	b016      	add	sp, #88	; 0x58
 8005830:	bd70      	pop	{r4, r5, r6, pc}
 8005832:	466a      	mov	r2, sp
 8005834:	f000 f858 	bl	80058e8 <_fstat_r>
 8005838:	2800      	cmp	r0, #0
 800583a:	dbec      	blt.n	8005816 <__swhatbuf_r+0x12>
 800583c:	9901      	ldr	r1, [sp, #4]
 800583e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005842:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005846:	4259      	negs	r1, r3
 8005848:	4159      	adcs	r1, r3
 800584a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800584e:	e7eb      	b.n	8005828 <__swhatbuf_r+0x24>

08005850 <__smakebuf_r>:
 8005850:	898b      	ldrh	r3, [r1, #12]
 8005852:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005854:	079d      	lsls	r5, r3, #30
 8005856:	4606      	mov	r6, r0
 8005858:	460c      	mov	r4, r1
 800585a:	d507      	bpl.n	800586c <__smakebuf_r+0x1c>
 800585c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005860:	6023      	str	r3, [r4, #0]
 8005862:	6123      	str	r3, [r4, #16]
 8005864:	2301      	movs	r3, #1
 8005866:	6163      	str	r3, [r4, #20]
 8005868:	b002      	add	sp, #8
 800586a:	bd70      	pop	{r4, r5, r6, pc}
 800586c:	ab01      	add	r3, sp, #4
 800586e:	466a      	mov	r2, sp
 8005870:	f7ff ffc8 	bl	8005804 <__swhatbuf_r>
 8005874:	9900      	ldr	r1, [sp, #0]
 8005876:	4605      	mov	r5, r0
 8005878:	4630      	mov	r0, r6
 800587a:	f7ff fc21 	bl	80050c0 <_malloc_r>
 800587e:	b948      	cbnz	r0, 8005894 <__smakebuf_r+0x44>
 8005880:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005884:	059a      	lsls	r2, r3, #22
 8005886:	d4ef      	bmi.n	8005868 <__smakebuf_r+0x18>
 8005888:	f023 0303 	bic.w	r3, r3, #3
 800588c:	f043 0302 	orr.w	r3, r3, #2
 8005890:	81a3      	strh	r3, [r4, #12]
 8005892:	e7e3      	b.n	800585c <__smakebuf_r+0xc>
 8005894:	89a3      	ldrh	r3, [r4, #12]
 8005896:	6020      	str	r0, [r4, #0]
 8005898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800589c:	81a3      	strh	r3, [r4, #12]
 800589e:	9b00      	ldr	r3, [sp, #0]
 80058a0:	6163      	str	r3, [r4, #20]
 80058a2:	9b01      	ldr	r3, [sp, #4]
 80058a4:	6120      	str	r0, [r4, #16]
 80058a6:	b15b      	cbz	r3, 80058c0 <__smakebuf_r+0x70>
 80058a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058ac:	4630      	mov	r0, r6
 80058ae:	f000 f82d 	bl	800590c <_isatty_r>
 80058b2:	b128      	cbz	r0, 80058c0 <__smakebuf_r+0x70>
 80058b4:	89a3      	ldrh	r3, [r4, #12]
 80058b6:	f023 0303 	bic.w	r3, r3, #3
 80058ba:	f043 0301 	orr.w	r3, r3, #1
 80058be:	81a3      	strh	r3, [r4, #12]
 80058c0:	89a3      	ldrh	r3, [r4, #12]
 80058c2:	431d      	orrs	r5, r3
 80058c4:	81a5      	strh	r5, [r4, #12]
 80058c6:	e7cf      	b.n	8005868 <__smakebuf_r+0x18>

080058c8 <_close_r>:
 80058c8:	b538      	push	{r3, r4, r5, lr}
 80058ca:	4d06      	ldr	r5, [pc, #24]	; (80058e4 <_close_r+0x1c>)
 80058cc:	2300      	movs	r3, #0
 80058ce:	4604      	mov	r4, r0
 80058d0:	4608      	mov	r0, r1
 80058d2:	602b      	str	r3, [r5, #0]
 80058d4:	f7fb f8ef 	bl	8000ab6 <_close>
 80058d8:	1c43      	adds	r3, r0, #1
 80058da:	d102      	bne.n	80058e2 <_close_r+0x1a>
 80058dc:	682b      	ldr	r3, [r5, #0]
 80058de:	b103      	cbz	r3, 80058e2 <_close_r+0x1a>
 80058e0:	6023      	str	r3, [r4, #0]
 80058e2:	bd38      	pop	{r3, r4, r5, pc}
 80058e4:	200002d4 	.word	0x200002d4

080058e8 <_fstat_r>:
 80058e8:	b538      	push	{r3, r4, r5, lr}
 80058ea:	4d07      	ldr	r5, [pc, #28]	; (8005908 <_fstat_r+0x20>)
 80058ec:	2300      	movs	r3, #0
 80058ee:	4604      	mov	r4, r0
 80058f0:	4608      	mov	r0, r1
 80058f2:	4611      	mov	r1, r2
 80058f4:	602b      	str	r3, [r5, #0]
 80058f6:	f7fb f8ea 	bl	8000ace <_fstat>
 80058fa:	1c43      	adds	r3, r0, #1
 80058fc:	d102      	bne.n	8005904 <_fstat_r+0x1c>
 80058fe:	682b      	ldr	r3, [r5, #0]
 8005900:	b103      	cbz	r3, 8005904 <_fstat_r+0x1c>
 8005902:	6023      	str	r3, [r4, #0]
 8005904:	bd38      	pop	{r3, r4, r5, pc}
 8005906:	bf00      	nop
 8005908:	200002d4 	.word	0x200002d4

0800590c <_isatty_r>:
 800590c:	b538      	push	{r3, r4, r5, lr}
 800590e:	4d06      	ldr	r5, [pc, #24]	; (8005928 <_isatty_r+0x1c>)
 8005910:	2300      	movs	r3, #0
 8005912:	4604      	mov	r4, r0
 8005914:	4608      	mov	r0, r1
 8005916:	602b      	str	r3, [r5, #0]
 8005918:	f7fb f8e9 	bl	8000aee <_isatty>
 800591c:	1c43      	adds	r3, r0, #1
 800591e:	d102      	bne.n	8005926 <_isatty_r+0x1a>
 8005920:	682b      	ldr	r3, [r5, #0]
 8005922:	b103      	cbz	r3, 8005926 <_isatty_r+0x1a>
 8005924:	6023      	str	r3, [r4, #0]
 8005926:	bd38      	pop	{r3, r4, r5, pc}
 8005928:	200002d4 	.word	0x200002d4

0800592c <_lseek_r>:
 800592c:	b538      	push	{r3, r4, r5, lr}
 800592e:	4d07      	ldr	r5, [pc, #28]	; (800594c <_lseek_r+0x20>)
 8005930:	4604      	mov	r4, r0
 8005932:	4608      	mov	r0, r1
 8005934:	4611      	mov	r1, r2
 8005936:	2200      	movs	r2, #0
 8005938:	602a      	str	r2, [r5, #0]
 800593a:	461a      	mov	r2, r3
 800593c:	f7fb f8e2 	bl	8000b04 <_lseek>
 8005940:	1c43      	adds	r3, r0, #1
 8005942:	d102      	bne.n	800594a <_lseek_r+0x1e>
 8005944:	682b      	ldr	r3, [r5, #0]
 8005946:	b103      	cbz	r3, 800594a <_lseek_r+0x1e>
 8005948:	6023      	str	r3, [r4, #0]
 800594a:	bd38      	pop	{r3, r4, r5, pc}
 800594c:	200002d4 	.word	0x200002d4

08005950 <_read_r>:
 8005950:	b538      	push	{r3, r4, r5, lr}
 8005952:	4d07      	ldr	r5, [pc, #28]	; (8005970 <_read_r+0x20>)
 8005954:	4604      	mov	r4, r0
 8005956:	4608      	mov	r0, r1
 8005958:	4611      	mov	r1, r2
 800595a:	2200      	movs	r2, #0
 800595c:	602a      	str	r2, [r5, #0]
 800595e:	461a      	mov	r2, r3
 8005960:	f7fb f88c 	bl	8000a7c <_read>
 8005964:	1c43      	adds	r3, r0, #1
 8005966:	d102      	bne.n	800596e <_read_r+0x1e>
 8005968:	682b      	ldr	r3, [r5, #0]
 800596a:	b103      	cbz	r3, 800596e <_read_r+0x1e>
 800596c:	6023      	str	r3, [r4, #0]
 800596e:	bd38      	pop	{r3, r4, r5, pc}
 8005970:	200002d4 	.word	0x200002d4

08005974 <_sbrk_r>:
 8005974:	b538      	push	{r3, r4, r5, lr}
 8005976:	4d06      	ldr	r5, [pc, #24]	; (8005990 <_sbrk_r+0x1c>)
 8005978:	2300      	movs	r3, #0
 800597a:	4604      	mov	r4, r0
 800597c:	4608      	mov	r0, r1
 800597e:	602b      	str	r3, [r5, #0]
 8005980:	f7fb f8ce 	bl	8000b20 <_sbrk>
 8005984:	1c43      	adds	r3, r0, #1
 8005986:	d102      	bne.n	800598e <_sbrk_r+0x1a>
 8005988:	682b      	ldr	r3, [r5, #0]
 800598a:	b103      	cbz	r3, 800598e <_sbrk_r+0x1a>
 800598c:	6023      	str	r3, [r4, #0]
 800598e:	bd38      	pop	{r3, r4, r5, pc}
 8005990:	200002d4 	.word	0x200002d4

08005994 <_write_r>:
 8005994:	b538      	push	{r3, r4, r5, lr}
 8005996:	4d07      	ldr	r5, [pc, #28]	; (80059b4 <_write_r+0x20>)
 8005998:	4604      	mov	r4, r0
 800599a:	4608      	mov	r0, r1
 800599c:	4611      	mov	r1, r2
 800599e:	2200      	movs	r2, #0
 80059a0:	602a      	str	r2, [r5, #0]
 80059a2:	461a      	mov	r2, r3
 80059a4:	f7fa fe0a 	bl	80005bc <_write>
 80059a8:	1c43      	adds	r3, r0, #1
 80059aa:	d102      	bne.n	80059b2 <_write_r+0x1e>
 80059ac:	682b      	ldr	r3, [r5, #0]
 80059ae:	b103      	cbz	r3, 80059b2 <_write_r+0x1e>
 80059b0:	6023      	str	r3, [r4, #0]
 80059b2:	bd38      	pop	{r3, r4, r5, pc}
 80059b4:	200002d4 	.word	0x200002d4

080059b8 <_free_r>:
 80059b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80059ba:	2900      	cmp	r1, #0
 80059bc:	d044      	beq.n	8005a48 <_free_r+0x90>
 80059be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059c2:	9001      	str	r0, [sp, #4]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	f1a1 0404 	sub.w	r4, r1, #4
 80059ca:	bfb8      	it	lt
 80059cc:	18e4      	addlt	r4, r4, r3
 80059ce:	f7ff fe35 	bl	800563c <__malloc_lock>
 80059d2:	4a1e      	ldr	r2, [pc, #120]	; (8005a4c <_free_r+0x94>)
 80059d4:	9801      	ldr	r0, [sp, #4]
 80059d6:	6813      	ldr	r3, [r2, #0]
 80059d8:	b933      	cbnz	r3, 80059e8 <_free_r+0x30>
 80059da:	6063      	str	r3, [r4, #4]
 80059dc:	6014      	str	r4, [r2, #0]
 80059de:	b003      	add	sp, #12
 80059e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80059e4:	f7ff be30 	b.w	8005648 <__malloc_unlock>
 80059e8:	42a3      	cmp	r3, r4
 80059ea:	d908      	bls.n	80059fe <_free_r+0x46>
 80059ec:	6825      	ldr	r5, [r4, #0]
 80059ee:	1961      	adds	r1, r4, r5
 80059f0:	428b      	cmp	r3, r1
 80059f2:	bf01      	itttt	eq
 80059f4:	6819      	ldreq	r1, [r3, #0]
 80059f6:	685b      	ldreq	r3, [r3, #4]
 80059f8:	1949      	addeq	r1, r1, r5
 80059fa:	6021      	streq	r1, [r4, #0]
 80059fc:	e7ed      	b.n	80059da <_free_r+0x22>
 80059fe:	461a      	mov	r2, r3
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	b10b      	cbz	r3, 8005a08 <_free_r+0x50>
 8005a04:	42a3      	cmp	r3, r4
 8005a06:	d9fa      	bls.n	80059fe <_free_r+0x46>
 8005a08:	6811      	ldr	r1, [r2, #0]
 8005a0a:	1855      	adds	r5, r2, r1
 8005a0c:	42a5      	cmp	r5, r4
 8005a0e:	d10b      	bne.n	8005a28 <_free_r+0x70>
 8005a10:	6824      	ldr	r4, [r4, #0]
 8005a12:	4421      	add	r1, r4
 8005a14:	1854      	adds	r4, r2, r1
 8005a16:	42a3      	cmp	r3, r4
 8005a18:	6011      	str	r1, [r2, #0]
 8005a1a:	d1e0      	bne.n	80059de <_free_r+0x26>
 8005a1c:	681c      	ldr	r4, [r3, #0]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	6053      	str	r3, [r2, #4]
 8005a22:	440c      	add	r4, r1
 8005a24:	6014      	str	r4, [r2, #0]
 8005a26:	e7da      	b.n	80059de <_free_r+0x26>
 8005a28:	d902      	bls.n	8005a30 <_free_r+0x78>
 8005a2a:	230c      	movs	r3, #12
 8005a2c:	6003      	str	r3, [r0, #0]
 8005a2e:	e7d6      	b.n	80059de <_free_r+0x26>
 8005a30:	6825      	ldr	r5, [r4, #0]
 8005a32:	1961      	adds	r1, r4, r5
 8005a34:	428b      	cmp	r3, r1
 8005a36:	bf04      	itt	eq
 8005a38:	6819      	ldreq	r1, [r3, #0]
 8005a3a:	685b      	ldreq	r3, [r3, #4]
 8005a3c:	6063      	str	r3, [r4, #4]
 8005a3e:	bf04      	itt	eq
 8005a40:	1949      	addeq	r1, r1, r5
 8005a42:	6021      	streq	r1, [r4, #0]
 8005a44:	6054      	str	r4, [r2, #4]
 8005a46:	e7ca      	b.n	80059de <_free_r+0x26>
 8005a48:	b003      	add	sp, #12
 8005a4a:	bd30      	pop	{r4, r5, pc}
 8005a4c:	200002cc 	.word	0x200002cc

08005a50 <_init>:
 8005a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a52:	bf00      	nop
 8005a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a56:	bc08      	pop	{r3}
 8005a58:	469e      	mov	lr, r3
 8005a5a:	4770      	bx	lr

08005a5c <_fini>:
 8005a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a5e:	bf00      	nop
 8005a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a62:	bc08      	pop	{r3}
 8005a64:	469e      	mov	lr, r3
 8005a66:	4770      	bx	lr
