{
	"route__net": 1147,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 283,
	"route__wirelength__iter:1": 21632,
	"route__drc_errors__iter:2": 175,
	"route__wirelength__iter:2": 21545,
	"route__drc_errors__iter:3": 134,
	"route__wirelength__iter:3": 21615,
	"route__drc_errors__iter:4": 7,
	"route__wirelength__iter:4": 21551,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 21560,
	"route__drc_errors": 0,
	"route__wirelength": 21560,
	"route__vias": 6401,
	"route__vias__singlecut": 6401,
	"route__vias__multicut": 0,
	"design__io": 134,
	"design__die__area": 20567.8,
	"design__core__area": 15885.2,
	"design__instance__count": 1311,
	"design__instance__area": 10661.5,
	"design__instance__count__stdcell": 1311,
	"design__instance__area__stdcell": 10661.5,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.671156,
	"design__instance__utilization__stdcell": 0.671156,
	"design__instance__count__class:fill_cell": 92,
	"design__instance__count__class:tap_cell": 216,
	"design__instance__count__class:clock_buffer": 21,
	"design__instance__count__class:timing_repair_buffer": 381,
	"design__instance__count__class:inverter": 164,
	"design__instance__count__class:clock_inverter": 11,
	"design__instance__count__class:sequential_cell": 170,
	"design__instance__count__class:multi_input_combinational_cell": 348,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}