(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-11-03T19:22:03Z")
 (DESIGN "dedo_v01")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.1 Update 1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "dedo_v01")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb COUNT_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SPD_COMMAND_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb tensor_control_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb angle_control_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RxInt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PM2_HA_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PM1_HA_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxSts\\.interrupt RxInt.interrupt (6.954:6.954:6.954))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxSts\\.interrupt \\UART\:RXInternalInterrupt\\.interrupt (7.743:7.743:7.743))
    (INTERCONNECT \\ADC_TS\:SAR\:ADC_SAR\\.next \\ADC_TS\:bSAR_SEQ\:cnt_enable\\.main_0 (7.902:7.902:7.902))
    (INTERCONNECT Net_192.q \\ADC_TS\:IRQ\\.interrupt (8.294:8.294:8.294))
    (INTERCONNECT Net_192.q \\ADC_TS\:bSAR_SEQ\:EOCSts\\.status_0 (6.758:6.758:6.758))
    (INTERCONNECT Net_192.q \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (4.348:4.348:4.348))
    (INTERCONNECT Net_234.q Tx_1\(0\).pin_input (7.444:7.444:7.444))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_0\\.main_2 (5.477:5.477:5.477))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_1\\.main_3 (5.477:5.477:5.477))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_last\\.main_0 (5.477:5.477:5.477))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_postpoll\\.main_1 (7.317:7.317:7.317))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_0\\.main_9 (6.207:6.207:6.207))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_2\\.main_8 (5.483:5.483:5.483))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_status_3\\.main_6 (6.207:6.207:6.207))
    (INTERCONNECT \\ADC\:ADC_SAR\\.eof_udb \\ADC\:IRQ\\.interrupt (7.598:7.598:7.598))
    (INTERCONNECT PM2_input\(0\).fb \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.main_0 (6.376:6.376:6.376))
    (INTERCONNECT PM2_input\(0\).fb \\PM2_HA_Timer\:TimerUDB\:fifo_load_polarized\\.main_0 (5.659:5.659:5.659))
    (INTERCONNECT PM2_input\(1\).fb \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.main_0 (4.681:4.681:4.681))
    (INTERCONNECT Net_339.q PM2_HA_ISR.interrupt (6.300:6.300:6.300))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:Stsreg\\.interrupt \\PM2_DirCounter\:isr\\.interrupt (6.598:6.598:6.598))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:Stsreg\\.interrupt \\PM1_DirCounter\:isr\\.interrupt (5.505:5.505:5.505))
    (INTERCONNECT ClockBlock.dclk_6 COUNT_ISR.interrupt (5.605:5.605:5.605))
    (INTERCONNECT Net_690.q PM1_HA_ISR.interrupt (7.092:7.092:7.092))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_339.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_690.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_5 angle_control_isr.interrupt (4.107:4.107:4.107))
    (INTERCONNECT PM1_input\(0\).fb \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.main_0 (7.813:7.813:7.813))
    (INTERCONNECT PM1_input\(0\).fb \\PM1_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.main_0 (5.330:5.330:5.330))
    (INTERCONNECT PM1_input\(1\).fb \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.957:5.957:5.957))
    (INTERCONNECT ClockBlock.dclk_4 SPD_COMMAND_ISR.interrupt (6.639:6.639:6.639))
    (INTERCONNECT ClockBlock.dclk_4 tensor_control_isr.interrupt (6.210:6.210:6.210))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_0 \\ADC\:ADC_SAR\\.clk_udb (8.308:8.308:8.308))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (3.676:3.676:3.676))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (6.637:6.637:6.637))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (11.467:11.467:11.467))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (11.470:11.470:11.470))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (11.470:11.470:11.470))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (3.689:3.689:3.689))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (3.378:3.378:3.378))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (15.407:15.407:15.407))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (4.783:4.783:4.783))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (6.637:6.637:6.637))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (6.637:6.637:6.637))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (3.706:3.706:3.706))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (2.630:2.630:2.630))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (11.470:11.470:11.470))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (3.686:3.686:3.686))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (3.689:3.689:3.689))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (4.765:4.765:4.765))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (3.676:3.676:3.676))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (10.622:10.622:10.622))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (4.765:4.765:4.765))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (6.655:6.655:6.655))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (15.407:15.407:15.407))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (9.654:9.654:9.654))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (13.991:13.991:13.991))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (11.559:11.559:11.559))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (10.631:10.631:10.631))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (3.706:3.706:3.706))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (11.467:11.467:11.467))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (3.686:3.686:3.686))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (4.765:4.765:4.765))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (11.470:11.470:11.470))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (10.622:10.622:10.622))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (10.631:10.631:10.631))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (3.378:3.378:3.378))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (3.686:3.686:3.686))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (4.783:4.783:4.783))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (9.654:9.654:9.654))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (15.407:15.407:15.407))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (6.637:6.637:6.637))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (10.622:10.622:10.622))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (11.559:11.559:11.559))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (3.676:3.676:3.676))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (9.654:9.654:9.654))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (3.706:3.706:3.706))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (3.706:3.706:3.706))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (4.783:4.783:4.783))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (11.559:11.559:11.559))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (3.378:3.378:3.378))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (11.467:11.467:11.467))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (15.407:15.407:15.407))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (3.689:3.689:3.689))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (11.559:11.559:11.559))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (6.655:6.655:6.655))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (3.686:3.686:3.686))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (3.676:3.676:3.676))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (13.991:13.991:13.991))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (11.467:11.467:11.467))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (2.630:2.630:2.630))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (2.630:2.630:2.630))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (14.512:14.512:14.512))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (10.631:10.631:10.631))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (4.783:4.783:4.783))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (2.630:2.630:2.630))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (4.765:4.765:4.765))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_8 (6.186:6.186:6.186))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_10 (4.332:4.332:4.332))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (11.599:11.599:11.599))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (11.574:11.574:11.574))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (6.018:6.018:6.018))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (6.006:6.006:6.006))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (6.006:6.006:6.006))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (9.486:9.486:9.486))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (12.019:12.019:12.019))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (4.884:4.884:4.884))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (10.508:10.508:10.508))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (11.574:11.574:11.574))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (11.574:11.574:11.574))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (9.475:9.475:9.475))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (10.065:10.065:10.065))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (6.006:6.006:6.006))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (12.551:12.551:12.551))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (9.486:9.486:9.486))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (10.493:10.493:10.493))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (11.599:11.599:11.599))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (7.157:7.157:7.157))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (10.493:10.493:10.493))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (11.589:11.589:11.589))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (4.884:4.884:4.884))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (8.077:8.077:8.077))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (2.529:2.529:2.529))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (5.943:5.943:5.943))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (7.138:7.138:7.138))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (9.475:9.475:9.475))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (6.018:6.018:6.018))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (12.551:12.551:12.551))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (10.493:10.493:10.493))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (6.006:6.006:6.006))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (7.157:7.157:7.157))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (7.138:7.138:7.138))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (12.019:12.019:12.019))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (12.551:12.551:12.551))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (10.508:10.508:10.508))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (8.077:8.077:8.077))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (4.884:4.884:4.884))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (11.574:11.574:11.574))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (7.157:7.157:7.157))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (5.943:5.943:5.943))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (11.599:11.599:11.599))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (8.077:8.077:8.077))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (9.475:9.475:9.475))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (9.475:9.475:9.475))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (10.508:10.508:10.508))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (5.943:5.943:5.943))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (12.019:12.019:12.019))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (6.018:6.018:6.018))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (4.884:4.884:4.884))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (9.486:9.486:9.486))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (5.943:5.943:5.943))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (11.589:11.589:11.589))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (12.551:12.551:12.551))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (11.599:11.599:11.599))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (2.529:2.529:2.529))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (6.018:6.018:6.018))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (10.065:10.065:10.065))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (10.065:10.065:10.065))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (2.525:2.525:2.525))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (7.138:7.138:7.138))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (10.508:10.508:10.508))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (10.065:10.065:10.065))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (10.493:10.493:10.493))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_8 (11.146:11.146:11.146))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (6.529:6.529:6.529))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (19.709:19.709:19.709))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (12.646:12.646:12.646))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (12.614:12.614:12.614))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (12.614:12.614:12.614))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (21.556:21.556:21.556))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (5.991:5.991:5.991))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (11.690:11.690:11.690))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (20.624:20.624:20.624))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (19.709:19.709:19.709))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (19.709:19.709:19.709))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (21.545:21.545:21.545))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (7.403:7.403:7.403))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (12.614:12.614:12.614))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (5.463:5.463:5.463))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (21.556:21.556:21.556))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (20.632:20.632:20.632))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (6.529:6.529:6.529))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (14.023:14.023:14.023))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (20.632:20.632:20.632))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (19.730:19.730:19.730))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (11.690:11.690:11.690))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (16.265:16.265:16.265))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (9.079:9.079:9.079))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (12.623:12.623:12.623))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (14.287:14.287:14.287))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (21.545:21.545:21.545))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (12.646:12.646:12.646))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (5.463:5.463:5.463))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (20.632:20.632:20.632))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (12.614:12.614:12.614))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (14.023:14.023:14.023))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (14.287:14.287:14.287))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (5.991:5.991:5.991))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (5.463:5.463:5.463))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (20.624:20.624:20.624))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (16.265:16.265:16.265))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (11.690:11.690:11.690))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (19.709:19.709:19.709))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (14.023:14.023:14.023))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (12.623:12.623:12.623))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (6.529:6.529:6.529))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (16.265:16.265:16.265))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (21.545:21.545:21.545))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (21.545:21.545:21.545))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (20.624:20.624:20.624))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (12.623:12.623:12.623))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (5.991:5.991:5.991))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (12.646:12.646:12.646))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (11.690:11.690:11.690))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (21.556:21.556:21.556))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (12.623:12.623:12.623))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (19.730:19.730:19.730))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (5.463:5.463:5.463))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (6.529:6.529:6.529))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (9.079:9.079:9.079))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (12.646:12.646:12.646))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (7.403:7.403:7.403))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (7.403:7.403:7.403))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (9.086:9.086:9.086))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (14.287:14.287:14.287))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (20.624:20.624:20.624))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (7.403:7.403:7.403))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (20.632:20.632:20.632))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_6 (10.730:10.730:10.730))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_6 (6.447:6.447:6.447))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (11.958:11.958:11.958))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (13.890:13.890:13.890))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (6.487:6.487:6.487))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (6.490:6.490:6.490))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (6.490:6.490:6.490))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (11.739:11.739:11.739))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (11.969:11.969:11.969))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (5.232:5.232:5.232))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (12.829:12.829:12.829))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (13.890:13.890:13.890))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (13.890:13.890:13.890))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (11.751:11.751:11.751))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (10.724:10.724:10.724))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (6.490:6.490:6.490))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (11.971:11.971:11.971))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (11.739:11.739:11.739))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (12.812:12.812:12.812))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (11.958:11.958:11.958))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (10.001:10.001:10.001))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (12.812:12.812:12.812))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (13.907:13.907:13.907))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (5.232:5.232:5.232))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (9.946:9.946:9.946))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (2.700:2.700:2.700))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (6.460:6.460:6.460))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (9.440:9.440:9.440))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (11.751:11.751:11.751))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (6.487:6.487:6.487))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (11.971:11.971:11.971))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (12.812:12.812:12.812))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (6.490:6.490:6.490))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (10.001:10.001:10.001))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (9.440:9.440:9.440))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (11.969:11.969:11.969))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (11.971:11.971:11.971))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (12.829:12.829:12.829))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (9.946:9.946:9.946))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (5.232:5.232:5.232))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (13.890:13.890:13.890))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (10.001:10.001:10.001))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (6.460:6.460:6.460))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (11.958:11.958:11.958))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (9.946:9.946:9.946))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (11.751:11.751:11.751))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (11.751:11.751:11.751))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (12.829:12.829:12.829))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (6.460:6.460:6.460))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (11.969:11.969:11.969))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (6.487:6.487:6.487))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (5.232:5.232:5.232))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (11.739:11.739:11.739))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (6.460:6.460:6.460))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (13.907:13.907:13.907))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (11.971:11.971:11.971))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (11.958:11.958:11.958))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (2.700:2.700:2.700))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (6.487:6.487:6.487))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (10.724:10.724:10.724))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (10.724:10.724:10.724))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (2.673:2.673:2.673))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (9.440:9.440:9.440))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (12.829:12.829:12.829))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (10.724:10.724:10.724))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (12.812:12.812:12.812))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_4 (3.750:3.750:3.750))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_4 (7.357:7.357:7.357))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (5.208:5.208:5.208))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (15.447:15.447:15.447))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (8.628:8.628:8.628))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (8.627:8.627:8.627))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (8.627:8.627:8.627))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (5.188:5.188:5.188))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (4.639:4.639:4.639))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (7.369:7.369:7.369))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (17.460:17.460:17.460))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (15.447:15.447:15.447))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (15.447:15.447:15.447))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (5.207:5.207:5.207))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (3.747:3.747:3.747))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (8.627:8.627:8.627))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (5.218:5.218:5.218))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (5.188:5.188:5.188))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (16.887:16.887:16.887))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (5.208:5.208:5.208))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (9.708:9.708:9.708))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (16.887:16.887:16.887))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (16.010:16.010:16.010))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (7.369:7.369:7.369))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (11.418:11.418:11.418))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (8.405:8.405:8.405))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (8.609:8.609:8.609))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (9.694:9.694:9.694))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (5.207:5.207:5.207))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (8.628:8.628:8.628))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (5.218:5.218:5.218))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (16.887:16.887:16.887))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (8.627:8.627:8.627))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (9.708:9.708:9.708))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (9.694:9.694:9.694))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (4.639:4.639:4.639))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (5.218:5.218:5.218))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (17.460:17.460:17.460))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (11.418:11.418:11.418))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (7.369:7.369:7.369))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (15.447:15.447:15.447))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (9.708:9.708:9.708))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (8.609:8.609:8.609))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (5.208:5.208:5.208))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (11.418:11.418:11.418))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (5.207:5.207:5.207))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (5.207:5.207:5.207))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (17.460:17.460:17.460))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (8.609:8.609:8.609))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (4.639:4.639:4.639))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (8.628:8.628:8.628))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (7.369:7.369:7.369))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (5.188:5.188:5.188))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (8.609:8.609:8.609))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (16.010:16.010:16.010))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (5.218:5.218:5.218))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (5.208:5.208:5.208))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (8.405:8.405:8.405))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (8.628:8.628:8.628))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (3.747:3.747:3.747))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (3.747:3.747:3.747))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (8.413:8.413:8.413))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (9.694:9.694:9.694))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (17.460:17.460:17.460))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (3.747:3.747:3.747))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (16.887:16.887:16.887))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_2 (7.587:7.587:7.587))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_2 (4.369:4.369:4.369))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (8.461:8.461:8.461))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (10.830:10.830:10.830))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (8.503:8.503:8.503))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (5.456:5.456:5.456))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (5.456:5.456:5.456))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (8.672:8.672:8.672))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (8.643:8.643:8.643))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (4.365:4.365:4.365))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (9.775:9.775:9.775))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (10.830:10.830:10.830))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (10.830:10.830:10.830))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (8.694:8.694:8.694))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (7.617:7.617:7.617))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (5.456:5.456:5.456))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (8.640:8.640:8.640))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (8.672:8.672:8.672))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (9.759:9.759:9.759))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (8.461:8.461:8.461))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (7.153:7.153:7.153))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (9.759:9.759:9.759))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (10.852:10.852:10.852))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (4.365:4.365:4.365))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (7.801:7.801:7.801))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (2.521:2.521:2.521))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (5.437:5.437:5.437))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (6.836:6.836:6.836))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (8.694:8.694:8.694))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (8.503:8.503:8.503))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (8.640:8.640:8.640))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (9.759:9.759:9.759))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (5.456:5.456:5.456))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (7.153:7.153:7.153))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (6.836:6.836:6.836))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (8.643:8.643:8.643))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (8.640:8.640:8.640))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (9.775:9.775:9.775))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (7.801:7.801:7.801))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (4.365:4.365:4.365))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (10.830:10.830:10.830))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (7.153:7.153:7.153))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (5.437:5.437:5.437))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (8.461:8.461:8.461))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (7.801:7.801:7.801))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (8.694:8.694:8.694))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (8.694:8.694:8.694))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (9.775:9.775:9.775))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (5.437:5.437:5.437))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (8.643:8.643:8.643))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (8.503:8.503:8.503))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (4.365:4.365:4.365))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (8.672:8.672:8.672))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (5.437:5.437:5.437))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (10.852:10.852:10.852))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (8.640:8.640:8.640))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (8.461:8.461:8.461))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (2.521:2.521:2.521))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (8.503:8.503:8.503))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (7.617:7.617:7.617))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (7.617:7.617:7.617))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (2.517:2.517:2.517))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (6.836:6.836:6.836))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (9.775:9.775:9.775))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (7.617:7.617:7.617))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (9.759:9.759:9.759))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_0 (6.112:6.112:6.112))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_0 (9.510:9.510:9.510))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (4.971:4.971:4.971))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (7.787:7.787:7.787))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (13.520:13.520:13.520))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (14.517:14.517:14.517))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (14.517:14.517:14.517))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (4.821:4.821:4.821))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (4.992:4.992:4.992))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (10.056:10.056:10.056))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (5.918:5.918:5.918))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (7.787:7.787:7.787))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (7.787:7.787:7.787))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (4.840:4.840:4.840))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (3.762:3.762:3.762))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (14.517:14.517:14.517))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (4.990:4.990:4.990))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (4.821:4.821:4.821))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (5.899:5.899:5.899))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (4.971:4.971:4.971))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (11.783:11.783:11.783))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (5.899:5.899:5.899))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (7.846:7.846:7.846))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (10.056:10.056:10.056))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (10.980:10.980:10.980))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (9.958:9.958:9.958))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (13.956:13.956:13.956))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (11.913:11.913:11.913))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (4.840:4.840:4.840))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (13.520:13.520:13.520))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (4.990:4.990:4.990))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (5.899:5.899:5.899))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (14.517:14.517:14.517))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (11.783:11.783:11.783))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (11.913:11.913:11.913))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (4.992:4.992:4.992))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (4.990:4.990:4.990))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (5.918:5.918:5.918))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (10.980:10.980:10.980))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (10.056:10.056:10.056))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (7.787:7.787:7.787))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (11.783:11.783:11.783))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (13.956:13.956:13.956))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (4.971:4.971:4.971))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (10.980:10.980:10.980))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (4.840:4.840:4.840))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (4.840:4.840:4.840))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (5.918:5.918:5.918))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (13.956:13.956:13.956))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (4.992:4.992:4.992))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (13.520:13.520:13.520))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (10.056:10.056:10.056))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (4.821:4.821:4.821))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (13.956:13.956:13.956))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (7.846:7.846:7.846))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (4.990:4.990:4.990))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (4.971:4.971:4.971))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (9.958:9.958:9.958))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (13.520:13.520:13.520))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (3.762:3.762:3.762))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (3.762:3.762:3.762))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (10.944:10.944:10.944))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (11.913:11.913:11.913))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (5.918:5.918:5.918))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (3.762:3.762:3.762))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (5.899:5.899:5.899))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.q tension_PIN\(0\).pin_input (5.406:5.406:5.406))
    (INTERCONNECT \\ADC_TS\:TempBuf\\.termout \\ADC_TS\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\ADC_TS\:SAR\:ADC_SAR\\.eof_udb \\ADC_TS\:TempBuf\\.dmareq (9.856:9.856:9.856))
    (INTERCONNECT \\ADC_TS\:Sync\:genblk1\[0\]\:INST\\.out \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (2.316:2.316:2.316))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_192.main_0 (2.580:2.580:2.580))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.581:2.581:2.581))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.main_0 (2.580:2.580:2.580))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:cnt_enable\\.q \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.enable (2.909:2.909:2.909))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 Net_192.clk_en (8.444:8.444:8.444))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.clk_en (3.781:3.781:3.781))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS\:bSAR_SEQ\:EOCSts\\.clk_en (6.770:6.770:6.770))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.clk_en (8.444:8.444:8.444))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.load (3.156:3.156:3.156))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_TS\:bSAR_SEQ\:cnt_enable\\.main_1 (3.866:3.866:3.866))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.q Net_192.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_11 (7.212:7.212:7.212))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.main_0 (8.514:8.514:8.514))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_9 (6.640:6.640:6.640))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.main_0 (4.059:4.059:4.059))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_7 (3.473:3.473:3.473))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_7 (7.734:7.734:7.734))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.main_0 (9.034:9.034:9.034))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_5 (3.551:3.551:3.551))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_5 (6.431:6.431:6.431))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.main_0 (3.551:3.551:3.551))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_3 (3.450:3.450:3.450))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_3 (6.702:6.702:6.702))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.main_0 (7.584:7.584:7.584))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_1 (3.540:3.540:3.540))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_1 (6.404:6.404:6.404))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.main_0 (3.540:3.540:3.540))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_192.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_1 \\ADC_TS\:SAR\:ADC_SAR\\.clk_udb (7.817:7.817:7.817))
    (INTERCONNECT \\ADC_TS\:FinalBuf\\.termout \\ADC_TS\:Sync\:genblk1\[0\]\:INST\\.in (7.810:7.810:7.810))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.851:3.851:3.851))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (4.397:4.397:4.397))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (3.978:3.978:3.978))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_0 (3.978:3.978:3.978))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Net_1275\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.288:2.288:2.288))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM1_DirCounter\:Net_530\\.main_2 (2.302:2.302:2.302))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM1_DirCounter\:Net_611\\.main_2 (3.203:3.203:3.203))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.802:2.802:2.802))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.773:2.773:2.773))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_0\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.564:5.564:5.564))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_1 (3.632:3.632:3.632))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.201:4.201:4.201))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_0 (3.632:3.632:3.632))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (3.632:3.632:3.632))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Net_1275\\.main_0 (3.632:3.632:3.632))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_2\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (5.890:5.890:5.890))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_3\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.318:2.318:2.318))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\PM1_DirCounter\:Net_1203\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.291:2.291:2.291))
    (INTERCONNECT \\PM1_DirCounter\:Net_1203\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.291:2.291:2.291))
    (INTERCONNECT \\PM1_DirCounter\:Net_1203\\.q \\PM1_DirCounter\:Net_1203\\.main_1 (2.291:2.291:2.291))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (4.746:4.746:4.746))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (5.721:5.721:5.721))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_1251\\.main_0 (4.839:4.839:4.839))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_1251_split\\.main_0 (3.860:3.860:3.860))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_530\\.main_1 (5.169:5.169:5.169))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_611\\.main_1 (4.277:4.277:4.277))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251_split\\.q \\PM1_DirCounter\:Net_1251\\.main_7 (2.298:2.298:2.298))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_0 (4.976:4.976:4.976))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (5.252:5.252:5.252))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1203\\.main_0 (4.058:4.058:4.058))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1251\\.main_1 (5.362:5.362:5.362))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1251_split\\.main_1 (4.806:4.806:4.806))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1260\\.main_0 (3.961:3.961:3.961))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_2 (4.072:4.072:4.072))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_0 (5.362:5.362:5.362))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_0 (4.058:4.058:4.058))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_0 (3.961:3.961:3.961))
    (INTERCONNECT \\PM1_DirCounter\:Net_1275\\.q \\PM1_DirCounter\:Net_530\\.main_0 (3.202:3.202:3.202))
    (INTERCONNECT \\PM1_DirCounter\:Net_1275\\.q \\PM1_DirCounter\:Net_611\\.main_0 (4.514:4.514:4.514))
    (INTERCONNECT \\PM1_DirCounter\:Net_530\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_0 (2.942:2.942:2.942))
    (INTERCONNECT \\PM1_DirCounter\:Net_611\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_1 (2.314:2.314:2.314))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1203\\.main_4 (5.714:5.714:5.714))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1251\\.main_4 (6.274:6.274:6.274))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1251_split\\.main_4 (5.892:5.892:5.892))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1260\\.main_1 (4.917:4.917:4.917))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_3 (7.388:7.388:7.388))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_3 (6.274:6.274:6.274))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_3 (5.714:5.714:5.714))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_3 (4.917:4.917:4.917))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.main_0 (3.867:3.867:3.867))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_0 (3.867:3.867:3.867))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.q \\PM1_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.main_1 (7.026:7.026:7.026))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_2\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_2 (2.292:2.292:2.292))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:Net_1203\\.main_2 (4.812:4.812:4.812))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:Net_1251\\.main_2 (5.782:5.782:5.782))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:Net_1251_split\\.main_2 (5.222:5.222:5.222))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_1 (5.782:5.782:5.782))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_3 (2.309:2.309:2.309))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_1 (4.812:4.812:4.812))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_1 (4.779:4.779:4.779))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.304:2.304:2.304))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_2\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:Net_1203\\.main_3 (7.505:7.505:7.505))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:Net_1251\\.main_3 (7.486:7.486:7.486))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:Net_1251_split\\.main_3 (7.463:7.463:7.463))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_2 (7.486:7.486:7.486))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_3 (3.487:3.487:3.487))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_2 (7.505:7.505:7.505))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_2 (7.450:7.450:7.450))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1203\\.main_6 (5.159:5.159:5.159))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1251\\.main_6 (3.722:3.722:3.722))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1251_split\\.main_6 (4.606:4.606:4.606))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1260\\.main_3 (3.750:3.750:3.750))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_5 (3.722:3.722:3.722))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_5 (5.159:5.159:5.159))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_5 (3.750:3.750:3.750))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1203\\.main_5 (3.236:3.236:3.236))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1251\\.main_5 (3.232:3.232:3.232))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1251_split\\.main_5 (3.233:3.233:3.233))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1260\\.main_2 (3.225:3.225:3.225))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_4 (3.232:3.232:3.232))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_4 (3.236:3.236:3.236))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_4 (3.225:3.225:3.225))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.load (2.796:2.796:2.796))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.q \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_0 (2.795:2.795:2.795))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (2.793:2.793:2.793))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (2.813:2.813:2.813))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (3.708:3.708:3.708))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (3.851:3.851:3.851))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:status_tc\\.main_0 (3.830:3.830:3.830))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_6 (2.321:2.321:2.321))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_7 (2.321:2.321:2.321))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_5 (2.314:2.314:2.314))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_6 (2.314:2.314:2.314))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_4 (2.317:2.317:2.317))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_5 (2.317:2.317:2.317))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_3 (2.322:2.322:2.322))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_4 (2.322:2.322:2.322))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_2 (2.329:2.329:2.329))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_3 (2.329:2.329:2.329))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_1 (2.342:2.342:2.342))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_2 (2.342:2.342:2.342))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_0 (2.327:2.327:2.327))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_1 (2.327:2.327:2.327))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.q \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.enable (6.256:6.256:6.256))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (4.798:4.798:4.798))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (5.353:5.353:5.353))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (3.092:3.092:3.092))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (2.955:2.955:2.955))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:status_tc\\.main_1 (3.107:3.107:3.107))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.307:2.307:2.307))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.309:2.309:2.309))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:status_tc\\.q \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_0 (5.564:5.564:5.564))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q Net_690.main_0 (3.782:3.782:3.782))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_1 (8.967:8.967:8.967))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.f0_load (8.505:8.505:8.505))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.f0_load (8.924:8.924:8.924))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.f0_load (8.416:8.416:8.416))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_load (7.588:7.588:7.588))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (5.674:5.674:5.674))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_0 (4.351:4.351:4.351))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (5.429:5.429:5.429))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (5.986:5.986:5.986))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Net_1275\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.911:2.911:2.911))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM2_DirCounter\:Net_530\\.main_2 (4.585:4.585:4.585))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM2_DirCounter\:Net_611\\.main_2 (4.585:4.585:4.585))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.814:2.814:2.814))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.801:2.801:2.801))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_0\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (6.042:6.042:6.042))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_1 (3.514:3.514:3.514))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.879:4.879:4.879))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.204:5.204:5.204))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (5.204:5.204:5.204))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Net_1275\\.main_0 (3.514:3.514:3.514))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_2\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.934:2.934:2.934))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_3\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (7.679:7.679:7.679))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.922:2.922:2.922))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.921:2.921:2.921))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\PM2_DirCounter\:Net_1203\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.289:2.289:2.289))
    (INTERCONNECT \\PM2_DirCounter\:Net_1203\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.289:2.289:2.289))
    (INTERCONNECT \\PM2_DirCounter\:Net_1203\\.q \\PM2_DirCounter\:Net_1203\\.main_1 (2.289:2.289:2.289))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (3.410:3.410:3.410))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (3.408:3.408:3.408))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_1251\\.main_0 (3.102:3.102:3.102))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_1251_split\\.main_0 (4.003:4.003:4.003))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_530\\.main_1 (3.400:3.400:3.400))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_611\\.main_1 (3.400:3.400:3.400))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251_split\\.q \\PM2_DirCounter\:Net_1251\\.main_7 (2.924:2.924:2.924))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_0 (3.300:3.300:3.300))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (5.890:5.890:5.890))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1203\\.main_0 (4.841:4.841:4.841))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1251\\.main_1 (4.133:4.133:4.133))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1251_split\\.main_1 (4.596:4.596:4.596))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1260\\.main_0 (4.133:4.133:4.133))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_2 (4.712:4.712:4.712))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_0 (5.327:5.327:5.327))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_0 (4.841:4.841:4.841))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_0 (5.327:5.327:5.327))
    (INTERCONNECT \\PM2_DirCounter\:Net_1275\\.q \\PM2_DirCounter\:Net_530\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\PM2_DirCounter\:Net_1275\\.q \\PM2_DirCounter\:Net_611\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\PM2_DirCounter\:Net_530\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\PM2_DirCounter\:Net_611\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1203\\.main_4 (2.945:2.945:2.945))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1251\\.main_4 (5.264:5.264:5.264))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1251_split\\.main_4 (3.064:3.064:3.064))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1260\\.main_1 (5.264:5.264:5.264))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_3 (6.702:6.702:6.702))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_3 (3.061:3.061:3.061))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_3 (2.945:2.945:2.945))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_3 (3.061:3.061:3.061))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:Net_1203\\.main_2 (5.011:5.011:5.011))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:Net_1251\\.main_2 (2.631:2.631:2.631))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:Net_1251_split\\.main_2 (4.458:4.458:4.458))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_1 (4.065:4.065:4.065))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_1 (5.011:5.011:5.011))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_1 (4.065:4.065:4.065))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_HA_Timer\:TimerUDB\:fifo_load_polarized\\.main_1 (3.404:3.404:3.404))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:Net_1203\\.main_3 (5.078:5.078:5.078))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:Net_1251\\.main_3 (2.296:2.296:2.296))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:Net_1251_split\\.main_3 (4.400:4.400:4.400))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_2 (5.090:5.090:5.090))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_2 (5.078:5.078:5.078))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_2 (5.090:5.090:5.090))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1203\\.main_6 (4.850:4.850:4.850))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1251\\.main_6 (4.069:4.069:4.069))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1251_split\\.main_6 (3.855:3.855:3.855))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1260\\.main_3 (4.069:4.069:4.069))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_5 (4.282:4.282:4.282))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_5 (4.850:4.850:4.850))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_5 (4.282:4.282:4.282))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1203\\.main_5 (3.267:3.267:3.267))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1251\\.main_5 (4.599:4.599:4.599))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1251_split\\.main_5 (4.082:4.082:4.082))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1260\\.main_2 (4.599:4.599:4.599))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_4 (4.637:4.637:4.637))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_4 (3.267:3.267:3.267))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_4 (4.637:4.637:4.637))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.q \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.load (2.793:2.793:2.793))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.q \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.main_0 (2.768:2.768:2.768))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (4.610:4.610:4.610))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (4.607:4.607:4.607))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (3.977:3.977:3.977))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (3.573:3.573:3.573))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_Timer\:TimerUDB\:status_tc\\.main_0 (4.534:4.534:4.534))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.main_6 (2.337:2.337:2.337))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.main_7 (2.337:2.337:2.337))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.main_5 (2.321:2.321:2.321))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.main_6 (2.321:2.321:2.321))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.main_4 (2.323:2.323:2.323))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.main_5 (2.323:2.323:2.323))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.main_3 (2.322:2.322:2.322))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.main_4 (2.322:2.322:2.322))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.main_2 (2.329:2.329:2.329))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.main_3 (2.329:2.329:2.329))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.main_1 (2.328:2.328:2.328))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.main_2 (2.328:2.328:2.328))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.main_0 (2.327:2.327:2.327))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.main_1 (2.327:2.327:2.327))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:fifo_load_polarized\\.q \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.enable (2.896:2.896:2.896))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (4.165:4.165:4.165))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (4.166:4.166:4.166))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (2.954:2.954:2.954))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (3.087:3.087:3.087))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_Timer\:TimerUDB\:status_tc\\.main_1 (3.092:3.092:3.092))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\PM2_HA_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\PM2_HA_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:status_tc\\.q \\PM2_HA_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.q Net_339.main_0 (9.830:9.830:9.830))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (9.969:9.969:9.969))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.f0_load (9.861:9.861:9.861))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.f0_load (9.866:9.866:9.866))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.f0_load (8.615:8.615:8.615))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.f0_load (8.611:8.611:8.611))
    (INTERCONNECT \\UART\:BUART\:counter_load_not\\.q \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.874:2.874:2.874))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_0\\.main_3 (3.642:3.642:3.642))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_1\\.main_4 (3.642:3.642:3.642))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_postpoll\\.main_2 (7.458:7.458:7.458))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_state_0\\.main_10 (6.610:6.610:6.610))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_status_3\\.main_7 (6.610:6.610:6.610))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:pollcount_1\\.main_2 (5.467:5.467:5.467))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_postpoll\\.main_0 (7.315:7.315:7.315))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_state_0\\.main_8 (6.335:6.335:6.335))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_status_3\\.main_5 (6.335:6.335:6.335))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_load_fifo\\.main_2 (4.856:4.856:4.856))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_0\\.main_2 (4.856:4.856:4.856))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_2\\.main_2 (3.311:3.311:3.311))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_3\\.main_2 (4.856:4.856:4.856))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_3\\.main_2 (4.856:4.856:4.856))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (6.595:6.595:6.595))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART\:BUART\:rx_bitclk_enable\\.main_2 (2.240:2.240:2.240))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_0\\.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_1\\.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:rx_bitclk_enable\\.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_0\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_1\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:rx_bitclk_enable\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_load_fifo\\.main_7 (3.147:3.147:3.147))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_0\\.main_7 (3.147:3.147:3.147))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_2\\.main_7 (2.271:2.271:2.271))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_3\\.main_7 (3.147:3.147:3.147))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_load_fifo\\.main_6 (3.301:3.301:3.301))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_0\\.main_6 (3.301:3.301:3.301))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_2\\.main_6 (2.553:2.553:2.553))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_3\\.main_6 (3.301:3.301:3.301))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_load_fifo\\.main_5 (3.125:3.125:3.125))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_0\\.main_5 (3.125:3.125:3.125))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_2\\.main_5 (2.252:2.252:2.252))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_3\\.main_5 (3.125:3.125:3.125))
    (INTERCONNECT \\UART\:BUART\:rx_counter_load\\.q \\UART\:BUART\:sRX\:RxBitCounter\\.load (2.876:2.876:2.876))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:rx_status_4\\.main_1 (3.572:3.572:3.572))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:rx_status_5\\.main_0 (2.259:2.259:2.259))
    (INTERCONNECT \\UART\:BUART\:rx_last\\.q \\UART\:BUART\:rx_state_2\\.main_9 (2.235:2.235:2.235))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:rx_status_4\\.main_0 (6.854:6.854:6.854))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (8.264:8.264:8.264))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.229:2.229:2.229))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_counter_load\\.main_1 (5.823:5.823:5.823))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_load_fifo\\.main_1 (7.046:7.046:7.046))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_0\\.main_1 (7.046:7.046:7.046))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_2\\.main_1 (5.584:5.584:5.584))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_3\\.main_1 (7.046:7.046:7.046))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_1 (5.584:5.584:5.584))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_3\\.main_1 (7.046:7.046:7.046))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (10.432:10.432:10.432))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_counter_load\\.main_3 (3.326:3.326:3.326))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_load_fifo\\.main_4 (3.331:3.331:3.331))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_0\\.main_4 (3.331:3.331:3.331))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_2\\.main_4 (2.245:2.245:2.245))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_3\\.main_4 (3.331:3.331:3.331))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_3 (2.245:2.245:2.245))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_3\\.main_4 (3.331:3.331:3.331))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_counter_load\\.main_2 (3.085:3.085:3.085))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_load_fifo\\.main_3 (3.125:3.125:3.125))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_0\\.main_3 (3.125:3.125:3.125))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_2\\.main_3 (3.873:3.873:3.873))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_3\\.main_3 (3.125:3.125:3.125))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_2 (3.873:3.873:3.873))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_3\\.main_3 (3.125:3.125:3.125))
    (INTERCONNECT \\UART\:BUART\:rx_state_stop1_reg\\.q \\UART\:BUART\:rx_status_5\\.main_1 (6.186:6.186:6.186))
    (INTERCONNECT \\UART\:BUART\:rx_status_3\\.q \\UART\:BUART\:sRX\:RxSts\\.status_3 (5.164:5.164:5.164))
    (INTERCONNECT \\UART\:BUART\:rx_status_4\\.q \\UART\:BUART\:sRX\:RxSts\\.status_4 (7.912:7.912:7.912))
    (INTERCONNECT \\UART\:BUART\:rx_status_5\\.q \\UART\:BUART\:sRX\:RxSts\\.status_5 (8.990:8.990:8.990))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_0\\.main_5 (2.614:2.614:2.614))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_1\\.main_5 (4.791:4.791:4.791))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_2\\.main_5 (4.791:4.791:4.791))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:txn\\.main_6 (4.882:4.882:4.882))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:counter_load_not\\.main_2 (4.048:4.048:4.048))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.603:4.603:4.603))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_bitclk\\.main_2 (4.553:4.553:4.553))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_0\\.main_2 (4.553:4.553:4.553))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_1\\.main_2 (2.239:2.239:2.239))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_2\\.main_2 (2.239:2.239:2.239))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_status_0\\.main_2 (4.553:4.553:4.553))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_1\\.main_4 (2.522:2.522:2.522))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_2\\.main_4 (2.522:2.522:2.522))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:txn\\.main_5 (3.298:3.298:3.298))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_counter_load\\.main_0 (4.535:4.535:4.535))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_load_fifo\\.main_0 (3.736:3.736:3.736))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_0\\.main_0 (3.736:3.736:3.736))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_2\\.main_0 (6.538:6.538:6.538))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_3\\.main_0 (3.736:3.736:3.736))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_0 (6.538:6.538:6.538))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_status_3\\.main_0 (3.736:3.736:3.736))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (8.228:8.228:8.228))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_1 (4.237:4.237:4.237))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_state_0\\.main_3 (4.107:4.107:4.107))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_status_0\\.main_3 (4.107:4.107:4.107))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_3 (2.308:2.308:2.308))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:tx_status_2\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART\:BUART\:txn\\.main_3 (2.300:2.300:2.300))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:counter_load_not\\.main_1 (3.997:3.997:3.997))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.718:3.718:3.718))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_bitclk\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_0\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_1\\.main_1 (5.298:5.298:5.298))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_2\\.main_1 (5.298:5.298:5.298))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_status_0\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:txn\\.main_2 (3.997:3.997:3.997))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:counter_load_not\\.main_0 (5.915:5.915:5.915))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (7.170:7.170:7.170))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_bitclk\\.main_0 (8.078:8.078:8.078))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_0\\.main_0 (8.078:8.078:8.078))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_1\\.main_0 (8.732:8.732:8.732))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_2\\.main_0 (8.732:8.732:8.732))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_status_0\\.main_0 (8.078:8.078:8.078))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:txn\\.main_1 (5.915:5.915:5.915))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:counter_load_not\\.main_3 (3.309:3.309:3.309))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_bitclk\\.main_3 (4.224:4.224:4.224))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_0\\.main_4 (4.224:4.224:4.224))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_1\\.main_3 (2.527:2.527:2.527))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_2\\.main_3 (2.527:2.527:2.527))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_status_0\\.main_4 (4.224:4.224:4.224))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:txn\\.main_4 (3.309:3.309:3.309))
    (INTERCONNECT \\UART\:BUART\:tx_status_0\\.q \\UART\:BUART\:sTX\:TxSts\\.status_0 (5.238:5.238:5.238))
    (INTERCONNECT \\UART\:BUART\:tx_status_2\\.q \\UART\:BUART\:sTX\:TxSts\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\UART\:BUART\:txn\\.q Net_234.main_0 (7.943:7.943:7.943))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:txn\\.main_0 (3.807:3.807:3.807))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT PM1_DIR\(0\)_PAD PM1_DIR\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_BRAKEn\(0\)_PAD PM1_BRAKEn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_ENABLE\(0\)_PAD PM1_ENABLE\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_input\(0\)_PAD PM1_input\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_input\(1\)_PAD PM1_input\(1\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_DIR\(0\)_PAD PM2_DIR\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_BRAKEn\(0\)_PAD PM2_BRAKEn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_input\(0\)_PAD PM2_input\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_input\(1\)_PAD PM2_input\(1\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_ENABLE\(0\)_PAD PM2_ENABLE\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
