Fitter report for processador
Tue Apr 05 17:12:07 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |processador|data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ALTSYNCRAM
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Tue Apr 05 17:12:07 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; processador                                     ;
; Top-level Entity Name              ; processador                                     ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE22F17C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 617 / 22,320 ( 3 % )                            ;
;     Total combinational functions  ; 477 / 22,320 ( 2 % )                            ;
;     Dedicated logic registers      ; 366 / 22,320 ( 2 % )                            ;
; Total registers                    ; 366                                             ;
; Total pins                         ; 116 / 154 ( 75 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 4,096 / 608,256 ( < 1 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                 ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+----------------------+-------------------------------+
; Pin Name             ; Reason                        ;
+----------------------+-------------------------------+
; nibble_IR_msb_out[0] ; Incomplete set of assignments ;
; nibble_IR_msb_out[1] ; Incomplete set of assignments ;
; nibble_IR_msb_out[2] ; Incomplete set of assignments ;
; nibble_IR_msb_out[3] ; Incomplete set of assignments ;
; addr_z[0]            ; Incomplete set of assignments ;
; addr_z[1]            ; Incomplete set of assignments ;
; addr_z[2]            ; Incomplete set of assignments ;
; addr_z[3]            ; Incomplete set of assignments ;
; addr_z[4]            ; Incomplete set of assignments ;
; addr_z[5]            ; Incomplete set of assignments ;
; addr_z[6]            ; Incomplete set of assignments ;
; addr_z[7]            ; Incomplete set of assignments ;
; addr_z[8]            ; Incomplete set of assignments ;
; addr_z[9]            ; Incomplete set of assignments ;
; addr_z[10]           ; Incomplete set of assignments ;
; addr_z[11]           ; Incomplete set of assignments ;
; addr_z[12]           ; Incomplete set of assignments ;
; addr_z[13]           ; Incomplete set of assignments ;
; addr_z[14]           ; Incomplete set of assignments ;
; addr_z[15]           ; Incomplete set of assignments ;
; W_data_z[0]          ; Incomplete set of assignments ;
; W_data_z[1]          ; Incomplete set of assignments ;
; W_data_z[2]          ; Incomplete set of assignments ;
; W_data_z[3]          ; Incomplete set of assignments ;
; W_data_z[4]          ; Incomplete set of assignments ;
; W_data_z[5]          ; Incomplete set of assignments ;
; W_data_z[6]          ; Incomplete set of assignments ;
; W_data_z[7]          ; Incomplete set of assignments ;
; W_data_z[8]          ; Incomplete set of assignments ;
; W_data_z[9]          ; Incomplete set of assignments ;
; W_data_z[10]         ; Incomplete set of assignments ;
; W_data_z[11]         ; Incomplete set of assignments ;
; W_data_z[12]         ; Incomplete set of assignments ;
; W_data_z[13]         ; Incomplete set of assignments ;
; W_data_z[14]         ; Incomplete set of assignments ;
; W_data_z[15]         ; Incomplete set of assignments ;
; R_data_z[0]          ; Incomplete set of assignments ;
; R_data_z[1]          ; Incomplete set of assignments ;
; R_data_z[2]          ; Incomplete set of assignments ;
; R_data_z[3]          ; Incomplete set of assignments ;
; R_data_z[4]          ; Incomplete set of assignments ;
; R_data_z[5]          ; Incomplete set of assignments ;
; R_data_z[6]          ; Incomplete set of assignments ;
; R_data_z[7]          ; Incomplete set of assignments ;
; R_data_z[8]          ; Incomplete set of assignments ;
; R_data_z[9]          ; Incomplete set of assignments ;
; R_data_z[10]         ; Incomplete set of assignments ;
; R_data_z[11]         ; Incomplete set of assignments ;
; R_data_z[12]         ; Incomplete set of assignments ;
; R_data_z[13]         ; Incomplete set of assignments ;
; R_data_z[14]         ; Incomplete set of assignments ;
; R_data_z[15]         ; Incomplete set of assignments ;
; data_I_z[0]          ; Incomplete set of assignments ;
; data_I_z[1]          ; Incomplete set of assignments ;
; data_I_z[2]          ; Incomplete set of assignments ;
; data_I_z[3]          ; Incomplete set of assignments ;
; data_I_z[4]          ; Incomplete set of assignments ;
; data_I_z[5]          ; Incomplete set of assignments ;
; data_I_z[6]          ; Incomplete set of assignments ;
; data_I_z[7]          ; Incomplete set of assignments ;
; data_I_z[8]          ; Incomplete set of assignments ;
; data_I_z[9]          ; Incomplete set of assignments ;
; data_I_z[10]         ; Incomplete set of assignments ;
; data_I_z[11]         ; Incomplete set of assignments ;
; data_I_z[12]         ; Incomplete set of assignments ;
; data_I_z[13]         ; Incomplete set of assignments ;
; data_I_z[14]         ; Incomplete set of assignments ;
; data_I_z[15]         ; Incomplete set of assignments ;
; D_addr_z[0]          ; Incomplete set of assignments ;
; D_addr_z[1]          ; Incomplete set of assignments ;
; D_addr_z[2]          ; Incomplete set of assignments ;
; D_addr_z[3]          ; Incomplete set of assignments ;
; D_addr_z[4]          ; Incomplete set of assignments ;
; D_addr_z[5]          ; Incomplete set of assignments ;
; D_addr_z[6]          ; Incomplete set of assignments ;
; D_addr_z[7]          ; Incomplete set of assignments ;
; RF_W_data_z[0]       ; Incomplete set of assignments ;
; RF_W_data_z[1]       ; Incomplete set of assignments ;
; RF_W_data_z[2]       ; Incomplete set of assignments ;
; RF_W_data_z[3]       ; Incomplete set of assignments ;
; RF_W_data_z[4]       ; Incomplete set of assignments ;
; RF_W_data_z[5]       ; Incomplete set of assignments ;
; RF_W_data_z[6]       ; Incomplete set of assignments ;
; RF_W_data_z[7]       ; Incomplete set of assignments ;
; saida_p[0]           ; Incomplete set of assignments ;
; saida_p[1]           ; Incomplete set of assignments ;
; saida_p[2]           ; Incomplete set of assignments ;
; saida_p[3]           ; Incomplete set of assignments ;
; RF_W_addr_z[0]       ; Incomplete set of assignments ;
; RF_W_addr_z[1]       ; Incomplete set of assignments ;
; RF_W_addr_z[2]       ; Incomplete set of assignments ;
; RF_W_addr_z[3]       ; Incomplete set of assignments ;
; RF_Rp_addr_z[0]      ; Incomplete set of assignments ;
; RF_Rp_addr_z[1]      ; Incomplete set of assignments ;
; RF_Rp_addr_z[2]      ; Incomplete set of assignments ;
; RF_Rp_addr_z[3]      ; Incomplete set of assignments ;
; RF_Rq_addr_z[0]      ; Incomplete set of assignments ;
; RF_Rq_addr_z[1]      ; Incomplete set of assignments ;
; RF_Rq_addr_z[2]      ; Incomplete set of assignments ;
; RF_Rq_addr_z[3]      ; Incomplete set of assignments ;
; PC_up_z              ; Incomplete set of assignments ;
; PC_clr_z             ; Incomplete set of assignments ;
; PC_ld_z              ; Incomplete set of assignments ;
; D_rd_z               ; Incomplete set of assignments ;
; D_wr_z               ; Incomplete set of assignments ;
; I_rd_z               ; Incomplete set of assignments ;
; RF_s1_z              ; Incomplete set of assignments ;
; RF_s0_z              ; Incomplete set of assignments ;
; RF_W_wr_z            ; Incomplete set of assignments ;
; RF_Rp_rd_z           ; Incomplete set of assignments ;
; RF_Rq_rd_z           ; Incomplete set of assignments ;
; RF_Rp_zero_z         ; Incomplete set of assignments ;
; alu_s0_z             ; Incomplete set of assignments ;
; alu_s1_z             ; Incomplete set of assignments ;
; clk                  ; Incomplete set of assignments ;
; rst_principal        ; Incomplete set of assignments ;
+----------------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1104 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1104 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1094    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/UFERSA/Desktop/PROCESSADOR/PROCESSADOR/PROCESSADOR/output_files/processador.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 617 / 22,320 ( 3 % )      ;
;     -- Combinational with no register       ; 251                       ;
;     -- Register only                        ; 140                       ;
;     -- Combinational with a register        ; 226                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 312                       ;
;     -- 3 input functions                    ; 122                       ;
;     -- <=2 input functions                  ; 43                        ;
;     -- Register only                        ; 140                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 431                       ;
;     -- arithmetic mode                      ; 46                        ;
;                                             ;                           ;
; Total registers*                            ; 366 / 23,018 ( 2 % )      ;
;     -- Dedicated logic registers            ; 366 / 22,320 ( 2 % )      ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 57 / 1,395 ( 4 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 116 / 154 ( 75 % )        ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 4                         ;
; M9Ks                                        ; 1 / 66 ( 2 % )            ;
; Total block memory bits                     ; 4,096 / 608,256 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 608,256 ( 2 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )           ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global clocks                               ; 4 / 20 ( 20 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 2%              ;
; Peak interconnect usage (total/H/V)         ; 9% / 8% / 9%              ;
; Maximum fan-out                             ; 365                       ;
; Highest non-global fan-out                  ; 61                        ;
; Total fan-out                               ; 3216                      ;
; Average fan-out                             ; 2.62                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 617 / 22320 ( 3 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 251                 ; 0                              ;
;     -- Register only                        ; 140                 ; 0                              ;
;     -- Combinational with a register        ; 226                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 312                 ; 0                              ;
;     -- 3 input functions                    ; 122                 ; 0                              ;
;     -- <=2 input functions                  ; 43                  ; 0                              ;
;     -- Register only                        ; 140                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 431                 ; 0                              ;
;     -- arithmetic mode                      ; 46                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 366                 ; 0                              ;
;     -- Dedicated logic registers            ; 366 / 22320 ( 2 % ) ; 0 / 22320 ( 0 % )              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 57 / 1395 ( 4 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 116                 ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )     ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 4096                ; 0                              ;
; Total RAM block bits                        ; 9216                ; 0                              ;
; M9K                                         ; 1 / 66 ( 1 % )      ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 4 / 24 ( 16 % )     ; 0 / 24 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 3220                ; 5                              ;
;     -- Registered Connections               ; 1294                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 2                   ; 0                              ;
;     -- Output Ports                         ; 114                 ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk           ; E1    ; 1        ; 0            ; 16           ; 7            ; 368                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rst_principal ; M2    ; 2        ; 0            ; 16           ; 14           ; 24                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                 ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; D_addr_z[0]          ; A2    ; 8        ; 7            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; D_addr_z[1]          ; C15   ; 6        ; 53           ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; D_addr_z[2]          ; M6    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; D_addr_z[3]          ; B4    ; 8        ; 7            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; D_addr_z[4]          ; T15   ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; D_addr_z[5]          ; K16   ; 5        ; 53           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; D_addr_z[6]          ; M10   ; 4        ; 43           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; D_addr_z[7]          ; A14   ; 7        ; 47           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; D_rd_z               ; T7    ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; D_wr_z               ; D5    ; 8        ; 5            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; I_rd_z               ; R10   ; 4        ; 34           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_clr_z             ; B3    ; 8        ; 3            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_ld_z              ; L16   ; 5        ; 53           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_up_z              ; B14   ; 7        ; 45           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_Rp_addr_z[0]      ; P16   ; 5        ; 53           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_Rp_addr_z[1]      ; T13   ; 4        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_Rp_addr_z[2]      ; L13   ; 5        ; 53           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_Rp_addr_z[3]      ; F15   ; 6        ; 53           ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_Rp_rd_z           ; B16   ; 6        ; 53           ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_Rp_zero_z         ; D6    ; 8        ; 9            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_Rq_addr_z[0]      ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_Rq_addr_z[1]      ; B6    ; 8        ; 16           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_Rq_addr_z[2]      ; G1    ; 1        ; 0            ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_Rq_addr_z[3]      ; B7    ; 8        ; 18           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_Rq_rd_z           ; N9    ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_W_addr_z[0]       ; F14   ; 6        ; 53           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_W_addr_z[1]       ; F8    ; 8        ; 20           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_W_addr_z[2]       ; F13   ; 6        ; 53           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_W_addr_z[3]       ; E7    ; 8        ; 16           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_W_data_z[0]       ; B11   ; 7        ; 40           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_W_data_z[1]       ; R12   ; 4        ; 36           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_W_data_z[2]       ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_W_data_z[3]       ; D15   ; 6        ; 53           ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_W_data_z[4]       ; A10   ; 7        ; 34           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_W_data_z[5]       ; R11   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_W_data_z[6]       ; J14   ; 5        ; 53           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_W_data_z[7]       ; B12   ; 7        ; 43           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_W_wr_z            ; E8    ; 8        ; 20           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_s0_z              ; A7    ; 8        ; 20           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RF_s1_z              ; C8    ; 8        ; 23           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R_data_z[0]          ; C2    ; 1        ; 0            ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R_data_z[10]         ; P9    ; 4        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R_data_z[11]         ; T6    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R_data_z[12]         ; N2    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R_data_z[13]         ; L2    ; 2        ; 0            ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R_data_z[14]         ; A4    ; 8        ; 9            ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R_data_z[15]         ; R5    ; 3        ; 14           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R_data_z[1]          ; L1    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R_data_z[2]          ; R6    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R_data_z[3]          ; P6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R_data_z[4]          ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R_data_z[5]          ; B5    ; 8        ; 11           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R_data_z[6]          ; N15   ; 5        ; 53           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R_data_z[7]          ; M7    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R_data_z[8]          ; J1    ; 2        ; 0            ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R_data_z[9]          ; R7    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W_data_z[0]          ; E11   ; 7        ; 45           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W_data_z[10]         ; F1    ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W_data_z[11]         ; L8    ; 3        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W_data_z[12]         ; J2    ; 2        ; 0            ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W_data_z[13]         ; K1    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W_data_z[14]         ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W_data_z[15]         ; G5    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W_data_z[1]          ; K2    ; 2        ; 0            ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W_data_z[2]          ; G2    ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W_data_z[3]          ; M8    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W_data_z[4]          ; C16   ; 6        ; 53           ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W_data_z[5]          ; A5    ; 8        ; 14           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W_data_z[6]          ; P8    ; 3        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W_data_z[7]          ; E6    ; 8        ; 14           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W_data_z[8]          ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W_data_z[9]          ; C3    ; 8        ; 1            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_z[0]            ; D16   ; 6        ; 53           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_z[10]           ; J15   ; 5        ; 53           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_z[11]           ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_z[12]           ; N11   ; 4        ; 43           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_z[13]           ; P15   ; 5        ; 53           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_z[14]           ; J13   ; 5        ; 53           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_z[15]           ; J16   ; 5        ; 53           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_z[1]            ; C9    ; 7        ; 31           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_z[2]            ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_z[3]            ; D9    ; 7        ; 31           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_z[4]            ; F9    ; 7        ; 34           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_z[5]            ; C11   ; 7        ; 38           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_z[6]            ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_z[7]            ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_z[8]            ; G15   ; 6        ; 53           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_z[9]            ; A12   ; 7        ; 43           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alu_s0_z             ; G16   ; 6        ; 53           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; alu_s1_z             ; D8    ; 8        ; 23           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_I_z[0]          ; D3    ; 8        ; 1            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_I_z[10]         ; L14   ; 5        ; 53           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_I_z[11]         ; T12   ; 4        ; 36           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_I_z[12]         ; L15   ; 5        ; 53           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_I_z[13]         ; E9    ; 7        ; 29           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_I_z[14]         ; P11   ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_I_z[15]         ; N6    ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_I_z[1]          ; K15   ; 5        ; 53           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_I_z[2]          ; A3    ; 8        ; 7            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_I_z[3]          ; K5    ; 2        ; 0            ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_I_z[4]          ; T10   ; 4        ; 34           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_I_z[5]          ; T11   ; 4        ; 36           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_I_z[6]          ; R13   ; 4        ; 40           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_I_z[7]          ; N16   ; 5        ; 53           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_I_z[8]          ; A6    ; 8        ; 16           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_I_z[9]          ; E10   ; 7        ; 45           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nibble_IR_msb_out[0] ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nibble_IR_msb_out[1] ; C6    ; 8        ; 18           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nibble_IR_msb_out[2] ; C14   ; 7        ; 51           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nibble_IR_msb_out[3] ; T14   ; 4        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida_p[0]           ; D12   ; 7        ; 51           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida_p[1]           ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida_p[2]           ; N8    ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida_p[3]           ; T5    ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                       ; Use as regular IO        ; addr_z[15]              ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R9p, DEV_CLRn                     ; Use as regular IO        ; addr_z[10]              ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                    ; Use as regular IO        ; alu_s0_z                ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R5p, CRC_ERROR                    ; Use as regular IO        ; addr_z[8]               ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R4p, CLKUSR                       ; Use as regular IO        ; RF_Rp_addr_z[3]         ; Dual Purpose Pin          ;
; D16      ;                                          ; Use as regular IO        ; addr_z[0]               ; Dual Purpose Pin          ;
; D15      ; PADD23                                   ; Use as regular IO        ; RF_W_data_z[3]          ; Dual Purpose Pin          ;
; C16      ; DIFFIO_R1n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO        ; W_data_z[4]             ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO        ; RF_W_data_z[0]          ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                       ; Use as regular IO        ; addr_z[2]               ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; addr_z[4]               ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                       ; Use as regular IO        ; RF_W_data_z[4]          ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                       ; Use as regular IO        ; addr_z[6]               ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO        ; addr_z[1]               ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO        ; addr_z[3]               ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; data_I_z[13]            ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; RF_s1_z                 ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO        ; RF_W_wr_z               ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO        ; RF_W_addr_z[1]          ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO        ; RF_s0_z                 ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                        ; Use as regular IO        ; RF_Rq_addr_z[3]         ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; data_I_z[8]             ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                       ; Use as regular IO        ; RF_Rq_addr_z[1]         ; Dual Purpose Pin          ;
; E7       ; DATA5                                    ; Use as regular IO        ; RF_W_addr_z[3]          ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                        ; Use as regular IO        ; W_data_z[7]             ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                        ; Use as regular IO        ; W_data_z[5]             ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO        ; R_data_z[5]             ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                        ; Use as regular IO        ; RF_Rp_zero_z            ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                       ; Use as regular IO        ; R_data_z[14]            ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                       ; Use as regular IO        ; D_addr_z[3]             ; Dual Purpose Pin          ;
; B3       ; DATA12, DQS1T/CQ1T#,CDPCLK7              ; Use as regular IO        ; PC_clr_z                ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 14 / 14 ( 100 % ) ; 2.5V          ; --           ;
; 2        ; 10 / 16 ( 63 % )  ; 2.5V          ; --           ;
; 3        ; 16 / 25 ( 64 % )  ; 2.5V          ; --           ;
; 4        ; 15 / 20 ( 75 % )  ; 2.5V          ; --           ;
; 5        ; 14 / 18 ( 78 % )  ; 2.5V          ; --           ;
; 6        ; 11 / 13 ( 85 % )  ; 2.5V          ; --           ;
; 7        ; 19 / 24 ( 79 % )  ; 2.5V          ; --           ;
; 8        ; 22 / 24 ( 92 % )  ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; D_addr_z[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 239        ; 8        ; data_I_z[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 236        ; 8        ; R_data_z[14]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 232        ; 8        ; W_data_z[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 225        ; 8        ; data_I_z[8]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 220        ; 8        ; RF_s0_z                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RF_W_data_z[4]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 188        ; 7        ; addr_z[11]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 186        ; 7        ; addr_z[9]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 179        ; 7        ; addr_z[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 181        ; 7        ; D_addr_z[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 191        ; 7        ; addr_z[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; R_data_z[4]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; PC_clr_z                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 237        ; 8        ; D_addr_z[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 233        ; 8        ; R_data_z[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 226        ; 8        ; RF_Rq_addr_z[1]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 221        ; 8        ; RF_Rq_addr_z[3]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; addr_z[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 189        ; 7        ; RF_W_data_z[0]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 187        ; 7        ; RF_W_data_z[7]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; PC_up_z                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RF_Rp_rd_z                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; R_data_z[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C3       ; 245        ; 8        ; W_data_z[9]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; nibble_IR_msb_out[1]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RF_s1_z                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 200        ; 7        ; addr_z[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; addr_z[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; nibble_IR_msb_out[2]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 174        ; 6        ; D_addr_z[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C16      ; 173        ; 6        ; W_data_z[4]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 10         ; 1        ; nibble_IR_msb_out[0]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; data_I_z[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; D_wr_z                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D6       ; 234        ; 8        ; RF_Rp_zero_z                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; alu_s1_z                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 201        ; 7        ; addr_z[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; saida_p[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RF_W_data_z[3]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 169        ; 6        ; addr_z[0]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 26         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; W_data_z[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 227        ; 8        ; RF_W_addr_z[3]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 218        ; 8        ; RF_W_wr_z                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 205        ; 7        ; data_I_z[13]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 184        ; 7        ; data_I_z[9]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 183        ; 7        ; W_data_z[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; W_data_z[10]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 13         ; 1        ; RF_Rq_addr_z[0]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ; 8          ; 1        ; W_data_z[8]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RF_W_addr_z[1]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 197        ; 7        ; addr_z[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RF_W_addr_z[2]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 167        ; 6        ; RF_W_addr_z[0]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 163        ; 6        ; RF_Rp_addr_z[3]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RF_Rq_addr_z[2]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 15         ; 1        ; W_data_z[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; W_data_z[15]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; addr_z[8]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 159        ; 6        ; alu_s0_z                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; R_data_z[8]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 29         ; 2        ; W_data_z[12]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; addr_z[14]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 144        ; 5        ; RF_W_data_z[6]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 143        ; 5        ; addr_z[10]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 142        ; 5        ; addr_z[15]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 37         ; 2        ; W_data_z[13]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 36         ; 2        ; W_data_z[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; data_I_z[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; data_I_z[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 140        ; 5        ; D_addr_z[5]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 39         ; 2        ; R_data_z[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 38         ; 2        ; R_data_z[13]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 40         ; 2        ; saida_p[1]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RF_W_data_z[2]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ; 79         ; 3        ; W_data_z[11]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RF_Rp_addr_z[2]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 134        ; 5        ; data_I_z[10]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 138        ; 5        ; data_I_z[12]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 137        ; 5        ; PC_ld_z                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; rst_principal                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; D_addr_z[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M7       ; 68         ; 3        ; R_data_z[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M8       ; 81         ; 3        ; W_data_z[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; D_addr_z[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; R_data_z[12]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; data_I_z[15]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; saida_p[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 93         ; 4        ; RF_Rq_rd_z                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; addr_z[12]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; R_data_z[6]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 132        ; 5        ; data_I_z[7]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; R_data_z[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; W_data_z[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 105        ; 4        ; R_data_z[10]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; data_I_z[14]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; addr_z[13]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 128        ; 5        ; RF_Rp_addr_z[0]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; W_data_z[14]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R5       ; 71         ; 3        ; R_data_z[15]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R6       ; 73         ; 3        ; R_data_z[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 76         ; 3        ; R_data_z[9]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 86         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; I_rd_z                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 98         ; 4        ; RF_W_data_z[5]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 100        ; 4        ; RF_W_data_z[1]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 107        ; 4        ; data_I_z[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; saida_p[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T6       ; 74         ; 3        ; R_data_z[11]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 77         ; 3        ; D_rd_z                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; data_I_z[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 99         ; 4        ; data_I_z[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 101        ; 4        ; data_I_z[11]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 108        ; 4        ; RF_Rp_addr_z[1]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 115        ; 4        ; nibble_IR_msb_out[3]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 116        ; 4        ; D_addr_z[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                   ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------+--------------+
; |processador                              ; 617 (0)     ; 366 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 116  ; 0            ; 251 (0)      ; 140 (0)           ; 226 (1)          ; |processador                                                                          ; work         ;
;    |bloco_operacional:Bloco_OP|           ; 420 (0)     ; 288 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (0)      ; 126 (0)           ; 167 (0)          ; |processador|bloco_operacional:Bloco_OP                                               ; work         ;
;       |RF_Rp:Porta_nor|                   ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |processador|bloco_operacional:Bloco_OP|RF_Rp:Porta_nor                               ; work         ;
;       |ULA:OP|                            ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 11 (11)          ; |processador|bloco_operacional:Bloco_OP|ULA:OP                                        ; work         ;
;       |data_op:RF|                        ; 343 (343)   ; 288 (288)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 126 (126)         ; 164 (164)        ; |processador|bloco_operacional:Bloco_OP|data_op:RF                                    ; work         ;
;       |mux:m|                             ; 62 (62)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 11 (11)          ; |processador|bloco_operacional:Bloco_OP|mux:m                                         ; work         ;
;    |data_d:Memoria_Dados|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |processador|data_d:Memoria_Dados                                                     ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |processador|data_d:Memoria_Dados|altsyncram:mem_rtl_0                                ; work         ;
;          |altsyncram_dqi1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |processador|data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated ; work         ;
;    |data_i:Memoria_Instruncao|            ; 93 (93)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (82)      ; 0 (0)             ; 11 (11)          ; |processador|data_i:Memoria_Instruncao                                                ; work         ;
;    |unidade_de_controle:Unidade_Controle| ; 121 (0)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 14 (0)            ; 65 (0)           ; |processador|unidade_de_controle:Unidade_Controle                                     ; work         ;
;       |FSM:FSM_c|                         ; 61 (61)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 10 (10)           ; 38 (38)          ; |processador|unidade_de_controle:Unidade_Controle|FSM:FSM_c                           ; work         ;
;       |PC:count_PC|                       ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |processador|unidade_de_controle:Unidade_Controle|PC:count_PC                         ; work         ;
;       |ir:reg_ir|                         ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 11 (11)          ; |processador|unidade_de_controle:Unidade_Controle|ir:reg_ir                           ; work         ;
;       |sum:somador|                       ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 4 (4)            ; |processador|unidade_de_controle:Unidade_Controle|sum:somador                         ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                  ;
+----------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                 ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------------+----------+---------------+---------------+-----------------------+-----+------+
; nibble_IR_msb_out[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nibble_IR_msb_out[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nibble_IR_msb_out[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nibble_IR_msb_out[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_z[0]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_z[1]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_z[2]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_z[3]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_z[4]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_z[5]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_z[6]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_z[7]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_z[8]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_z[9]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_z[10]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_z[11]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_z[12]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_z[13]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_z[14]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_z[15]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W_data_z[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W_data_z[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W_data_z[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W_data_z[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W_data_z[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W_data_z[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W_data_z[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W_data_z[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W_data_z[8]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W_data_z[9]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W_data_z[10]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W_data_z[11]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W_data_z[12]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W_data_z[13]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W_data_z[14]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W_data_z[15]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_data_z[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_data_z[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_data_z[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_data_z[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_data_z[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_data_z[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_data_z[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_data_z[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_data_z[8]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_data_z[9]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_data_z[10]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_data_z[11]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_data_z[12]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_data_z[13]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_data_z[14]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R_data_z[15]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_I_z[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_I_z[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_I_z[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_I_z[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_I_z[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_I_z[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_I_z[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_I_z[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_I_z[8]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_I_z[9]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_I_z[10]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_I_z[11]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_I_z[12]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_I_z[13]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_I_z[14]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_I_z[15]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; D_addr_z[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; D_addr_z[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; D_addr_z[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; D_addr_z[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; D_addr_z[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; D_addr_z[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; D_addr_z[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; D_addr_z[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_W_data_z[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_W_data_z[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_W_data_z[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_W_data_z[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_W_data_z[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_W_data_z[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_W_data_z[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_W_data_z[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida_p[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida_p[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida_p[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida_p[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_W_addr_z[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_W_addr_z[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_W_addr_z[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_W_addr_z[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_Rp_addr_z[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_Rp_addr_z[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_Rp_addr_z[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_Rp_addr_z[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_Rq_addr_z[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_Rq_addr_z[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_Rq_addr_z[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_Rq_addr_z[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_up_z              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_clr_z             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_ld_z              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; D_rd_z               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; D_wr_z               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I_rd_z               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_s1_z              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_s0_z              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_W_wr_z            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_Rp_rd_z           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_Rq_rd_z           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RF_Rp_zero_z         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alu_s0_z             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; alu_s1_z             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk                  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_principal        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+----------------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk                 ;                   ;         ;
; rst_principal       ;                   ;         ;
+---------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                            ;
+-----------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                            ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; bloco_operacional:Bloco_OP|data_op:RF|reg~438                   ; LCCOMB_X24_Y23_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~440                   ; LCCOMB_X25_Y25_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~442                   ; LCCOMB_X24_Y23_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~444                   ; LCCOMB_X23_Y25_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~446                   ; LCCOMB_X29_Y22_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~448                   ; LCCOMB_X19_Y22_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~450                   ; LCCOMB_X20_Y22_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~452                   ; LCCOMB_X28_Y22_N26 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~454                   ; LCCOMB_X28_Y22_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~456                   ; LCCOMB_X23_Y22_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~458                   ; LCCOMB_X23_Y22_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~460                   ; LCCOMB_X23_Y21_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~462                   ; LCCOMB_X24_Y22_N0  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~464                   ; LCCOMB_X21_Y22_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~466                   ; LCCOMB_X19_Y22_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~468                   ; LCCOMB_X28_Y22_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; bloco_operacional:Bloco_OP|mux:m|mo[15]~41                      ; LCCOMB_X25_Y24_N8  ; 16      ; Latch enable               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; clk                                                             ; PIN_E1             ; 364     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; clk                                                             ; PIN_E1             ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; rst_principal                                                   ; PIN_M2             ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rst_principal                                                   ; PIN_M2             ; 10      ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_addr[0]~0      ; LCCOMB_X30_Y24_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_rd             ; FF_X30_Y25_N13     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_wr             ; FF_X30_Y25_N19     ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|IR_ld            ; FF_X28_Y24_N5      ; 15      ; Latch enable               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|IR_ld            ; FF_X28_Y24_N5      ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|PC_clr           ; FF_X30_Y25_N17     ; 18      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rp_addr[0]~4  ; LCCOMB_X29_Y22_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rp_rd         ; FF_X29_Y23_N19     ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rq_addr[0]~0  ; LCCOMB_X25_Y22_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rq_rd         ; FF_X29_Y23_N1      ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s0~en         ; FF_X25_Y24_N17     ; 12      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s1~1          ; LCCOMB_X25_Y24_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s1~en         ; FF_X25_Y24_N27     ; 4       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_w_addr[0]~0   ; LCCOMB_X29_Y22_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|alu_s0~en        ; FF_X25_Y24_N23     ; 3       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|alu_s1~en        ; FF_X25_Y24_N21     ; 19      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[4]~18 ; LCCOMB_X35_Y25_N26 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                     ;
+------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                 ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; bloco_operacional:Bloco_OP|mux:m|mo[15]~41           ; LCCOMB_X25_Y24_N8 ; 16      ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; clk                                                  ; PIN_E1            ; 364     ; 274                                  ; Global Clock         ; GCLK2            ; --                        ;
; rst_principal                                        ; PIN_M2            ; 10      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|IR_ld ; FF_X28_Y24_N5     ; 15      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                  ;
+----------------------------------------------------------------------------------------+---------+
; Name                                                                                   ; Fan-Out ;
+----------------------------------------------------------------------------------------+---------+
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rq_addr[3]                           ; 61      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rq_addr[2]                           ; 61      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rq_addr[1]                           ; 61      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rq_addr[0]                           ; 61      ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[2]                           ; 38      ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[1]                           ; 38      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|PC_inc                                  ; 34      ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[3]                           ; 34      ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[0]                           ; 34      ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[4]                           ; 30      ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[5]                           ; 27      ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[6]                           ; 22      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|alu_s1~en                               ; 19      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|alu_s1~reg0                             ; 19      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado.decodificacao                    ; 19      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rq_rd                                ; 18      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rp_rd                                ; 18      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_W_wr                                 ; 18      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|PC_clr                                  ; 18      ;
; bloco_operacional:Bloco_OP|mux:m|mo[15]                                                ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|mo[14]                                                ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|mo[13]                                                ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|mo[12]                                                ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|mo[11]                                                ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|mo[10]                                                ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|mo[9]                                                 ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|mo[8]                                                 ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|mo[7]                                                 ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|mo[6]                                                 ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|mo[5]                                                 ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|mo[4]                                                 ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|mo[3]                                                 ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|mo[2]                                                 ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|mo[1]                                                 ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|mo[0]                                                 ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|process_0~1                                           ; 17      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|IR_ld                                   ; 17      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_w_addr[3]                            ; 17      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_w_addr[2]                            ; 17      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_w_addr[1]                            ; 17      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_w_addr[0]                            ; 17      ;
; bloco_operacional:Bloco_OP|mux:m|mo[1]~38                                              ; 16      ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~468                                          ; 16      ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~466                                          ; 16      ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~464                                          ; 16      ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~462                                          ; 16      ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~460                                          ; 16      ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~458                                          ; 16      ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~456                                          ; 16      ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~454                                          ; 16      ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~452                                          ; 16      ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~450                                          ; 16      ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~448                                          ; 16      ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~446                                          ; 16      ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~444                                          ; 16      ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~442                                          ; 16      ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~440                                          ; 16      ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~438                                          ; 16      ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[4]~18                        ; 16      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado.subtrair                         ; 16      ;
; rst_principal~input                                                                    ; 14      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s0~en                                ; 12      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s0~reg0                              ; 12      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado.somar                            ; 12      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|alu_s0~1                                ; 10      ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|alu_s1~1                                ; 9       ;
; bloco_operacional:Bloco_OP|mux:m|process_0~0                                           ; 9       ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[14]                              ; 9       ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[13]                              ; 9       ;
; ~GND                                                                                   ; 8       ;
; bloco_operacional:Bloco_OP|mux:m|mo[8]~74                                              ; 8       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s1~1                                 ; 8       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_addr[0]~0                             ; 8       ;
; data_i:Memoria_Instruncao|Mux15~3                                                      ; 7       ;
; data_i:Memoria_Instruncao|Mux15~2                                                      ; 7       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado.busca                            ; 7       ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[12]                              ; 7       ;
; data_i:Memoria_Instruncao|Mux13~9                                                      ; 6       ;
; data_i:Memoria_Instruncao|Mux13~4                                                      ; 6       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado.carregar                         ; 6       ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[7]                               ; 5       ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[6]                               ; 5       ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[5]                               ; 5       ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[4]                               ; 5       ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[3]                               ; 5       ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[2]                               ; 5       ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[1]                               ; 5       ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[0]                               ; 5       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[15]                                      ; 5       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[14]                                      ; 5       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[13]                                      ; 5       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[12]                                      ; 5       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[11]                                      ; 5       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[10]                                      ; 5       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[9]                                       ; 5       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[8]                                       ; 5       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[7]                                       ; 5       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[6]                                       ; 5       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[5]                                       ; 5       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[4]                                       ; 5       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[3]                                       ; 5       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[2]                                       ; 5       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[1]                                       ; 5       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[0]                                       ; 5       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rp_addr[0]~4                         ; 4       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s1~en                                ; 4       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s1~reg0                              ; 4       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rq_addr[0]~0                         ; 4       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_w_addr[0]~0                          ; 4       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_wr                                    ; 4       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado.carregar_constante               ; 4       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|WideOr5~0                               ; 4       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado.armazenar                        ; 4       ;
; clk~input                                                                              ; 3       ;
; data_i:Memoria_Instruncao|data[14]                                                     ; 3       ;
; data_i:Memoria_Instruncao|data[13]                                                     ; 3       ;
; data_i:Memoria_Instruncao|data[12]                                                     ; 3       ;
; data_i:Memoria_Instruncao|data[11]                                                     ; 3       ;
; data_i:Memoria_Instruncao|data[10]                                                     ; 3       ;
; data_i:Memoria_Instruncao|data[9]                                                      ; 3       ;
; data_i:Memoria_Instruncao|data[8]                                                      ; 3       ;
; data_i:Memoria_Instruncao|data[7]                                                      ; 3       ;
; data_i:Memoria_Instruncao|data[6]                                                      ; 3       ;
; data_i:Memoria_Instruncao|data[5]                                                      ; 3       ;
; data_i:Memoria_Instruncao|data[4]                                                      ; 3       ;
; data_i:Memoria_Instruncao|data[3]                                                      ; 3       ;
; data_i:Memoria_Instruncao|data[2]                                                      ; 3       ;
; data_i:Memoria_Instruncao|data[1]                                                      ; 3       ;
; data_i:Memoria_Instruncao|data[0]                                                      ; 3       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|alu_s0~en                               ; 3       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|alu_s0~reg0                             ; 3       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector12~1                            ; 3       ;
; data_i:Memoria_Instruncao|Mux9~0                                                       ; 3       ;
; data_i:Memoria_Instruncao|Mux15~6                                                      ; 3       ;
; bloco_operacional:Bloco_OP|RF_Rp:Porta_nor|o~4                                         ; 3       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_rd                                    ; 3       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|PC_ld                                   ; 3       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado.inicio                           ; 3       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado.saltar_se_zero                   ; 3       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado.saltar                           ; 3       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[15]                          ; 3       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[14]                          ; 3       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[13]                          ; 3       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[12]                          ; 3       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[11]                          ; 3       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[10]                          ; 3       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[9]                           ; 3       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[8]                           ; 3       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[7]                           ; 3       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|WideOr11~0                              ; 2       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|WideOr5                                 ; 2       ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[11]                              ; 2       ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[10]                              ; 2       ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[9]                               ; 2       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector5~0                             ; 2       ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[8]                               ; 2       ;
; data_i:Memoria_Instruncao|Mux3~2                                                       ; 2       ;
; data_i:Memoria_Instruncao|Mux10~1                                                      ; 2       ;
; data_i:Memoria_Instruncao|Mux8~0                                                       ; 2       ;
; data_i:Memoria_Instruncao|Mux13~6                                                      ; 2       ;
; data_i:Memoria_Instruncao|Mux15~1                                                      ; 2       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~436                                          ; 2       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~426                                          ; 2       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~416                                          ; 2       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~406                                          ; 2       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~396                                          ; 2       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~386                                          ; 2       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~376                                          ; 2       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~366                                          ; 2       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~356                                          ; 2       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~346                                          ; 2       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~336                                          ; 2       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~326                                          ; 2       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~316                                          ; 2       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~306                                          ; 2       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~296                                          ; 2       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~286                                          ; 2       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|WideOr4~0                               ; 2       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_addr[7]                               ; 2       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_addr[6]                               ; 2       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_addr[5]                               ; 2       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_addr[4]                               ; 2       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_addr[3]                               ; 2       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_addr[2]                               ; 2       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_addr[1]                               ; 2       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_addr[0]                               ; 2       ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a1  ; 2       ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a2  ; 2       ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a3  ; 2       ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a4  ; 2       ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a5  ; 2       ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a6  ; 2       ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a7  ; 2       ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a8  ; 2       ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a9  ; 2       ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a10 ; 2       ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a11 ; 2       ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a12 ; 2       ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a13 ; 2       ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a14 ; 2       ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a15 ; 2       ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a0  ; 2       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado.inicio~feeder                    ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|alu_s0~2                                ; 1       ;
; data_i:Memoria_Instruncao|Mux11~4                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux11~3                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux3~5                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux3~4                                                       ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[15]~81                                             ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[14]~80                                             ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[13]~79                                             ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[12]~78                                             ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[11]~77                                             ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[10]~76                                             ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[9]~75                                              ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[8]~73                                              ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[1]~72                                              ; 1       ;
; data_i:Memoria_Instruncao|Mux2~5                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux13~8                                                      ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[15]~71                                             ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~47                                              ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[15]                                      ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[15]~70                                             ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[14]~69                                             ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~44                                              ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[14]                                      ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[14]~68                                             ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[13]~67                                             ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~41                                              ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[13]                                      ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[13]~66                                             ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[12]~65                                             ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~38                                              ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[12]                                      ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[12]~64                                             ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[11]~63                                             ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~35                                              ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[11]                                      ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[11]~62                                             ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[10]~61                                             ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~32                                              ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[10]                                      ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[10]~60                                             ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[9]~59                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~29                                              ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[9]                                       ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[9]~58                                              ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[8]~57                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~26                                              ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[8]                                       ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[8]~56                                              ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[7]~55                                              ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[7]~54                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~23                                              ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[7]                                       ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[6]~53                                              ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[6]~52                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~20                                              ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[6]                                       ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[5]~51                                              ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[5]~50                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~17                                              ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[5]                                       ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[4]~49                                              ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[4]~48                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~14                                              ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[4]                                       ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[3]~47                                              ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[3]~46                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~11                                              ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[3]                                       ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[2]~45                                              ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[2]~44                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~8                                               ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[2]                                       ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[1]~43                                              ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[1]~42                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~5                                               ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[1]                                       ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[0]~40                                              ; 1       ;
; bloco_operacional:Bloco_OP|mux:m|mo[0]~39                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~0                                               ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[0]                                       ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|WideOr4~1                               ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~467                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~465                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~463                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~461                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~459                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~457                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~455                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~453                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~451                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~449                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~447                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~445                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~443                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~441                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~439                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~437                                          ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector9~0                             ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector7~0                             ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector5~1                             ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector4~0                             ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector6~0                             ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector8~0                             ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector1~0                             ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector0~0                             ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector2~0                             ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector13~0                            ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector14~0                            ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector15~0                            ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector16~0                            ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado~29                               ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado~28                               ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado~27                               ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector12~0                            ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado~26                               ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado~25                               ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado~24                               ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector10~0                            ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|Selector11~0                            ; 1       ;
; data_i:Memoria_Instruncao|Mux1~3                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux1~2                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux1~1                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux1~0                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux2~4                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux2~3                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux2~2                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux3~3                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux3~1                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux15~9                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux3~0                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux4~6                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux4~5                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux4~4                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux4~3                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux4~2                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux4~1                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux4~0                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux5~3                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux5~2                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux5~1                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux5~0                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux6~5                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux6~4                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux6~3                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux6~2                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux6~1                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux6~0                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux7~3                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux7~2                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux7~1                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux7~0                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux8~2                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux8~1                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux9~4                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux9~3                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux9~2                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux9~1                                                       ; 1       ;
; data_i:Memoria_Instruncao|Mux10~5                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux10~4                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux10~3                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux10~2                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux10~0                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux11~2                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux11~1                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux11~0                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux12~2                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux12~1                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux12~0                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux13~7                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux13~5                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux14~4                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux14~3                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux14~2                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux14~1                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux14~0                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux15~8                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux15~7                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux15~5                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux15~4                                                      ; 1       ;
; data_i:Memoria_Instruncao|Mux15~0                                                      ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~435                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~276                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~434                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~84                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~212                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~148                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~433                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~432                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~228                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~431                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~36                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~100                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~164                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~430                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~260                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~429                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~68                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~132                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~196                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~428                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~244                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~427                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~52                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~180                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~116                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~425                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~275                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~424                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~227                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~243                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~259                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~423                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~422                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~83                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~421                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~35                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~67                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~51                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~420                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~211                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~419                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~163                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~195                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~179                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~418                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~147                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~417                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~99                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~115                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~131                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~415                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~274                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~414                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~82                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~146                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~210                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~413                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~412                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~226                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~411                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~34                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~162                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~98                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~410                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~242                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~409                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~50                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~114                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~178                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~408                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~258                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~407                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~66                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~194                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~130                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~405                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~273                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~404                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~225                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~257                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~241                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~403                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~402                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~81                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~401                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~33                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~49                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~65                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~400                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~145                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~399                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~97                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~129                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~113                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~398                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~209                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~397                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~161                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~177                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~193                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~395                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~272                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~394                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~80                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~208                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~144                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~393                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~392                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~224                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~391                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~32                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~96                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~160                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~390                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~256                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~389                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~64                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~128                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~192                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~388                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~240                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~387                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~48                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~176                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~112                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~385                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~271                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~384                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~223                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~239                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~255                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~383                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~382                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~79                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~381                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~31                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~63                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~47                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~380                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~207                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~379                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~159                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~191                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~175                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~378                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~143                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~377                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~95                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~111                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~127                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~375                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~270                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~374                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~78                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~142                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~206                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~373                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~372                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~222                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~371                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~30                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~158                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~94                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~370                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~238                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~369                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~46                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~110                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~174                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~368                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~254                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~367                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~62                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~190                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~126                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~365                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~269                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~364                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~221                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~253                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~237                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~363                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~362                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~77                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~361                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~29                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~45                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~61                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~360                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~141                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~359                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~93                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~125                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~109                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~358                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~205                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~357                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~157                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~173                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~189                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~355                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~268                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~354                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~76                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~204                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~140                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~353                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~352                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~220                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~351                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~28                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~92                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~156                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~350                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~252                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~349                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~60                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~124                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~188                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~348                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~236                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~347                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~44                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~172                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~108                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~345                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~267                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~344                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~219                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~235                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~251                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~343                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~342                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~75                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~341                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~27                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~59                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~43                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~340                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~203                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~339                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~155                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~187                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~171                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~338                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~139                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~337                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~91                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~107                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~123                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~335                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~266                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~334                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~74                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~138                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~202                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~333                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~332                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~218                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~331                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~26                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~154                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~90                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~330                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~234                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~329                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~42                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~106                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~170                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~328                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~250                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~327                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~58                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~186                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~122                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~325                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~265                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~324                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~217                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~249                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~233                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~323                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~322                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~73                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~321                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~25                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~41                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~57                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~320                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~137                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~319                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~89                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~121                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~105                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~318                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~201                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~317                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~153                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~169                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~185                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~315                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~264                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~314                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~72                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~200                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~136                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~313                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~312                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~216                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~311                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~24                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~88                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~152                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~310                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~248                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~309                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~56                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~120                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~184                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~308                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~232                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~307                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~40                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~168                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~104                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~305                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~263                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~304                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~215                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~231                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~247                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~303                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~302                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~71                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~301                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~23                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~55                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~39                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~300                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~199                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~299                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~151                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~183                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~167                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~298                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~135                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~297                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~87                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~103                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~119                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~295                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~262                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~294                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~70                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~134                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~198                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~293                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~292                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~214                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~291                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~22                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~150                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~86                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~290                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~230                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~289                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~38                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~102                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~166                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~288                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~246                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~287                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~54                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~182                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~118                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~285                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~261                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~284                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~213                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~245                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~229                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~283                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~282                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~69                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~281                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~21                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~37                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~53                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~280                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~133                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~279                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~85                                           ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~117                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~101                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~278                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~197                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~277                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~149                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~165                                          ; 1       ;
; bloco_operacional:Bloco_OP|data_op:RF|reg~181                                          ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~47                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~44                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~41                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~38                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~35                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~32                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~29                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~26                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~23                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~20                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~17                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~14                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~11                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~8                                ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~5                                ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~2                                ; 1       ;
; bloco_operacional:Bloco_OP|RF_Rp:Porta_nor|o~3                                         ; 1       ;
; bloco_operacional:Bloco_OP|RF_Rp:Porta_nor|o~2                                         ; 1       ;
; bloco_operacional:Bloco_OP|RF_Rp:Porta_nor|o~1                                         ; 1       ;
; bloco_operacional:Bloco_OP|RF_Rp:Porta_nor|o~0                                         ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rp_addr[3]                           ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rp_addr[2]                           ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rp_addr[1]                           ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rp_addr[0]                           ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|WideOr15                                ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|WideOr16~0                              ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|WideOr17                                ; 1       ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|WideOr18                                ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~48                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~46                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~45                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~43                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~42                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~40                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~39                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~37                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~36                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~34                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~33                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~31                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~30                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~28                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~27                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~25                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~24                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~22                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~21                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~19                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~18                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~16                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~15                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~13                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~12                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~10                                              ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~9                                               ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~7                                               ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~6                                               ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~4                                               ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~3                                               ; 1       ;
; bloco_operacional:Bloco_OP|ULA:OP|Add0~2                                               ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[15]~47                       ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~45                               ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[14]~46                       ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[14]~45                       ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~43                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~42                               ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[13]~44                       ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[13]~43                       ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~40                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~39                               ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[12]~42                       ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[12]~41                       ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~37                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~36                               ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[11]~40                       ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[11]~39                       ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~34                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~33                               ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[10]~38                       ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[10]~37                       ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~31                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~30                               ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[9]~36                        ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[9]~35                        ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~28                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~27                               ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[8]~34                        ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[8]~33                        ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~25                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~24                               ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[7]~32                        ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[7]~31                        ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~22                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~21                               ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[6]~30                        ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[6]~29                        ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~19                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~18                               ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[5]~28                        ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[5]~27                        ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~16                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~15                               ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[4]~26                        ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[4]~25                        ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~13                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~12                               ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[3]~24                        ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[3]~23                        ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~10                               ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~9                                ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[2]~22                        ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[2]~21                        ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~7                                ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~6                                ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[1]~20                        ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[1]~19                        ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~4                                ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~3                                ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[0]~17                        ; 1       ;
; unidade_de_controle:Unidade_Controle|PC:count_PC|contador[0]~16                        ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~1                                ; 1       ;
; unidade_de_controle:Unidade_Controle|sum:somador|Add0~0                                ; 1       ;
+----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                         ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------+----------------+----------------------+-----------------+-----------------+
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; db/processador.ram0_data_d_c8e23a99.hdl.mif ; M9K_X22_Y22_N0 ; Don't care           ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |processador|data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000101) (5) (5) (05)    ;(0000000000000111) (7) (7) (07)   ;(0000000000001000) (10) (8) (08)   ;(0000000000000001) (1) (1) (01)   ;(0000000000000011) (3) (3) (03)   ;(0000000000000101) (5) (5) (05)   ;(0000000000000110) (6) (6) (06)   ;(0000000000000011) (3) (3) (03)   ;
;8;(0000000000001000) (10) (8) (08)    ;(0000000000000001) (1) (1) (01)   ;(0000000000001001) (11) (9) (09)   ;(0000000000000001) (1) (1) (01)   ;(0000000000000010) (2) (2) (02)   ;(0000000000000100) (4) (4) (04)   ;(0000000000000001) (1) (1) (01)   ;(0000000000000011) (3) (3) (03)   ;
;16;(0000000000000101) (5) (5) (05)    ;(0000000000000110) (6) (6) (06)   ;(0000000000001001) (11) (9) (09)   ;(0000000000000100) (4) (4) (04)   ;(0000000000000011) (3) (3) (03)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;24;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;32;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;40;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;48;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;56;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;64;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;72;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;80;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;88;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;96;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;104;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;112;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;120;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;128;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;136;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;144;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;152;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;160;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;168;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;176;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;184;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;192;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;200;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;208;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;216;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;224;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;232;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;240;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;248;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,230 / 71,559 ( 2 % ) ;
; C16 interconnects           ; 90 / 2,597 ( 3 % )     ;
; C4 interconnects            ; 766 / 46,848 ( 2 % )   ;
; Direct links                ; 116 / 71,559 ( < 1 % ) ;
; Global clocks               ; 4 / 20 ( 20 % )        ;
; Local interconnects         ; 258 / 24,624 ( 1 % )   ;
; R24 interconnects           ; 85 / 2,496 ( 3 % )     ;
; R4 interconnects            ; 992 / 62,424 ( 2 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 10.82) ; Number of LABs  (Total = 57) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 6                            ;
; 3                                           ; 3                            ;
; 4                                           ; 4                            ;
; 5                                           ; 3                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 1                            ;
; 10                                          ; 3                            ;
; 11                                          ; 0                            ;
; 12                                          ; 2                            ;
; 13                                          ; 2                            ;
; 14                                          ; 2                            ;
; 15                                          ; 3                            ;
; 16                                          ; 25                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.96) ; Number of LABs  (Total = 57) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 3                            ;
; 1 Clock                            ; 55                           ;
; 1 Clock enable                     ; 21                           ;
; 2 Clock enables                    ; 32                           ;
; 2 Clocks                           ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.21) ; Number of LABs  (Total = 57) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 3                            ;
; 3                                            ; 1                            ;
; 4                                            ; 6                            ;
; 5                                            ; 0                            ;
; 6                                            ; 3                            ;
; 7                                            ; 1                            ;
; 8                                            ; 4                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 1                            ;
; 16                                           ; 0                            ;
; 17                                           ; 4                            ;
; 18                                           ; 2                            ;
; 19                                           ; 3                            ;
; 20                                           ; 2                            ;
; 21                                           ; 2                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 3                            ;
; 25                                           ; 3                            ;
; 26                                           ; 2                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 3                            ;
; 30                                           ; 3                            ;
; 31                                           ; 1                            ;
; 32                                           ; 4                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.25) ; Number of LABs  (Total = 57) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 4                            ;
; 2                                               ; 7                            ;
; 3                                               ; 3                            ;
; 4                                               ; 5                            ;
; 5                                               ; 3                            ;
; 6                                               ; 2                            ;
; 7                                               ; 3                            ;
; 8                                               ; 3                            ;
; 9                                               ; 1                            ;
; 10                                              ; 4                            ;
; 11                                              ; 4                            ;
; 12                                              ; 5                            ;
; 13                                              ; 3                            ;
; 14                                              ; 4                            ;
; 15                                              ; 1                            ;
; 16                                              ; 2                            ;
; 17                                              ; 1                            ;
; 18                                              ; 0                            ;
; 19                                              ; 1                            ;
; 20                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 17.21) ; Number of LABs  (Total = 57) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 2                            ;
; 5                                            ; 3                            ;
; 6                                            ; 3                            ;
; 7                                            ; 2                            ;
; 8                                            ; 2                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 3                            ;
; 12                                           ; 4                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 2                            ;
; 17                                           ; 2                            ;
; 18                                           ; 2                            ;
; 19                                           ; 2                            ;
; 20                                           ; 2                            ;
; 21                                           ; 1                            ;
; 22                                           ; 5                            ;
; 23                                           ; 0                            ;
; 24                                           ; 4                            ;
; 25                                           ; 0                            ;
; 26                                           ; 4                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 2                            ;
; 30                                           ; 2                            ;
; 31                                           ; 2                            ;
; 32                                           ; 0                            ;
; 33                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules            ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass           ; 0            ; 0            ; 0            ; 0            ; 0            ; 116       ; 0            ; 0            ; 116       ; 116       ; 0            ; 114          ; 0            ; 0            ; 6            ; 0            ; 114          ; 6            ; 0            ; 0            ; 0            ; 114          ; 0            ; 0            ; 0            ; 0            ; 0            ; 116       ; 0            ; 0            ;
; Total Unchecked      ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable   ; 116          ; 116          ; 116          ; 116          ; 116          ; 0         ; 116          ; 116          ; 0         ; 0         ; 116          ; 2            ; 116          ; 116          ; 110          ; 116          ; 2            ; 110          ; 116          ; 116          ; 116          ; 2            ; 116          ; 116          ; 116          ; 116          ; 116          ; 0         ; 116          ; 116          ;
; Total Fail           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; nibble_IR_msb_out[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nibble_IR_msb_out[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nibble_IR_msb_out[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nibble_IR_msb_out[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_z[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_z[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_z[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_z[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_z[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_z[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_z[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_z[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_z[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_z[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_z[10]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_z[11]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_z[12]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_z[13]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_z[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_z[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_data_z[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_data_z[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_data_z[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_data_z[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_data_z[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_data_z[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_data_z[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_data_z[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_data_z[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_data_z[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_data_z[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_data_z[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_data_z[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_data_z[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_data_z[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W_data_z[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_data_z[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_data_z[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_data_z[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_data_z[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_data_z[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_data_z[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_data_z[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_data_z[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_data_z[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_data_z[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_data_z[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_data_z[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_data_z[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_data_z[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_data_z[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R_data_z[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_I_z[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_I_z[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_I_z[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_I_z[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_I_z[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_I_z[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_I_z[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_I_z[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_I_z[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_I_z[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_I_z[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_I_z[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_I_z[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_I_z[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_I_z[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_I_z[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D_addr_z[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D_addr_z[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D_addr_z[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D_addr_z[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D_addr_z[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D_addr_z[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D_addr_z[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D_addr_z[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_W_data_z[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_W_data_z[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_W_data_z[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_W_data_z[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_W_data_z[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_W_data_z[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_W_data_z[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_W_data_z[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; saida_p[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; saida_p[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; saida_p[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; saida_p[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_W_addr_z[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_W_addr_z[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_W_addr_z[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_W_addr_z[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_Rp_addr_z[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_Rp_addr_z[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_Rp_addr_z[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_Rp_addr_z[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_Rq_addr_z[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_Rq_addr_z[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_Rq_addr_z[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_Rq_addr_z[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_up_z              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_clr_z             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_ld_z              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D_rd_z               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D_wr_z               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I_rd_z               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_s1_z              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_s0_z              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_W_wr_z            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_Rp_rd_z           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_Rq_rd_z           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RF_Rp_zero_z         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alu_s0_z             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; alu_s1_z             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_principal        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                 ;
+-----------------+---------------------------------------------------------+-------------------+
; Source Clock(s) ; Destination Clock(s)                                    ; Delay Added in ns ;
+-----------------+---------------------------------------------------------+-------------------+
; clk             ; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s0~en ; 25.0              ;
; clk             ; clk                                                     ; 18.7              ;
+-----------------+---------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------------+
; Source Register                                                                                           ; Destination Register                                 ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------------+
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|IR_ld                                                      ; unidade_de_controle:Unidade_Controle|FSM:FSM_c|IR_ld ; 2.105             ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|alu_s1~reg0                                                ; bloco_operacional:Bloco_OP|mux:m|mo[6]               ; 1.097             ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|alu_s1~en                                                  ; bloco_operacional:Bloco_OP|mux:m|mo[6]               ; 1.097             ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|alu_s0~reg0                                                ; bloco_operacional:Bloco_OP|mux:m|mo[6]               ; 1.097             ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|alu_s0~en                                                  ; bloco_operacional:Bloco_OP|mux:m|mo[6]               ; 1.097             ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s1~en                                                   ; bloco_operacional:Bloco_OP|mux:m|mo[6]               ; 1.097             ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s0~en                                                   ; bloco_operacional:Bloco_OP|mux:m|mo[6]               ; 1.097             ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s1~reg0                                                 ; bloco_operacional:Bloco_OP|mux:m|mo[6]               ; 1.097             ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s0~reg0                                                 ; bloco_operacional:Bloco_OP|mux:m|mo[6]               ; 1.097             ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado.busca                                               ; unidade_de_controle:Unidade_Controle|FSM:FSM_c|IR_ld ; 1.052             ;
; unidade_de_controle:Unidade_Controle|FSM:FSM_c|estado.decodificacao                                       ; unidade_de_controle:Unidade_Controle|FSM:FSM_c|IR_ld ; 1.052             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[5]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[5]               ; 0.518             ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[5]                                                  ; bloco_operacional:Bloco_OP|mux:m|mo[5]               ; 0.518             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[6]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[6]               ; 0.518             ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[6]                                                  ; bloco_operacional:Bloco_OP|mux:m|mo[6]               ; 0.518             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[14]                                                         ; bloco_operacional:Bloco_OP|mux:m|mo[14]              ; 0.394             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[11]                                                         ; bloco_operacional:Bloco_OP|mux:m|mo[11]              ; 0.390             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[0]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[0]               ; 0.387             ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[0]                                                  ; bloco_operacional:Bloco_OP|mux:m|mo[0]               ; 0.387             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[13]                                                         ; bloco_operacional:Bloco_OP|mux:m|mo[13]              ; 0.383             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[1]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[1]               ; 0.377             ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[1]                                                  ; bloco_operacional:Bloco_OP|mux:m|mo[1]               ; 0.377             ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a14~portb_address_reg0 ; bloco_operacional:Bloco_OP|mux:m|mo[14]              ; 0.371             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[2]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[2]               ; 0.369             ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[2]                                                  ; bloco_operacional:Bloco_OP|mux:m|mo[2]               ; 0.369             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[8]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[8]               ; 0.365             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[3]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[3]               ; 0.365             ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[3]                                                  ; bloco_operacional:Bloco_OP|mux:m|mo[3]               ; 0.365             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[4]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[4]               ; 0.362             ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[4]                                                  ; bloco_operacional:Bloco_OP|mux:m|mo[4]               ; 0.362             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[9]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[9]               ; 0.355             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[12]                                                         ; bloco_operacional:Bloco_OP|mux:m|mo[12]              ; 0.349             ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a11~portb_address_reg0 ; bloco_operacional:Bloco_OP|mux:m|mo[11]              ; 0.333             ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a8~portb_address_reg0  ; bloco_operacional:Bloco_OP|mux:m|mo[8]               ; 0.325             ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a13~portb_address_reg0 ; bloco_operacional:Bloco_OP|mux:m|mo[13]              ; 0.305             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[5]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[5]               ; 0.217             ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a5~portb_address_reg0  ; bloco_operacional:Bloco_OP|mux:m|mo[5]               ; 0.217             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[4]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[5]               ; 0.217             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[3]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[5]               ; 0.217             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[2]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[5]               ; 0.217             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[1]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[5]               ; 0.217             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[0]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[5]               ; 0.217             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[6]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[6]               ; 0.214             ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a6~portb_address_reg0  ; bloco_operacional:Bloco_OP|mux:m|mo[6]               ; 0.214             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[10]                                                         ; bloco_operacional:Bloco_OP|mux:m|mo[10]              ; 0.213             ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a0~portb_address_reg0  ; bloco_operacional:Bloco_OP|mux:m|mo[0]               ; 0.203             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[7]                                                          ; bloco_operacional:Bloco_OP|data_op:RF|reg~108        ; 0.199             ;
; unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[7]                                                  ; bloco_operacional:Bloco_OP|data_op:RF|reg~108        ; 0.199             ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a1~portb_address_reg0  ; bloco_operacional:Bloco_OP|mux:m|mo[1]               ; 0.198             ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a2~portb_address_reg0  ; bloco_operacional:Bloco_OP|mux:m|mo[2]               ; 0.170             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[14]                                                         ; bloco_operacional:Bloco_OP|mux:m|mo[14]              ; 0.162             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[13]                                                         ; bloco_operacional:Bloco_OP|mux:m|mo[14]              ; 0.162             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[12]                                                         ; bloco_operacional:Bloco_OP|mux:m|mo[14]              ; 0.162             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[11]                                                         ; bloco_operacional:Bloco_OP|mux:m|mo[14]              ; 0.162             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[10]                                                         ; bloco_operacional:Bloco_OP|mux:m|mo[14]              ; 0.162             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[9]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[14]              ; 0.162             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[8]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[14]              ; 0.162             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rq_data[7]                                                          ; bloco_operacional:Bloco_OP|mux:m|mo[14]              ; 0.162             ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a3~portb_address_reg0  ; bloco_operacional:Bloco_OP|mux:m|mo[3]               ; 0.160             ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a4~portb_address_reg0  ; bloco_operacional:Bloco_OP|mux:m|mo[4]               ; 0.155             ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a9~portb_address_reg0  ; bloco_operacional:Bloco_OP|mux:m|mo[9]               ; 0.143             ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a15~portb_address_reg0 ; bloco_operacional:Bloco_OP|mux:m|mo[15]              ; 0.128             ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a12~portb_address_reg0 ; bloco_operacional:Bloco_OP|mux:m|mo[12]              ; 0.125             ;
; bloco_operacional:Bloco_OP|data_op:RF|Rp_data[15]                                                         ; bloco_operacional:Bloco_OP|mux:m|mo[15]              ; 0.106             ;
; data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_dqi1:auto_generated|ram_block1a7~portb_address_reg0  ; bloco_operacional:Bloco_OP|data_op:RF|reg~108        ; 0.105             ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------------+
Note: This table only shows the top 65 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE22F17C6 for design "processador"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 116 pins of 116 total pins
    Info (169086): Pin nibble_IR_msb_out[0] not assigned to an exact location on the device
    Info (169086): Pin nibble_IR_msb_out[1] not assigned to an exact location on the device
    Info (169086): Pin nibble_IR_msb_out[2] not assigned to an exact location on the device
    Info (169086): Pin nibble_IR_msb_out[3] not assigned to an exact location on the device
    Info (169086): Pin addr_z[0] not assigned to an exact location on the device
    Info (169086): Pin addr_z[1] not assigned to an exact location on the device
    Info (169086): Pin addr_z[2] not assigned to an exact location on the device
    Info (169086): Pin addr_z[3] not assigned to an exact location on the device
    Info (169086): Pin addr_z[4] not assigned to an exact location on the device
    Info (169086): Pin addr_z[5] not assigned to an exact location on the device
    Info (169086): Pin addr_z[6] not assigned to an exact location on the device
    Info (169086): Pin addr_z[7] not assigned to an exact location on the device
    Info (169086): Pin addr_z[8] not assigned to an exact location on the device
    Info (169086): Pin addr_z[9] not assigned to an exact location on the device
    Info (169086): Pin addr_z[10] not assigned to an exact location on the device
    Info (169086): Pin addr_z[11] not assigned to an exact location on the device
    Info (169086): Pin addr_z[12] not assigned to an exact location on the device
    Info (169086): Pin addr_z[13] not assigned to an exact location on the device
    Info (169086): Pin addr_z[14] not assigned to an exact location on the device
    Info (169086): Pin addr_z[15] not assigned to an exact location on the device
    Info (169086): Pin W_data_z[0] not assigned to an exact location on the device
    Info (169086): Pin W_data_z[1] not assigned to an exact location on the device
    Info (169086): Pin W_data_z[2] not assigned to an exact location on the device
    Info (169086): Pin W_data_z[3] not assigned to an exact location on the device
    Info (169086): Pin W_data_z[4] not assigned to an exact location on the device
    Info (169086): Pin W_data_z[5] not assigned to an exact location on the device
    Info (169086): Pin W_data_z[6] not assigned to an exact location on the device
    Info (169086): Pin W_data_z[7] not assigned to an exact location on the device
    Info (169086): Pin W_data_z[8] not assigned to an exact location on the device
    Info (169086): Pin W_data_z[9] not assigned to an exact location on the device
    Info (169086): Pin W_data_z[10] not assigned to an exact location on the device
    Info (169086): Pin W_data_z[11] not assigned to an exact location on the device
    Info (169086): Pin W_data_z[12] not assigned to an exact location on the device
    Info (169086): Pin W_data_z[13] not assigned to an exact location on the device
    Info (169086): Pin W_data_z[14] not assigned to an exact location on the device
    Info (169086): Pin W_data_z[15] not assigned to an exact location on the device
    Info (169086): Pin R_data_z[0] not assigned to an exact location on the device
    Info (169086): Pin R_data_z[1] not assigned to an exact location on the device
    Info (169086): Pin R_data_z[2] not assigned to an exact location on the device
    Info (169086): Pin R_data_z[3] not assigned to an exact location on the device
    Info (169086): Pin R_data_z[4] not assigned to an exact location on the device
    Info (169086): Pin R_data_z[5] not assigned to an exact location on the device
    Info (169086): Pin R_data_z[6] not assigned to an exact location on the device
    Info (169086): Pin R_data_z[7] not assigned to an exact location on the device
    Info (169086): Pin R_data_z[8] not assigned to an exact location on the device
    Info (169086): Pin R_data_z[9] not assigned to an exact location on the device
    Info (169086): Pin R_data_z[10] not assigned to an exact location on the device
    Info (169086): Pin R_data_z[11] not assigned to an exact location on the device
    Info (169086): Pin R_data_z[12] not assigned to an exact location on the device
    Info (169086): Pin R_data_z[13] not assigned to an exact location on the device
    Info (169086): Pin R_data_z[14] not assigned to an exact location on the device
    Info (169086): Pin R_data_z[15] not assigned to an exact location on the device
    Info (169086): Pin data_I_z[0] not assigned to an exact location on the device
    Info (169086): Pin data_I_z[1] not assigned to an exact location on the device
    Info (169086): Pin data_I_z[2] not assigned to an exact location on the device
    Info (169086): Pin data_I_z[3] not assigned to an exact location on the device
    Info (169086): Pin data_I_z[4] not assigned to an exact location on the device
    Info (169086): Pin data_I_z[5] not assigned to an exact location on the device
    Info (169086): Pin data_I_z[6] not assigned to an exact location on the device
    Info (169086): Pin data_I_z[7] not assigned to an exact location on the device
    Info (169086): Pin data_I_z[8] not assigned to an exact location on the device
    Info (169086): Pin data_I_z[9] not assigned to an exact location on the device
    Info (169086): Pin data_I_z[10] not assigned to an exact location on the device
    Info (169086): Pin data_I_z[11] not assigned to an exact location on the device
    Info (169086): Pin data_I_z[12] not assigned to an exact location on the device
    Info (169086): Pin data_I_z[13] not assigned to an exact location on the device
    Info (169086): Pin data_I_z[14] not assigned to an exact location on the device
    Info (169086): Pin data_I_z[15] not assigned to an exact location on the device
    Info (169086): Pin D_addr_z[0] not assigned to an exact location on the device
    Info (169086): Pin D_addr_z[1] not assigned to an exact location on the device
    Info (169086): Pin D_addr_z[2] not assigned to an exact location on the device
    Info (169086): Pin D_addr_z[3] not assigned to an exact location on the device
    Info (169086): Pin D_addr_z[4] not assigned to an exact location on the device
    Info (169086): Pin D_addr_z[5] not assigned to an exact location on the device
    Info (169086): Pin D_addr_z[6] not assigned to an exact location on the device
    Info (169086): Pin D_addr_z[7] not assigned to an exact location on the device
    Info (169086): Pin RF_W_data_z[0] not assigned to an exact location on the device
    Info (169086): Pin RF_W_data_z[1] not assigned to an exact location on the device
    Info (169086): Pin RF_W_data_z[2] not assigned to an exact location on the device
    Info (169086): Pin RF_W_data_z[3] not assigned to an exact location on the device
    Info (169086): Pin RF_W_data_z[4] not assigned to an exact location on the device
    Info (169086): Pin RF_W_data_z[5] not assigned to an exact location on the device
    Info (169086): Pin RF_W_data_z[6] not assigned to an exact location on the device
    Info (169086): Pin RF_W_data_z[7] not assigned to an exact location on the device
    Info (169086): Pin saida_p[0] not assigned to an exact location on the device
    Info (169086): Pin saida_p[1] not assigned to an exact location on the device
    Info (169086): Pin saida_p[2] not assigned to an exact location on the device
    Info (169086): Pin saida_p[3] not assigned to an exact location on the device
    Info (169086): Pin RF_W_addr_z[0] not assigned to an exact location on the device
    Info (169086): Pin RF_W_addr_z[1] not assigned to an exact location on the device
    Info (169086): Pin RF_W_addr_z[2] not assigned to an exact location on the device
    Info (169086): Pin RF_W_addr_z[3] not assigned to an exact location on the device
    Info (169086): Pin RF_Rp_addr_z[0] not assigned to an exact location on the device
    Info (169086): Pin RF_Rp_addr_z[1] not assigned to an exact location on the device
    Info (169086): Pin RF_Rp_addr_z[2] not assigned to an exact location on the device
    Info (169086): Pin RF_Rp_addr_z[3] not assigned to an exact location on the device
    Info (169086): Pin RF_Rq_addr_z[0] not assigned to an exact location on the device
    Info (169086): Pin RF_Rq_addr_z[1] not assigned to an exact location on the device
    Info (169086): Pin RF_Rq_addr_z[2] not assigned to an exact location on the device
    Info (169086): Pin RF_Rq_addr_z[3] not assigned to an exact location on the device
    Info (169086): Pin PC_up_z not assigned to an exact location on the device
    Info (169086): Pin PC_clr_z not assigned to an exact location on the device
    Info (169086): Pin PC_ld_z not assigned to an exact location on the device
    Info (169086): Pin D_rd_z not assigned to an exact location on the device
    Info (169086): Pin D_wr_z not assigned to an exact location on the device
    Info (169086): Pin I_rd_z not assigned to an exact location on the device
    Info (169086): Pin RF_s1_z not assigned to an exact location on the device
    Info (169086): Pin RF_s0_z not assigned to an exact location on the device
    Info (169086): Pin RF_W_wr_z not assigned to an exact location on the device
    Info (169086): Pin RF_Rp_rd_z not assigned to an exact location on the device
    Info (169086): Pin RF_Rq_rd_z not assigned to an exact location on the device
    Info (169086): Pin RF_Rp_zero_z not assigned to an exact location on the device
    Info (169086): Pin alu_s0_z not assigned to an exact location on the device
    Info (169086): Pin alu_s1_z not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin rst_principal not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s1~reg0
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s1~en
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_s0~reg0
Info (176353): Automatically promoted node bloco_operacional:Bloco_OP|mux:m|mo[15]~41 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node unidade_de_controle:Unidade_Controle|FSM:FSM_c|IR_ld 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[0]
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[1]
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[2]
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[3]
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[4]
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[5]
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[6]
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[7]
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[12]
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|ir:reg_ir|IR_out[13]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node rst_principal~input (placed in PIN M2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|FSM:FSM_c|PC_inc
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|FSM:FSM_c|PC_clr
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|FSM:FSM_c|PC_ld
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_rd
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_wr
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|FSM:FSM_c|IR_ld
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_W_wr
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rp_rd
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|FSM:FSM_c|RF_Rq_rd
        Info (176357): Destination node unidade_de_controle:Unidade_Controle|FSM:FSM_c|D_addr[0]~0
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 114 (unused VREF, 2.5V VCCIO, 0 input, 114 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.70 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/Users/UFERSA/Desktop/PROCESSADOR/PROCESSADOR/PROCESSADOR/output_files/processador.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 719 megabytes
    Info: Processing ended: Tue Apr 05 17:12:08 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/UFERSA/Desktop/PROCESSADOR/PROCESSADOR/PROCESSADOR/output_files/processador.fit.smsg.


