<!DOCTYPE html>

<html lang="en" data-content_root="./">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Architecture &#8212; Zuspec Backend HDLSim  documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=5ecbeea2" />
    <link rel="stylesheet" type="text/css" href="_static/basic.css?v=b08954a9" />
    <link rel="stylesheet" type="text/css" href="_static/alabaster.css?v=27fed22d" />
    <script src="_static/documentation_options.js?v=5929fcd5"></script>
    <script src="_static/doctools.js?v=9bcbadda"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Quick Start" href="quickstart.html" />
    <link rel="prev" title="Overview" href="overview.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  

  
  

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="architecture">
<h1>Architecture<a class="headerlink" href="#architecture" title="Link to this heading">¶</a></h1>
<section id="system-architecture">
<h2>System Architecture<a class="headerlink" href="#system-architecture" title="Link to this heading">¶</a></h2>
<p>The Zuspec HDLSim backend implements a dual-domain architecture that partitions
verification logic between SystemVerilog (for hardware simulation) and Python
(for test orchestration).</p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>┌─────────────────────────────────────────────────────────┐
│ Python Domain (pytest via PyHDL-IF)                     │
├─────────────────────────────────────────────────────────┤
│  • Test Orchestration                                   │
│  • Top-level Component                                  │
│  • Python-only Components                               │
│  • Test Sequences &amp; Scenarios                           │
└────────────────┬────────────────────────────────────────┘
                 │ PyHDL-IF Bridge
                 │ (TLM/API calls)
┌────────────────┴────────────────────────────────────────┐
│ SystemVerilog Domain (HDL Simulator)                    │
├─────────────────────────────────────────────────────────┤
│  • Generated Testbench Module                           │
│  • Generated Transactors (XtorComponent)                │
│  • Extern Components (existing HDL)                     │
│  • Signal-level Connectivity                            │
│  • DUT (Design Under Test)                              │
└─────────────────────────────────────────────────────────┘
</pre></div>
</div>
</section>
<section id="component-classification">
<h2>Component Classification<a class="headerlink" href="#component-classification" title="Link to this heading">¶</a></h2>
<p>The backend classifies components into three categories that determine their
implementation domain:</p>
<section id="extern-components">
<h3>Extern Components<a class="headerlink" href="#extern-components" title="Link to this heading">¶</a></h3>
<p><strong>Purpose</strong>: Wrap existing SystemVerilog modules for use in Zuspec testbenches</p>
<p><strong>Implementation</strong>: SystemVerilog only (pre-existing or provided by user)</p>
<dl class="simple">
<dt><strong>Characteristics</strong>:</dt><dd><ul class="simple">
<li><p>Inherit from <code class="docutils literal notranslate"><span class="pre">Extern</span></code> protocol</p></li>
<li><p>Reference existing HDL modules</p></li>
<li><p>Provide SystemVerilog source filesets via <code class="docutils literal notranslate"><span class="pre">&#64;annotation_fileset</span></code></p></li>
<li><p>Connect to other SV components via signals/interfaces</p></li>
</ul>
</dd>
</dl>
<p><strong>Example</strong>:</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="nd">@zdc</span><span class="o">.</span><span class="n">dataclass</span>
<span class="k">class</span><span class="w"> </span><span class="nc">DutWrapper</span><span class="p">(</span><span class="n">zdc</span><span class="o">.</span><span class="n">Component</span><span class="p">,</span> <span class="n">Extern</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;Wrapper for existing DUT module.&quot;&quot;&quot;</span>

    <span class="nd">@annotation_fileset</span><span class="p">(</span><span class="n">sources</span><span class="o">=</span><span class="p">[</span><span class="s2">&quot;dut.sv&quot;</span><span class="p">])</span>
    <span class="k">def</span><span class="w"> </span><span class="nf">__post_init__</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="k">pass</span>
</pre></div>
</div>
</section>
<section id="xtorcomponent-transactors">
<h3>XtorComponent Transactors<a class="headerlink" href="#xtorcomponent-transactors" title="Link to this heading">¶</a></h3>
<p><strong>Purpose</strong>: Define transactors that generate both SystemVerilog and Python APIs</p>
<p><strong>Implementation</strong>: SystemVerilog (generated) + Python proxy (runtime)</p>
<dl class="simple">
<dt><strong>Characteristics</strong>:</dt><dd><ul class="simple">
<li><p>Inherit from <code class="docutils literal notranslate"><span class="pre">XtorComponent[Protocol]</span></code></p></li>
<li><p>Protocol defines the transaction API</p></li>
<li><p>SV code generated by zuspec-be-sv</p></li>
<li><p>Python API wrapper generated via PyHDL-IF</p></li>
<li><p>Connect via <code class="docutils literal notranslate"><span class="pre">xtor_if</span></code> interface</p></li>
</ul>
</dd>
</dl>
<p><strong>Example</strong>:</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="nd">@zdc</span><span class="o">.</span><span class="n">dataclass</span>
<span class="k">class</span><span class="w"> </span><span class="nc">ClkGenXtor</span><span class="p">(</span><span class="n">XtorComponent</span><span class="p">[</span><span class="n">ClkGenIf</span><span class="p">]):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;Clock generator transactor.&quot;&quot;&quot;</span>

    <span class="n">clock</span><span class="p">:</span> <span class="n">Signal</span> <span class="o">=</span> <span class="n">zdc</span><span class="o">.</span><span class="n">output</span><span class="p">()</span>

    <span class="k">async</span> <span class="k">def</span><span class="w"> </span><span class="nf">start</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">freq_mhz</span><span class="p">:</span> <span class="nb">int</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Start clock generation.&quot;&quot;&quot;</span>
        <span class="o">...</span>
</pre></div>
</div>
</section>
<section id="python-components">
<h3>Python Components<a class="headerlink" href="#python-components" title="Link to this heading">¶</a></h3>
<p><strong>Purpose</strong>: Pure Python verification components</p>
<p><strong>Implementation</strong>: Python only</p>
<dl class="simple">
<dt><strong>Characteristics</strong>:</dt><dd><ul class="simple">
<li><p>Standard Zuspec components</p></li>
<li><p>No signal-level connectivity to SV domain</p></li>
<li><p>Communicate via TLM/method calls</p></li>
<li><p>Run in pytest environment</p></li>
</ul>
</dd>
</dl>
</section>
</section>
<section id="domain-separation-rules">
<h2>Domain Separation Rules<a class="headerlink" href="#domain-separation-rules" title="Link to this heading">¶</a></h2>
<p>The HDLTestbench profile enforces strict domain separation:</p>
<ol class="arabic simple">
<li><p><strong>No Signal-Level Crossing</strong>: Python components cannot connect directly to
signals in the SV domain</p></li>
<li><p><strong>TLM Boundary</strong>: Communication between domains uses transaction-level
modeling (method calls on xtor_if)</p></li>
<li><p><strong>Extern Isolation</strong>: Extern components can only connect to other SV
components (Extern or XtorComponent)</p></li>
</ol>
</section>
<section id="generation-flow">
<h2>Generation Flow<a class="headerlink" href="#generation-flow" title="Link to this heading">¶</a></h2>
<section id="build-time-gentb-task">
<h3>Build Time (GenTB Task)<a class="headerlink" href="#build-time-gentb-task" title="Link to this heading">¶</a></h3>
<ol class="arabic simple">
<li><p><strong>Profile Checking</strong>: HDLTestbenchChecker validates domain separation rules</p></li>
<li><p><strong>SV Generation</strong>:</p>
<ul class="simple">
<li><p>Generate transactor modules (via zuspec-be-sv)</p></li>
<li><p>Generate testbench wrapper module</p></li>
<li><p>Generate PyHDL-IF API definitions (JSON)</p></li>
</ul>
</li>
<li><p><strong>API Generation</strong>: PyHDL-IF generates SV/Python API glue code</p></li>
<li><p><strong>Fileset Output</strong>: Produce ordered compilation fileset</p></li>
</ol>
</section>
<section id="runtime-simulation">
<h3>Runtime (Simulation)<a class="headerlink" href="#runtime-simulation" title="Link to this heading">¶</a></h3>
<ol class="arabic simple">
<li><p><strong>Simulator Launch</strong>: HDL simulator loads compiled testbench</p></li>
<li><p><strong>Registration</strong>: SV testbench registers transactor APIs with PyHDL-IF</p></li>
<li><p><strong>pytest Launch</strong>: SV calls <code class="docutils literal notranslate"><span class="pre">pyhdl_pytest()</span></code> to start Python tests</p></li>
<li><p><strong>Factory Configuration</strong>: HDLSimRuntime intercepts testbench construction</p></li>
<li><p><strong>Proxy Creation</strong>: PyTestbenchFactory creates proxies to SV components</p></li>
<li><p><strong>Test Execution</strong>: pytest runs, communicating with SV via proxies</p></li>
</ol>
</section>
</section>
<section id="code-generation-details">
<h2>Code Generation Details<a class="headerlink" href="#code-generation-details" title="Link to this heading">¶</a></h2>
<section id="testbench-module-structure">
<h3>Testbench Module Structure<a class="headerlink" href="#testbench-module-structure" title="Link to this heading">¶</a></h3>
<p>The generated top-level testbench module has this structure:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span><span class="w"> </span><span class="n">MyTB_tb</span><span class="p">;</span>
<span class="w">    </span><span class="k">import</span><span class="w"> </span><span class="n">pyhdl_if</span><span class="o">::*</span><span class="p">;</span>
<span class="w">    </span><span class="k">import</span><span class="w"> </span><span class="n">RVXtor</span><span class="o">::*</span><span class="p">;</span>

<span class="w">    </span><span class="c1">// Instance HDL components</span>
<span class="w">    </span><span class="n">MyTB_hdl</span><span class="w"> </span><span class="n">u_hdl</span><span class="p">();</span>

<span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="c1">// Register transactors with PyHDL-IF</span>
<span class="w">        </span><span class="c1">// ... registration code ...</span>

<span class="w">        </span><span class="c1">// Configure Python ObjFactory</span>
<span class="w">        </span><span class="n">pyhdl_configure_objfactory</span><span class="p">(</span><span class="s">&quot;mypackage.MyTB&quot;</span><span class="p">);</span>

<span class="w">        </span><span class="c1">// Launch pytest</span>
<span class="w">        </span><span class="n">pyhdl_pytest</span><span class="p">();</span>

<span class="w">        </span><span class="p">$</span><span class="n">finish</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="k">endmodule</span>
</pre></div>
</div>
</section>
<section id="hdl-module-structure">
<h3>HDL Module Structure<a class="headerlink" href="#hdl-module-structure" title="Link to this heading">¶</a></h3>
<p>The <code class="docutils literal notranslate"><span class="pre">_hdl</span></code> module contains the hardware components:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span><span class="w"> </span><span class="n">MyTB_hdl</span><span class="p">;</span>
<span class="w">    </span><span class="c1">// Extern component instances</span>
<span class="w">    </span><span class="n">dut</span><span class="w"> </span><span class="n">u_dut</span><span class="p">(...);</span>

<span class="w">    </span><span class="c1">// Generated transactor instances</span>
<span class="w">    </span><span class="n">RVXtor</span><span class="w"> </span><span class="n">u_xtor</span><span class="p">(...);</span>

<span class="w">    </span><span class="c1">// Signal bindings from __bind__</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">u_dut</span><span class="p">.</span><span class="n">rv_if</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">u_xtor</span><span class="p">.</span><span class="n">xtor_if</span><span class="p">;</span>
<span class="k">endmodule</span>
</pre></div>
</div>
</section>
<section id="python-runtime-factory">
<h3>Python Runtime Factory<a class="headerlink" href="#python-runtime-factory" title="Link to this heading">¶</a></h3>
<p>At runtime, the <code class="docutils literal notranslate"><span class="pre">PyTestbenchFactory</span></code> creates proxy objects:</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">TestbenchProxy</span><span class="p">:</span>
    <span class="k">def</span><span class="w"> </span><span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="c1"># Look up registered SV components via PyHDL-IF</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">xtor</span> <span class="o">=</span> <span class="n">HdlObjRgy</span><span class="o">.</span><span class="n">inst</span><span class="p">()</span><span class="o">.</span><span class="n">find</span><span class="p">(</span><span class="s2">&quot;top.xtor&quot;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">dut</span> <span class="o">=</span> <span class="kc">None</span>  <span class="c1"># Extern, no Python API</span>
</pre></div>
</div>
</section>
</section>
<section id="key-classes">
<h2>Key Classes<a class="headerlink" href="#key-classes" title="Link to this heading">¶</a></h2>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">SVTestbenchGenerator</span></code>: Generates SystemVerilog testbench modules</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">PyTestbenchFactory</span></code>: Creates runtime proxy objects for Python tests</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">HDLTestbenchChecker</span></code>: Validates profile rules</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">TransactorJsonApiGenerator</span></code>: Generates PyHDL-IF API definitions</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">GenTB</span></code>: DFM task for testbench generation</p></li>
</ul>
<p>See <a class="reference internal" href="api_reference.html"><span class="doc">API Reference</span></a> for detailed API documentation.</p>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="Main">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">Zuspec Backend HDLSim</a></h1>









<search id="searchbox" style="display: none" role="search">
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" placeholder="Search"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</search>
<script>document.getElementById('searchbox').style.display = "block"</script><h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="overview.html">Overview</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Architecture</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#system-architecture">System Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="#component-classification">Component Classification</a></li>
<li class="toctree-l2"><a class="reference internal" href="#domain-separation-rules">Domain Separation Rules</a></li>
<li class="toctree-l2"><a class="reference internal" href="#generation-flow">Generation Flow</a></li>
<li class="toctree-l2"><a class="reference internal" href="#code-generation-details">Code Generation Details</a></li>
<li class="toctree-l2"><a class="reference internal" href="#key-classes">Key Classes</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="quickstart.html">Quick Start</a></li>
<li class="toctree-l1"><a class="reference internal" href="components.html">Components</a></li>
<li class="toctree-l1"><a class="reference internal" href="api_reference.html">API Reference</a></li>
<li class="toctree-l1"><a class="reference internal" href="dfm_integration.html">DV Flow Manager Integration</a></li>
<li class="toctree-l1"><a class="reference internal" href="examples.html">Examples</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
      <li>Previous: <a href="overview.html" title="previous chapter">Overview</a></li>
      <li>Next: <a href="quickstart.html" title="next chapter">Quick Start</a></li>
  </ul></li>
</ul>
</div>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &#169;2026, Matthew Ballance.
      
      |
      Powered by <a href="https://www.sphinx-doc.org/">Sphinx 8.2.3</a>
      &amp; <a href="https://alabaster.readthedocs.io">Alabaster 1.0.0</a>
      
      |
      <a href="_sources/architecture.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>