//! **************************************************************************
// Written by: Map M.53d on Wed Jan 10 16:04:52 2018
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF" USELOWSKEWLINES;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_cas_n_pin" LOCATE = SITE "K5" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_dv_pin" LOCATE = SITE "P17" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_clk_n_pin" LOCATE = SITE "G1" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_rx_data_pin<0>" LOCATE = SITE "T17" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_rx_data_pin<1>" LOCATE = SITE "N16" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_rx_data_pin<2>" LOCATE = SITE "N15" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_rx_data_pin<3>" LOCATE = SITE "P18" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin<0>" LOCATE = SITE "L2" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin<1>" LOCATE = SITE "L1" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin<2>" LOCATE = SITE "K2" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin<3>" LOCATE = SITE "K1" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin<4>" LOCATE = SITE "H2" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin<5>" LOCATE = SITE "H1" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin<6>" LOCATE = SITE "J3" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin<7>" LOCATE = SITE "J1" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin<8>" LOCATE = SITE "M3" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin<9>" LOCATE = SITE "M1" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_cke_pin" LOCATE = SITE "H7" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_clk_pin" LOCATE = SITE "G3" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_ldm_pin" LOCATE = SITE "K3" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dqs_pin" LOCATE = SITE "L4" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_rx_er_pin" LOCATE = SITE "N18" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_we_n_pin" LOCATE = SITE "E3" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_udm_pin" LOCATE = SITE "K4" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_udqs_pin" LOCATE = SITE "P2" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_tx_en_pin" LOCATE = SITE "L17" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_rst_n_pin" LOCATE = SITE "T18" LEVEL 1;
COMP "fpga_0_SPI_FLASH_SPI_HOLDn_pin" LOCATE = SITE "V14" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_ras_n_pin" LOCATE = SITE "L5" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_rx_clk_pin" LOCATE = SITE "L15" LEVEL 1;
COMP "fpga_0_DIP_Switch_4Bits_GPIO_IO_I_pin<0>" LOCATE = SITE "B3" LEVEL 1;
COMP "fpga_0_DIP_Switch_4Bits_GPIO_IO_I_pin<1>" LOCATE = SITE "A3" LEVEL 1;
COMP "fpga_0_DIP_Switch_4Bits_GPIO_IO_I_pin<2>" LOCATE = SITE "B4" LEVEL 1;
COMP "fpga_0_DIP_Switch_4Bits_GPIO_IO_I_pin<3>" LOCATE = SITE "A4" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_MDC_pin" LOCATE = SITE "M16" LEVEL 1;
COMP "simon_periferico_1_SIMON_KI_pin<0>" LOCATE = SITE "K12" LEVEL 1;
COMP "simon_periferico_1_SIMON_KI_pin<1>" LOCATE = SITE "K13" LEVEL 1;
COMP "simon_periferico_1_SIMON_KI_pin<2>" LOCATE = SITE "F17" LEVEL 1;
COMP "simon_periferico_1_SIMON_KI_pin<3>" LOCATE = SITE "F18" LEVEL 1;
COMP "GPIO_DISPLAY_GPIO_IO_O_pin<0>" LOCATE = SITE "F14" LEVEL 1;
COMP "GPIO_DISPLAY_GPIO_IO_O_pin<1>" LOCATE = SITE "G14" LEVEL 1;
COMP "GPIO_DISPLAY_GPIO_IO_O_pin<2>" LOCATE = SITE "F15" LEVEL 1;
COMP "GPIO_DISPLAY_GPIO_IO_O_pin<3>" LOCATE = SITE "F16" LEVEL 1;
COMP "GPIO_DISPLAY_GPIO_IO_O_pin<4>" LOCATE = SITE "C17" LEVEL 1;
COMP "GPIO_DISPLAY_GPIO_IO_O_pin<5>" LOCATE = SITE "D18" LEVEL 1;
COMP "GPIO_DISPLAY_GPIO_IO_O_pin<6>" LOCATE = SITE "D17" LEVEL 1;
COMP "GPIO_DISPLAY_GPIO_IO_O_pin<7>" LOCATE = SITE "C18" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_tx_clk_pin" LOCATE = SITE "H17" LEVEL 1;
COMP "fpga_0_SPI_FLASH_SPI_Wn_pin" LOCATE = SITE "T14" LEVEL 1;
COMP "simon_periferico_1_SIMON_KO_pin<0>" LOCATE = SITE "H12" LEVEL 1;
COMP "simon_periferico_1_SIMON_KO_pin<1>" LOCATE = SITE "G13" LEVEL 1;
COMP "simon_periferico_1_SIMON_KO_pin<2>" LOCATE = SITE "E16" LEVEL 1;
COMP "simon_periferico_1_SIMON_KO_pin<3>" LOCATE = SITE "E18" LEVEL 1;
COMP "fpga_0_LEDs_4Bits_GPIO_IO_O_pin<0>" LOCATE = SITE "P4" LEVEL 1;
COMP "fpga_0_LEDs_4Bits_GPIO_IO_O_pin<1>" LOCATE = SITE "L6" LEVEL 1;
COMP "fpga_0_LEDs_4Bits_GPIO_IO_O_pin<2>" LOCATE = SITE "F5" LEVEL 1;
COMP "fpga_0_LEDs_4Bits_GPIO_IO_O_pin<3>" LOCATE = SITE "C2" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_MDIO_pin" LOCATE = SITE "L18" LEVEL 1;
COMP "fpga_0_CDCE913_I2C_Sda_pin" LOCATE = SITE "U13" LEVEL 1;
COMP "fpga_0_CDCE913_I2C_Scl_pin" LOCATE = SITE "P12" LEVEL 1;
COMP "fpga_0_SPI_FLASH_MISO_pin" LOCATE = SITE "R13" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_tx_data_pin<0>" LOCATE = SITE "K18" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_tx_data_pin<1>" LOCATE = SITE "K17" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_tx_data_pin<2>" LOCATE = SITE "J18" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_tx_data_pin<3>" LOCATE = SITE "J16" LEVEL 1;
COMP "fpga_0_clk_1_sys_clk_pin" LOCATE = SITE "K15" LEVEL 1;
COMP "fpga_0_SPI_FLASH_MOSI_pin" LOCATE = SITE "T13" LEVEL 1;
COMP "fpga_0_rst_1_sys_rst_pin" LOCATE = SITE "V4" LEVEL 1;
COMP "fpga_0_Ethernet_MAC_PHY_crs_pin" LOCATE = SITE "N17" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_addr_pin<10>" LOCATE = SITE "F4" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_addr_pin<11>" LOCATE = SITE "D3" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_addr_pin<12>" LOCATE = SITE "G6" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_ba_pin<0>" LOCATE = SITE "F2" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_ba_pin<1>" LOCATE = SITE "F1" LEVEL 1;
COMP "fpga_0_SPI_FLASH_SCK_pin" LOCATE = SITE "R15" LEVEL 1;
COMP "fpga_0_USB_UART_RX_pin" LOCATE = SITE "R7" LEVEL 1;
COMP "fpga_0_USB_UART_TX_pin" LOCATE = SITE "T7" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_addr_pin<0>" LOCATE = SITE "J7" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_addr_pin<1>" LOCATE = SITE "J6" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_addr_pin<2>" LOCATE = SITE "H5" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_addr_pin<3>" LOCATE = SITE "L7" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_addr_pin<4>" LOCATE = SITE "F3" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_addr_pin<5>" LOCATE = SITE "H4" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_addr_pin<6>" LOCATE = SITE "H3" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_addr_pin<7>" LOCATE = SITE "H6" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_addr_pin<8>" LOCATE = SITE "D2" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_addr_pin<9>" LOCATE = SITE "D1" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin<10>" LOCATE = SITE "N2" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin<11>" LOCATE = SITE "N1" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin<12>" LOCATE = SITE "T2" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin<13>" LOCATE = SITE "T1" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin<14>" LOCATE = SITE "U2" LEVEL 1;
COMP "fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin<15>" LOCATE = SITE "U1" LEVEL 1;
COMP "fpga_0_SPI_FLASH_SS_pin" LOCATE = SITE "V3" LEVEL 1;
PIN lmb_bram/lmb_bram/ramb16bwer_0_pins<28> = BEL
        "lmb_bram/lmb_bram/ramb16bwer_0" PINNAME CLKA;
PIN lmb_bram/lmb_bram/ramb16bwer_0_pins<29> = BEL
        "lmb_bram/lmb_bram/ramb16bwer_0" PINNAME CLKB;
PIN lmb_bram/lmb_bram/ramb16bwer_1_pins<28> = BEL
        "lmb_bram/lmb_bram/ramb16bwer_1" PINNAME CLKA;
PIN lmb_bram/lmb_bram/ramb16bwer_1_pins<29> = BEL
        "lmb_bram/lmb_bram/ramb16bwer_1" PINNAME CLKB;
PIN lmb_bram/lmb_bram/ramb16bwer_2_pins<28> = BEL
        "lmb_bram/lmb_bram/ramb16bwer_2" PINNAME CLKA;
PIN lmb_bram/lmb_bram/ramb16bwer_2_pins<29> = BEL
        "lmb_bram/lmb_bram/ramb16bwer_2" PINNAME CLKB;
PIN lmb_bram/lmb_bram/ramb16bwer_3_pins<28> = BEL
        "lmb_bram/lmb_bram/ramb16bwer_3" PINNAME CLKA;
PIN lmb_bram/lmb_bram/ramb16bwer_3_pins<29> = BEL
        "lmb_bram/lmb_bram/ramb16bwer_3" PINNAME CLKB;
PIN Ethernet_MAC/Ethernet_MAC/XEMAC_I/RX_PING/I_DPB16_4_9_pins<21> = BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/RX_PING/I_DPB16_4_9" PINNAME CLKA;
PIN Ethernet_MAC/Ethernet_MAC/XEMAC_I/RX_PING/I_DPB16_4_9_pins<22> = BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/RX_PING/I_DPB16_4_9" PINNAME CLKB;
PIN Ethernet_MAC/Ethernet_MAC/XEMAC_I/TX_PING/I_DPB16_4_9_pins<21> = BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/TX_PING/I_DPB16_4_9" PINNAME CLKA;
PIN Ethernet_MAC/Ethernet_MAC/XEMAC_I/TX_PING/I_DPB16_4_9_pins<22> = BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/TX_PING/I_DPB16_4_9" PINNAME CLKB;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<107>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0"
        PINNAME P0CMDCLK;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<128>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0"
        PINNAME P0RDCLK;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<167>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0"
        PINNAME P0WRCLK;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<630>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0"
        PINNAME UICLK;
PIN
        microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1"
        PINNAME CLK;
PIN
        microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1"
        PINNAME CLK;
PIN
        microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1"
        PINNAME CLK;
TIMEGRP clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PIN
        "lmb_bram/lmb_bram/ramb16bwer_0_pins<28>" PIN
        "lmb_bram/lmb_bram/ramb16bwer_0_pins<29>" PIN
        "lmb_bram/lmb_bram/ramb16bwer_1_pins<28>" PIN
        "lmb_bram/lmb_bram/ramb16bwer_1_pins<29>" PIN
        "lmb_bram/lmb_bram/ramb16bwer_2_pins<28>" PIN
        "lmb_bram/lmb_bram/ramb16bwer_2_pins<29>" PIN
        "lmb_bram/lmb_bram/ramb16bwer_3_pins<28>" PIN
        "lmb_bram/lmb_bram/ramb16bwer_3_pins<29>" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_In_3" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/Mshreg_gpio_Data_In_3"
        BEL "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_In_2" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/Mshreg_gpio_Data_In_2"
        BEL "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_In_1" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/Mshreg_gpio_Data_In_1"
        BEL "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_In_0" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/Mshreg_gpio_Data_In_0"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN<0>.GEN_PLB_SHARED.cs_out_s_h_0"
        BEL "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/iGPIO_xferAck" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_OE_3" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_OE_2" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_OE_1" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_OE_0" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_xferAck_Reg" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/GPIO_DBus_i_28" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/GPIO_DBus_i_29" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/GPIO_DBus_i_30" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/GPIO_DBus_i_31" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_addrack_i"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout"
        PIN "Ethernet_MAC/Ethernet_MAC/XEMAC_I/RX_PING/I_DPB16_4_9_pins<21>"
        PIN "Ethernet_MAC/Ethernet_MAC/XEMAC_I/RX_PING/I_DPB16_4_9_pins<22>"
        PIN "Ethernet_MAC/Ethernet_MAC/XEMAC_I/TX_PING/I_DPB16_4_9_pins<21>"
        PIN "Ethernet_MAC/Ethernet_MAC/XEMAC_I/TX_PING/I_DPB16_4_9_pins<22>"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sl_addrack_i_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout_1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_req_i" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_idle" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/rd_burst_done"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_wrburst_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/cntl_done_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/resp_done_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_ce_d1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_access" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_en_reg" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_15"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_14"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_13"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_12"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_11"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_10"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_9"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_8"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_7"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_6"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/busFifoData_is_5_d1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/loopback_en" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_en_i" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/gie_enable" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/rx_intr_en" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_clk_i" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/status_reg_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/retrying_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt_6"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_RDREQ_FDRSE"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_WRREQ_FDRSE"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_rx_status" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.clk_cnt_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.clk_cnt_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.clk_cnt_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_in_reg1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_clk_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_in_reg2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/ld_cnt_en_reg"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/PHY_MDIO_T"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/ld_cnt_data_reg_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/ld_cnt_data_reg_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/ld_cnt_data_reg_4"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/PHY_MDIO_O"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt_0"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt_1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt_2"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt_3"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt_4"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/mac_program_start_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_we"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/busFifoWrCntRst_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/phytx_en_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_addr_wr_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_addr_wr_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_addr_wr_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_addr_wr_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE0A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE5A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE6A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE7A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE8A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE9A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE10A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE11A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE12A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE13A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE14A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE15A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE16A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE17A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE25A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE26A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE27A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE28A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE29A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE30A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE31A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE32A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE33A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE34A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE35A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE36A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE37A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE38A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE39A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/zero_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/count_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/count_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/count_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/count_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/count_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_6"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_7"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_8"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_9"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_10"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_11"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_12"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_13"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_14"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_15"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_16"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_17"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_18"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_20"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_21"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_22"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_23"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_24"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_25"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_26"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_27"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_28"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_29"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_30"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_31"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_d1_3"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_d1_2"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_d1_1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_d1_0"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/emac_tx_wr_d1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txcrcen_d1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_11" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_10" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_9" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_8" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_7" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_6" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_5" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/pipeIt"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp1_count/zero_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp2_count/zero_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/thisState_FSM_FFd2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/thisState_FSM_FFd1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_6"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_7"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_8"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_9"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_10"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_11"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_12"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_13"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_14"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_15"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_16"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_17"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_18"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_19"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_20"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_21"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_22"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_23"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_24"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_25"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_26"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_27"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_28"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_29"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_30"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_31"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/checkingBroadcastAdr_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/crcokdelay"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state0a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state1a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state2a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state3a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state4a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state17a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state18a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state20a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state22a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/preamble"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q_FSM_FFd4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q_FSM_FFd3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q_FSM_FFd2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q_FSM_FFd1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/rxCrcEn_d1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_d1_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_d1_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_d1_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_d1_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/tx_clk_reg_d1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/tx_clk_reg_d2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/C_SENSE_SYNC" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_11" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_10" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_9" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_8" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_7" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_6" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_5" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_11" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_10" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_9" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_8" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_7" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_6" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_5" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[7].I_FDRE_N"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[8].I_FDRE_N"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[9].I_FDRE_N"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[10].I_FDRE_N"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[11].I_FDRE_N"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[12].I_FDRE_N"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE6"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_FOR_32_64.I_FDRE3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_FOR_32.I_FDRE2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/I_RNW_S_H_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_CS_S_H_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/I_ADDR_MATCH_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sl_addrack_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/addr_cycle_flush"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/cacheln_burst_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_rdburst_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sl_rdcomp_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/rd_data_ack"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_31"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_30"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_29"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_28"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_27"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_26"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_25"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_24"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_23"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_22"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_21"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_20"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_19"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_18"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_17"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_16"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_15"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_14"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_13"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_12"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_11"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_10"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_9"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_8"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_7"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_6"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.DPHASE_REG1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FSM_FFd1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_cycle_count_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_cycle_count_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_cycle_count_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_cycle_count_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FSM_FFd2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_NO_WRITE_BUFFER.plb_write_cntl_state_FSM_FFd2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_NO_WRITE_BUFFER.plb_write_cntl_state_FSM_FFd1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_rdreq_d1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/dpm_wr_ack" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/dpm_rd_ack" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_5" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_6" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_7" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_8" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_9" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_10" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_soft_status" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_intr_en" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_15" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_14" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_13" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_12" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_11" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_10" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_9" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_8" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_7" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_6" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_5" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_op_i" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_phy_addr_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_phy_addr_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_phy_addr_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_phy_addr_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_phy_addr_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_reg_addr_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_reg_addr_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_reg_addr_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_reg_addr_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_reg_addr_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_5" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_6" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_7" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_8" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_9" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_10" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_11" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_12" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_13" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_14" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_15" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_mac_program" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_tx_status" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_access_d1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_15" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_14" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_13" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_12" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_11" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_10" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_9" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_8" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_7" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_6" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_5" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/status_reg_5" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/status_reg_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_31" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_30" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_29" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_28" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_27" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_26" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_25" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_24" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_23" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_22" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_21" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_20" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_19" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_18" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_17" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_16" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_31" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_30" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_29" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_28" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_27" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_26" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_25" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_24" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_23" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_22" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_21" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_20" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_19" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_18" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_17" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_16" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/TX_DONE_D1_I" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/TX_DONE_D2_I" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/RX_DONE_D1_I" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.clk_cnt_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_In_3" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Mshreg_gpio_Data_In_3" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_In_2" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_In_1" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_In_0" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_Data_In_3" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Mshreg_Dual.gpio2_Data_In_3" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_Data_In_2" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Mshreg_Dual.gpio2_Data_In_2" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_Data_In_1" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Mshreg_Dual.gpio2_Data_In_1" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_Data_In_0" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Mshreg_Dual.gpio2_Data_In_0" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN<0>.GEN_PLB_SHARED.cs_out_s_h_0"
        BEL "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/iGPIO_xferAck" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_OE_3" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_OE_2" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_OE_1" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_OE_0" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_Data_Out_3" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_Data_Out_2" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_Data_Out_1" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_Data_Out_0" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_OE_3" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_OE_2" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_OE_1" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_OE_0" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_xferAck_Reg" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/GPIO_DBus_i_29" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/GPIO_DBus_i_28" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/GPIO_DBus_i_30" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/GPIO_DBus_i_31" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.GPIO2_DBus_i_30" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.GPIO2_DBus_i_28" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.GPIO2_DBus_i_29" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.GPIO2_DBus_i_31" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs"
        BEL "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_addrack_i"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_5"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_4"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_3"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_4"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_3"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_31"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_30"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_29"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_28"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_27"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_26"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_25"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_24"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_23"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_22"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_21"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_20"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_19"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_18"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_17"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_16"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_15"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_14"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_13"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_12"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_11"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_10"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_9"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_8"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_7"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_6"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_5"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_4"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_3"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_2"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_1"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_0"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_31"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_30"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_29"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_28"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_27"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_26"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_25"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_24"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_23"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_22"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_21"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_20"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_19"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_18"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_17"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_16"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_15"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_14"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_13"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_12"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_11"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_10"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_9"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_8"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_7"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_6"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_5"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_4"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_3"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_2"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_1"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_0"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_31"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_30"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_29"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_28"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_27"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_26"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_25"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_24"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_23"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_22"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_21"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_20"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_19"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_18"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_17"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_16"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_15"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_14"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_13"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_12"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_11"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_10"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_9"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_8"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_7"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_6"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_5"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_4"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_3"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_2"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_1"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_0"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_31"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_30"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_29"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_28"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_27"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_26"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_25"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_24"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_23"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_22"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_21"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_20"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_19"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_18"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_17"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_16"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_15"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_14"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_13"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_12"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_11"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_10"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_9"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_8"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_7"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_6"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_5"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_4"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_3"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_2"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_1"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_0"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_31"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_30"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_29"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_28"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_27"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_26"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_25"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_24"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_23"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_22"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_21"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_20"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_19"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_18"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_17"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_16"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_15"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_14"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_13"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_12"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_11"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_10"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_9"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_8"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_7"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_6"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_5"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_4"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_3"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_2"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_1"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position"
        BEL "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/enable_interrupts" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/running" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/reset_RX_FIFO" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/reset_TX_FIFO" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/status_Reg_2" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/status_Reg_1" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_0" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_4" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_5" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_7" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_8" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected"
        BEL "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/previous_rx" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_2" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_3" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_8" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_mid_Start_Bit_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_sample_Point_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/TX" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_2" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_1" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_0" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/clr_Status" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_1" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_2" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_3" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_6" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_3"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrdack_i" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_addrack_i" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout" BEL
        "clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/Core" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_4" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/MB_Reset" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_rnw_pipe_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_cmplt_cnt_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_ADDR/raddr_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/num_xfers_in_fifo_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_ADDR/raddr_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_ADDR/raddr_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_cmplt_cnt_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_ADDR/raddr_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/num_xfers_in_fifo_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/num_xfers_in_fifo_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_rdcomp_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_xfer_go"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_done"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/plb_busy_i"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_addrReq_reg2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_act_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/wrfifo_almostfull_q"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/xfer_fifo_addr_we"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/last_pop_d1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdComp_to_plb"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_addrack_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_wrfifo_almostFull_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_InitDone_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Rd2NPI_RdFIFO_Pop_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sa_xfer"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_busy_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_cmplt_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/GEN_FOR_SINGLES_ONLY.wr_cs"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wrfifo_busy"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_support_busy"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_new_cmd_reg_flag"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_wr_busy_pre"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_rd_busy_sm"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_ackd_req"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_ack_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_26"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_27"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_28"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_29"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_30"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_31"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/num_xfers_in_fifo_eq_zero_q"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.read_transfer_q"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.plb_xfer_state_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.plb_xfer_state_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_d1_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_d1_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_d1_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_d1_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_d1_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_d1_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_d1_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.PI_AddrAck_q"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/num_xfers_in_fifo_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/num_xfers_in_fifo_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<0>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<1>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<2>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<3>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<4>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<5>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<6>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<7>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<8>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<9>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<10>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<11>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<12>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<13>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_pop_valid_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_decr_npi_rdcnt_int"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/RdFIFO_Empty"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_cmplt_reg_dly"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/RdFIFO_Empty_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_advance_data2plb"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_31"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_30"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_29"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_28"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_27"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_26"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDAck_to_plb"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_31"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_30"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_29"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_28"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_27"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_26"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/sl_wrdack_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_be_dly_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_be_dly_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_be_dly_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_be_dly_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_31"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_30"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_29"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_28"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_27"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_26"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_push_d1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clk_1_to_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/slow_clk_div2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/slow_clk_div2_del"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_minus1_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_minus1_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_minus1_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_minus1_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_minus1_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/count_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/count_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/count_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/count_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/count_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_31"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_30"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_29"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_28"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_27"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_26"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_be_pipe_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_be_pipe_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_be_pipe_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_be_pipe_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_savalid_pipe"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_rnw_pipe"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wr2ad_busy_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_new_cmd_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_addrack_reg2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_InitDone_reg2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_pavalid_pipe"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_31"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_30"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_29"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_28"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_27"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_26"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_31"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_30"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_29"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_28"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_27"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_26"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/address_hit"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_addrReq_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_29"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_28"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_27"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_26"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rnw_tb0_q"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/syn_uiclk_pll_lock"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<107>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<128>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<167>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<630>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<107>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<128>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<167>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<630>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<107>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<128>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<167>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<630>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<107>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<128>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<167>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<630>"
        BEL "MCB3_LPDDR/MCB3_LPDDR/Rst_d1" BEL "MCB3_LPDDR/MCB3_LPDDR/Rst_d2"
        BEL "MCB3_LPDDR/MCB3_LPDDR/Rst_topim_0" BEL
        "MCB3_LPDDR/MCB3_LPDDR/Rst_tocore_3" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_31_2"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_i_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_28_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_30_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_7_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_9_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/IF_Debug_Ready_i_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_31_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_29_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_freeze_i_1"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_i_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_28_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_30_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_3_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_1_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_0_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_4_1"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_1" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ib_ibuf_length_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ib_ibuf_length_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe_1"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_valid" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_gpr_write_dbg" BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/single_step_count_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/single_step_count_1"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_nodelay"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_ibuf_en_3"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Read"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_exception_from_ex"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Access"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/mem_valid" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_valid" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/of_read_imm_reg_ii"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_read_imm_reg"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_enable_sext_shift_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_load_shift_carry"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_load_store_instr"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_doublet_access_i"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_lwx_instr"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_swx_instr"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_Take_Intr_or_Exc"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_set_bip" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_div_instr_I" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_move_to_MSR_instr"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_gpr_write" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_keep" BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/ex_brki_hit"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Ib_ibuf_length_DFF.jump_already_taken"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/keep_jump_taken_with_ds"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_alu_sel_logic_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_cmd"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_CMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_cmd"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/IF_Debug_Ready_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/read_register_MSR"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/read_register_PC"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/if_missed_fetch"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_step"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/ex_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/ex_missed_fetch_on_branch_ended_hold"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/ex_jump_q"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/jump_load_hold"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/if_fetch_in_progress"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/of_clear_MSR_BIP_hold"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_reservation"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ext_nm_brk_hold"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/MEM_Sel_MEM_Res_I"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/if_missed_fetch_already_tested"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_sel_alu_i" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/of_Take_Ext_BRK_hold"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/EX_Sext_Op_1" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_Sext_Op_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_enable_alu_i" BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_stop_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_freeze_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Dbg_Stop_Instr_Fetch_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_state_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/DPLB_M_request"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_M_request"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_unalign_2lsb_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_unalign_2lsb_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_UnAlign_2LSb_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_UnAlign_2LSb_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_15"
        PIN
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Byte_Enable_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Byte_Enable_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Byte_Enable_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Byte_Enable_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq_n"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val2_N"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[0].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[1].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[2].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[3].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[4].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[5].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[6].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[7].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[8].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[9].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[10].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[11].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[12].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[13].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[14].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[15].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[16].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[17].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[18].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[19].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[20].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[21].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[22].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[23].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[24].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[25].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[26].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[27].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[28].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[29].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[30].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[31].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[0].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[1].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[2].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[3].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[4].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[5].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[6].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[7].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[8].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[9].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[10].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[11].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[12].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[13].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[14].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[15].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[16].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[17].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[18].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[19].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[20].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[21].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[22].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[23].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[24].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[25].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[26].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[27].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[28].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[29].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[30].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[31].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[0].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[1].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[2].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[3].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[4].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[5].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[6].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[7].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[8].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[9].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[10].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[11].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[12].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[13].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[14].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[15].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[16].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[17].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[18].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[19].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[20].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[21].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[22].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[23].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[24].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[25].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[26].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[27].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[28].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[29].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[30].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[31].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[0].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[1].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[2].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[3].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[4].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[5].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[6].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[7].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[8].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[9].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[10].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[11].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[12].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[13].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[14].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[15].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[16].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[17].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[18].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[19].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[20].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[21].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[22].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[23].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[24].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[25].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[26].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[27].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[28].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[29].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[30].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[31].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_Valid_I"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_ibuf_en_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_ibuf_en_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_ibuf_en_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_42"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_41"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_40"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_39"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_38"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_37"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_36"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_35"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_34"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_33"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_32"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ib_ibuf_en_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ib_ibuf_en_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ib_ibuf_en_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ib_ibuf_en_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ib_ibuf_length_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_ibuf_sel_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_ibuf_sel_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA.of_ibuf_sel_i_FDR_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA.of_ibuf_sel_i_FDR_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA.of_buffer_sel_i_FDR_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA.of_buffer_sel_i_FDR_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_42_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_41_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_40_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_39_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_38_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_37_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_36_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_35_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_34_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_31_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_33_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_32_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_30_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_29_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_27_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_26_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_25_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_23_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_22_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_21_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_10_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_9_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_8_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_7_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_6_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_5_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_4_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_3_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_0_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_2_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/wb_PipeRun_i" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_i" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/mem_is_msr_instr"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_is_multi_or_load_instr"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_load_store_access"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_exception_kind_i_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_exception_kind_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_exception_kind_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_exception_kind_i_28"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/WB_PC_Valid" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_28"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_Ext_NM_BRK_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_atomic_Instruction_Pair"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_Ext_BRK_i" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_Interrupt_Brk_combo"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/Dbg_Clean_Stop"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_5" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_4" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_3" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_2" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_1" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_which_branch_10"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_which_branch_9"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_which_branch_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_delayslot_Instr"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_branch_with_delayslot"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_not_mul_op_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_clear_MSR_BIP_instr"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_multi_instr2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_multi_or_load_instr"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_mul_instr"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_load_instr"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_byte_access_i"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_MSR_set_decode"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/EX_CMP_Op" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_Unsigned_Op" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_load_alu_carry" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_Pattern_Cmp_Sel"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_read_imm_reg_1"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/mem_byte_access"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_doublet_access"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_delayslot_instr"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/mem_read_imm_reg"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/WB_Byte_Access"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/WB_Doublet_Access"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/WB_DelaySlot_Instr"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/WB_Read_Imm_Reg"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_read_imm_reg_1"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/WB_Read_Imm_Reg_1"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/EX_Shift_Op_1" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_Shift_Op_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_MSR_clear_decode"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_addr_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/EX_Use_Carry" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_addr_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_dbg" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_1" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_i" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_dbg" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_mfsmsr_i" BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I1/ex_dbg_pc_hit_single_step_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I1/ex_dbg_pc_hit_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Full_32_bit"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Full_32_bit_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/delay_slot_instr"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/single_Step_N"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Normal_Stop_Handle.normal_stop_cmd_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Force_Stop_Handle.force_stop_cmd_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/read_register_PC_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/read_register_MSR_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/mem_brki_hit"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Detect_normal_stop_cmd.prev"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Detect_force_stop_cmd.prev"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Continue_from_Brk_DFF.prev"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_CLK"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/wb_brki_hit"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Detect_normal_stop_cmd.prev_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Detect_force_stop_cmd.prev_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Detect_single_step_cmd.prev"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Continue_from_Brk_DFF.prev_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr2_CLK"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_brki_hit"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Detect_single_step_cmd.prev_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_DFF.prev_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_DFF.prev_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/mem_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_DFF.prev_1_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_DFF.prev_1_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_32"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/wb_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/mem_access_completed"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_d1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/ib_addr_strobe_d1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/mem_access_completed"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_31"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_30"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_29"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_28"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_27"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_26"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_25"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_24"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_23"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_22"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_21"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_20"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_19"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_18"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_17"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_16"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_15"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_14"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_13"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_12"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_11"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_10"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_9"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_8"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_7"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_6"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_5"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_4"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_3"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_2"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_1"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_0"
        BEL "microblaze_0/microblaze_0/Reset_DFF.reset_temp" BEL
        "microblaze_0/microblaze_0/sync_reset" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.arbPriRdMasterReg_i_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.arbPriRdMasterReg_i_0"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriWrMasterReg_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriWrMasterReg_0"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbDisMReqReg_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbDisMReqReg_0"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PrevTrnsReArb"
        BEL "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_3" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_2" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_1" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_0" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_31" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_30" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_29" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_28" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_27" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_26" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_25" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_24" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_23" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_22" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_21" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_20" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_19" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_18" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_17" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_16" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_15" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_14" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_13" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_12" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_11" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_10" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_9" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_8" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_7" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_6" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_5" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_4" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_2" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_1" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_0" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbRdDBusBusyReg_i"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.arbSecRdMasterReg_i_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.arbSecRdMasterReg_i_0"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.arbSecWrMasterReg_i_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.arbSecWrMasterReg_i_0"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdMasterRegReg_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdMasterRegReg_0"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/WrBurst_Mux_Idle_reg"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/savalid_reg"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_i"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2"
        BEL "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_RNW" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_3"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_2"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_0"
        BEL "mb_plb/mb_plb/I_PLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[0].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[1].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[2].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[3].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[6].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[7].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[8].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[9].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[10].I_SPLB_RST" BEL "ilmb/ilmb/POR_FF_I"
        BEL "ilmb/ilmb/POR_SRL_I/SRL16E" BEL "dlmb/dlmb/POR_FF_I" BEL
        "dlmb/dlmb/POR_SRL_I/SRL16E" BEL
        "dlmb_cntlr/dlmb_cntlr/lmb_addrstrobe_i" BEL
        "dlmb_cntlr/dlmb_cntlr/Sl_Ready_i" BEL
        "ilmb_cntlr/ilmb_cntlr/lmb_addrstrobe_i" BEL
        "ilmb_cntlr/ilmb_cntlr/Sl_Ready_i" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In_3" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_3" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In_2" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In_1" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In_0" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN<0>.GEN_PLB_SHARED.cs_out_s_h_0"
        BEL "LEDs_4Bits/LEDs_4Bits/gpio_core_1/iGPIO_xferAck" BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_3" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_2" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_1" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_0" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_OE_3" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_OE_2" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_OE_1" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_OE_0" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_xferAck_Reg" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_28" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_29" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_30" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_31" BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_addrack_i"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_be_i_0"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_16"
        BEL "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/sck_o_int" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Count_4" BEL
        "SPI_FLASH/SPI_FLASH/I_STATUS_REG/modf" BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/sr_7_Rx_Empty_i"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/sr_5_Tx_Empty_i"
        BEL "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Allow_MODF_Strobe" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/Intr2Bus_WrAck" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/Intr2Bus_RdAck" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/reset_trig" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/sw_rst_cond_d1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/transfer_start" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPIXfer_done_int_pulse_d1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SCK_O" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Serial_Din" BEL
        "SPI_FLASH/SPI_FLASH/ip2Bus_WrAck_fifo_no" BEL
        "SPI_FLASH/SPI_FLASH/ip2Bus_RdAck_fifo_no" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg"
        BEL "SPI_FLASH/SPI_FLASH/I_STATUS_REG/register_Data_int_0" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Count_trigger" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Serial_Dout" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/RESET_FLOPS[4].RST_FLOPS" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/RESET_FLOPS[5].RST_FLOPS" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/RESET_FLOPS[6].RST_FLOPS" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/RESET_FLOPS[7].RST_FLOPS" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/FF_WRACK" BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPIXfer_done_int" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_3" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_6" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_4" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_5" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_9" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_7" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_8" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_2" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_0" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_1" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/CONTROL_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I"
        BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/CONTROL_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I"
        BEL "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/irpt_wrack_d1" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_0" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_1" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_2" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_3" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_4" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_5" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_status_reg_0" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_status_reg_1" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_status_reg_2" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_status_reg_3" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_status_reg_4" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_status_reg_5" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/irpt_rdack_d1" BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/drr_Overrun_strobe"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_1"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_2"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_3"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_4"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_5"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_6"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_7"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_0"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_7"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_6"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_5"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_4"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_3"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_2"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_1"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_0"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_3"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_2"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_21"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_20"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_21"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_20"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_19"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_18"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_17"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_10"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_8"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_addrack_i"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/data_timeout"
        BEL "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/MODF_strobe" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/sck_i_d1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/transfer_start_d1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPIXfer_done_int_d1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPIXfer_done_int_pulse_d2" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Count_trigger_d1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SS_O_0" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SS_Asserted_1dly" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/sck_d1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Shift_Reg_7" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Shift_Reg_6" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Shift_Reg_5" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Shift_Reg_4" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Shift_Reg_3" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Shift_Reg_2" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Shift_Reg_1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Shift_Reg_0" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/sck_d2" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0011_7" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0011_6" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0011_5" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0011_4" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0011_3" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0011_2" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0011_1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0011_0" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0110_7" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0110_6" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0110_5" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0110_4" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0110_3" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0110_2" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0110_1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0110_0" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Receive_Data_7" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Receive_Data_6" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Receive_Data_5" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Receive_Data_4" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Receive_Data_3" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Receive_Data_2" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Receive_Data_1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Receive_Data_0" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_II" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_III" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_V" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SCK_I_REG" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Count_2" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Count_0" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Count_1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Ratio_Count_5" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Ratio_Count_4" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Ratio_Count_3" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Ratio_Count_2" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Ratio_Count_1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Ratio_Count_0" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Count_3" BEL
        "SPI_FLASH/SPI_FLASH/ip2Bus_RdAck_fifo_no_d1" BEL
        "SPI_FLASH/SPI_FLASH/ip2Bus_WrAck_fifo_no_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/sda_rin" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/Mshreg_sda_rin" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_rin" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/Mshreg_scl_rin" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/detect_start" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/detect_stop" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_falling_edge" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_rising_edge" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/i2c_header_en" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/sda_sample" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/EarlyAckHdr" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/Rc_fifo_wr" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_WrAck_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_RdAck_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/ro_prev_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/reset_trig"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/Intr2Bus_RdAck" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/Intr2Bus_WrAck" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/reset2Bus_RdAck" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/sm_stop" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/arb_lost" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/dtc_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/aas_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/txer_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/txer_edge" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/master_slave" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/msms_rst_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/srw_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/stop_scl_reg" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/sda_cout_reg" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/gpo_i_31" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/clean_cs" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/firstDynStartSeen" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/tx_under_prev_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/sda_setup" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/abgc_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/gen_start" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/al_prevent" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/bus_busy" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/gen_stop" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/msms_set_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/Tx_fifo_rd" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/FF_WRACK"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_busy"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/ackDataState_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/earlyAckDataState_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rxCntDone" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/callingReadAccess" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdByteCntr_7" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdByteCntr_6" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdByteCntr_5" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdByteCntr_4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdByteCntr_3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdByteCntr_2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdByteCntr_1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdByteCntr_0" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Data_Exists_DFF" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Data_Exists_DFF" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_7"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_7"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/EarlyAckDataState"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/ro_prev_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/dtre_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/msms_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/shift_reg_en" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/new_rcv_dta_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/shift_reg_ld" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_cout_reg" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/bit_cnt_en" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/rsta_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/tx_under_prev_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/msms_d2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_f_edg_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/shift_reg_ld_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/sda_rin_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_rin_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_f_edg_d2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/dtc_i_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_f_edg_d3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/dtc_i_d2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_0" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_5" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_6" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_7" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/gen_stop_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/bus_busy_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/AckDataState" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/al_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/master_sda" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/slave_sda" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_9" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_8" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_7" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_6" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_5" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_0" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/BITCNT/q_int_2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/BITCNT/q_int_0" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/BITCNT/q_int_1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/state_FSM_FFd2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/BITCNT/q_int_3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/state_FSM_FFd3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/state_FSM_FFd1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_9" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_8" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_7" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_6" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_5" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_0" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/sr_i_7" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/sr_i_6" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/sr_i_5" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/sr_i_4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/sr_i_3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/sr_i_2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/sr_i_1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/sr_i_0" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/Tx_fifo_wr" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/Rc_fifo_rd" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/new_rcv_dta_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_7" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_6" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_5" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/adr_i_6" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/adr_i_5" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/adr_i_4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/adr_i_3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/adr_i_2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/adr_i_1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/adr_i_0" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/cr_i_7" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/cr_i_6" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/cr_i_5" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/cr_i_4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/cr_i_3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/cr_i_2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/cr_i_1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/msms_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/Tx_fifo_rst" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_7"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_8"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_7"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/Unstable_n"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_8"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_7"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_26"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_25"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_24"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_23"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_22"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_21"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_20"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_15"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_14"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_12"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_11"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_26"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_25"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_24"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_23"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_22"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_21"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_20"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_19"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_18"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_17"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_16"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_15"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_14"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_13"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_12"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_11"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_10"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_9"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_8"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_31"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_addrack_i"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_be_i_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_be_i_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_be_i_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_wrack_d1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_7"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_7"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/RSTRDACK.rdce_dly1"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/intr2_rdack_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/intr2_wrack_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/Tx_fifo_rd_d" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/Tx_fifo_wr_d" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/Rc_fifo_wr_d" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/Rc_fifo_rd_d" BEL
        "mdm_0/mdm_0/MDM_Core_I1/valid_access_2" BEL
        "mdm_0/mdm_0/MDM_Core_I1/sl_rdDAck_i" BEL
        "mdm_0/mdm_0/MDM_Core_I1/sl_wrDAck_i" BEL
        "mdm_0/mdm_0/MDM_Core_I1/clear_Ext_BRK" BEL
        "mdm_0/mdm_0/MDM_Core_I1/reading" BEL
        "mdm_0/mdm_0/MDM_Core_I1/enable_interrupts" BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Ext_BRK_FDRSE"
        BEL "mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO" BEL
        "mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO" BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/fifo_Write"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/fifo_Read"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/execute_1"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/execute_2"
        BEL "mdm_0/mdm_0/MDM_Core_I1/Sl_addrAck" BEL
        "mdm_0/mdm_0/MDM_Core_I1/abus_1" BEL "mdm_0/mdm_0/MDM_Core_I1/abus_0"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[24].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[25].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[26].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[27].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[28].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[29].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[30].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv46_rdBus_FDRE"
        BEL "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_In_7" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Mshreg_gpio_Data_In_7" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_In_6" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Mshreg_gpio_Data_In_6" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_In_5" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Mshreg_gpio_Data_In_5" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_In_4" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Mshreg_gpio_Data_In_4" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_In_3" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Mshreg_gpio_Data_In_3" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_In_2" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_In_1" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_In_0" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN<0>.GEN_PLB_SHARED.cs_out_s_h_0"
        BEL "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/iGPIO_xferAck" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_Out_7" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_Out_6" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_Out_5" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_Out_4" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_Out_3" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_Out_2" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_Out_1" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_Out_0" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_OE_7" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_OE_6" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_OE_5" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_OE_4" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_OE_3" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_OE_2" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_OE_1" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_OE_0" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_xferAck_Reg" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/GPIO_DBus_i_26" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/GPIO_DBus_i_24" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/GPIO_DBus_i_25" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/GPIO_DBus_i_29" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/GPIO_DBus_i_27" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/GPIO_DBus_i_28" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/GPIO_DBus_i_30" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/GPIO_DBus_i_31" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_addrack_i"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout";
TIMEGRP clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2_0 = PIN
        "lmb_bram/lmb_bram/ramb16bwer_0_pins<28>" PIN
        "lmb_bram/lmb_bram/ramb16bwer_0_pins<29>" PIN
        "lmb_bram/lmb_bram/ramb16bwer_1_pins<28>" PIN
        "lmb_bram/lmb_bram/ramb16bwer_1_pins<29>" PIN
        "lmb_bram/lmb_bram/ramb16bwer_2_pins<28>" PIN
        "lmb_bram/lmb_bram/ramb16bwer_2_pins<29>" PIN
        "lmb_bram/lmb_bram/ramb16bwer_3_pins<28>" PIN
        "lmb_bram/lmb_bram/ramb16bwer_3_pins<29>" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_In_3" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/Mshreg_gpio_Data_In_3"
        BEL "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_In_2" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/Mshreg_gpio_Data_In_2"
        BEL "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_In_1" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/Mshreg_gpio_Data_In_1"
        BEL "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_In_0" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/Mshreg_gpio_Data_In_0"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN<0>.GEN_PLB_SHARED.cs_out_s_h_0"
        BEL "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/iGPIO_xferAck" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_OE_3" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_OE_2" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_OE_1" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_OE_0" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_xferAck_Reg" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/GPIO_DBus_i_28" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/GPIO_DBus_i_29" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/GPIO_DBus_i_30" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/GPIO_DBus_i_31" BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_addrack_i"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout"
        PIN "Ethernet_MAC/Ethernet_MAC/XEMAC_I/RX_PING/I_DPB16_4_9_pins<21>"
        PIN "Ethernet_MAC/Ethernet_MAC/XEMAC_I/RX_PING/I_DPB16_4_9_pins<22>"
        PIN "Ethernet_MAC/Ethernet_MAC/XEMAC_I/TX_PING/I_DPB16_4_9_pins<21>"
        PIN "Ethernet_MAC/Ethernet_MAC/XEMAC_I/TX_PING/I_DPB16_4_9_pins<22>"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sl_addrack_i_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout_1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_req_i" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_idle" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/rd_burst_done"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_wrburst_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/cntl_done_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/resp_done_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_ce_d1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_access" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_en_reg" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_15"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_14"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_13"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_12"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_11"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_10"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_9"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_8"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_7"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_6"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/busFifoData_is_5_d1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/loopback_en" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_en_i" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/gie_enable" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/rx_intr_en" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_clk_i" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/status_reg_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/retrying_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt_6"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_RDREQ_FDRSE"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_WRREQ_FDRSE"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_rx_status" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.clk_cnt_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.clk_cnt_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.clk_cnt_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_in_reg1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_clk_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_in_reg2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/ld_cnt_en_reg"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/PHY_MDIO_T"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/ld_cnt_data_reg_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/ld_cnt_data_reg_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/ld_cnt_data_reg_4"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/PHY_MDIO_O"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt_0"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt_1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt_2"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt_3"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt_4"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/mac_program_start_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_we"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/busFifoWrCntRst_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/phytx_en_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_addr_wr_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_addr_wr_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_addr_wr_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_addr_wr_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE0A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE5A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE6A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE7A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE8A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE9A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE10A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE11A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE12A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE13A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE14A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE15A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE16A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE17A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE25A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE26A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE27A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE28A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE29A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE30A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE31A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE32A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE33A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE34A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE35A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE36A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE37A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE38A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE39A"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/zero_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/count_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/count_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/count_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/count_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/count_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_6"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_7"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_8"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_9"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_10"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_11"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_12"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_13"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_14"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_15"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_16"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_17"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_18"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_20"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_21"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_22"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_23"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_24"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_25"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_26"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_27"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_28"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_29"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_30"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_31"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_d1_3"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_d1_2"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_d1_1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/emac_tx_wr_data_d1_0"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/emac_tx_wr_d1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txcrcen_d1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_11" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_10" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_9" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_8" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_7" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_6" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_5" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txNibbleCnt_pad_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/pipeIt"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp1_count/zero_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp2_count/zero_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/thisState_FSM_FFd2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/thisState_FSM_FFd1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp1_count/count_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp2_count/count_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_6"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_7"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_8"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_9"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_10"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_11"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_12"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_13"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_14"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_15"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_16"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_17"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_18"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_19"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_20"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_21"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_22"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_23"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_24"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_25"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_26"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_27"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_28"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_29"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_30"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crc_local_31"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/checkingBroadcastAdr_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/crcokdelay"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state0a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state1a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state2a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state3a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state4a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state17a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state18a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state20a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state22a"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/preamble"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q_FSM_FFd4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q_FSM_FFd3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q_FSM_FFd2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q_FSM_FFd1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/rxCrcEn_d1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_d1_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_d1_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_d1_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_d1_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/tx_clk_reg_d1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/tx_clk_reg_d2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/C_SENSE_SYNC" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_11" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_10" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_9" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_8" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_7" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_6" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_5" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/txbuffer_addr_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_11" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_10" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_9" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_8" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_7" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_6" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_5" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/rxbuffer_addr_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[7].I_FDRE_N"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[8].I_FDRE_N"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[9].I_FDRE_N"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[10].I_FDRE_N"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[11].I_FDRE_N"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[12].I_FDRE_N"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE6"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_FOR_32_64.I_FDRE3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_FOR_32.I_FDRE2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/I_RNW_S_H_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_CS_S_H_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/I_ADDR_MATCH_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sl_addrack_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/addr_cycle_flush"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/cacheln_burst_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_rdburst_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sl_rdcomp_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/rd_data_ack"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_31"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_30"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_29"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_28"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_27"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_26"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_25"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_24"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_23"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_22"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_21"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_20"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_19"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_18"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_17"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_16"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_15"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_14"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_13"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_12"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_11"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_10"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_9"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_8"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_7"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_6"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.sl_rddbus1_i_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.DPHASE_REG1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FSM_FFd1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_cycle_count_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_cycle_count_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_cycle_count_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_cycle_count_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FSM_FFd2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_NO_WRITE_BUFFER.plb_write_cntl_state_FSM_FFd2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_NO_WRITE_BUFFER.plb_write_cntl_state_FSM_FFd1"
        BEL "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_rdreq_d1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/dpm_wr_ack" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/dpm_rd_ack" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_5" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_6" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_7" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_8" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_9" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/bus2ip_addr_d1_10" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_soft_status" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_intr_en" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_15" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_14" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_13" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_12" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_11" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_10" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_9" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_8" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_7" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_6" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_5" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_pkt_lenth_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_op_i" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_phy_addr_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_phy_addr_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_phy_addr_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_phy_addr_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_phy_addr_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_reg_addr_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_reg_addr_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_reg_addr_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_reg_addr_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_reg_addr_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_5" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_6" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_7" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_8" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_9" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_10" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_11" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_12" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_13" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_14" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.mdio_wr_data_reg_15" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_mac_program" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ping_tx_status" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_access_d1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_15" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_14" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_13" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_12" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_11" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_10" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_9" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_8" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_7" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_6" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_5" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_4" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_3" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_2" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_packet_length_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/status_reg_5" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/status_reg_1" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_31" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_30" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_29" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_28" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_27" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_26" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_25" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_24" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_23" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_22" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_21" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_20" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_19" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_18" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_17" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/mdio_data_out_16" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_31" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_30" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_29" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_28" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_27" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_26" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_25" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_24" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_23" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_22" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_21" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_20" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_19" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_18" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_17" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_16" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/reg_data_out_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/TX_DONE_D1_I" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/TX_DONE_D2_I" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/RX_DONE_D1_I" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.clk_cnt_0" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_5"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i"
        BEL "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_In_3" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Mshreg_gpio_Data_In_3" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_In_2" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_In_1" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_In_0" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_Data_In_3" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Mshreg_Dual.gpio2_Data_In_3" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_Data_In_2" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Mshreg_Dual.gpio2_Data_In_2" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_Data_In_1" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Mshreg_Dual.gpio2_Data_In_1" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_Data_In_0" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Mshreg_Dual.gpio2_Data_In_0" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN<0>.GEN_PLB_SHARED.cs_out_s_h_0"
        BEL "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/iGPIO_xferAck" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_OE_3" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_OE_2" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_OE_1" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_OE_0" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_Data_Out_3" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_Data_Out_2" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_Data_Out_1" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_Data_Out_0" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_OE_3" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_OE_2" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_OE_1" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.gpio2_OE_0" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_xferAck_Reg" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/GPIO_DBus_i_29" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/GPIO_DBus_i_28" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/GPIO_DBus_i_30" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/GPIO_DBus_i_31" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.GPIO2_DBus_i_30" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.GPIO2_DBus_i_28" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.GPIO2_DBus_i_29" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Dual.GPIO2_DBus_i_31" BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs"
        BEL "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_addrack_i"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_5"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_4"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_3"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_4"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_3"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i"
        BEL
        "simon_periferico_1/simon_periferico_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_31"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_30"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_29"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_28"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_27"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_26"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_25"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_24"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_23"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_22"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_21"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_20"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_19"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_18"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_17"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_16"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_15"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_14"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_13"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_12"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_11"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_10"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_9"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_8"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_7"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_6"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_5"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_4"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_3"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_2"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_1"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg4_0"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_31"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_30"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_29"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_28"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_27"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_26"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_25"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_24"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_23"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_22"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_21"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_20"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_19"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_18"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_17"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_16"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_15"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_14"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_13"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_12"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_11"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_10"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_9"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_8"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_7"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_6"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_5"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_4"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_3"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_2"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_1"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg2_0"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_31"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_30"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_29"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_28"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_27"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_26"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_25"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_24"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_23"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_22"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_21"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_20"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_19"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_18"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_17"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_16"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_15"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_14"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_13"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_12"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_11"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_10"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_9"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_8"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_7"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_6"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_5"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_4"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_3"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_2"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_1"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg3_0"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_31"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_30"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_29"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_28"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_27"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_26"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_25"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_24"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_23"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_22"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_21"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_20"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_19"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_18"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_17"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_16"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_15"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_14"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_13"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_12"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_11"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_10"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_9"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_8"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_7"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_6"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_5"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_4"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_3"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_2"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_1"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg5_0"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_31"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_30"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_29"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_28"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_27"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_26"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_25"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_24"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_23"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_22"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_21"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_20"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_19"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_18"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_17"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_16"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_15"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_14"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_13"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_12"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_11"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_10"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_9"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_8"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_7"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_6"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_5"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_4"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_3"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_2"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_1"
        BEL "simon_periferico_1/simon_periferico_1/USER_LOGIC_I/slv_reg0_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position"
        BEL "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/enable_interrupts" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/running" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/reset_RX_FIFO" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/reset_TX_FIFO" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/status_Reg_2" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/status_Reg_1" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_0" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_4" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_5" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_7" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_8" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected"
        BEL "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/previous_rx" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_2" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_3" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_8" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_mid_Start_Bit_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_sample_Point_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/TX" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_2" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_1" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_0" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/clr_Status" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_1" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_2" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_3" BEL
        "USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/count_6" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_3"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrdack_i" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs"
        BEL "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_addrack_i" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i" BEL
        "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout" BEL
        "clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/Core" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_4" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/MB_Reset" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_rnw_pipe_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_cmplt_cnt_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_ADDR/raddr_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/num_xfers_in_fifo_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_ADDR/raddr_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_ADDR/raddr_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_cmplt_cnt_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_ADDR/raddr_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/num_xfers_in_fifo_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/num_xfers_in_fifo_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_rdcomp_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_xfer_go"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_done"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/plb_busy_i"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_addrReq_reg2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_act_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/wrfifo_almostfull_q"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/xfer_fifo_addr_we"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/last_pop_d1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdComp_to_plb"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_addrack_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_wrfifo_almostFull_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_InitDone_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Rd2NPI_RdFIFO_Pop_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sa_xfer"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_busy_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_cmplt_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/GEN_FOR_SINGLES_ONLY.wr_cs"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wrfifo_busy"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_support_busy"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_new_cmd_reg_flag"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_wr_busy_pre"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_rd_busy_sm"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_ackd_req"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_ack_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_26"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_27"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_28"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_29"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_30"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_Data_31"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/num_xfers_in_fifo_eq_zero_q"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.read_transfer_q"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.plb_xfer_state_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.plb_xfer_state_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_d1_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_d1_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_d1_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_d1_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_d1_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_d1_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_d1_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.PI_AddrAck_q"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/num_xfers_in_fifo_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/num_xfers_in_fifo_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<0>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<1>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<2>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<3>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<4>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<5>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<6>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<7>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<8>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<9>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<10>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<11>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<12>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_SRL<13>"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_pop_valid_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_decr_npi_rdcnt_int"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/RdFIFO_Empty"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_cmplt_reg_dly"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/RdFIFO_Empty_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_advance_data2plb"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_31"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_30"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_29"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_28"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_27"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_26"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDAck_to_plb"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_31"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_30"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_29"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_28"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_27"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_26"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/sl_wrdack_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_be_dly_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_be_dly_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_be_dly_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_be_dly_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_31"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_30"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_29"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_28"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_27"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_26"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Data_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_push_d1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clk_1_to_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/slow_clk_div2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/slow_clk_div2_del"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_minus1_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_minus1_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_minus1_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_minus1_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio_minus1_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/count_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/count_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/count_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/count_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/count_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_31"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_30"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_29"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_28"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_27"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_26"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_abus_pipe_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_be_pipe_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_be_pipe_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_be_pipe_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_be_pipe_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_savalid_pipe"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_rnw_pipe"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wr2ad_busy_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_new_cmd_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_addrack_reg2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_InitDone_reg2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_pavalid_pipe"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_31"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_30"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_29"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_28"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_27"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_26"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_address_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_31"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_30"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_29"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_28"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_27"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_26"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_5"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_4"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_address_0"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/address_hit"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_addrReq_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_29"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_28"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_27"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_26"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_25"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_24"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_23"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_22"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_21"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_20"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_19"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_18"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_17"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_16"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_15"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_14"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_13"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_12"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_11"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_10"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_9"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_8"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_7"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_6"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rnw_tb0_q"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd3"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd2"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd1"
        BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/syn_uiclk_pll_lock"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<107>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<128>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<167>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<630>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<107>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<128>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<167>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<630>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<107>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<128>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<167>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<630>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<107>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<128>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<167>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<630>"
        BEL "MCB3_LPDDR/MCB3_LPDDR/Rst_d1" BEL "MCB3_LPDDR/MCB3_LPDDR/Rst_d2"
        BEL "MCB3_LPDDR/MCB3_LPDDR/Rst_topim_0" BEL
        "MCB3_LPDDR/MCB3_LPDDR/Rst_tocore_3" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_31_2"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_i_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_28_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_30_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_7_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_9_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/IF_Debug_Ready_i_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_31_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_29_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_freeze_i_1"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_i_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_28_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_30_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_3_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_1_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_0_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_4_1"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_1" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ib_ibuf_length_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ib_ibuf_length_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe_1"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_valid" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_gpr_write_dbg" BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/single_step_count_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/single_step_count_1"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_nodelay"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_ibuf_en_3"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Read"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_exception_from_ex"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Access"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/mem_valid" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_valid" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/of_read_imm_reg_ii"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_read_imm_reg"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_enable_sext_shift_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_load_shift_carry"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_load_store_instr"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_doublet_access_i"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_lwx_instr"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_swx_instr"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_Take_Intr_or_Exc"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_set_bip" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_div_instr_I" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_move_to_MSR_instr"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_gpr_write" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_keep" BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/ex_brki_hit"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Ib_ibuf_length_DFF.jump_already_taken"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/keep_jump_taken_with_ds"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_alu_sel_logic_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_cmd"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_CMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_cmd"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/IF_Debug_Ready_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/read_register_MSR"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/read_register_PC"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/if_missed_fetch"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_step"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/ex_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/ex_missed_fetch_on_branch_ended_hold"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/ex_jump_q"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/jump_load_hold"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/if_fetch_in_progress"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/of_clear_MSR_BIP_hold"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_reservation"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ext_nm_brk_hold"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/MEM_Sel_MEM_Res_I"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/if_missed_fetch_already_tested"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_sel_alu_i" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/of_Take_Ext_BRK_hold"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/EX_Sext_Op_1" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_Sext_Op_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_enable_alu_i" BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_stop_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_freeze_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Dbg_Stop_Instr_Fetch_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_state_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/DPLB_M_request"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_M_request"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_EX_Result_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_unalign_2lsb_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_unalign_2lsb_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_UnAlign_2LSb_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_UnAlign_2LSb_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_15"
        PIN
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Byte_Enable_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Byte_Enable_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Byte_Enable_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Byte_Enable_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq_n"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val2_N"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/ex_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/mem_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/wb_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[0].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[1].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[2].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[3].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[4].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[5].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[6].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[7].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[8].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[9].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[10].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[11].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[12].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[13].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[14].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[15].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[16].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[17].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[18].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[19].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[20].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[21].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[22].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[23].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[24].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[25].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[26].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[27].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[28].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[29].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[30].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[31].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[0].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[1].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[2].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[3].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[4].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[5].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[6].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[7].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[8].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[9].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[10].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[11].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[12].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[13].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[14].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[15].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[16].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[17].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[18].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[19].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[20].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[21].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[22].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[23].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[24].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[25].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[26].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[27].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[28].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[29].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[30].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[31].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[0].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[1].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[2].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[3].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[4].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[5].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[6].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[7].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[8].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[9].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[10].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[11].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[12].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[13].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[14].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[15].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[16].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[17].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[18].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[19].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[20].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[21].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[22].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[23].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[24].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[25].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[26].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[27].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[28].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[29].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[30].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[31].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[0].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[1].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[2].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[3].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[4].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[5].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[6].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[7].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[8].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[9].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[10].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[11].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[12].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[13].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[14].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[15].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[16].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[17].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[18].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[19].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[20].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[21].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[22].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[23].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[24].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[25].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[26].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[27].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[28].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[29].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[30].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[31].PC_Buffer_FDRE"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_Valid_I"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_ibuf_en_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_ibuf_en_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_ibuf_en_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_42"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_41"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_40"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_39"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_38"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_37"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_36"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_35"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_34"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_33"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_32"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_instr_i_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ib_ibuf_en_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ib_ibuf_en_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ib_ibuf_en_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ib_ibuf_en_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ib_ibuf_length_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_ibuf_sel_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_ibuf_sel_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA.of_ibuf_sel_i_FDR_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA.of_ibuf_sel_i_FDR_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA.of_buffer_sel_i_FDR_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA.of_buffer_sel_i_FDR_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_42_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_41_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_40_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_39_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_38_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_37_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_36_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_35_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_34_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_31_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_33_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_32_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_30_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_29_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_27_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_26_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_25_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_23_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_22_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_21_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_10_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_9_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_8_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_7_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_6_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_5_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_4_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_3_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_0_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_2_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/wb_PipeRun_i" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_i" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/mem_is_msr_instr"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_is_multi_or_load_instr"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_load_store_access"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_exception_kind_i_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_exception_kind_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_exception_kind_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_exception_kind_i_28"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/WB_PC_Valid" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_28"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_Ext_NM_BRK_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_atomic_Instruction_Pair"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_Ext_BRK_i" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_Interrupt_Brk_combo"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/Dbg_Clean_Stop"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_5" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_4" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_3" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_2" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_1" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_which_branch_10"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_which_branch_9"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_which_branch_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_delayslot_Instr"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_branch_with_delayslot"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_not_mul_op_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_clear_MSR_BIP_instr"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_multi_instr2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_multi_or_load_instr"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_mul_instr"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_load_instr"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_byte_access_i"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_MSR_set_decode"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/EX_CMP_Op" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_Unsigned_Op" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_load_alu_carry" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_Pattern_Cmp_Sel"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_read_imm_reg_1"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/mem_byte_access"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_doublet_access"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_delayslot_instr"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/mem_read_imm_reg"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/WB_Byte_Access"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/WB_Doublet_Access"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/WB_DelaySlot_Instr"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/WB_Read_Imm_Reg"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_read_imm_reg_1"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/WB_Read_Imm_Reg_1"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/EX_Shift_Op_1" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_Shift_Op_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_MSR_clear_decode"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_addr_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/EX_Use_Carry" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_addr_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_dbg" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_1" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_i" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_dbg" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_mfsmsr_i" BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I1/ex_dbg_pc_hit_single_step_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I1/ex_dbg_pc_hit_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Full_32_bit"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Full_32_bit_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/delay_slot_instr"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/single_Step_N"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Normal_Stop_Handle.normal_stop_cmd_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Force_Stop_Handle.force_stop_cmd_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/read_register_PC_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/read_register_MSR_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/mem_brki_hit"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Detect_normal_stop_cmd.prev"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Detect_force_stop_cmd.prev"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Continue_from_Brk_DFF.prev"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_CLK"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/wb_brki_hit"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Detect_normal_stop_cmd.prev_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Detect_force_stop_cmd.prev_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Detect_single_step_cmd.prev"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Continue_from_Brk_DFF.prev_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr2_CLK"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_brki_hit"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Detect_single_step_cmd.prev_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_DFF.prev_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_DFF.prev_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/mem_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_DFF.prev_1_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_DFF.prev_1_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_32"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/wb_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/mem_access_completed"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_d1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/ib_addr_strobe_d1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/mem_access_completed"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_31"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_30"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_29"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_28"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_27"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_26"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_25"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_24"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_23"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_22"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_21"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_20"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_19"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_18"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_17"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_16"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_15"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_14"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_13"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_12"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_11"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_10"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_9"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_8"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_7"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_6"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_5"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_4"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_3"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_2"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_1"
        BEL "microblaze_0/microblaze_0/Performance.wb_dlmb_valid_read_data_0"
        BEL "microblaze_0/microblaze_0/Reset_DFF.reset_temp" BEL
        "microblaze_0/microblaze_0/sync_reset" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.arbPriRdMasterReg_i_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.arbPriRdMasterReg_i_0"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriWrMasterReg_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriWrMasterReg_0"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbDisMReqReg_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbDisMReqReg_0"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PrevTrnsReArb"
        BEL "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_3" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_2" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_1" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_0" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_31" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_30" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_29" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_28" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_27" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_26" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_25" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_24" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_23" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_22" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_21" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_20" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_19" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_18" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_17" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_16" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_15" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_14" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_13" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_12" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_11" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_10" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_9" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_8" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_7" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_6" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_5" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_4" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_2" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_1" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_0" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbRdDBusBusyReg_i"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.arbSecRdMasterReg_i_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.arbSecRdMasterReg_i_0"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.arbSecWrMasterReg_i_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.arbSecWrMasterReg_i_0"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdMasterRegReg_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdMasterRegReg_0"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/WrBurst_Mux_Idle_reg"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/savalid_reg"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_i"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2"
        BEL "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_RNW" BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_3"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_2"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_1"
        BEL
        "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_0"
        BEL "mb_plb/mb_plb/I_PLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[0].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[1].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[2].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[3].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[6].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[7].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[8].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[9].I_SPLB_RST" BEL
        "mb_plb/mb_plb/GEN_SPLB_RST[10].I_SPLB_RST" BEL "ilmb/ilmb/POR_FF_I"
        BEL "ilmb/ilmb/POR_SRL_I/SRL16E" BEL "dlmb/dlmb/POR_FF_I" BEL
        "dlmb/dlmb/POR_SRL_I/SRL16E" BEL
        "dlmb_cntlr/dlmb_cntlr/lmb_addrstrobe_i" BEL
        "dlmb_cntlr/dlmb_cntlr/Sl_Ready_i" BEL
        "ilmb_cntlr/ilmb_cntlr/lmb_addrstrobe_i" BEL
        "ilmb_cntlr/ilmb_cntlr/Sl_Ready_i" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In_3" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_3" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In_2" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In_1" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In_0" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN<0>.GEN_PLB_SHARED.cs_out_s_h_0"
        BEL "LEDs_4Bits/LEDs_4Bits/gpio_core_1/iGPIO_xferAck" BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_3" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_2" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_1" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_0" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_OE_3" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_OE_2" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_OE_1" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_OE_0" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_xferAck_Reg" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_28" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_29" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_30" BEL
        "LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_31" BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_addrack_i"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_be_i_0"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_16"
        BEL "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/sck_o_int" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Count_4" BEL
        "SPI_FLASH/SPI_FLASH/I_STATUS_REG/modf" BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/sr_7_Rx_Empty_i"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/sr_5_Tx_Empty_i"
        BEL "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Allow_MODF_Strobe" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/Intr2Bus_WrAck" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/Intr2Bus_RdAck" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/reset_trig" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/sw_rst_cond_d1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/transfer_start" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPIXfer_done_int_pulse_d1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SCK_O" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Serial_Din" BEL
        "SPI_FLASH/SPI_FLASH/ip2Bus_WrAck_fifo_no" BEL
        "SPI_FLASH/SPI_FLASH/ip2Bus_RdAck_fifo_no" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg"
        BEL "SPI_FLASH/SPI_FLASH/I_STATUS_REG/register_Data_int_0" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Count_trigger" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Serial_Dout" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/RESET_FLOPS[4].RST_FLOPS" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/RESET_FLOPS[5].RST_FLOPS" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/RESET_FLOPS[6].RST_FLOPS" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/RESET_FLOPS[7].RST_FLOPS" BEL
        "SPI_FLASH/SPI_FLASH/I_SOFT_RESET/FF_WRACK" BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPIXfer_done_int" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_3" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_6" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_4" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_5" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_9" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_7" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_8" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_2" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_0" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_register_data_int_1" BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/CONTROL_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I"
        BEL
        "SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/CONTROL_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I"
        BEL "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/irpt_wrack_d1" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_0" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_1" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_2" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_3" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_4" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_5" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_status_reg_0" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_status_reg_1" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_status_reg_2" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_status_reg_3" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_status_reg_4" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ip_irpt_status_reg_5" BEL
        "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/irpt_rdack_d1" BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/drr_Overrun_strobe"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_1"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_2"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_3"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_4"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_5"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_6"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_7"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_0"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_7"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_6"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_5"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_4"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_3"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_2"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_1"
        BEL
        "SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_0"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_3"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_2"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_21"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_20"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_21"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_20"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_19"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_18"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_17"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_10"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_8"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_addrack_i"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/data_timeout"
        BEL "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/MODF_strobe" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/sck_i_d1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/transfer_start_d1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPIXfer_done_int_d1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPIXfer_done_int_pulse_d2" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Count_trigger_d1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SS_O_0" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SS_Asserted_1dly" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/sck_d1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Shift_Reg_7" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Shift_Reg_6" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Shift_Reg_5" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Shift_Reg_4" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Shift_Reg_3" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Shift_Reg_2" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Shift_Reg_1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Shift_Reg_0" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/sck_d2" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0011_7" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0011_6" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0011_5" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0011_4" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0011_3" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0011_2" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0011_1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0011_0" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0110_7" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0110_6" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0110_5" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0110_4" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0110_3" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0110_2" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0110_1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_mode_0110_0" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Receive_Data_7" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Receive_Data_6" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Receive_Data_5" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Receive_Data_4" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Receive_Data_3" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Receive_Data_2" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Receive_Data_1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Receive_Data_0" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_II" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_III" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_V" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SCK_I_REG" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Count_2" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Count_0" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Count_1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Ratio_Count_5" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Ratio_Count_4" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Ratio_Count_3" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Ratio_Count_2" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Ratio_Count_1" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Ratio_Count_0" BEL
        "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Count_3" BEL
        "SPI_FLASH/SPI_FLASH/ip2Bus_RdAck_fifo_no_d1" BEL
        "SPI_FLASH/SPI_FLASH/ip2Bus_WrAck_fifo_no_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/sda_rin" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/Mshreg_sda_rin" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_rin" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/Mshreg_scl_rin" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/detect_start" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/detect_stop" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_falling_edge" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_rising_edge" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/i2c_header_en" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/sda_sample" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/EarlyAckHdr" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/Rc_fifo_wr" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_WrAck_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_RdAck_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/ro_prev_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/reset_trig"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/Intr2Bus_RdAck" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/Intr2Bus_WrAck" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/reset2Bus_RdAck" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/sm_stop" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/arb_lost" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/dtc_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/aas_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/txer_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/txer_edge" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/master_slave" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/msms_rst_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/srw_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/stop_scl_reg" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/sda_cout_reg" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/gpo_i_31" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/clean_cs" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/firstDynStartSeen" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/tx_under_prev_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/sda_setup" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/abgc_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/gen_start" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/al_prevent" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/bus_busy" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/gen_stop" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/msms_set_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/Tx_fifo_rd" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/FF_WRACK"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_busy"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/ackDataState_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/earlyAckDataState_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rxCntDone" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/callingReadAccess" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdByteCntr_7" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdByteCntr_6" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdByteCntr_5" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdByteCntr_4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdByteCntr_3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdByteCntr_2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdByteCntr_1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/rdByteCntr_0" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Data_Exists_DFF" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Data_Exists_DFF" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_7"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_7"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/EarlyAckDataState"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/ro_prev_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/dtre_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/msms_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/shift_reg_en" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/new_rcv_dta_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/shift_reg_ld" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_cout_reg" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/bit_cnt_en" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/rsta_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/tx_under_prev_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/msms_d2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_f_edg_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/shift_reg_ld_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/sda_rin_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_rin_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_f_edg_d2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/dtc_i_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_f_edg_d3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/dtc_i_d2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_0" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_5" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_6" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/data_i2c_i_7" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/gen_stop_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/bus_busy_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/AckDataState" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/al_i" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/master_sda" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/slave_sda" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_9" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_8" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_7" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_6" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_5" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_0" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/BITCNT/q_int_2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/BITCNT/q_int_0" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/BITCNT/q_int_1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/state_FSM_FFd2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/BITCNT/q_int_3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/state_FSM_FFd3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/state_FSM_FFd1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_9" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_8" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_7" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_6" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_5" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_0" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/sr_i_7" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/sr_i_6" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/sr_i_5" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/sr_i_4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/sr_i_3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/sr_i_2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/sr_i_1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/sr_i_0" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/Tx_fifo_wr" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/Rc_fifo_rd" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/new_rcv_dta_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_7" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_6" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_5" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/adr_i_6" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/adr_i_5" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/adr_i_4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/adr_i_3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/adr_i_2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/adr_i_1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/adr_i_0" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/cr_i_7" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/cr_i_6" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/cr_i_5" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/cr_i_4" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/cr_i_3" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/cr_i_2" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/cr_i_1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/msms_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/Tx_fifo_rst" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_7"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_8"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_7"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/Unstable_n"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_8"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.INRTL.debounce_ct_7"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_26"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_25"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_24"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_23"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_22"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_21"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_20"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_15"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_14"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_12"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_11"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_26"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_25"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_24"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_23"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_22"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_21"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_20"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_19"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_18"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_17"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_16"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_15"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_14"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_13"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_12"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_11"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_10"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_9"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_8"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_31"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_addrack_i"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_be_i_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_be_i_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/bus2ip_be_i_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_wrack_d1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_7"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_0"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_1"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_2"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_3"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_4"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_5"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_6"
        BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_7"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/RSTRDACK.rdce_dly1"
        BEL "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/intr2_rdack_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/intr2_wrack_d1" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/Tx_fifo_rd_d" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/Tx_fifo_wr_d" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/Rc_fifo_wr_d" BEL
        "CDCE913_I2C/CDCE913_I2C/X_IIC/Rc_fifo_rd_d" BEL
        "mdm_0/mdm_0/MDM_Core_I1/valid_access_2" BEL
        "mdm_0/mdm_0/MDM_Core_I1/sl_rdDAck_i" BEL
        "mdm_0/mdm_0/MDM_Core_I1/sl_wrDAck_i" BEL
        "mdm_0/mdm_0/MDM_Core_I1/clear_Ext_BRK" BEL
        "mdm_0/mdm_0/MDM_Core_I1/reading" BEL
        "mdm_0/mdm_0/MDM_Core_I1/enable_interrupts" BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Ext_BRK_FDRSE"
        BEL "mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO" BEL
        "mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO" BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/fifo_Write"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/fifo_Read"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/execute_1"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/execute_2"
        BEL "mdm_0/mdm_0/MDM_Core_I1/Sl_addrAck" BEL
        "mdm_0/mdm_0/MDM_Core_I1/abus_1" BEL "mdm_0/mdm_0/MDM_Core_I1/abus_0"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[24].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[25].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[26].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[27].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[28].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[29].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[30].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv46_rdBus_FDRE"
        BEL "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_In_7" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Mshreg_gpio_Data_In_7" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_In_6" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Mshreg_gpio_Data_In_6" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_In_5" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Mshreg_gpio_Data_In_5" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_In_4" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Mshreg_gpio_Data_In_4" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_In_3" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Mshreg_gpio_Data_In_3" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_In_2" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_In_1" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_In_0" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN<0>.GEN_PLB_SHARED.cs_out_s_h_0"
        BEL "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/iGPIO_xferAck" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_Out_7" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_Out_6" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_Out_5" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_Out_4" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_Out_3" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_Out_2" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_Out_1" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_Data_Out_0" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_OE_7" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_OE_6" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_OE_5" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_OE_4" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_OE_3" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_OE_2" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_OE_1" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_OE_0" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/gpio_xferAck_Reg" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/GPIO_DBus_i_26" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/GPIO_DBus_i_24" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/GPIO_DBus_i_25" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/GPIO_DBus_i_29" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/GPIO_DBus_i_27" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/GPIO_DBus_i_28" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/GPIO_DBus_i_30" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/GPIO_DBus_i_31" BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_addrack_i"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout";
TIMEGRP TXCLK_GRP_Ethernet_MAC = BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/fifo_tx_en" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/tx_clk_reg_d1" BEL
        "Ethernet_MAC/Ethernet_MAC/IOFFS_GEN[3].TX_FF_I" BEL
        "Ethernet_MAC/Ethernet_MAC/IOFFS_GEN[2].TX_FF_I" BEL
        "Ethernet_MAC/Ethernet_MAC/IOFFS_GEN[1].TX_FF_I" BEL
        "Ethernet_MAC/Ethernet_MAC/IOFFS_GEN[0].TX_FF_I" BEL
        "Ethernet_MAC/Ethernet_MAC/IOFFS_GEN2.TEN_FF" BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_0"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_2"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_3"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_4"
        BEL
        "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_5";
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<613>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0"
        PINNAME PLLCLK1;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_udm_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_udm_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_ldm_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_ldm_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[0].oserdes2_dq_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[0].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[1].oserdes2_dq_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[1].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[2].oserdes2_dq_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[2].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[3].oserdes2_dq_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[3].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[4].oserdes2_dq_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[4].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[5].oserdes2_dq_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[5].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[6].oserdes2_dq_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[6].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[7].oserdes2_dq_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[7].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[8].oserdes2_dq_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[8].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[9].oserdes2_dq_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[9].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[10].oserdes2_dq_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[10].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[11].oserdes2_dq_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[11].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[12].oserdes2_dq_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[12].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[13].oserdes2_dq_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[13].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[14].oserdes2_dq_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[14].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[15].oserdes2_dq_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[15].oserdes2_dq_0"
        PINNAME CLK0;
TIMEGRP clk_400_0000MHz180PLL0_nobuf = PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<613>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_udm_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_ldm_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[0].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[1].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[2].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[3].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[4].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[5].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[6].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[7].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[8].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[9].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[10].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[11].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[12].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[13].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[14].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[15].oserdes2_dq_0_pins<0>";
TIMEGRP clk_400_0000MHz180PLL0_nobuf_0 = PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<613>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_udm_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_ldm_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[0].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[1].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[2].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[3].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[4].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[5].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[6].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[7].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[8].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[9].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[10].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[11].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[12].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[13].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[14].oserdes2_dq_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[15].oserdes2_dq_0_pins<0>";
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<612>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0"
        PINNAME PLLCLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[0].ioi_addr_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[0].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[1].ioi_addr_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[1].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[2].ioi_addr_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[2].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[3].ioi_addr_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[3].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[4].ioi_addr_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[4].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[5].ioi_addr_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[5].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[6].ioi_addr_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[6].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[7].ioi_addr_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[7].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[8].ioi_addr_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[8].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[9].ioi_addr_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[9].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[10].ioi_addr_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[10].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[11].ioi_addr_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[11].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[12].ioi_addr_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[12].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_ba_oserdes2[0].ioi_ba_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_ba_oserdes2[0].ioi_ba_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_ba_oserdes2[1].ioi_ba_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_ba_oserdes2[1].ioi_ba_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_cas_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_cas_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_cke_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_cke_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_ras_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_ras_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_we_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_we_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/oserdes2_dqsp_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/oserdes2_dqsp_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/oserdes2_dqsn_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/oserdes2_dqsn_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/oserdes2_udqsp_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/oserdes2_udqsp_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/oserdes2_udqsn_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/oserdes2_udqsn_0"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_ck_0/N_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_ck_0/N"
        PINNAME CLK0;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_ck_0_pins<0>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_ck_0"
        PINNAME CLK0;
TIMEGRP clk_400_0000MHzPLL0_nobuf = PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<612>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[0].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[1].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[2].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[3].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[4].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[5].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[6].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[7].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[8].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[9].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[10].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[11].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[12].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_ba_oserdes2[0].ioi_ba_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_ba_oserdes2[1].ioi_ba_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_cas_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_cke_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_ras_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_we_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/oserdes2_dqsp_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/oserdes2_dqsn_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/oserdes2_udqsp_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/oserdes2_udqsn_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_ck_0/N_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_ck_0_pins<0>";
TIMEGRP clk_400_0000MHzPLL0_nobuf_0 = PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<612>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[0].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[1].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[2].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[3].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[4].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[5].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[6].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[7].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[8].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[9].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[10].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[11].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[12].ioi_addr_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_ba_oserdes2[0].ioi_ba_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_ba_oserdes2[1].ioi_ba_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_cas_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_cke_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_ras_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_we_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/oserdes2_dqsp_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/oserdes2_dqsn_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/oserdes2_udqsp_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/oserdes2_udqsn_0_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_ck_0/N_pins<0>"
        PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_ck_0_pins<0>";
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1" PINNAME DIVCLK;
PIN
        clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_pins<2>
        = BEL
        "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst"
        PINNAME CLKIN1;
TIMEGRP sys_clk_pin = PIN "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1_pins<0>" PIN
        "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_pins<2>";
NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i" MAXSKEW = 6 ns;
NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i" PERIOD = 40 ns HIGH 14 ns;
NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF" MAXSKEW = 6 ns;
NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF" PERIOD = 40 ns HIGH 14 ns;
TIMEGRP "PADS" = PADS(*);
TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIMEGRP "TXCLK_GRP_Ethernet_MAC" TO
        TIMEGRP "PADS" 10 ns;
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 66.6667 MHz HIGH 50%;
TS_clk_400_0000MHz180PLL0_nobuf = PERIOD TIMEGRP
        "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HIGH
        50%;
TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIMEGRP "clk_400_0000MHzPLL0_nobuf"
        TS_sys_clk_pin * 6 HIGH 50%;
TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
        HIGH 50%;
PIN fpga_0_Ethernet_MAC_PHY_rst_n_pin_OBUF_pins<1> = BEL
        "fpga_0_Ethernet_MAC_PHY_rst_n_pin_OBUF" PINNAME OUT;
PIN fpga_0_rst_1_sys_rst_pin_pins<0> = BEL "fpga_0_rst_1_sys_rst_pin" PINNAME
        PAD;
PIN
        MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<81>
        = BEL
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0"
        PINNAME IOIDRPTRAIN;
PIN "fpga_0_Ethernet_MAC_PHY_rst_n_pin_OBUF_pins<1>" TIG;
PIN "fpga_0_rst_1_sys_rst_pin_pins<0>" TIG;
PIN
        "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0_pins<81>"
        TIG;
OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethernet_MAC_PHY_rx_clk_pin";
SCHEMATIC END;

