Oh no...

Cycle: 0
MARS instruction number: 1	Instruction: addi $1,$0,-31
Expected:	Register Write to Reg: 0x01 Val: 0xFFFFFFE1
Got     :	Register Write to Reg: 0x01 Val: 0x0000FFE1
Incorrect write

Cycle: 1
MARS instruction number: 2	Instruction: addi $2,$0,-1
Expected:	Register Write to Reg: 0x02 Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x02 Val: 0x0000FFFF
Incorrect write

Cycle: 3
MARS instruction number: 4	Instruction: sub $1,$1,$2
Expected:	Register Write to Reg: 0x01 Val: 0xFFFFFFE3
Got     :	Register Write to Reg: 0x01 Val: 0xFFFEFFE3
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


