mkdir temp && yosys -p "read_verilog temp"

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.52+137 (git sha1 aa30589c1, clang++ 14.0.0-1ubuntu1.1 -Og -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,leak)

-- Running command `read_verilog temp' --

1. Executing Verilog-2005 frontend: temp
Parsing Verilog input from `temp' to AST representation.
Successfully finished Verilog frontend.

End of script. Logfile hash: 405974766d, CPU: user 0.03s system 0.04s, MEM: 84.32 MB peak
Yosys 0.52+137 (git sha1 aa30589c1, clang++ 14.0.0-1ubuntu1.1 -Og -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,leak)
Time spent: 100% 2x read_verilog (0 sec)