SELECTABLE_VIOLATION_NAMES ON []  
SELECTABLE_VIOLATION_COMMENTS ON []  
ICV_REPORT_DENSITY OFF []  
ICV_DV_REPORT OFF []  
SNPSINDESIGN OFF []  
USE_ICC2 OFF []  
EXTENDED_LAYERS OFF []  
DEBUG_VOLTAGE_RULE OFF []  
DEBUG_VOLTAGE_RULE_OUTPUT_ALL_VOLTAGE_TEXT OFF []  
USER_DEFINED_DELTA_VOLTAGE ON []  
FULL_CHIP OFF []  
WITH_SEALRING OFF []  
CHECK_LOW_DENSITY ON []  
Flip_Chip ON []  
WITH_APRDL ON []  
G0_MASK_HINT OFF []  
CHECK_FLOATING_GATE_BY_TEXT OFF []  
CHECK_FLOATING_GATE_BY_PRIMARY_TEXT ON []  
USE_IO_VOLTAGE_ON_CORE_TO_IO_NET ON []  
USE_SD_VOLTAGE_ON_CORE_TO_IO_NET OFF []  
Narrow_PSTRAP OFF []  
LUP_FILTER OFF []  
DEFINE_IOPAD_BY_IODMY ON []  
ALL_AREA_IO ON []  
DISCONNECT_ALL_RESISTOR OFF []  
CONNECT_ALL_RESISTOR OFF []  
DEFINE_PAD_BY_TEXT ON []  
IP_LEVEL_LUP_CHECK ON []  
LUP_MASK_HINT ON []  
LUP_SANITY_CHECK ON []  
ESDLU_IP_TIGHTEN_DENSITY ON []  
COD_RULE_CHECK ON []  
COD_RULE_CHECK_ONLY OFF []  
FRONT_END ON []  
BACK_END ON []  
prBoundary_COD ON []  
GUIDELINE_ESD ON []  
GUIDELINE_ANALOG ON []  
GUIDELINE_ESD_CDM7A OFF []  
GUIDELINE_ESD_CDM9A OFF []  
ESD_XDM_VIC_CHECK ON []  
G0_RULE_CHECK ON []  
G0_RULE_CHECK_ONLY OFF []  
VOLTAGE_RULE_CHECK ON []  
VOLTAGE_RULE_CHECK_ONLY OFF []  
ESD_LUP_RULE_CHECK ON []  
ESD_LUP_RULE_CHECK_ONLY OFF []  
DENSITY_RULE_CHECK_ONLY OFF []  
IP_VOLTAGE_TEXT_WARNING OFF []  
TOP_VOLTAGE_TAG_WARN ON []  
SRAM_SANITY_DRC ON []  
SRAM_SANITY_DRC_ONLY OFF []  
AEC_PRECHECKER OFF []  
AEC_PRECHECKER_ONLY OFF []  
SHDMIM_KOZ_AP_SPACE_5UM OFF []  
SHDMIM ON []  
SHDMIM_KOZ_AP_SPACE_5UM_IP ON []  
SINGLE_VOLTAGE_BIN_1D65 OFF []  
Multi_VOLTAGE_BIN_WITHIN_CHIP ON []  
SINGLE_VOLTAGE_BIN_WITHIN_CHIP OFF []  
SINGLE_VOLTAGE_BIN_0D96 ON []  
SINGLE_VOLTAGE_BIN_1D32 OFF []  
prBoundary_Direct_Abutment OFF []  
FHDMIM OFF []  
FHDMIM_KOZ_AP_SPACE_5UM OFF []  
FHDMIM_KOZ_AP_SPACE_5UM_IP OFF []  
Flip_Chip_SUB_wi_presolder ON []  
Flip_Chip_Thin_Die ON []  
KOZ_High_subst_layer OFF []  
Check_Dummy_Under_INDDMY ON []  
UseprBoundary ON []  
ChipWindowUsed OFF []  
XLB 0.0 []  
YLB 0.0 []  
XRT 1000.0 []  
YRT 1000.0 []  
SCRIBELINEX 179.712 []  
SCRIBELINEY 179.712 []  
DUMMY_PRE_CHECK_TIGHTEN ON []  
IP_TIGHTEN_DENSITY ON []  
IP_TIGHTEN_BOUNDARY ON []  
DFM OFF []  
DFM_P1 OFF []  
DFM_P2 OFF []  
DFM_ONLY OFF []  
layout_drawn_options(zero_segment=true); "" []  
layout_drawn_options(zero_area=true); "" []  
layout_drawn_options(zero_path=true); "" []  
