<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/i915_dma.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - i915_dma.c<span style="font-size: 80%;"> (source / <a href="i915_dma.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">447</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">19</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* i915_dma.c -- DMA support for the I915 -*- linux-c -*-</a>
<span class="lineNum">       2 </span>            :  */
<span class="lineNum">       3 </span>            : /*
<span class="lineNum">       4 </span>            :  * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
<span class="lineNum">       5 </span>            :  * All Rights Reserved.
<span class="lineNum">       6 </span>            :  *
<span class="lineNum">       7 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       8 </span>            :  * copy of this software and associated documentation files (the
<span class="lineNum">       9 </span>            :  * &quot;Software&quot;), to deal in the Software without restriction, including
<span class="lineNum">      10 </span>            :  * without limitation the rights to use, copy, modify, merge, publish,
<span class="lineNum">      11 </span>            :  * distribute, sub license, and/or sell copies of the Software, and to
<span class="lineNum">      12 </span>            :  * permit persons to whom the Software is furnished to do so, subject to
<span class="lineNum">      13 </span>            :  * the following conditions:
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * The above copyright notice and this permission notice (including the
<span class="lineNum">      16 </span>            :  * next paragraph) shall be included in all copies or substantial portions
<span class="lineNum">      17 </span>            :  * of the Software.
<span class="lineNum">      18 </span>            :  *
<span class="lineNum">      19 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS
<span class="lineNum">      20 </span>            :  * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
<span class="lineNum">      21 </span>            :  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
<span class="lineNum">      22 </span>            :  * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
<span class="lineNum">      23 </span>            :  * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
<span class="lineNum">      24 </span>            :  * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
<span class="lineNum">      25 </span>            :  * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      26 </span>            :  *
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : 
<span class="lineNum">      29 </span>            : #define pr_fmt(fmt) KBUILD_MODNAME &quot;: &quot; fmt
<span class="lineNum">      30 </span>            : 
<span class="lineNum">      31 </span>            : #ifdef __linux__
<span class="lineNum">      32 </span>            : #include &lt;linux/async.h&gt;
<span class="lineNum">      33 </span>            : #endif
<span class="lineNum">      34 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      35 </span>            : #include &lt;dev/pci/drm/drm_crtc_helper.h&gt;
<span class="lineNum">      36 </span>            : #include &lt;dev/pci/drm/drm_fb_helper.h&gt;
<span class="lineNum">      37 </span>            : #ifdef __linux__
<span class="lineNum">      38 </span>            : #include &lt;drm/drm_legacy.h&gt;
<span class="lineNum">      39 </span>            : #endif
<span class="lineNum">      40 </span>            : #include &quot;intel_drv.h&quot;
<span class="lineNum">      41 </span>            : #include &lt;dev/pci/drm/i915_drm.h&gt;
<span class="lineNum">      42 </span>            : #include &quot;i915_drv.h&quot;
<span class="lineNum">      43 </span>            : #include &quot;i915_vgpu.h&quot;
<span class="lineNum">      44 </span>            : #include &quot;i915_trace.h&quot;
<span class="lineNum">      45 </span>            : #ifdef __linux__
<span class="lineNum">      46 </span>            : #include &lt;linux/pci.h&gt;
<span class="lineNum">      47 </span>            : #include &lt;linux/console.h&gt;
<span class="lineNum">      48 </span>            : #include &lt;linux/vt.h&gt;
<span class="lineNum">      49 </span>            : #include &lt;linux/vgaarb.h&gt;
<span class="lineNum">      50 </span>            : #include &lt;linux/acpi.h&gt;
<span class="lineNum">      51 </span>            : #include &lt;linux/pnp.h&gt;
<span class="lineNum">      52 </span>            : #include &lt;linux/vga_switcheroo.h&gt;
<span class="lineNum">      53 </span>            : #include &lt;linux/slab.h&gt;
<span class="lineNum">      54 </span>            : #include &lt;acpi/video.h&gt;
<span class="lineNum">      55 </span>            : #include &lt;linux/pm.h&gt;
<span class="lineNum">      56 </span>            : #include &lt;linux/pm_runtime.h&gt;
<span class="lineNum">      57 </span>            : #include &lt;linux/oom.h&gt;
<span class="lineNum">      58 </span>            : #endif
<a name="59"><span class="lineNum">      59 </span>            : </a>
<span class="lineNum">      60 </span>            : 
<span class="lineNum">      61 </span><span class="lineNoCov">          0 : static int i915_getparam(struct drm_device *dev, void *data,</span>
<span class="lineNum">      62 </span>            :                          struct drm_file *file_priv)
<span class="lineNum">      63 </span>            : {
<span class="lineNum">      64 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">      65 </span><span class="lineNoCov">          0 :         drm_i915_getparam_t *param = data;</span>
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :         int value;</span>
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span><span class="lineNoCov">          0 :         switch (param-&gt;param) {</span>
<span class="lineNum">      69 </span>            :         case I915_PARAM_IRQ_ACTIVE:
<span class="lineNum">      70 </span>            :         case I915_PARAM_ALLOW_BATCHBUFFER:
<span class="lineNum">      71 </span>            :         case I915_PARAM_LAST_DISPATCH:
<span class="lineNum">      72 </span>            :                 /* Reject all old ums/dri params. */
<span class="lineNum">      73 </span><span class="lineNoCov">          0 :                 return -ENODEV;</span>
<span class="lineNum">      74 </span>            :         case I915_PARAM_CHIPSET_ID:
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :                 value = dev-&gt;pdev-&gt;device;</span>
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      77 </span>            :         case I915_PARAM_REVISION:
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :                 value = dev-&gt;pdev-&gt;revision;</span>
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      80 </span>            :         case I915_PARAM_HAS_GEM:
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :                 value = 1;</span>
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      83 </span>            :         case I915_PARAM_NUM_FENCES_AVAIL:
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :                 value = dev_priv-&gt;num_fence_regs;</span>
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      86 </span>            :         case I915_PARAM_HAS_OVERLAY:
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :                 value = dev_priv-&gt;overlay ? 1 : 0;</span>
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      89 </span>            :         case I915_PARAM_HAS_PAGEFLIPPING:
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :                 value = 1;</span>
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      92 </span>            :         case I915_PARAM_HAS_EXECBUF2:
<span class="lineNum">      93 </span>            :                 /* depends on GEM */
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :                 value = 1;</span>
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      96 </span>            :         case I915_PARAM_HAS_BSD:
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :                 value = intel_ring_initialized(&amp;dev_priv-&gt;ring[VCS]);</span>
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      99 </span>            :         case I915_PARAM_HAS_BLT:
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :                 value = intel_ring_initialized(&amp;dev_priv-&gt;ring[BCS]);</span>
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     102 </span>            :         case I915_PARAM_HAS_VEBOX:
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :                 value = intel_ring_initialized(&amp;dev_priv-&gt;ring[VECS]);</span>
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     105 </span>            :         case I915_PARAM_HAS_BSD2:
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :                 value = intel_ring_initialized(&amp;dev_priv-&gt;ring[VCS2]);</span>
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     108 </span>            :         case I915_PARAM_HAS_RELAXED_FENCING:
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :                 value = 1;</span>
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     111 </span>            :         case I915_PARAM_HAS_COHERENT_RINGS:
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :                 value = 1;</span>
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     114 </span>            :         case I915_PARAM_HAS_EXEC_CONSTANTS:
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :                 value = INTEL_INFO(dev)-&gt;gen &gt;= 4;</span>
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     117 </span>            :         case I915_PARAM_HAS_RELAXED_DELTA:
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :                 value = 1;</span>
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     120 </span>            :         case I915_PARAM_HAS_GEN7_SOL_RESET:
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :                 value = 1;</span>
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     123 </span>            :         case I915_PARAM_HAS_LLC:
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :                 value = HAS_LLC(dev);</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     126 </span>            :         case I915_PARAM_HAS_WT:
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :                 value = HAS_WT(dev);</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     129 </span>            :         case I915_PARAM_HAS_ALIASING_PPGTT:
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :                 value = USES_PPGTT(dev);</span>
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     132 </span>            :         case I915_PARAM_HAS_WAIT_TIMEOUT:
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :                 value = 1;</span>
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     135 </span>            :         case I915_PARAM_HAS_SEMAPHORES:
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :                 value = i915_semaphore_is_enabled(dev);</span>
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     138 </span>            :         case I915_PARAM_HAS_PRIME_VMAP_FLUSH:
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :                 value = 1;</span>
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     141 </span>            :         case I915_PARAM_HAS_SECURE_BATCHES:
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :                 value = capable(CAP_SYS_ADMIN);</span>
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     144 </span>            :         case I915_PARAM_HAS_PINNED_BATCHES:
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :                 value = 1;</span>
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     147 </span>            :         case I915_PARAM_HAS_EXEC_NO_RELOC:
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :                 value = 1;</span>
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     150 </span>            :         case I915_PARAM_HAS_EXEC_HANDLE_LUT:
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :                 value = 1;</span>
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     153 </span>            :         case I915_PARAM_CMD_PARSER_VERSION:
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :                 value = i915_cmd_parser_get_version();</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     156 </span>            :         case I915_PARAM_HAS_COHERENT_PHYS_GTT:
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :                 value = 1;</span>
<span class="lineNum">     158 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     159 </span>            :         case I915_PARAM_MMAP_VERSION:
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :                 value = 1;</span>
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     162 </span>            :         case I915_PARAM_SUBSLICE_TOTAL:
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 value = INTEL_INFO(dev)-&gt;subslice_total;</span>
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :                 if (!value)</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :                         return -ENODEV;</span>
<span class="lineNum">     166 </span>            :                 break;
<span class="lineNum">     167 </span>            :         case I915_PARAM_EU_TOTAL:
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :                 value = INTEL_INFO(dev)-&gt;eu_total;</span>
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :                 if (!value)</span>
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :                         return -ENODEV;</span>
<span class="lineNum">     171 </span>            :                 break;
<span class="lineNum">     172 </span>            :         case I915_PARAM_HAS_GPU_RESET:
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :                 value = i915.enable_hangcheck &amp;&amp;</span>
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :                         intel_has_gpu_reset(dev);</span>
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     176 </span>            :         case I915_PARAM_HAS_RESOURCE_STREAMER:
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :                 value = HAS_RESOURCE_STREAMER(dev);</span>
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     179 </span>            :         default:
<span class="lineNum">     180 </span>            :                 DRM_DEBUG(&quot;Unknown parameter %d\n&quot;, param-&gt;param);
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     182 </span>            :         }
<span class="lineNum">     183 </span>            : 
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :         if (copy_to_user(param-&gt;value, &amp;value, sizeof(int))) {</span>
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;copy_to_user failed\n&quot;);</span>
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :                 return -EFAULT;</span>
<span class="lineNum">     187 </span>            :         }
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     190 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     191 </span>            : 
<span class="lineNum">     192 </span>            : #ifdef __linux__
<span class="lineNum">     193 </span>            : static int i915_get_bridge_dev(struct drm_device *dev)
<span class="lineNum">     194 </span>            : {
<span class="lineNum">     195 </span>            :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;
<span class="lineNum">     196 </span>            : 
<span class="lineNum">     197 </span>            :         dev_priv-&gt;bridge_dev = pci_get_bus_and_slot(0, PCI_DEVFN(0, 0));
<span class="lineNum">     198 </span>            :         if (!dev_priv-&gt;bridge_dev) {
<span class="lineNum">     199 </span>            :                 DRM_ERROR(&quot;bridge device not found\n&quot;);
<span class="lineNum">     200 </span>            :                 return -1;
<span class="lineNum">     201 </span>            :         }
<span class="lineNum">     202 </span>            :         return 0;
<a name="203"><span class="lineNum">     203 </span>            : }</a>
<span class="lineNum">     204 </span>            : #else
<span class="lineNum">     205 </span><span class="lineNoCov">          0 : int i915_get_bridge_dev(struct drm_device *dev)</span>
<span class="lineNum">     206 </span>            : {
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     208 </span>            : 
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :         dev_priv-&gt;bridge_dev = malloc(sizeof(*dev_priv-&gt;bridge_dev),</span>
<span class="lineNum">     210 </span>            :                                       M_DEVBUF, M_WAITOK);
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :         dev_priv-&gt;bridge_dev-&gt;pc = dev-&gt;pdev-&gt;pc;</span>
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :         dev_priv-&gt;bridge_dev-&gt;tag = pci_make_tag(dev-&gt;pdev-&gt;pc, 0, 0, 0);</span>
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     214 </span>            : }
<span class="lineNum">     215 </span>            : #endif
<span class="lineNum">     216 </span>            : 
<span class="lineNum">     217 </span>            : #define MCHBAR_I915 0x44
<span class="lineNum">     218 </span>            : #define MCHBAR_I965 0x48
<span class="lineNum">     219 </span>            : #define MCHBAR_SIZE (4*4096)
<span class="lineNum">     220 </span>            : 
<span class="lineNum">     221 </span>            : #define DEVEN_REG 0x54
<span class="lineNum">     222 </span>            : #define   DEVEN_MCHBAR_EN (1 &lt;&lt; 28)
<span class="lineNum">     223 </span>            : 
<a name="224"><span class="lineNum">     224 </span>            : /* Allocate space for the MCH regs if needed, return nonzero on error */</a>
<span class="lineNum">     225 </span>            : static int
<span class="lineNum">     226 </span><span class="lineNoCov">          0 : intel_alloc_mchbar_resource(struct drm_device *dev)</span>
<span class="lineNum">     227 </span>            : {
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :         int reg = INTEL_INFO(dev)-&gt;gen &gt;= 4 ? MCHBAR_I965 : MCHBAR_I915;</span>
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :         u32 temp_lo, temp_hi = 0;</span>
<span class="lineNum">     231 </span>            :         u64 mchbar_addr;
<span class="lineNum">     232 </span>            : #ifdef __linux__
<span class="lineNum">     233 </span>            :         int ret;
<span class="lineNum">     234 </span>            : #endif
<span class="lineNum">     235 </span>            : 
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4)</span>
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :                 pci_read_config_dword(dev_priv-&gt;bridge_dev, reg + 4, &amp;temp_hi);</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :         pci_read_config_dword(dev_priv-&gt;bridge_dev, reg, &amp;temp_lo);</span>
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :         mchbar_addr = ((u64)temp_hi &lt;&lt; 32) | temp_lo;</span>
<span class="lineNum">     240 </span>            : 
<span class="lineNum">     241 </span>            : #ifdef __linux__
<span class="lineNum">     242 </span>            :         /* If ACPI doesn't have it, assume we need to allocate it ourselves */
<span class="lineNum">     243 </span>            : #ifdef CONFIG_PNP
<span class="lineNum">     244 </span>            :         if (mchbar_addr &amp;&amp;
<span class="lineNum">     245 </span>            :             pnp_range_reserved(mchbar_addr, mchbar_addr + MCHBAR_SIZE))
<span class="lineNum">     246 </span>            :                 return 0;
<span class="lineNum">     247 </span>            : #endif
<span class="lineNum">     248 </span>            : #else
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :         if (mchbar_addr)</span>
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     251 </span>            : #endif
<span class="lineNum">     252 </span>            : 
<span class="lineNum">     253 </span>            :         /* Get some space for it */
<span class="lineNum">     254 </span>            : #ifdef __linux__
<span class="lineNum">     255 </span>            :         dev_priv-&gt;mch_res.name = &quot;i915 MCHBAR&quot;;
<span class="lineNum">     256 </span>            :         dev_priv-&gt;mch_res.flags = IORESOURCE_MEM;
<span class="lineNum">     257 </span>            :         ret = pci_bus_alloc_resource(dev_priv-&gt;bridge_dev-&gt;bus,
<span class="lineNum">     258 </span>            :                                      &amp;dev_priv-&gt;mch_res,
<span class="lineNum">     259 </span>            :                                      MCHBAR_SIZE, MCHBAR_SIZE,
<span class="lineNum">     260 </span>            :                                      PCIBIOS_MIN_MEM,
<span class="lineNum">     261 </span>            :                                      0, pcibios_align_resource,
<span class="lineNum">     262 </span>            :                                      dev_priv-&gt;bridge_dev);
<span class="lineNum">     263 </span>            :         if (ret) {
<span class="lineNum">     264 </span>            :                 DRM_DEBUG_DRIVER(&quot;failed bus alloc: %d\n&quot;, ret);
<span class="lineNum">     265 </span>            :                 dev_priv-&gt;mch_res.start = 0;
<span class="lineNum">     266 </span>            :                 return ret;
<span class="lineNum">     267 </span>            :         }
<span class="lineNum">     268 </span>            : #else
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;memex == NULL || extent_alloc(dev_priv-&gt;memex,</span>
<span class="lineNum">     270 </span>            :             MCHBAR_SIZE, MCHBAR_SIZE, 0, 0, 0, &amp;dev_priv-&gt;mch_res.start)) {
<span class="lineNum">     271 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">     272 </span>            :         }
<span class="lineNum">     273 </span>            : #endif
<span class="lineNum">     274 </span>            : 
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4)</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :                 pci_write_config_dword(dev_priv-&gt;bridge_dev, reg + 4,</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :                                        upper_32_bits(dev_priv-&gt;mch_res.start));</span>
<span class="lineNum">     278 </span>            : 
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :         pci_write_config_dword(dev_priv-&gt;bridge_dev, reg,</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :                                lower_32_bits(dev_priv-&gt;mch_res.start));</span>
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     282 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     283 </span>            : 
<a name="284"><span class="lineNum">     284 </span>            : /* Setup MCHBAR if possible, return true if we should disable it again */</a>
<span class="lineNum">     285 </span>            : static void
<span class="lineNum">     286 </span><span class="lineNoCov">          0 : intel_setup_mchbar(struct drm_device *dev)</span>
<span class="lineNum">     287 </span>            : {
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         int mchbar_reg = INTEL_INFO(dev)-&gt;gen &gt;= 4 ? MCHBAR_I965 : MCHBAR_I915;</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :         u32 temp;</span>
<span class="lineNum">     291 </span>            :         bool enabled;
<span class="lineNum">     292 </span>            : 
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     295 </span>            : 
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :         dev_priv-&gt;mchbar_need_disable = false;</span>
<span class="lineNum">     297 </span>            : 
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :         if (IS_I915G(dev) || IS_I915GM(dev)) {</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :                 pci_read_config_dword(dev_priv-&gt;bridge_dev, DEVEN_REG, &amp;temp);</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :                 enabled = !!(temp &amp; DEVEN_MCHBAR_EN);</span>
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :                 pci_read_config_dword(dev_priv-&gt;bridge_dev, mchbar_reg, &amp;temp);</span>
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :                 enabled = temp &amp; 1;</span>
<span class="lineNum">     304 </span>            :         }
<span class="lineNum">     305 </span>            : 
<span class="lineNum">     306 </span>            :         /* If it's already enabled, don't have to do anything */
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :         if (enabled)</span>
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     309 </span>            : 
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :         if (intel_alloc_mchbar_resource(dev))</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     312 </span>            : 
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :         dev_priv-&gt;mchbar_need_disable = true;</span>
<span class="lineNum">     314 </span>            : 
<span class="lineNum">     315 </span>            :         /* Space is allocated or reserved, so enable it. */
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :         if (IS_I915G(dev) || IS_I915GM(dev)) {</span>
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :                 pci_write_config_dword(dev_priv-&gt;bridge_dev, DEVEN_REG,</span>
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :                                        temp | DEVEN_MCHBAR_EN);</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :                 pci_read_config_dword(dev_priv-&gt;bridge_dev, mchbar_reg, &amp;temp);</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :                 pci_write_config_dword(dev_priv-&gt;bridge_dev, mchbar_reg, temp | 1);</span>
<span class="lineNum">     322 </span>            :         }
<span class="lineNum">     323 </span><span class="lineNoCov">          0 : }</span>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<span class="lineNum">     325 </span>            : static void
<span class="lineNum">     326 </span><span class="lineNoCov">          0 : intel_teardown_mchbar(struct drm_device *dev)</span>
<span class="lineNum">     327 </span>            : {
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         int mchbar_reg = INTEL_INFO(dev)-&gt;gen &gt;= 4 ? MCHBAR_I965 : MCHBAR_I915;</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :         u32 temp;</span>
<span class="lineNum">     331 </span>            : 
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;mchbar_need_disable) {</span>
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :                 if (IS_I915G(dev) || IS_I915GM(dev)) {</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                         pci_read_config_dword(dev_priv-&gt;bridge_dev, DEVEN_REG, &amp;temp);</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :                         temp &amp;= ~DEVEN_MCHBAR_EN;</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                         pci_write_config_dword(dev_priv-&gt;bridge_dev, DEVEN_REG, temp);</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :                         pci_read_config_dword(dev_priv-&gt;bridge_dev, mchbar_reg, &amp;temp);</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :                         temp &amp;= ~1;</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :                         pci_write_config_dword(dev_priv-&gt;bridge_dev, mchbar_reg, temp);</span>
<span class="lineNum">     341 </span>            :                 }
<span class="lineNum">     342 </span>            :         }
<span class="lineNum">     343 </span>            : 
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;mch_res.start)</span>
<span class="lineNum">     345 </span>            : #ifdef __linux__
<span class="lineNum">     346 </span>            :                 release_resource(&amp;dev_priv-&gt;mch_res);
<span class="lineNum">     347 </span>            : #else
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :                 extent_free(dev_priv-&gt;memex, dev_priv-&gt;mch_res.start,</span>
<span class="lineNum">     349 </span>            :                             MCHBAR_SIZE, 0);
<span class="lineNum">     350 </span>            : #endif
<span class="lineNum">     351 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     352 </span>            : 
<span class="lineNum">     353 </span>            : #ifdef __linux__
<span class="lineNum">     354 </span>            : /* true = enable decode, false = disable decoder */
<span class="lineNum">     355 </span>            : static unsigned int i915_vga_set_decode(void *cookie, bool state)
<span class="lineNum">     356 </span>            : {
<span class="lineNum">     357 </span>            :         struct drm_device *dev = cookie;
<span class="lineNum">     358 </span>            : 
<span class="lineNum">     359 </span>            :         intel_modeset_vga_set_state(dev, state);
<span class="lineNum">     360 </span>            :         if (state)
<span class="lineNum">     361 </span>            :                 return VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM |
<span class="lineNum">     362 </span>            :                        VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
<span class="lineNum">     363 </span>            :         else
<span class="lineNum">     364 </span>            :                 return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
<span class="lineNum">     365 </span>            : }
<span class="lineNum">     366 </span>            : 
<span class="lineNum">     367 </span>            : static void i915_switcheroo_set_state(struct pci_dev *pdev, enum vga_switcheroo_state state)
<span class="lineNum">     368 </span>            : {
<span class="lineNum">     369 </span>            :         struct drm_device *dev = pci_get_drvdata(pdev);
<span class="lineNum">     370 </span>            :         pm_message_t pmm = { .event = PM_EVENT_SUSPEND };
<span class="lineNum">     371 </span>            : 
<span class="lineNum">     372 </span>            :         if (state == VGA_SWITCHEROO_ON) {
<span class="lineNum">     373 </span>            :                 pr_info(&quot;switched on\n&quot;);
<span class="lineNum">     374 </span>            :                 dev-&gt;switch_power_state = DRM_SWITCH_POWER_CHANGING;
<span class="lineNum">     375 </span>            :                 /* i915 resume handler doesn't set to D0 */
<span class="lineNum">     376 </span>            :                 pci_set_power_state(dev-&gt;pdev, PCI_D0);
<span class="lineNum">     377 </span>            :                 i915_resume_switcheroo(dev);
<span class="lineNum">     378 </span>            :                 dev-&gt;switch_power_state = DRM_SWITCH_POWER_ON;
<span class="lineNum">     379 </span>            :         } else {
<span class="lineNum">     380 </span>            :                 pr_err(&quot;switched off\n&quot;);
<span class="lineNum">     381 </span>            :                 dev-&gt;switch_power_state = DRM_SWITCH_POWER_CHANGING;
<span class="lineNum">     382 </span>            :                 i915_suspend_switcheroo(dev, pmm);
<span class="lineNum">     383 </span>            :                 dev-&gt;switch_power_state = DRM_SWITCH_POWER_OFF;
<span class="lineNum">     384 </span>            :         }
<span class="lineNum">     385 </span>            : }
<span class="lineNum">     386 </span>            : 
<span class="lineNum">     387 </span>            : static bool i915_switcheroo_can_switch(struct pci_dev *pdev)
<span class="lineNum">     388 </span>            : {
<span class="lineNum">     389 </span>            :         struct drm_device *dev = pci_get_drvdata(pdev);
<span class="lineNum">     390 </span>            : 
<span class="lineNum">     391 </span>            :         /*
<span class="lineNum">     392 </span>            :          * FIXME: open_count is protected by drm_global_mutex but that would lead to
<span class="lineNum">     393 </span>            :          * locking inversion with the driver load path. And the access here is
<span class="lineNum">     394 </span>            :          * completely racy anyway. So don't bother with locking for now.
<span class="lineNum">     395 </span>            :          */
<span class="lineNum">     396 </span>            :         return dev-&gt;open_count == 0;
<span class="lineNum">     397 </span>            : }
<span class="lineNum">     398 </span>            : 
<span class="lineNum">     399 </span>            : static const struct vga_switcheroo_client_ops i915_switcheroo_ops = {
<span class="lineNum">     400 </span>            :         .set_gpu_state = i915_switcheroo_set_state,
<span class="lineNum">     401 </span>            :         .reprobe = NULL,
<span class="lineNum">     402 </span>            :         .can_switch = i915_switcheroo_can_switch,
<span class="lineNum">     403 </span>            : };
<span class="lineNum">     404 </span>            : #else
<span class="lineNum">     405 </span>            : #define i915_vga_set_decode     NULL
<a name="406"><span class="lineNum">     406 </span>            : #endif</a>
<span class="lineNum">     407 </span>            : 
<span class="lineNum">     408 </span><span class="lineNoCov">          0 : static int i915_load_modeset_init(struct drm_device *dev)</span>
<span class="lineNum">     409 </span>            : {
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     411 </span>            :         int ret;
<span class="lineNum">     412 </span>            : 
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :         ret = intel_parse_bios(dev);</span>
<span class="lineNum">     414 </span>            :         if (ret)
<span class="lineNum">     415 </span>            :                 DRM_INFO(&quot;failed to find VBIOS tables\n&quot;);
<span class="lineNum">     416 </span>            : 
<span class="lineNum">     417 </span>            :         /* If we have &gt; 1 VGA cards, then we need to arbitrate access
<span class="lineNum">     418 </span>            :          * to the common VGA resources.
<span class="lineNum">     419 </span>            :          *
<span class="lineNum">     420 </span>            :          * If we are a secondary display controller (!PCI_DISPLAY_CLASS_VGA),
<span class="lineNum">     421 </span>            :          * then we do not take part in VGA arbitration and the
<span class="lineNum">     422 </span>            :          * vga_client_register() fails with -ENODEV.
<span class="lineNum">     423 </span>            :          */
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :         ret = vga_client_register(dev-&gt;pdev, dev, NULL, i915_vga_set_decode);</span>
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :         if (ret &amp;&amp; ret != -ENODEV)</span>
<span class="lineNum">     426 </span>            :                 goto out;
<span class="lineNum">     427 </span>            : 
<span class="lineNum">     428 </span>            : #ifdef __linux__
<span class="lineNum">     429 </span>            :         intel_register_dsm_handler();
<span class="lineNum">     430 </span>            : #endif
<span class="lineNum">     431 </span>            : 
<span class="lineNum">     432 </span>            :         ret = vga_switcheroo_register_client(dev-&gt;pdev, &amp;i915_switcheroo_ops, false);
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     434 </span>            :                 goto cleanup_vga_client;
<span class="lineNum">     435 </span>            : 
<span class="lineNum">     436 </span>            :         /* Initialise stolen first so that we may reserve preallocated
<span class="lineNum">     437 </span>            :          * objects for the BIOS to KMS transition.
<span class="lineNum">     438 </span>            :          */
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :         ret = i915_gem_init_stolen(dev);</span>
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     441 </span>            :                 goto cleanup_vga_switcheroo;
<span class="lineNum">     442 </span>            : 
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :         intel_power_domains_init_hw(dev_priv);</span>
<span class="lineNum">     444 </span>            : 
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :         ret = intel_irq_install(dev_priv);</span>
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     447 </span>            :                 goto cleanup_gem_stolen;
<span class="lineNum">     448 </span>            : 
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :         intel_setup_gmbus(dev);</span>
<span class="lineNum">     450 </span>            : 
<span class="lineNum">     451 </span>            :         /* Important: The output setup functions called by modeset_init need
<span class="lineNum">     452 </span>            :          * working irqs for e.g. gmbus and dp aux transfers. */
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :         intel_modeset_init(dev);</span>
<span class="lineNum">     454 </span>            : 
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :         intel_guc_ucode_init(dev);</span>
<span class="lineNum">     456 </span>            : 
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :         ret = i915_gem_init(dev);</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     459 </span>            :                 goto cleanup_irq;
<span class="lineNum">     460 </span>            : 
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :         intel_modeset_gem_init(dev);</span>
<span class="lineNum">     462 </span>            : 
<span class="lineNum">     463 </span>            :         /* Always safe in the mode setting case. */
<span class="lineNum">     464 </span>            :         /* FIXME: do pre/post-mode set stuff in core KMS code */
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :         dev-&gt;vblank_disable_allowed = true;</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;num_pipes == 0)</span>
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     468 </span>            : 
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :         ret = intel_fbdev_init(dev);</span>
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     471 </span>            :                 goto cleanup_gem;
<span class="lineNum">     472 </span>            : 
<span class="lineNum">     473 </span>            :         /* Only enable hotplug handling once the fbdev is fully set up. */
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :         intel_hpd_init(dev_priv);</span>
<span class="lineNum">     475 </span>            : 
<span class="lineNum">     476 </span>            :         /*
<span class="lineNum">     477 </span>            :          * Some ports require correctly set-up hpd registers for detection to
<span class="lineNum">     478 </span>            :          * work properly (leading to ghost connected connector status), e.g. VGA
<span class="lineNum">     479 </span>            :          * on gm45.  Hence we can only set up the initial fbdev config after hpd
<span class="lineNum">     480 </span>            :          * irqs are fully enabled. Now we should scan for the initial config
<span class="lineNum">     481 </span>            :          * only once hotplug handling is enabled, but due to screwed-up locking
<span class="lineNum">     482 </span>            :          * around kms/fbdev init we can't protect the fdbev initial config
<span class="lineNum">     483 </span>            :          * scanning against hotplug events. Hence do this first and ignore the
<span class="lineNum">     484 </span>            :          * tiny window where we will loose hotplug notifactions.
<span class="lineNum">     485 </span>            :          */
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :         async_schedule(intel_fbdev_initial_config, dev_priv);</span>
<span class="lineNum">     487 </span>            : 
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :         drm_kms_helper_poll_init(dev);</span>
<span class="lineNum">     489 </span>            : 
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     491 </span>            : 
<span class="lineNum">     492 </span>            : cleanup_gem:
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :         i915_gem_cleanup_ringbuffer(dev);</span>
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :         i915_gem_context_fini(dev);</span>
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">     497 </span>            : cleanup_irq:
<span class="lineNum">     498 </span><span class="lineNoCov">          0 :         intel_guc_ucode_fini(dev);</span>
<span class="lineNum">     499 </span><span class="lineNoCov">          0 :         drm_irq_uninstall(dev);</span>
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :         intel_teardown_gmbus(dev);</span>
<span class="lineNum">     501 </span>            : cleanup_gem_stolen:
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :         i915_gem_cleanup_stolen(dev);</span>
<span class="lineNum">     503 </span>            : cleanup_vga_switcheroo:
<span class="lineNum">     504 </span>            :         vga_switcheroo_unregister_client(dev-&gt;pdev);
<span class="lineNum">     505 </span>            : cleanup_vga_client:
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :         vga_client_register(dev-&gt;pdev, NULL, NULL, NULL);</span>
<span class="lineNum">     507 </span>            : out:
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">     509 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     510 </span>            : 
<span class="lineNum">     511 </span>            : #if IS_ENABLED(CONFIG_FB)
<span class="lineNum">     512 </span>            : static int i915_kick_out_firmware_fb(struct drm_i915_private *dev_priv)
<span class="lineNum">     513 </span>            : {
<span class="lineNum">     514 </span>            :         struct apertures_struct *ap;
<span class="lineNum">     515 </span>            :         struct pci_dev *pdev = dev_priv-&gt;dev-&gt;pdev;
<span class="lineNum">     516 </span>            :         bool primary;
<span class="lineNum">     517 </span>            :         int ret;
<span class="lineNum">     518 </span>            : 
<span class="lineNum">     519 </span>            :         ap = alloc_apertures(1);
<span class="lineNum">     520 </span>            :         if (!ap)
<span class="lineNum">     521 </span>            :                 return -ENOMEM;
<span class="lineNum">     522 </span>            : 
<span class="lineNum">     523 </span>            :         ap-&gt;ranges[0].base = dev_priv-&gt;gtt.mappable_base;
<span class="lineNum">     524 </span>            :         ap-&gt;ranges[0].size = dev_priv-&gt;gtt.mappable_end;
<span class="lineNum">     525 </span>            : 
<span class="lineNum">     526 </span>            :         primary =
<span class="lineNum">     527 </span>            :                 pdev-&gt;resource[PCI_ROM_RESOURCE].flags &amp; IORESOURCE_ROM_SHADOW;
<span class="lineNum">     528 </span>            : 
<span class="lineNum">     529 </span>            :         ret = remove_conflicting_framebuffers(ap, &quot;inteldrmfb&quot;, primary);
<span class="lineNum">     530 </span>            : 
<span class="lineNum">     531 </span>            :         kfree(ap);
<span class="lineNum">     532 </span>            : 
<span class="lineNum">     533 </span>            :         return ret;
<a name="534"><span class="lineNum">     534 </span>            : }</a>
<span class="lineNum">     535 </span>            : #else
<span class="lineNum">     536 </span><span class="lineNoCov">          0 : static int i915_kick_out_firmware_fb(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     537 </span>            : {
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     539 </span>            : }
<span class="lineNum">     540 </span>            : #endif
<a name="541"><span class="lineNum">     541 </span>            : </a>
<span class="lineNum">     542 </span>            : #if !defined(CONFIG_VGA_CONSOLE)
<span class="lineNum">     543 </span><span class="lineNoCov">          0 : static int i915_kick_out_vgacon(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     544 </span>            : {
<span class="lineNum">     545 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     546 </span>            : }
<span class="lineNum">     547 </span>            : #elif !defined(CONFIG_DUMMY_CONSOLE)
<span class="lineNum">     548 </span>            : static int i915_kick_out_vgacon(struct drm_i915_private *dev_priv)
<span class="lineNum">     549 </span>            : {
<span class="lineNum">     550 </span>            :         return -ENODEV;
<span class="lineNum">     551 </span>            : }
<span class="lineNum">     552 </span>            : #else
<span class="lineNum">     553 </span>            : static int i915_kick_out_vgacon(struct drm_i915_private *dev_priv)
<span class="lineNum">     554 </span>            : {
<span class="lineNum">     555 </span>            :         int ret = 0;
<span class="lineNum">     556 </span>            : 
<span class="lineNum">     557 </span>            :         DRM_INFO(&quot;Replacing VGA console driver\n&quot;);
<span class="lineNum">     558 </span>            : 
<span class="lineNum">     559 </span>            :         console_lock();
<span class="lineNum">     560 </span>            :         if (con_is_bound(&amp;vga_con))
<span class="lineNum">     561 </span>            :                 ret = do_take_over_console(&amp;dummy_con, 0, MAX_NR_CONSOLES - 1, 1);
<span class="lineNum">     562 </span>            :         if (ret == 0) {
<span class="lineNum">     563 </span>            :                 ret = do_unregister_con_driver(&amp;vga_con);
<span class="lineNum">     564 </span>            : 
<span class="lineNum">     565 </span>            :                 /* Ignore &quot;already unregistered&quot;. */
<span class="lineNum">     566 </span>            :                 if (ret == -ENODEV)
<span class="lineNum">     567 </span>            :                         ret = 0;
<span class="lineNum">     568 </span>            :         }
<span class="lineNum">     569 </span>            :         console_unlock();
<span class="lineNum">     570 </span>            : 
<span class="lineNum">     571 </span>            :         return ret;
<span class="lineNum">     572 </span>            : }
<span class="lineNum">     573 </span>            : #endif
<span class="lineNum">     574 </span>            : 
<span class="lineNum">     575 </span>            : #ifdef __linux__
<span class="lineNum">     576 </span>            : static void i915_dump_device_info(struct drm_i915_private *dev_priv)
<span class="lineNum">     577 </span>            : {
<span class="lineNum">     578 </span>            :         const struct intel_device_info *info = &amp;dev_priv-&gt;info;
<span class="lineNum">     579 </span>            : 
<span class="lineNum">     580 </span>            : #define PRINT_S(name) &quot;%s&quot;
<span class="lineNum">     581 </span>            : #define SEP_EMPTY
<span class="lineNum">     582 </span>            : #define PRINT_FLAG(name) info-&gt;name ? #name &quot;,&quot; : &quot;&quot;
<span class="lineNum">     583 </span>            : #define SEP_COMMA ,
<span class="lineNum">     584 </span>            :         DRM_DEBUG_DRIVER(&quot;i915 device info: gen=%i, pciid=0x%04x rev=0x%02x flags=&quot;
<span class="lineNum">     585 </span>            :                          DEV_INFO_FOR_EACH_FLAG(PRINT_S, SEP_EMPTY),
<span class="lineNum">     586 </span>            :                          info-&gt;gen,
<span class="lineNum">     587 </span>            :                          dev_priv-&gt;dev-&gt;pdev-&gt;device,
<span class="lineNum">     588 </span>            :                          dev_priv-&gt;dev-&gt;pdev-&gt;revision,
<span class="lineNum">     589 </span>            :                          DEV_INFO_FOR_EACH_FLAG(PRINT_FLAG, SEP_COMMA));
<span class="lineNum">     590 </span>            : #undef PRINT_S
<span class="lineNum">     591 </span>            : #undef SEP_EMPTY
<span class="lineNum">     592 </span>            : #undef PRINT_FLAG
<span class="lineNum">     593 </span>            : #undef SEP_COMMA
<span class="lineNum">     594 </span>            : }
<a name="595"><span class="lineNum">     595 </span>            : #endif</a>
<span class="lineNum">     596 </span>            : 
<span class="lineNum">     597 </span><span class="lineNoCov">          0 : static void cherryview_sseu_info_init(struct drm_device *dev)</span>
<span class="lineNum">     598 </span>            : {
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     600 </span>            :         struct intel_device_info *info;
<span class="lineNum">     601 </span>            :         u32 fuse, eu_dis;
<span class="lineNum">     602 </span>            : 
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :         info = (struct intel_device_info *)&amp;dev_priv-&gt;info;</span>
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :         fuse = I915_READ(CHV_FUSE_GT);</span>
<span class="lineNum">     605 </span>            : 
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :         info-&gt;slice_total = 1;</span>
<span class="lineNum">     607 </span>            : 
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :         if (!(fuse &amp; CHV_FGT_DISABLE_SS0)) {</span>
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :                 info-&gt;subslice_per_slice++;</span>
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :                 eu_dis = fuse &amp; (CHV_FGT_EU_DIS_SS0_R0_MASK |</span>
<span class="lineNum">     611 </span>            :                                  CHV_FGT_EU_DIS_SS0_R1_MASK);
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :                 info-&gt;eu_total += 8 - hweight32(eu_dis);</span>
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     614 </span>            : 
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :         if (!(fuse &amp; CHV_FGT_DISABLE_SS1)) {</span>
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :                 info-&gt;subslice_per_slice++;</span>
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :                 eu_dis = fuse &amp; (CHV_FGT_EU_DIS_SS1_R0_MASK |</span>
<span class="lineNum">     618 </span>            :                                  CHV_FGT_EU_DIS_SS1_R1_MASK);
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :                 info-&gt;eu_total += 8 - hweight32(eu_dis);</span>
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     621 </span>            : 
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :         info-&gt;subslice_total = info-&gt;subslice_per_slice;</span>
<span class="lineNum">     623 </span>            :         /*
<span class="lineNum">     624 </span>            :          * CHV expected to always have a uniform distribution of EU
<span class="lineNum">     625 </span>            :          * across subslices.
<span class="lineNum">     626 </span>            :         */
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :         info-&gt;eu_per_subslice = info-&gt;subslice_total ?</span>
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :                                 info-&gt;eu_total / info-&gt;subslice_total :</span>
<span class="lineNum">     629 </span>            :                                 0;
<span class="lineNum">     630 </span>            :         /*
<span class="lineNum">     631 </span>            :          * CHV supports subslice power gating on devices with more than
<span class="lineNum">     632 </span>            :          * one subslice, and supports EU power gating on devices with
<span class="lineNum">     633 </span>            :          * more than one EU pair per subslice.
<span class="lineNum">     634 </span>            :         */
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :         info-&gt;has_slice_pg = 0;</span>
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :         info-&gt;has_subslice_pg = (info-&gt;subslice_total &gt; 1);</span>
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :         info-&gt;has_eu_pg = (info-&gt;eu_per_subslice &gt; 2);</span>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     639 </span>            : 
<span class="lineNum">     640 </span><span class="lineNoCov">          0 : static void gen9_sseu_info_init(struct drm_device *dev)</span>
<span class="lineNum">     641 </span>            : {
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     643 </span>            :         struct intel_device_info *info;
<span class="lineNum">     644 </span>            :         int s_max = 3, ss_max = 4, eu_max = 8;
<span class="lineNum">     645 </span>            :         int s, ss;
<span class="lineNum">     646 </span>            :         u32 fuse2, s_enable, ss_disable, eu_disable;
<span class="lineNum">     647 </span>            :         u8 eu_mask = 0xff;
<span class="lineNum">     648 </span>            : 
<span class="lineNum">     649 </span><span class="lineNoCov">          0 :         info = (struct intel_device_info *)&amp;dev_priv-&gt;info;</span>
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :         fuse2 = I915_READ(GEN8_FUSE2);</span>
<span class="lineNum">     651 </span><span class="lineNoCov">          0 :         s_enable = (fuse2 &amp; GEN8_F2_S_ENA_MASK) &gt;&gt;</span>
<span class="lineNum">     652 </span>            :                    GEN8_F2_S_ENA_SHIFT;
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :         ss_disable = (fuse2 &amp; GEN9_F2_SS_DIS_MASK) &gt;&gt;</span>
<span class="lineNum">     654 </span>            :                      GEN9_F2_SS_DIS_SHIFT;
<span class="lineNum">     655 </span>            : 
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :         info-&gt;slice_total = hweight32(s_enable);</span>
<span class="lineNum">     657 </span>            :         /*
<span class="lineNum">     658 </span>            :          * The subslice disable field is global, i.e. it applies
<span class="lineNum">     659 </span>            :          * to each of the enabled slices.
<span class="lineNum">     660 </span>            :         */
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :         info-&gt;subslice_per_slice = ss_max - hweight32(ss_disable);</span>
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :         info-&gt;subslice_total = info-&gt;slice_total *</span>
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :                                info-&gt;subslice_per_slice;</span>
<span class="lineNum">     664 </span>            : 
<span class="lineNum">     665 </span>            :         /*
<span class="lineNum">     666 </span>            :          * Iterate through enabled slices and subslices to
<span class="lineNum">     667 </span>            :          * count the total enabled EU.
<span class="lineNum">     668 </span>            :         */
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :         for (s = 0; s &lt; s_max; s++) {</span>
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :                 if (!(s_enable &amp; (0x1 &lt;&lt; s)))</span>
<span class="lineNum">     671 </span>            :                         /* skip disabled slice */
<span class="lineNum">     672 </span>            :                         continue;
<span class="lineNum">     673 </span>            : 
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :                 eu_disable = I915_READ(GEN9_EU_DISABLE(s));</span>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :                 for (ss = 0; ss &lt; ss_max; ss++) {</span>
<span class="lineNum">     676 </span>            :                         int eu_per_ss;
<span class="lineNum">     677 </span>            : 
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :                         if (ss_disable &amp; (0x1 &lt;&lt; ss))</span>
<span class="lineNum">     679 </span>            :                                 /* skip disabled subslice */
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :                                 continue;</span>
<span class="lineNum">     681 </span>            : 
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :                         eu_per_ss = eu_max - hweight8((eu_disable &gt;&gt; (ss*8)) &amp;</span>
<span class="lineNum">     683 </span>            :                                                       eu_mask);
<span class="lineNum">     684 </span>            : 
<span class="lineNum">     685 </span>            :                         /*
<span class="lineNum">     686 </span>            :                          * Record which subslice(s) has(have) 7 EUs. we
<span class="lineNum">     687 </span>            :                          * can tune the hash used to spread work among
<span class="lineNum">     688 </span>            :                          * subslices if they are unbalanced.
<span class="lineNum">     689 </span>            :                          */
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :                         if (eu_per_ss == 7)</span>
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :                                 info-&gt;subslice_7eu[s] |= 1 &lt;&lt; ss;</span>
<span class="lineNum">     692 </span>            : 
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :                         info-&gt;eu_total += eu_per_ss;</span>
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     695 </span>            :         }
<span class="lineNum">     696 </span>            : 
<span class="lineNum">     697 </span>            :         /*
<span class="lineNum">     698 </span>            :          * SKL is expected to always have a uniform distribution
<span class="lineNum">     699 </span>            :          * of EU across subslices with the exception that any one
<span class="lineNum">     700 </span>            :          * EU in any one subslice may be fused off for die
<span class="lineNum">     701 </span>            :          * recovery. BXT is expected to be perfectly uniform in EU
<span class="lineNum">     702 </span>            :          * distribution.
<span class="lineNum">     703 </span>            :         */
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :         info-&gt;eu_per_subslice = info-&gt;subslice_total ?</span>
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :                                 DIV_ROUND_UP(info-&gt;eu_total,</span>
<span class="lineNum">     706 </span>            :                                              info-&gt;subslice_total) : 0;
<span class="lineNum">     707 </span>            :         /*
<span class="lineNum">     708 </span>            :          * SKL supports slice power gating on devices with more than
<span class="lineNum">     709 </span>            :          * one slice, and supports EU power gating on devices with
<span class="lineNum">     710 </span>            :          * more than one EU pair per subslice. BXT supports subslice
<span class="lineNum">     711 </span>            :          * power gating on devices with more than one subslice, and
<span class="lineNum">     712 </span>            :          * supports EU power gating on devices with more than one EU
<span class="lineNum">     713 </span>            :          * pair per subslice.
<span class="lineNum">     714 </span>            :         */
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :         info-&gt;has_slice_pg = ((IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) &amp;&amp;</span>
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :                                (info-&gt;slice_total &gt; 1));</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :         info-&gt;has_subslice_pg = (IS_BROXTON(dev) &amp;&amp; (info-&gt;subslice_total &gt; 1));</span>
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :         info-&gt;has_eu_pg = (info-&gt;eu_per_subslice &gt; 2);</span>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     720 </span>            : 
<span class="lineNum">     721 </span><span class="lineNoCov">          0 : static void broadwell_sseu_info_init(struct drm_device *dev)</span>
<span class="lineNum">     722 </span>            : {
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     724 </span>            :         struct intel_device_info *info;
<span class="lineNum">     725 </span>            :         const int s_max = 3, ss_max = 3, eu_max = 8;
<span class="lineNum">     726 </span>            :         int s, ss;
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :         u32 fuse2, eu_disable[s_max], s_enable, ss_disable;</span>
<span class="lineNum">     728 </span>            : 
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :         fuse2 = I915_READ(GEN8_FUSE2);</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :         s_enable = (fuse2 &amp; GEN8_F2_S_ENA_MASK) &gt;&gt; GEN8_F2_S_ENA_SHIFT;</span>
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :         ss_disable = (fuse2 &amp; GEN8_F2_SS_DIS_MASK) &gt;&gt; GEN8_F2_SS_DIS_SHIFT;</span>
<span class="lineNum">     732 </span>            : 
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :         eu_disable[0] = I915_READ(GEN8_EU_DISABLE0) &amp; GEN8_EU_DIS0_S0_MASK;</span>
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :         eu_disable[1] = (I915_READ(GEN8_EU_DISABLE0) &gt;&gt; GEN8_EU_DIS0_S1_SHIFT) |</span>
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :                         ((I915_READ(GEN8_EU_DISABLE1) &amp; GEN8_EU_DIS1_S1_MASK) &lt;&lt;</span>
<span class="lineNum">     736 </span>            :                          (32 - GEN8_EU_DIS0_S1_SHIFT));
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :         eu_disable[2] = (I915_READ(GEN8_EU_DISABLE1) &gt;&gt; GEN8_EU_DIS1_S2_SHIFT) |</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :                         ((I915_READ(GEN8_EU_DISABLE2) &amp; GEN8_EU_DIS2_S2_MASK) &lt;&lt;</span>
<span class="lineNum">     739 </span>            :                          (32 - GEN8_EU_DIS1_S2_SHIFT));
<span class="lineNum">     740 </span>            : 
<span class="lineNum">     741 </span>            : 
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :         info = (struct intel_device_info *)&amp;dev_priv-&gt;info;</span>
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :         info-&gt;slice_total = hweight32(s_enable);</span>
<span class="lineNum">     744 </span>            : 
<span class="lineNum">     745 </span>            :         /*
<span class="lineNum">     746 </span>            :          * The subslice disable field is global, i.e. it applies
<span class="lineNum">     747 </span>            :          * to each of the enabled slices.
<span class="lineNum">     748 </span>            :          */
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :         info-&gt;subslice_per_slice = ss_max - hweight32(ss_disable);</span>
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :         info-&gt;subslice_total = info-&gt;slice_total * info-&gt;subslice_per_slice;</span>
<span class="lineNum">     751 </span>            : 
<span class="lineNum">     752 </span>            :         /*
<span class="lineNum">     753 </span>            :          * Iterate through enabled slices and subslices to
<span class="lineNum">     754 </span>            :          * count the total enabled EU.
<span class="lineNum">     755 </span>            :          */
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :         for (s = 0; s &lt; s_max; s++) {</span>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 if (!(s_enable &amp; (0x1 &lt;&lt; s)))</span>
<span class="lineNum">     758 </span>            :                         /* skip disabled slice */
<span class="lineNum">     759 </span>            :                         continue;
<span class="lineNum">     760 </span>            : 
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :                 for (ss = 0; ss &lt; ss_max; ss++) {</span>
<span class="lineNum">     762 </span>            :                         u32 n_disabled;
<span class="lineNum">     763 </span>            : 
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :                         if (ss_disable &amp; (0x1 &lt;&lt; ss))</span>
<span class="lineNum">     765 </span>            :                                 /* skip disabled subslice */
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :                                 continue;</span>
<span class="lineNum">     767 </span>            : 
<span class="lineNum">     768 </span><span class="lineNoCov">          0 :                         n_disabled = hweight8(eu_disable[s] &gt;&gt; (ss * eu_max));</span>
<span class="lineNum">     769 </span>            : 
<span class="lineNum">     770 </span>            :                         /*
<span class="lineNum">     771 </span>            :                          * Record which subslices have 7 EUs.
<span class="lineNum">     772 </span>            :                          */
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :                         if (eu_max - n_disabled == 7)</span>
<span class="lineNum">     774 </span><span class="lineNoCov">          0 :                                 info-&gt;subslice_7eu[s] |= 1 &lt;&lt; ss;</span>
<span class="lineNum">     775 </span>            : 
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :                         info-&gt;eu_total += eu_max - n_disabled;</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     778 </span>            :         }
<span class="lineNum">     779 </span>            : 
<span class="lineNum">     780 </span>            :         /*
<span class="lineNum">     781 </span>            :          * BDW is expected to always have a uniform distribution of EU across
<span class="lineNum">     782 </span>            :          * subslices with the exception that any one EU in any one subslice may
<span class="lineNum">     783 </span>            :          * be fused off for die recovery.
<span class="lineNum">     784 </span>            :          */
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :         info-&gt;eu_per_subslice = info-&gt;subslice_total ?</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :                 DIV_ROUND_UP(info-&gt;eu_total, info-&gt;subslice_total) : 0;</span>
<span class="lineNum">     787 </span>            : 
<span class="lineNum">     788 </span>            :         /*
<span class="lineNum">     789 </span>            :          * BDW supports slice power gating on devices with more than
<span class="lineNum">     790 </span>            :          * one slice.
<span class="lineNum">     791 </span>            :          */
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :         info-&gt;has_slice_pg = (info-&gt;slice_total &gt; 1);</span>
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :         info-&gt;has_subslice_pg = 0;</span>
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :         info-&gt;has_eu_pg = 0;</span>
<span class="lineNum">     795 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     796 </span>            : 
<span class="lineNum">     797 </span>            : /*
<span class="lineNum">     798 </span>            :  * Determine various intel_device_info fields at runtime.
<span class="lineNum">     799 </span>            :  *
<span class="lineNum">     800 </span>            :  * Use it when either:
<span class="lineNum">     801 </span>            :  *   - it's judged too laborious to fill n static structures with the limit
<span class="lineNum">     802 </span>            :  *     when a simple if statement does the job,
<span class="lineNum">     803 </span>            :  *   - run-time checks (eg read fuse/strap registers) are needed.
<span class="lineNum">     804 </span>            :  *
<span class="lineNum">     805 </span>            :  * This function needs to be called:
<span class="lineNum">     806 </span>            :  *   - after the MMIO has been setup as we are reading registers,
<span class="lineNum">     807 </span>            :  *   - after the PCH has been detected,
<a name="808"><span class="lineNum">     808 </span>            :  *   - before the first usage of the fields it can tweak.</a>
<span class="lineNum">     809 </span>            :  */
<span class="lineNum">     810 </span><span class="lineNoCov">          0 : static void intel_device_info_runtime_init(struct drm_device *dev)</span>
<span class="lineNum">     811 </span>            : {
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     813 </span>            :         struct intel_device_info *info;
<span class="lineNum">     814 </span>            :         enum pipe pipe;
<span class="lineNum">     815 </span>            : 
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :         info = (struct intel_device_info *)&amp;dev_priv-&gt;info;</span>
<span class="lineNum">     817 </span>            : 
<span class="lineNum">     818 </span>            :         /*
<span class="lineNum">     819 </span>            :          * Skylake and Broxton currently don't expose the topmost plane as its
<span class="lineNum">     820 </span>            :          * use is exclusive with the legacy cursor and we only want to expose
<span class="lineNum">     821 </span>            :          * one of those, not both. Until we can safely expose the topmost plane
<span class="lineNum">     822 </span>            :          * as a DRM_PLANE_TYPE_CURSOR with all the features exposed/supported,
<span class="lineNum">     823 </span>            :          * we don't expose the topmost plane at all to prevent ABI breakage
<span class="lineNum">     824 </span>            :          * down the line.
<span class="lineNum">     825 </span>            :          */
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :         if (IS_BROXTON(dev)) {</span>
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :                 info-&gt;num_sprites[PIPE_A] = 2;</span>
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :                 info-&gt;num_sprites[PIPE_B] = 2;</span>
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :                 info-&gt;num_sprites[PIPE_C] = 1;</span>
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :         } else if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :                 for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :                         info-&gt;num_sprites[pipe] = 2;</span>
<span class="lineNum">     833 </span>            :         else
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :                 for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :                         info-&gt;num_sprites[pipe] = 1;</span>
<span class="lineNum">     836 </span>            : 
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :         if (i915.disable_display) {</span>
<span class="lineNum">     838 </span>            :                 DRM_INFO(&quot;Display disabled (module parameter)\n&quot;);
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :                 info-&gt;num_pipes = 0;</span>
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :         } else if (info-&gt;num_pipes &gt; 0 &amp;&amp;</span>
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :                    (INTEL_INFO(dev)-&gt;gen == 7 || INTEL_INFO(dev)-&gt;gen == 8) &amp;&amp;</span>
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :                    !IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :                 u32 fuse_strap = I915_READ(FUSE_STRAP);</span>
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :                 u32 sfuse_strap = I915_READ(SFUSE_STRAP);</span>
<span class="lineNum">     845 </span>            : 
<span class="lineNum">     846 </span>            :                 /*
<span class="lineNum">     847 </span>            :                  * SFUSE_STRAP is supposed to have a bit signalling the display
<span class="lineNum">     848 </span>            :                  * is fused off. Unfortunately it seems that, at least in
<span class="lineNum">     849 </span>            :                  * certain cases, fused off display means that PCH display
<span class="lineNum">     850 </span>            :                  * reads don't land anywhere. In that case, we read 0s.
<span class="lineNum">     851 </span>            :                  *
<span class="lineNum">     852 </span>            :                  * On CPT/PPT, we can detect this case as SFUSE_STRAP_FUSE_LOCK
<span class="lineNum">     853 </span>            :                  * should be set when taking over after the firmware.
<span class="lineNum">     854 </span>            :                  */
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :                 if (fuse_strap &amp; ILK_INTERNAL_DISPLAY_DISABLE ||</span>
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :                     sfuse_strap &amp; SFUSE_STRAP_DISPLAY_DISABLED ||</span>
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :                     (dev_priv-&gt;pch_type == PCH_CPT &amp;&amp;</span>
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :                      !(sfuse_strap &amp; SFUSE_STRAP_FUSE_LOCK))) {</span>
<span class="lineNum">     859 </span>            :                         DRM_INFO(&quot;Display fused off, disabling\n&quot;);
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :                         info-&gt;num_pipes = 0;</span>
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :         } else if (info-&gt;num_pipes &gt; 0 &amp;&amp; INTEL_INFO(dev)-&gt;gen == 9) {</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :                 u32 dfsm = I915_READ(SKL_DFSM);</span>
<span class="lineNum">     864 </span>            :                 u8 disabled_mask = 0;
<span class="lineNum">     865 </span>            :                 bool invalid;
<span class="lineNum">     866 </span>            :                 int num_bits;
<span class="lineNum">     867 </span>            : 
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :                 if (dfsm &amp; SKL_DFSM_PIPE_A_DISABLE)</span>
<span class="lineNum">     869 </span><span class="lineNoCov">          0 :                         disabled_mask |= BIT(PIPE_A);</span>
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :                 if (dfsm &amp; SKL_DFSM_PIPE_B_DISABLE)</span>
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :                         disabled_mask |= BIT(PIPE_B);</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :                 if (dfsm &amp; SKL_DFSM_PIPE_C_DISABLE)</span>
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :                         disabled_mask |= BIT(PIPE_C);</span>
<span class="lineNum">     874 </span>            : 
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :                 num_bits = hweight8(disabled_mask);</span>
<span class="lineNum">     876 </span>            : 
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :                 switch (disabled_mask) {</span>
<span class="lineNum">     878 </span>            :                 case BIT(PIPE_A):
<span class="lineNum">     879 </span>            :                 case BIT(PIPE_B):
<span class="lineNum">     880 </span>            :                 case BIT(PIPE_A) | BIT(PIPE_B):
<span class="lineNum">     881 </span>            :                 case BIT(PIPE_A) | BIT(PIPE_C):
<span class="lineNum">     882 </span>            :                         invalid = true;
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     884 </span>            :                 default:
<span class="lineNum">     885 </span>            :                         invalid = false;
<span class="lineNum">     886 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     887 </span>            : 
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :                 if (num_bits &gt; info-&gt;num_pipes || invalid)</span>
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;invalid pipe fuse configuration: 0x%x\n&quot;,</span>
<span class="lineNum">     890 </span>            :                                   disabled_mask);
<span class="lineNum">     891 </span>            :                 else
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :                         info-&gt;num_pipes -= num_bits;</span>
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     894 </span>            : 
<span class="lineNum">     895 </span>            :         /* Initialize slice/subslice/EU info */
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev))</span>
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :                 cherryview_sseu_info_init(dev);</span>
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :         else if (IS_BROADWELL(dev))</span>
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :                 broadwell_sseu_info_init(dev);</span>
<span class="lineNum">     900 </span><span class="lineNoCov">          0 :         else if (INTEL_INFO(dev)-&gt;gen &gt;= 9)</span>
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :                 gen9_sseu_info_init(dev);</span>
<span class="lineNum">     902 </span>            : 
<span class="lineNum">     903 </span>            :         DRM_DEBUG_DRIVER(&quot;slice total: %u\n&quot;, info-&gt;slice_total);
<span class="lineNum">     904 </span>            :         DRM_DEBUG_DRIVER(&quot;subslice total: %u\n&quot;, info-&gt;subslice_total);
<span class="lineNum">     905 </span>            :         DRM_DEBUG_DRIVER(&quot;subslice per slice: %u\n&quot;, info-&gt;subslice_per_slice);
<span class="lineNum">     906 </span>            :         DRM_DEBUG_DRIVER(&quot;EU total: %u\n&quot;, info-&gt;eu_total);
<span class="lineNum">     907 </span>            :         DRM_DEBUG_DRIVER(&quot;EU per subslice: %u\n&quot;, info-&gt;eu_per_subslice);
<span class="lineNum">     908 </span>            :         DRM_DEBUG_DRIVER(&quot;has slice power gating: %s\n&quot;,
<span class="lineNum">     909 </span>            :                          info-&gt;has_slice_pg ? &quot;y&quot; : &quot;n&quot;);
<span class="lineNum">     910 </span>            :         DRM_DEBUG_DRIVER(&quot;has subslice power gating: %s\n&quot;,
<span class="lineNum">     911 </span>            :                          info-&gt;has_subslice_pg ? &quot;y&quot; : &quot;n&quot;);
<span class="lineNum">     912 </span>            :         DRM_DEBUG_DRIVER(&quot;has EU power gating: %s\n&quot;,
<span class="lineNum">     913 </span>            :                          info-&gt;has_eu_pg ? &quot;y&quot; : &quot;n&quot;);
<a name="914"><span class="lineNum">     914 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     915 </span>            : 
<span class="lineNum">     916 </span><span class="lineNoCov">          0 : static void intel_init_dpio(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     917 </span>            : {
<span class="lineNum">     918 </span><span class="lineNoCov">          0 :         if (!IS_VALLEYVIEW(dev_priv))</span>
<span class="lineNum">     919 </span>            :                 return;
<span class="lineNum">     920 </span>            : 
<span class="lineNum">     921 </span>            :         /*
<span class="lineNum">     922 </span>            :          * IOSF_PORT_DPIO is used for VLV x2 PHY (DP/HDMI B and C),
<span class="lineNum">     923 </span>            :          * CHV x1 PHY (DP/HDMI D)
<span class="lineNum">     924 </span>            :          * IOSF_PORT_DPIO_2 is used for CHV x2 PHY (DP/HDMI B and C)
<span class="lineNum">     925 </span>            :          */
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev_priv)) {</span>
<span class="lineNum">     927 </span><span class="lineNoCov">          0 :                 DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO_2;</span>
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :                 DPIO_PHY_IOSF_PORT(DPIO_PHY1) = IOSF_PORT_DPIO;</span>
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :                 DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO;</span>
<span class="lineNum">     931 </span>            :         }
<span class="lineNum">     932 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     933 </span>            : 
<span class="lineNum">     934 </span>            : #ifdef __linux__
<span class="lineNum">     935 </span>            : /**
<span class="lineNum">     936 </span>            :  * i915_driver_load - setup chip and create an initial config
<span class="lineNum">     937 </span>            :  * @dev: DRM device
<span class="lineNum">     938 </span>            :  * @flags: startup flags
<span class="lineNum">     939 </span>            :  *
<span class="lineNum">     940 </span>            :  * The driver load routine has to do several things:
<span class="lineNum">     941 </span>            :  *   - drive output discovery via intel_modeset_init()
<span class="lineNum">     942 </span>            :  *   - initialize the memory manager
<span class="lineNum">     943 </span>            :  *   - allocate initial config memory
<span class="lineNum">     944 </span>            :  *   - setup the DRM framebuffer with the allocated memory
<span class="lineNum">     945 </span>            :  */
<span class="lineNum">     946 </span>            : int i915_driver_load(struct drm_device *dev, unsigned long flags)
<span class="lineNum">     947 </span>            : {
<span class="lineNum">     948 </span>            :         struct drm_i915_private *dev_priv;
<span class="lineNum">     949 </span>            :         struct intel_device_info *info, *device_info;
<span class="lineNum">     950 </span>            :         int ret = 0, mmio_bar, mmio_size;
<span class="lineNum">     951 </span>            :         uint32_t aperture_size;
<span class="lineNum">     952 </span>            : 
<span class="lineNum">     953 </span>            :         info = (struct intel_device_info *) flags;
<span class="lineNum">     954 </span>            : 
<span class="lineNum">     955 </span>            :         dev_priv = kzalloc(sizeof(*dev_priv), GFP_KERNEL);
<span class="lineNum">     956 </span>            :         if (dev_priv == NULL)
<span class="lineNum">     957 </span>            :                 return -ENOMEM;
<span class="lineNum">     958 </span>            : 
<span class="lineNum">     959 </span>            :         dev-&gt;dev_private = dev_priv;
<span class="lineNum">     960 </span>            :         dev_priv-&gt;dev = dev;
<span class="lineNum">     961 </span>            : 
<span class="lineNum">     962 </span>            :         /* Setup the write-once &quot;constant&quot; device info */
<span class="lineNum">     963 </span>            :         device_info = (struct intel_device_info *)&amp;dev_priv-&gt;info;
<span class="lineNum">     964 </span>            :         memcpy(device_info, info, sizeof(dev_priv-&gt;info));
<span class="lineNum">     965 </span>            :         device_info-&gt;device_id = dev-&gt;pdev-&gt;device;
<span class="lineNum">     966 </span>            : 
<span class="lineNum">     967 </span>            :         spin_lock_init(&amp;dev_priv-&gt;irq_lock);
<span class="lineNum">     968 </span>            :         spin_lock_init(&amp;dev_priv-&gt;gpu_error.lock);
<span class="lineNum">     969 </span>            :         mutex_init(&amp;dev_priv-&gt;backlight_lock);
<span class="lineNum">     970 </span>            :         spin_lock_init(&amp;dev_priv-&gt;uncore.lock);
<span class="lineNum">     971 </span>            :         spin_lock_init(&amp;dev_priv-&gt;mm.object_stat_lock);
<span class="lineNum">     972 </span>            :         spin_lock_init(&amp;dev_priv-&gt;mmio_flip_lock);
<span class="lineNum">     973 </span>            :         mutex_init(&amp;dev_priv-&gt;sb_lock);
<span class="lineNum">     974 </span>            :         mutex_init(&amp;dev_priv-&gt;modeset_restore_lock);
<span class="lineNum">     975 </span>            :         mutex_init(&amp;dev_priv-&gt;csr_lock);
<span class="lineNum">     976 </span>            :         mutex_init(&amp;dev_priv-&gt;av_mutex);
<span class="lineNum">     977 </span>            : 
<span class="lineNum">     978 </span>            :         intel_pm_setup(dev);
<span class="lineNum">     979 </span>            : 
<span class="lineNum">     980 </span>            :         intel_display_crc_init(dev);
<span class="lineNum">     981 </span>            : 
<span class="lineNum">     982 </span>            :         i915_dump_device_info(dev_priv);
<span class="lineNum">     983 </span>            : 
<span class="lineNum">     984 </span>            :         /* Not all pre-production machines fall into this category, only the
<span class="lineNum">     985 </span>            :          * very first ones. Almost everything should work, except for maybe
<span class="lineNum">     986 </span>            :          * suspend/resume. And we don't implement workarounds that affect only
<span class="lineNum">     987 </span>            :          * pre-production machines. */
<span class="lineNum">     988 </span>            :         if (IS_HSW_EARLY_SDV(dev))
<span class="lineNum">     989 </span>            :                 DRM_INFO(&quot;This is an early pre-production Haswell machine. &quot;
<span class="lineNum">     990 </span>            :                          &quot;It may not be fully functional.\n&quot;);
<span class="lineNum">     991 </span>            : 
<span class="lineNum">     992 </span>            :         if (i915_get_bridge_dev(dev)) {
<span class="lineNum">     993 </span>            :                 ret = -EIO;
<span class="lineNum">     994 </span>            :                 goto free_priv;
<span class="lineNum">     995 </span>            :         }
<span class="lineNum">     996 </span>            : 
<span class="lineNum">     997 </span>            :         mmio_bar = IS_GEN2(dev) ? 1 : 0;
<span class="lineNum">     998 </span>            :         /* Before gen4, the registers and the GTT are behind different BARs.
<span class="lineNum">     999 </span>            :          * However, from gen4 onwards, the registers and the GTT are shared
<span class="lineNum">    1000 </span>            :          * in the same BAR, so we want to restrict this ioremap from
<span class="lineNum">    1001 </span>            :          * clobbering the GTT which we want ioremap_wc instead. Fortunately,
<span class="lineNum">    1002 </span>            :          * the register BAR remains the same size for all the earlier
<span class="lineNum">    1003 </span>            :          * generations up to Ironlake.
<span class="lineNum">    1004 </span>            :          */
<span class="lineNum">    1005 </span>            :         if (info-&gt;gen &lt; 5)
<span class="lineNum">    1006 </span>            :                 mmio_size = 512*1024;
<span class="lineNum">    1007 </span>            :         else
<span class="lineNum">    1008 </span>            :                 mmio_size = 2*1024*1024;
<span class="lineNum">    1009 </span>            : 
<span class="lineNum">    1010 </span>            :         dev_priv-&gt;regs = pci_iomap(dev-&gt;pdev, mmio_bar, mmio_size);
<span class="lineNum">    1011 </span>            :         if (!dev_priv-&gt;regs) {
<span class="lineNum">    1012 </span>            :                 DRM_ERROR(&quot;failed to map registers\n&quot;);
<span class="lineNum">    1013 </span>            :                 ret = -EIO;
<span class="lineNum">    1014 </span>            :                 goto put_bridge;
<span class="lineNum">    1015 </span>            :         }
<span class="lineNum">    1016 </span>            : 
<span class="lineNum">    1017 </span>            :         /* This must be called before any calls to HAS_PCH_* */
<span class="lineNum">    1018 </span>            :         intel_detect_pch(dev);
<span class="lineNum">    1019 </span>            : 
<span class="lineNum">    1020 </span>            :         intel_uncore_init(dev);
<span class="lineNum">    1021 </span>            : 
<span class="lineNum">    1022 </span>            :         /* Load CSR Firmware for SKL */
<span class="lineNum">    1023 </span>            :         intel_csr_ucode_init(dev);
<span class="lineNum">    1024 </span>            : 
<span class="lineNum">    1025 </span>            :         ret = i915_gem_gtt_init(dev);
<span class="lineNum">    1026 </span>            :         if (ret)
<span class="lineNum">    1027 </span>            :                 goto out_freecsr;
<span class="lineNum">    1028 </span>            : 
<span class="lineNum">    1029 </span>            :         /* WARNING: Apparently we must kick fbdev drivers before vgacon,
<span class="lineNum">    1030 </span>            :          * otherwise the vga fbdev driver falls over. */
<span class="lineNum">    1031 </span>            :         ret = i915_kick_out_firmware_fb(dev_priv);
<span class="lineNum">    1032 </span>            :         if (ret) {
<span class="lineNum">    1033 </span>            :                 DRM_ERROR(&quot;failed to remove conflicting framebuffer drivers\n&quot;);
<span class="lineNum">    1034 </span>            :                 goto out_gtt;
<span class="lineNum">    1035 </span>            :         }
<span class="lineNum">    1036 </span>            : 
<span class="lineNum">    1037 </span>            :         ret = i915_kick_out_vgacon(dev_priv);
<span class="lineNum">    1038 </span>            :         if (ret) {
<span class="lineNum">    1039 </span>            :                 DRM_ERROR(&quot;failed to remove conflicting VGA console\n&quot;);
<span class="lineNum">    1040 </span>            :                 goto out_gtt;
<span class="lineNum">    1041 </span>            :         }
<span class="lineNum">    1042 </span>            : 
<span class="lineNum">    1043 </span>            :         pci_set_master(dev-&gt;pdev);
<span class="lineNum">    1044 </span>            : 
<span class="lineNum">    1045 </span>            :         /* overlay on gen2 is broken and can't address above 1G */
<span class="lineNum">    1046 </span>            :         if (IS_GEN2(dev))
<span class="lineNum">    1047 </span>            :                 dma_set_coherent_mask(&amp;dev-&gt;pdev-&gt;dev, DMA_BIT_MASK(30));
<span class="lineNum">    1048 </span>            : 
<span class="lineNum">    1049 </span>            :         /* 965GM sometimes incorrectly writes to hardware status page (HWS)
<span class="lineNum">    1050 </span>            :          * using 32bit addressing, overwriting memory if HWS is located
<span class="lineNum">    1051 </span>            :          * above 4GB.
<span class="lineNum">    1052 </span>            :          *
<span class="lineNum">    1053 </span>            :          * The documentation also mentions an issue with undefined
<span class="lineNum">    1054 </span>            :          * behaviour if any general state is accessed within a page above 4GB,
<span class="lineNum">    1055 </span>            :          * which also needs to be handled carefully.
<span class="lineNum">    1056 </span>            :          */
<span class="lineNum">    1057 </span>            :         if (IS_BROADWATER(dev) || IS_CRESTLINE(dev))
<span class="lineNum">    1058 </span>            :                 dma_set_coherent_mask(&amp;dev-&gt;pdev-&gt;dev, DMA_BIT_MASK(32));
<span class="lineNum">    1059 </span>            : 
<span class="lineNum">    1060 </span>            :         aperture_size = dev_priv-&gt;gtt.mappable_end;
<span class="lineNum">    1061 </span>            : 
<span class="lineNum">    1062 </span>            :         dev_priv-&gt;gtt.mappable =
<span class="lineNum">    1063 </span>            :                 io_mapping_create_wc(dev_priv-&gt;gtt.mappable_base,
<span class="lineNum">    1064 </span>            :                                      aperture_size);
<span class="lineNum">    1065 </span>            :         if (dev_priv-&gt;gtt.mappable == NULL) {
<span class="lineNum">    1066 </span>            :                 ret = -EIO;
<span class="lineNum">    1067 </span>            :                 goto out_gtt;
<span class="lineNum">    1068 </span>            :         }
<span class="lineNum">    1069 </span>            : 
<span class="lineNum">    1070 </span>            :         dev_priv-&gt;gtt.mtrr = arch_phys_wc_add(dev_priv-&gt;gtt.mappable_base,
<span class="lineNum">    1071 </span>            :                                               aperture_size);
<span class="lineNum">    1072 </span>            : 
<span class="lineNum">    1073 </span>            :         /* The i915 workqueue is primarily used for batched retirement of
<span class="lineNum">    1074 </span>            :          * requests (and thus managing bo) once the task has been completed
<span class="lineNum">    1075 </span>            :          * by the GPU. i915_gem_retire_requests() is called directly when we
<span class="lineNum">    1076 </span>            :          * need high-priority retirement, such as waiting for an explicit
<span class="lineNum">    1077 </span>            :          * bo.
<span class="lineNum">    1078 </span>            :          *
<span class="lineNum">    1079 </span>            :          * It is also used for periodic low-priority events, such as
<span class="lineNum">    1080 </span>            :          * idle-timers and recording error state.
<span class="lineNum">    1081 </span>            :          *
<span class="lineNum">    1082 </span>            :          * All tasks on the workqueue are expected to acquire the dev mutex
<span class="lineNum">    1083 </span>            :          * so there is no point in running more than one instance of the
<span class="lineNum">    1084 </span>            :          * workqueue at any time.  Use an ordered one.
<span class="lineNum">    1085 </span>            :          */
<span class="lineNum">    1086 </span>            :         dev_priv-&gt;wq = alloc_ordered_workqueue(&quot;i915&quot;, 0);
<span class="lineNum">    1087 </span>            :         if (dev_priv-&gt;wq == NULL) {
<span class="lineNum">    1088 </span>            :                 DRM_ERROR(&quot;Failed to create our workqueue.\n&quot;);
<span class="lineNum">    1089 </span>            :                 ret = -ENOMEM;
<span class="lineNum">    1090 </span>            :                 goto out_mtrrfree;
<span class="lineNum">    1091 </span>            :         }
<span class="lineNum">    1092 </span>            : 
<span class="lineNum">    1093 </span>            :         dev_priv-&gt;hotplug.dp_wq = alloc_ordered_workqueue(&quot;i915-dp&quot;, 0);
<span class="lineNum">    1094 </span>            :         if (dev_priv-&gt;hotplug.dp_wq == NULL) {
<span class="lineNum">    1095 </span>            :                 DRM_ERROR(&quot;Failed to create our dp workqueue.\n&quot;);
<span class="lineNum">    1096 </span>            :                 ret = -ENOMEM;
<span class="lineNum">    1097 </span>            :                 goto out_freewq;
<span class="lineNum">    1098 </span>            :         }
<span class="lineNum">    1099 </span>            : 
<span class="lineNum">    1100 </span>            :         dev_priv-&gt;gpu_error.hangcheck_wq =
<span class="lineNum">    1101 </span>            :                 alloc_ordered_workqueue(&quot;i915-hangcheck&quot;, 0);
<span class="lineNum">    1102 </span>            :         if (dev_priv-&gt;gpu_error.hangcheck_wq == NULL) {
<span class="lineNum">    1103 </span>            :                 DRM_ERROR(&quot;Failed to create our hangcheck workqueue.\n&quot;);
<span class="lineNum">    1104 </span>            :                 ret = -ENOMEM;
<span class="lineNum">    1105 </span>            :                 goto out_freedpwq;
<span class="lineNum">    1106 </span>            :         }
<span class="lineNum">    1107 </span>            : 
<span class="lineNum">    1108 </span>            :         intel_irq_init(dev_priv);
<span class="lineNum">    1109 </span>            :         intel_uncore_sanitize(dev);
<span class="lineNum">    1110 </span>            : 
<span class="lineNum">    1111 </span>            :         /* Try to make sure MCHBAR is enabled before poking at it */
<span class="lineNum">    1112 </span>            :         intel_setup_mchbar(dev);
<span class="lineNum">    1113 </span>            :         intel_opregion_setup(dev);
<span class="lineNum">    1114 </span>            : 
<span class="lineNum">    1115 </span>            :         i915_gem_load(dev);
<span class="lineNum">    1116 </span>            : 
<span class="lineNum">    1117 </span>            :         /* On the 945G/GM, the chipset reports the MSI capability on the
<span class="lineNum">    1118 </span>            :          * integrated graphics even though the support isn't actually there
<span class="lineNum">    1119 </span>            :          * according to the published specs.  It doesn't appear to function
<span class="lineNum">    1120 </span>            :          * correctly in testing on 945G.
<span class="lineNum">    1121 </span>            :          * This may be a side effect of MSI having been made available for PEG
<span class="lineNum">    1122 </span>            :          * and the registers being closely associated.
<span class="lineNum">    1123 </span>            :          *
<span class="lineNum">    1124 </span>            :          * According to chipset errata, on the 965GM, MSI interrupts may
<span class="lineNum">    1125 </span>            :          * be lost or delayed, but we use them anyways to avoid
<span class="lineNum">    1126 </span>            :          * stuck interrupts on some machines.
<span class="lineNum">    1127 </span>            :          */
<span class="lineNum">    1128 </span>            :         if (!IS_I945G(dev) &amp;&amp; !IS_I945GM(dev))
<span class="lineNum">    1129 </span>            :                 pci_enable_msi(dev-&gt;pdev);
<span class="lineNum">    1130 </span>            : 
<span class="lineNum">    1131 </span>            :         intel_device_info_runtime_init(dev);
<span class="lineNum">    1132 </span>            : 
<span class="lineNum">    1133 </span>            :         intel_init_dpio(dev_priv);
<span class="lineNum">    1134 </span>            : 
<span class="lineNum">    1135 </span>            :         if (INTEL_INFO(dev)-&gt;num_pipes) {
<span class="lineNum">    1136 </span>            :                 ret = drm_vblank_init(dev, INTEL_INFO(dev)-&gt;num_pipes);
<span class="lineNum">    1137 </span>            :                 if (ret)
<span class="lineNum">    1138 </span>            :                         goto out_gem_unload;
<span class="lineNum">    1139 </span>            :         }
<span class="lineNum">    1140 </span>            : 
<span class="lineNum">    1141 </span>            :         intel_power_domains_init(dev_priv);
<span class="lineNum">    1142 </span>            : 
<span class="lineNum">    1143 </span>            :         ret = i915_load_modeset_init(dev);
<span class="lineNum">    1144 </span>            :         if (ret &lt; 0) {
<span class="lineNum">    1145 </span>            :                 DRM_ERROR(&quot;failed to init modeset\n&quot;);
<span class="lineNum">    1146 </span>            :                 goto out_power_well;
<span class="lineNum">    1147 </span>            :         }
<span class="lineNum">    1148 </span>            : 
<span class="lineNum">    1149 </span>            :         /*
<span class="lineNum">    1150 </span>            :          * Notify a valid surface after modesetting,
<span class="lineNum">    1151 </span>            :          * when running inside a VM.
<span class="lineNum">    1152 </span>            :          */
<span class="lineNum">    1153 </span>            :         if (intel_vgpu_active(dev))
<span class="lineNum">    1154 </span>            :                 I915_WRITE(vgtif_reg(display_ready), VGT_DRV_DISPLAY_READY);
<span class="lineNum">    1155 </span>            : 
<span class="lineNum">    1156 </span>            :         i915_setup_sysfs(dev);
<span class="lineNum">    1157 </span>            : 
<span class="lineNum">    1158 </span>            :         if (INTEL_INFO(dev)-&gt;num_pipes) {
<span class="lineNum">    1159 </span>            :                 /* Must be done after probing outputs */
<span class="lineNum">    1160 </span>            :                 intel_opregion_init(dev);
<span class="lineNum">    1161 </span>            :                 acpi_video_register();
<span class="lineNum">    1162 </span>            :         }
<span class="lineNum">    1163 </span>            : 
<span class="lineNum">    1164 </span>            :         if (IS_GEN5(dev))
<span class="lineNum">    1165 </span>            :                 intel_gpu_ips_init(dev_priv);
<span class="lineNum">    1166 </span>            : 
<span class="lineNum">    1167 </span>            :         intel_runtime_pm_enable(dev_priv);
<span class="lineNum">    1168 </span>            : 
<span class="lineNum">    1169 </span>            :         i915_audio_component_init(dev_priv);
<span class="lineNum">    1170 </span>            : 
<span class="lineNum">    1171 </span>            :         return 0;
<span class="lineNum">    1172 </span>            : 
<span class="lineNum">    1173 </span>            : out_power_well:
<span class="lineNum">    1174 </span>            :         intel_power_domains_fini(dev_priv);
<span class="lineNum">    1175 </span>            :         drm_vblank_cleanup(dev);
<span class="lineNum">    1176 </span>            : out_gem_unload:
<span class="lineNum">    1177 </span>            :         WARN_ON(unregister_oom_notifier(&amp;dev_priv-&gt;mm.oom_notifier));
<span class="lineNum">    1178 </span>            :         unregister_shrinker(&amp;dev_priv-&gt;mm.shrinker);
<span class="lineNum">    1179 </span>            : 
<span class="lineNum">    1180 </span>            :         if (dev-&gt;pdev-&gt;msi_enabled)
<span class="lineNum">    1181 </span>            :                 pci_disable_msi(dev-&gt;pdev);
<span class="lineNum">    1182 </span>            : 
<span class="lineNum">    1183 </span>            :         intel_teardown_mchbar(dev);
<span class="lineNum">    1184 </span>            :         pm_qos_remove_request(&amp;dev_priv-&gt;pm_qos);
<span class="lineNum">    1185 </span>            :         destroy_workqueue(dev_priv-&gt;gpu_error.hangcheck_wq);
<span class="lineNum">    1186 </span>            : out_freedpwq:
<span class="lineNum">    1187 </span>            :         destroy_workqueue(dev_priv-&gt;hotplug.dp_wq);
<span class="lineNum">    1188 </span>            : out_freewq:
<span class="lineNum">    1189 </span>            :         destroy_workqueue(dev_priv-&gt;wq);
<span class="lineNum">    1190 </span>            : out_mtrrfree:
<span class="lineNum">    1191 </span>            :         arch_phys_wc_del(dev_priv-&gt;gtt.mtrr);
<span class="lineNum">    1192 </span>            :         io_mapping_free(dev_priv-&gt;gtt.mappable);
<span class="lineNum">    1193 </span>            : out_gtt:
<span class="lineNum">    1194 </span>            :         i915_global_gtt_cleanup(dev);
<span class="lineNum">    1195 </span>            : out_freecsr:
<span class="lineNum">    1196 </span>            :         intel_csr_ucode_fini(dev);
<span class="lineNum">    1197 </span>            :         intel_uncore_fini(dev);
<span class="lineNum">    1198 </span>            :         pci_iounmap(dev-&gt;pdev, dev_priv-&gt;regs);
<span class="lineNum">    1199 </span>            : put_bridge:
<span class="lineNum">    1200 </span>            :         pci_dev_put(dev_priv-&gt;bridge_dev);
<span class="lineNum">    1201 </span>            : free_priv:
<span class="lineNum">    1202 </span>            :         kmem_cache_destroy(dev_priv-&gt;requests);
<span class="lineNum">    1203 </span>            :         kmem_cache_destroy(dev_priv-&gt;vmas);
<span class="lineNum">    1204 </span>            :         kmem_cache_destroy(dev_priv-&gt;objects);
<span class="lineNum">    1205 </span>            :         kfree(dev_priv);
<span class="lineNum">    1206 </span>            :         return ret;
<span class="lineNum">    1207 </span>            : }
<span class="lineNum">    1208 </span>            : 
<span class="lineNum">    1209 </span>            : int i915_driver_unload(struct drm_device *dev)
<span class="lineNum">    1210 </span>            : {
<span class="lineNum">    1211 </span>            :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;
<span class="lineNum">    1212 </span>            :         int ret;
<span class="lineNum">    1213 </span>            : 
<span class="lineNum">    1214 </span>            :         i915_audio_component_cleanup(dev_priv);
<span class="lineNum">    1215 </span>            : 
<span class="lineNum">    1216 </span>            :         ret = i915_gem_suspend(dev);
<span class="lineNum">    1217 </span>            :         if (ret) {
<span class="lineNum">    1218 </span>            :                 DRM_ERROR(&quot;failed to idle hardware: %d\n&quot;, ret);
<span class="lineNum">    1219 </span>            :                 return ret;
<span class="lineNum">    1220 </span>            :         }
<span class="lineNum">    1221 </span>            : 
<span class="lineNum">    1222 </span>            :         intel_power_domains_fini(dev_priv);
<span class="lineNum">    1223 </span>            : 
<span class="lineNum">    1224 </span>            :         intel_gpu_ips_teardown();
<span class="lineNum">    1225 </span>            : 
<span class="lineNum">    1226 </span>            :         i915_teardown_sysfs(dev);
<span class="lineNum">    1227 </span>            : 
<span class="lineNum">    1228 </span>            :         WARN_ON(unregister_oom_notifier(&amp;dev_priv-&gt;mm.oom_notifier));
<span class="lineNum">    1229 </span>            :         unregister_shrinker(&amp;dev_priv-&gt;mm.shrinker);
<span class="lineNum">    1230 </span>            : 
<span class="lineNum">    1231 </span>            :         io_mapping_free(dev_priv-&gt;gtt.mappable);
<span class="lineNum">    1232 </span>            :         arch_phys_wc_del(dev_priv-&gt;gtt.mtrr);
<span class="lineNum">    1233 </span>            : 
<span class="lineNum">    1234 </span>            :         acpi_video_unregister();
<span class="lineNum">    1235 </span>            : 
<span class="lineNum">    1236 </span>            :         intel_fbdev_fini(dev);
<span class="lineNum">    1237 </span>            : 
<span class="lineNum">    1238 </span>            :         drm_vblank_cleanup(dev);
<span class="lineNum">    1239 </span>            : 
<span class="lineNum">    1240 </span>            :         intel_modeset_cleanup(dev);
<span class="lineNum">    1241 </span>            : 
<span class="lineNum">    1242 </span>            :         /*
<span class="lineNum">    1243 </span>            :          * free the memory space allocated for the child device
<span class="lineNum">    1244 </span>            :          * config parsed from VBT
<span class="lineNum">    1245 </span>            :          */
<span class="lineNum">    1246 </span>            :         if (dev_priv-&gt;vbt.child_dev &amp;&amp; dev_priv-&gt;vbt.child_dev_num) {
<span class="lineNum">    1247 </span>            :                 kfree(dev_priv-&gt;vbt.child_dev);
<span class="lineNum">    1248 </span>            :                 dev_priv-&gt;vbt.child_dev = NULL;
<span class="lineNum">    1249 </span>            :                 dev_priv-&gt;vbt.child_dev_num = 0;
<span class="lineNum">    1250 </span>            :         }
<span class="lineNum">    1251 </span>            :         kfree(dev_priv-&gt;vbt.sdvo_lvds_vbt_mode);
<span class="lineNum">    1252 </span>            :         dev_priv-&gt;vbt.sdvo_lvds_vbt_mode = NULL;
<span class="lineNum">    1253 </span>            :         kfree(dev_priv-&gt;vbt.lfp_lvds_vbt_mode);
<span class="lineNum">    1254 </span>            :         dev_priv-&gt;vbt.lfp_lvds_vbt_mode = NULL;
<span class="lineNum">    1255 </span>            : 
<span class="lineNum">    1256 </span>            :         vga_switcheroo_unregister_client(dev-&gt;pdev);
<span class="lineNum">    1257 </span>            :         vga_client_register(dev-&gt;pdev, NULL, NULL, NULL);
<span class="lineNum">    1258 </span>            : 
<span class="lineNum">    1259 </span>            :         /* Free error state after interrupts are fully disabled. */
<span class="lineNum">    1260 </span>            :         cancel_delayed_work_sync(&amp;dev_priv-&gt;gpu_error.hangcheck_work);
<span class="lineNum">    1261 </span>            :         i915_destroy_error_state(dev);
<span class="lineNum">    1262 </span>            : 
<span class="lineNum">    1263 </span>            :         if (dev-&gt;pdev-&gt;msi_enabled)
<span class="lineNum">    1264 </span>            :                 pci_disable_msi(dev-&gt;pdev);
<span class="lineNum">    1265 </span>            : 
<span class="lineNum">    1266 </span>            :         intel_opregion_fini(dev);
<span class="lineNum">    1267 </span>            : 
<span class="lineNum">    1268 </span>            :         /* Flush any outstanding unpin_work. */
<span class="lineNum">    1269 </span>            :         flush_workqueue(dev_priv-&gt;wq);
<span class="lineNum">    1270 </span>            : 
<span class="lineNum">    1271 </span>            :         intel_guc_ucode_fini(dev);
<span class="lineNum">    1272 </span>            :         mutex_lock(&amp;dev-&gt;struct_mutex);
<span class="lineNum">    1273 </span>            :         i915_gem_cleanup_ringbuffer(dev);
<span class="lineNum">    1274 </span>            :         i915_gem_context_fini(dev);
<span class="lineNum">    1275 </span>            :         mutex_unlock(&amp;dev-&gt;struct_mutex);
<span class="lineNum">    1276 </span>            :         intel_fbc_cleanup_cfb(dev_priv);
<span class="lineNum">    1277 </span>            :         i915_gem_cleanup_stolen(dev);
<span class="lineNum">    1278 </span>            : 
<span class="lineNum">    1279 </span>            :         intel_csr_ucode_fini(dev);
<span class="lineNum">    1280 </span>            : 
<span class="lineNum">    1281 </span>            :         intel_teardown_mchbar(dev);
<span class="lineNum">    1282 </span>            : 
<span class="lineNum">    1283 </span>            :         destroy_workqueue(dev_priv-&gt;hotplug.dp_wq);
<span class="lineNum">    1284 </span>            :         destroy_workqueue(dev_priv-&gt;wq);
<span class="lineNum">    1285 </span>            :         destroy_workqueue(dev_priv-&gt;gpu_error.hangcheck_wq);
<span class="lineNum">    1286 </span>            :         pm_qos_remove_request(&amp;dev_priv-&gt;pm_qos);
<span class="lineNum">    1287 </span>            : 
<span class="lineNum">    1288 </span>            :         i915_global_gtt_cleanup(dev);
<span class="lineNum">    1289 </span>            : 
<span class="lineNum">    1290 </span>            :         intel_uncore_fini(dev);
<span class="lineNum">    1291 </span>            :         if (dev_priv-&gt;regs != NULL)
<span class="lineNum">    1292 </span>            :                 pci_iounmap(dev-&gt;pdev, dev_priv-&gt;regs);
<span class="lineNum">    1293 </span>            : 
<span class="lineNum">    1294 </span>            :         kmem_cache_destroy(dev_priv-&gt;requests);
<span class="lineNum">    1295 </span>            :         kmem_cache_destroy(dev_priv-&gt;vmas);
<span class="lineNum">    1296 </span>            :         kmem_cache_destroy(dev_priv-&gt;objects);
<span class="lineNum">    1297 </span>            :         pci_dev_put(dev_priv-&gt;bridge_dev);
<span class="lineNum">    1298 </span>            :         kfree(dev_priv);
<span class="lineNum">    1299 </span>            : 
<span class="lineNum">    1300 </span>            :         return 0;
<a name="1301"><span class="lineNum">    1301 </span>            : }</a>
<span class="lineNum">    1302 </span>            : #else
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 : int i915_driver_load(struct drm_device *dev, unsigned long flags)</span>
<span class="lineNum">    1304 </span>            : {
<span class="lineNum">    1305 </span>            :         struct drm_i915_private *dev_priv;
<span class="lineNum">    1306 </span>            :         struct intel_device_info *info, *device_info;
<span class="lineNum">    1307 </span>            :         int ret = 0, mmio_bar, mmio_size;
<span class="lineNum">    1308 </span>            :         uint32_t aperture_size;
<span class="lineNum">    1309 </span>            :         int i;
<span class="lineNum">    1310 </span>            : 
<span class="lineNum">    1311 </span><span class="lineNoCov">          0 :         info = (struct intel_device_info *) flags;</span>
<span class="lineNum">    1312 </span>            : 
<span class="lineNum">    1313 </span>            : #ifdef __linux__
<span class="lineNum">    1314 </span>            :         dev_priv = kzalloc(sizeof(*dev_priv), GFP_KERNEL);
<span class="lineNum">    1315 </span>            :         if (dev_priv == NULL)
<span class="lineNum">    1316 </span>            :                 return -ENOMEM;
<span class="lineNum">    1317 </span>            : 
<span class="lineNum">    1318 </span>            :         dev-&gt;dev_private = dev_priv;
<span class="lineNum">    1319 </span>            :         dev_priv-&gt;dev = dev;
<span class="lineNum">    1320 </span>            : #else
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :         dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1322 </span>            : #endif
<span class="lineNum">    1323 </span>            : 
<span class="lineNum">    1324 </span>            :         /* Setup the write-once &quot;constant&quot; device info */
<span class="lineNum">    1325 </span><span class="lineNoCov">          0 :         device_info = (struct intel_device_info *)&amp;dev_priv-&gt;info;</span>
<span class="lineNum">    1326 </span><span class="lineNoCov">          0 :         memcpy(device_info, info, sizeof(dev_priv-&gt;info));</span>
<span class="lineNum">    1327 </span><span class="lineNoCov">          0 :         device_info-&gt;device_id = dev-&gt;pdev-&gt;device;</span>
<span class="lineNum">    1328 </span>            : 
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :         mtx_init(&amp;dev_priv-&gt;irq_lock, IPL_TTY);</span>
<span class="lineNum">    1330 </span><span class="lineNoCov">          0 :         mtx_init(&amp;dev_priv-&gt;gpu_error.lock, IPL_TTY);</span>
<span class="lineNum">    1331 </span><span class="lineNoCov">          0 :         rw_init(&amp;dev_priv-&gt;backlight_lock, &quot;blight&quot;);</span>
<span class="lineNum">    1332 </span><span class="lineNoCov">          0 :         mtx_init(&amp;dev_priv-&gt;uncore.lock, IPL_TTY);</span>
<span class="lineNum">    1333 </span><span class="lineNoCov">          0 :         mtx_init(&amp;dev_priv-&gt;mm.object_stat_lock, IPL_TTY);</span>
<span class="lineNum">    1334 </span><span class="lineNoCov">          0 :         mtx_init(&amp;dev_priv-&gt;mmio_flip_lock, IPL_TTY);</span>
<span class="lineNum">    1335 </span><span class="lineNoCov">          0 :         rw_init(&amp;dev_priv-&gt;sb_lock, &quot;sb&quot;);</span>
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         rw_init(&amp;dev_priv-&gt;modeset_restore_lock, &quot;rest&quot;);</span>
<span class="lineNum">    1337 </span><span class="lineNoCov">          0 :         rw_init(&amp;dev_priv-&gt;csr_lock, &quot;csr&quot;);</span>
<span class="lineNum">    1338 </span><span class="lineNoCov">          0 :         rw_init(&amp;dev_priv-&gt;av_mutex, &quot;avm&quot;);</span>
<span class="lineNum">    1339 </span>            : 
<span class="lineNum">    1340 </span><span class="lineNoCov">          0 :         intel_pm_setup(dev);</span>
<span class="lineNum">    1341 </span>            : 
<span class="lineNum">    1342 </span><span class="lineNoCov">          0 :         intel_display_crc_init(dev);</span>
<span class="lineNum">    1343 </span>            : 
<span class="lineNum">    1344 </span>            : #ifdef __linux__
<span class="lineNum">    1345 </span>            :         i915_dump_device_info(dev_priv);
<span class="lineNum">    1346 </span>            : #endif
<span class="lineNum">    1347 </span>            : 
<span class="lineNum">    1348 </span>            :         /* Not all pre-production machines fall into this category, only the
<span class="lineNum">    1349 </span>            :          * very first ones. Almost everything should work, except for maybe
<span class="lineNum">    1350 </span>            :          * suspend/resume. And we don't implement workarounds that affect only
<span class="lineNum">    1351 </span>            :          * pre-production machines. */
<span class="lineNum">    1352 </span><span class="lineNoCov">          0 :         if (IS_HSW_EARLY_SDV(dev))</span>
<span class="lineNum">    1353 </span>            :                 DRM_INFO(&quot;This is an early pre-production Haswell machine. &quot;
<span class="lineNum">    1354 </span>            :                          &quot;It may not be fully functional.\n&quot;);
<span class="lineNum">    1355 </span>            : 
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :         if (i915_get_bridge_dev(dev)) {</span>
<span class="lineNum">    1357 </span>            :                 ret = -EIO;
<span class="lineNum">    1358 </span><span class="lineNoCov">          0 :                 goto free_priv;</span>
<span class="lineNum">    1359 </span>            :         }
<span class="lineNum">    1360 </span>            : 
<span class="lineNum">    1361 </span><span class="lineNoCov">          0 :         mmio_bar = IS_GEN2(dev) ? 1 : 0;</span>
<span class="lineNum">    1362 </span>            :         /* Before gen4, the registers and the GTT are behind different BARs.
<span class="lineNum">    1363 </span>            :          * However, from gen4 onwards, the registers and the GTT are shared
<span class="lineNum">    1364 </span>            :          * in the same BAR, so we want to restrict this ioremap from
<span class="lineNum">    1365 </span>            :          * clobbering the GTT which we want ioremap_wc instead. Fortunately,
<span class="lineNum">    1366 </span>            :          * the register BAR remains the same size for all the earlier
<span class="lineNum">    1367 </span>            :          * generations up to Ironlake.
<span class="lineNum">    1368 </span>            :          */
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :         if (info-&gt;gen &lt; 5)</span>
<span class="lineNum">    1370 </span><span class="lineNoCov">          0 :                 mmio_size = 512*1024;</span>
<span class="lineNum">    1371 </span>            :         else
<span class="lineNum">    1372 </span>            :                 mmio_size = 2*1024*1024;
<span class="lineNum">    1373 </span>            : 
<span class="lineNum">    1374 </span>            : #ifdef __linux__
<span class="lineNum">    1375 </span>            :         dev_priv-&gt;regs = pci_iomap(dev-&gt;pdev, mmio_bar, mmio_size);
<span class="lineNum">    1376 </span>            :         if (!dev_priv-&gt;regs) {
<span class="lineNum">    1377 </span>            :                 DRM_ERROR(&quot;failed to map registers\n&quot;);
<span class="lineNum">    1378 </span>            :                 ret = -EIO;
<span class="lineNum">    1379 </span>            :                 goto put_bridge;
<span class="lineNum">    1380 </span>            :         }
<span class="lineNum">    1381 </span>            : #endif
<span class="lineNum">    1382 </span>            : 
<span class="lineNum">    1383 </span>            :         /* This must be called before any calls to HAS_PCH_* */
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :         intel_detect_pch(dev);</span>
<span class="lineNum">    1385 </span>            : 
<span class="lineNum">    1386 </span><span class="lineNoCov">          0 :         intel_uncore_init(dev);</span>
<span class="lineNum">    1387 </span>            : 
<span class="lineNum">    1388 </span>            :         /* Load CSR Firmware for SKL */
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :         intel_csr_ucode_init(dev);</span>
<span class="lineNum">    1390 </span>            : 
<span class="lineNum">    1391 </span><span class="lineNoCov">          0 :         ret = i915_gem_gtt_init(dev);</span>
<span class="lineNum">    1392 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1393 </span>            :                 goto out_freecsr;
<span class="lineNum">    1394 </span>            : 
<span class="lineNum">    1395 </span>            :         /* WARNING: Apparently we must kick fbdev drivers before vgacon,
<span class="lineNum">    1396 </span>            :          * otherwise the vga fbdev driver falls over. */
<span class="lineNum">    1397 </span><span class="lineNoCov">          0 :         ret = i915_kick_out_firmware_fb(dev_priv);</span>
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;failed to remove conflicting framebuffer drivers\n&quot;);</span>
<span class="lineNum">    1400 </span><span class="lineNoCov">          0 :                 goto out_gtt;</span>
<span class="lineNum">    1401 </span>            :         }
<span class="lineNum">    1402 </span>            : 
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 :         ret = i915_kick_out_vgacon(dev_priv);</span>
<span class="lineNum">    1404 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    1405 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;failed to remove conflicting VGA console\n&quot;);</span>
<span class="lineNum">    1406 </span><span class="lineNoCov">          0 :                 goto out_gtt;</span>
<span class="lineNum">    1407 </span>            :         }
<span class="lineNum">    1408 </span>            : 
<span class="lineNum">    1409 </span>            :         pci_set_master(dev-&gt;pdev);
<span class="lineNum">    1410 </span>            : 
<span class="lineNum">    1411 </span>            :         /* overlay on gen2 is broken and can't address above 1G */
<span class="lineNum">    1412 </span><span class="lineNoCov">          0 :         if (IS_GEN2(dev))</span>
<span class="lineNum">    1413 </span>            :                 dma_set_coherent_mask(&amp;dev-&gt;pdev-&gt;dev, DMA_BIT_MASK(30));
<span class="lineNum">    1414 </span>            : 
<span class="lineNum">    1415 </span>            :         /* 965GM sometimes incorrectly writes to hardware status page (HWS)
<span class="lineNum">    1416 </span>            :          * using 32bit addressing, overwriting memory if HWS is located
<span class="lineNum">    1417 </span>            :          * above 4GB.
<span class="lineNum">    1418 </span>            :          *
<span class="lineNum">    1419 </span>            :          * The documentation also mentions an issue with undefined
<span class="lineNum">    1420 </span>            :          * behaviour if any general state is accessed within a page above 4GB,
<span class="lineNum">    1421 </span>            :          * which also needs to be handled carefully.
<span class="lineNum">    1422 </span>            :          */
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 :         if (IS_BROADWATER(dev) || IS_CRESTLINE(dev))</span>
<span class="lineNum">    1424 </span>            :                 dma_set_coherent_mask(&amp;dev-&gt;pdev-&gt;dev, DMA_BIT_MASK(32));
<span class="lineNum">    1425 </span>            : 
<span class="lineNum">    1426 </span><span class="lineNoCov">          0 :         aperture_size = dev_priv-&gt;gtt.mappable_end;</span>
<span class="lineNum">    1427 </span>            : 
<span class="lineNum">    1428 </span>            : #ifdef __linux__
<span class="lineNum">    1429 </span>            :         dev_priv-&gt;gtt.mappable =
<span class="lineNum">    1430 </span>            :                 io_mapping_create_wc(dev_priv-&gt;gtt.mappable_base,
<span class="lineNum">    1431 </span>            :                                      aperture_size);
<span class="lineNum">    1432 </span>            :         if (dev_priv-&gt;gtt.mappable == NULL) {
<span class="lineNum">    1433 </span>            :                 ret = -EIO;
<span class="lineNum">    1434 </span>            :                 goto out_gtt;
<span class="lineNum">    1435 </span>            :         }
<span class="lineNum">    1436 </span>            : 
<span class="lineNum">    1437 </span>            :         dev_priv-&gt;gtt.mtrr = arch_phys_wc_add(dev_priv-&gt;gtt.mappable_base,
<span class="lineNum">    1438 </span>            :                                               aperture_size);
<span class="lineNum">    1439 </span>            : #else
<span class="lineNum">    1440 </span>            :         /* XXX would be a lot nicer to get agp info before now */
<span class="lineNum">    1441 </span><span class="lineNoCov">          0 :         uvm_page_physload(atop(dev_priv-&gt;gtt.mappable_base),</span>
<span class="lineNum">    1442 </span><span class="lineNoCov">          0 :             atop(dev_priv-&gt;gtt.mappable_base + aperture_size),</span>
<span class="lineNum">    1443 </span>            :             atop(dev_priv-&gt;gtt.mappable_base),
<span class="lineNum">    1444 </span>            :             atop(dev_priv-&gt;gtt.mappable_base + aperture_size),
<span class="lineNum">    1445 </span>            :             PHYSLOAD_DEVICE);
<span class="lineNum">    1446 </span>            :         /* array of vm pages that physload introduced. */
<span class="lineNum">    1447 </span><span class="lineNoCov">          0 :         dev_priv-&gt;pgs = PHYS_TO_VM_PAGE(dev_priv-&gt;gtt.mappable_base);</span>
<span class="lineNum">    1448 </span><span class="lineNoCov">          0 :         KASSERT(dev_priv-&gt;pgs != NULL);</span>
<span class="lineNum">    1449 </span>            :         /*
<span class="lineNum">    1450 </span>            :          * XXX mark all pages write combining so user mmaps get the right
<span class="lineNum">    1451 </span>            :          * bits. We really need a proper MI api for doing this, but for now
<span class="lineNum">    1452 </span>            :          * this allows us to use PAT where available.
<span class="lineNum">    1453 </span>            :          */
<span class="lineNum">    1454 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; atop(aperture_size); i++)</span>
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 :                 atomic_setbits_int(&amp;(dev_priv-&gt;pgs[i].pg_flags), PG_PMAP_WC);</span>
<span class="lineNum">    1456 </span><span class="lineNoCov">          0 :         if (agp_init_map(dev_priv-&gt;bst, dev_priv-&gt;gtt.mappable_base,</span>
<span class="lineNum">    1457 </span>            :             aperture_size, BUS_SPACE_MAP_LINEAR | BUS_SPACE_MAP_PREFETCHABLE,
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 :             &amp;dev_priv-&gt;agph))</span>
<span class="lineNum">    1459 </span><span class="lineNoCov">          0 :                 panic(&quot;can't map aperture&quot;);</span>
<span class="lineNum">    1460 </span>            : #endif
<span class="lineNum">    1461 </span>            : 
<span class="lineNum">    1462 </span>            :         /* The i915 workqueue is primarily used for batched retirement of
<span class="lineNum">    1463 </span>            :          * requests (and thus managing bo) once the task has been completed
<span class="lineNum">    1464 </span>            :          * by the GPU. i915_gem_retire_requests() is called directly when we
<span class="lineNum">    1465 </span>            :          * need high-priority retirement, such as waiting for an explicit
<span class="lineNum">    1466 </span>            :          * bo.
<span class="lineNum">    1467 </span>            :          *
<span class="lineNum">    1468 </span>            :          * It is also used for periodic low-priority events, such as
<span class="lineNum">    1469 </span>            :          * idle-timers and recording error state.
<span class="lineNum">    1470 </span>            :          *
<span class="lineNum">    1471 </span>            :          * All tasks on the workqueue are expected to acquire the dev mutex
<span class="lineNum">    1472 </span>            :          * so there is no point in running more than one instance of the
<span class="lineNum">    1473 </span>            :          * workqueue at any time.  Use an ordered one.
<span class="lineNum">    1474 </span>            :          */
<span class="lineNum">    1475 </span><span class="lineNoCov">          0 :         dev_priv-&gt;wq = alloc_ordered_workqueue(&quot;i915&quot;, 0);</span>
<span class="lineNum">    1476 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;wq == NULL) {</span>
<span class="lineNum">    1477 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to create our workqueue.\n&quot;);</span>
<span class="lineNum">    1478 </span>            :                 ret = -ENOMEM;
<span class="lineNum">    1479 </span><span class="lineNoCov">          0 :                 goto out_mtrrfree;</span>
<span class="lineNum">    1480 </span>            :         }
<span class="lineNum">    1481 </span>            : 
<span class="lineNum">    1482 </span><span class="lineNoCov">          0 :         dev_priv-&gt;hotplug.dp_wq = alloc_ordered_workqueue(&quot;i915-dp&quot;, 0);</span>
<span class="lineNum">    1483 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;hotplug.dp_wq == NULL) {</span>
<span class="lineNum">    1484 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to create our dp workqueue.\n&quot;);</span>
<span class="lineNum">    1485 </span>            :                 ret = -ENOMEM;
<span class="lineNum">    1486 </span><span class="lineNoCov">          0 :                 goto out_freewq;</span>
<span class="lineNum">    1487 </span>            :         }
<span class="lineNum">    1488 </span>            : 
<span class="lineNum">    1489 </span><span class="lineNoCov">          0 :         dev_priv-&gt;gpu_error.hangcheck_wq =</span>
<span class="lineNum">    1490 </span><span class="lineNoCov">          0 :                 alloc_ordered_workqueue(&quot;i915-hangcheck&quot;, 0);</span>
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;gpu_error.hangcheck_wq == NULL) {</span>
<span class="lineNum">    1492 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to create our hangcheck workqueue.\n&quot;);</span>
<span class="lineNum">    1493 </span>            :                 ret = -ENOMEM;
<span class="lineNum">    1494 </span><span class="lineNoCov">          0 :                 goto out_freedpwq;</span>
<span class="lineNum">    1495 </span>            :         }
<span class="lineNum">    1496 </span>            : 
<span class="lineNum">    1497 </span><span class="lineNoCov">          0 :         intel_irq_init(dev_priv);</span>
<span class="lineNum">    1498 </span><span class="lineNoCov">          0 :         intel_uncore_sanitize(dev);</span>
<span class="lineNum">    1499 </span>            : 
<span class="lineNum">    1500 </span>            :         /* Try to make sure MCHBAR is enabled before poking at it */
<span class="lineNum">    1501 </span><span class="lineNoCov">          0 :         intel_setup_mchbar(dev);</span>
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 :         intel_opregion_setup(dev);</span>
<span class="lineNum">    1503 </span>            : 
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :         i915_gem_load(dev);</span>
<span class="lineNum">    1505 </span>            : 
<span class="lineNum">    1506 </span>            :         /* On the 945G/GM, the chipset reports the MSI capability on the
<span class="lineNum">    1507 </span>            :          * integrated graphics even though the support isn't actually there
<span class="lineNum">    1508 </span>            :          * according to the published specs.  It doesn't appear to function
<span class="lineNum">    1509 </span>            :          * correctly in testing on 945G.
<span class="lineNum">    1510 </span>            :          * This may be a side effect of MSI having been made available for PEG
<span class="lineNum">    1511 </span>            :          * and the registers being closely associated.
<span class="lineNum">    1512 </span>            :          *
<span class="lineNum">    1513 </span>            :          * According to chipset errata, on the 965GM, MSI interrupts may
<span class="lineNum">    1514 </span>            :          * be lost or delayed, but we use them anyways to avoid
<span class="lineNum">    1515 </span>            :          * stuck interrupts on some machines.
<span class="lineNum">    1516 </span>            :          */
<span class="lineNum">    1517 </span><span class="lineNoCov">          0 :         if (!IS_I945G(dev) &amp;&amp; !IS_I945GM(dev))</span>
<span class="lineNum">    1518 </span>            :                 pci_enable_msi(dev-&gt;pdev);
<span class="lineNum">    1519 </span>            : 
<span class="lineNum">    1520 </span><span class="lineNoCov">          0 :         intel_device_info_runtime_init(dev);</span>
<span class="lineNum">    1521 </span>            : 
<span class="lineNum">    1522 </span><span class="lineNoCov">          0 :         intel_init_dpio(dev_priv);</span>
<span class="lineNum">    1523 </span>            : 
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;num_pipes) {</span>
<span class="lineNum">    1525 </span><span class="lineNoCov">          0 :                 ret = drm_vblank_init(dev, INTEL_INFO(dev)-&gt;num_pipes);</span>
<span class="lineNum">    1526 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    1527 </span>            :                         goto out_gem_unload;
<span class="lineNum">    1528 </span>            :         }
<span class="lineNum">    1529 </span>            : 
<span class="lineNum">    1530 </span><span class="lineNoCov">          0 :         intel_power_domains_init(dev_priv);</span>
<span class="lineNum">    1531 </span>            : 
<span class="lineNum">    1532 </span><span class="lineNoCov">          0 :         ret = i915_load_modeset_init(dev);</span>
<span class="lineNum">    1533 </span><span class="lineNoCov">          0 :         if (ret &lt; 0) {</span>
<span class="lineNum">    1534 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;failed to init modeset\n&quot;);</span>
<span class="lineNum">    1535 </span>            :                 goto out_power_well;
<span class="lineNum">    1536 </span>            :         }
<span class="lineNum">    1537 </span>            : 
<span class="lineNum">    1538 </span>            :         /*
<span class="lineNum">    1539 </span>            :          * Notify a valid surface after modesetting,
<span class="lineNum">    1540 </span>            :          * when running inside a VM.
<span class="lineNum">    1541 </span>            :          */
<span class="lineNum">    1542 </span><span class="lineNoCov">          0 :         if (intel_vgpu_active(dev))</span>
<span class="lineNum">    1543 </span><span class="lineNoCov">          0 :                 I915_WRITE(vgtif_reg(display_ready), VGT_DRV_DISPLAY_READY);</span>
<span class="lineNum">    1544 </span>            : 
<span class="lineNum">    1545 </span>            : #ifdef __linux__
<span class="lineNum">    1546 </span>            :         i915_setup_sysfs(dev);
<span class="lineNum">    1547 </span>            : #endif
<span class="lineNum">    1548 </span>            : 
<span class="lineNum">    1549 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;num_pipes) {</span>
<span class="lineNum">    1550 </span>            :                 /* Must be done after probing outputs */
<span class="lineNum">    1551 </span><span class="lineNoCov">          0 :                 intel_opregion_init(dev);</span>
<span class="lineNum">    1552 </span>            :                 acpi_video_register();
<span class="lineNum">    1553 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1554 </span>            : 
<span class="lineNum">    1555 </span><span class="lineNoCov">          0 :         if (IS_GEN5(dev))</span>
<span class="lineNum">    1556 </span><span class="lineNoCov">          0 :                 intel_gpu_ips_init(dev_priv);</span>
<span class="lineNum">    1557 </span>            : 
<span class="lineNum">    1558 </span><span class="lineNoCov">          0 :         intel_runtime_pm_enable(dev_priv);</span>
<span class="lineNum">    1559 </span>            : 
<span class="lineNum">    1560 </span>            : #ifdef notyet
<span class="lineNum">    1561 </span>            :         i915_audio_component_init(dev_priv);
<span class="lineNum">    1562 </span>            : #endif
<span class="lineNum">    1563 </span>            : 
<span class="lineNum">    1564 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1565 </span>            : 
<span class="lineNum">    1566 </span>            : out_power_well:
<span class="lineNum">    1567 </span><span class="lineNoCov">          0 :         intel_power_domains_fini(dev_priv);</span>
<span class="lineNum">    1568 </span><span class="lineNoCov">          0 :         drm_vblank_cleanup(dev);</span>
<span class="lineNum">    1569 </span>            : out_gem_unload:
<span class="lineNum">    1570 </span>            : #ifdef __linux__
<span class="lineNum">    1571 </span>            :         WARN_ON(unregister_oom_notifier(&amp;dev_priv-&gt;mm.oom_notifier));
<span class="lineNum">    1572 </span>            :         unregister_shrinker(&amp;dev_priv-&gt;mm.shrinker);
<span class="lineNum">    1573 </span>            : #endif
<span class="lineNum">    1574 </span>            : 
<span class="lineNum">    1575 </span><span class="lineNoCov">          0 :         if (dev-&gt;pdev-&gt;msi_enabled)</span>
<span class="lineNum">    1576 </span>            :                 pci_disable_msi(dev-&gt;pdev);
<span class="lineNum">    1577 </span>            : 
<span class="lineNum">    1578 </span><span class="lineNoCov">          0 :         intel_teardown_mchbar(dev);</span>
<span class="lineNum">    1579 </span>            :         pm_qos_remove_request(&amp;dev_priv-&gt;pm_qos);
<span class="lineNum">    1580 </span><span class="lineNoCov">          0 :         destroy_workqueue(dev_priv-&gt;gpu_error.hangcheck_wq);</span>
<span class="lineNum">    1581 </span>            : out_freedpwq:
<span class="lineNum">    1582 </span><span class="lineNoCov">          0 :         destroy_workqueue(dev_priv-&gt;hotplug.dp_wq);</span>
<span class="lineNum">    1583 </span>            : out_freewq:
<span class="lineNum">    1584 </span><span class="lineNoCov">          0 :         destroy_workqueue(dev_priv-&gt;wq);</span>
<span class="lineNum">    1585 </span>            : out_mtrrfree:
<span class="lineNum">    1586 </span>            : #ifdef __linux__
<span class="lineNum">    1587 </span>            :         arch_phys_wc_del(dev_priv-&gt;gtt.mtrr);
<span class="lineNum">    1588 </span>            :         io_mapping_free(dev_priv-&gt;gtt.mappable);
<span class="lineNum">    1589 </span>            : #endif
<span class="lineNum">    1590 </span>            : out_gtt:
<span class="lineNum">    1591 </span><span class="lineNoCov">          0 :         i915_global_gtt_cleanup(dev);</span>
<span class="lineNum">    1592 </span>            : out_freecsr:
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :         intel_csr_ucode_fini(dev);</span>
<span class="lineNum">    1594 </span><span class="lineNoCov">          0 :         intel_uncore_fini(dev);</span>
<span class="lineNum">    1595 </span>            : #ifdef __linux__
<span class="lineNum">    1596 </span>            :         pci_iounmap(dev-&gt;pdev, dev_priv-&gt;regs);
<span class="lineNum">    1597 </span>            : put_bridge:
<span class="lineNum">    1598 </span>            : #endif
<span class="lineNum">    1599 </span>            :         pci_dev_put(dev_priv-&gt;bridge_dev);
<span class="lineNum">    1600 </span>            : free_priv:
<span class="lineNum">    1601 </span>            : #ifdef __linux__
<span class="lineNum">    1602 </span>            :         kmem_cache_destroy(dev_priv-&gt;requests);
<span class="lineNum">    1603 </span>            :         kmem_cache_destroy(dev_priv-&gt;vmas);
<span class="lineNum">    1604 </span>            :         kmem_cache_destroy(dev_priv-&gt;objects);
<span class="lineNum">    1605 </span>            :         kfree(dev_priv);
<span class="lineNum">    1606 </span>            : #endif
<span class="lineNum">    1607 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">    1608 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1609 </span>            : 
<a name="1610"><span class="lineNum">    1610 </span>            : #endif</a>
<span class="lineNum">    1611 </span>            : 
<span class="lineNum">    1612 </span><span class="lineNoCov">          0 : int i915_driver_open(struct drm_device *dev, struct drm_file *file)</span>
<span class="lineNum">    1613 </span>            : {
<span class="lineNum">    1614 </span>            :         int ret;
<span class="lineNum">    1615 </span>            : 
<span class="lineNum">    1616 </span><span class="lineNoCov">          0 :         ret = i915_gem_open(dev, file);</span>
<span class="lineNum">    1617 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1618 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1619 </span>            : 
<span class="lineNum">    1620 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1621 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1622 </span>            : 
<span class="lineNum">    1623 </span>            : /**
<span class="lineNum">    1624 </span>            :  * i915_driver_lastclose - clean up after all DRM clients have exited
<span class="lineNum">    1625 </span>            :  * @dev: DRM device
<span class="lineNum">    1626 </span>            :  *
<span class="lineNum">    1627 </span>            :  * Take care of cleaning up after all DRM clients have exited.  In the
<span class="lineNum">    1628 </span>            :  * mode setting case, we want to restore the kernel's initial mode (just
<span class="lineNum">    1629 </span>            :  * in case the last client left us in a bad state).
<span class="lineNum">    1630 </span>            :  *
<span class="lineNum">    1631 </span>            :  * Additionally, in the non-mode setting case, we'll tear down the GTT
<span class="lineNum">    1632 </span>            :  * and DMA structures, since the kernel won't be using them, and clea
<a name="1633"><span class="lineNum">    1633 </span>            :  * up any GEM state.</a>
<span class="lineNum">    1634 </span>            :  */
<span class="lineNum">    1635 </span><span class="lineNoCov">          0 : void i915_driver_lastclose(struct drm_device *dev)</span>
<span class="lineNum">    1636 </span>            : {
<span class="lineNum">    1637 </span><span class="lineNoCov">          0 :         intel_fbdev_restore_mode(dev);</span>
<span class="lineNum">    1638 </span>            :         vga_switcheroo_process_delayed_switch();
<a name="1639"><span class="lineNum">    1639 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1640 </span>            : 
<span class="lineNum">    1641 </span><span class="lineNoCov">          0 : void i915_driver_preclose(struct drm_device *dev, struct drm_file *file)</span>
<span class="lineNum">    1642 </span>            : {
<span class="lineNum">    1643 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    1644 </span><span class="lineNoCov">          0 :         i915_gem_context_close(dev, file);</span>
<span class="lineNum">    1645 </span><span class="lineNoCov">          0 :         i915_gem_release(dev, file);</span>
<span class="lineNum">    1646 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<span class="lineNum">    1647 </span>            : 
<span class="lineNum">    1648 </span><span class="lineNoCov">          0 :         intel_modeset_preclose(dev, file);</span>
<a name="1649"><span class="lineNum">    1649 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1650 </span>            : 
<span class="lineNum">    1651 </span><span class="lineNoCov">          0 : void i915_driver_postclose(struct drm_device *dev, struct drm_file *file)</span>
<span class="lineNum">    1652 </span>            : {
<span class="lineNum">    1653 </span><span class="lineNoCov">          0 :         struct drm_i915_file_private *file_priv = file-&gt;driver_priv;</span>
<span class="lineNum">    1654 </span>            : 
<span class="lineNum">    1655 </span><span class="lineNoCov">          0 :         if (file_priv &amp;&amp; file_priv-&gt;bsd_ring)</span>
<span class="lineNum">    1656 </span><span class="lineNoCov">          0 :                 file_priv-&gt;bsd_ring = NULL;</span>
<span class="lineNum">    1657 </span><span class="lineNoCov">          0 :         kfree(file_priv);</span>
<span class="lineNum">    1658 </span><span class="lineNoCov">          0 : }</span>
<a name="1659"><span class="lineNum">    1659 </span>            : </a>
<span class="lineNum">    1660 </span>            : static int
<span class="lineNum">    1661 </span><span class="lineNoCov">          0 : i915_gem_reject_pin_ioctl(struct drm_device *dev, void *data,</span>
<span class="lineNum">    1662 </span>            :                           struct drm_file *file)
<span class="lineNum">    1663 </span>            : {
<span class="lineNum">    1664 </span><span class="lineNoCov">          0 :         return -ENODEV;</span>
<span class="lineNum">    1665 </span>            : }
<span class="lineNum">    1666 </span>            : 
<span class="lineNum">    1667 </span>            : const struct drm_ioctl_desc i915_ioctls[] = {
<span class="lineNum">    1668 </span>            :         DRM_IOCTL_DEF_DRV(I915_INIT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
<span class="lineNum">    1669 </span>            :         DRM_IOCTL_DEF_DRV(I915_FLUSH, drm_noop, DRM_AUTH),
<span class="lineNum">    1670 </span>            :         DRM_IOCTL_DEF_DRV(I915_FLIP, drm_noop, DRM_AUTH),
<span class="lineNum">    1671 </span>            :         DRM_IOCTL_DEF_DRV(I915_BATCHBUFFER, drm_noop, DRM_AUTH),
<span class="lineNum">    1672 </span>            :         DRM_IOCTL_DEF_DRV(I915_IRQ_EMIT, drm_noop, DRM_AUTH),
<span class="lineNum">    1673 </span>            :         DRM_IOCTL_DEF_DRV(I915_IRQ_WAIT, drm_noop, DRM_AUTH),
<span class="lineNum">    1674 </span>            :         DRM_IOCTL_DEF_DRV(I915_GETPARAM, i915_getparam, DRM_AUTH|DRM_RENDER_ALLOW),
<span class="lineNum">    1675 </span>            :         DRM_IOCTL_DEF_DRV(I915_SETPARAM, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
<span class="lineNum">    1676 </span>            :         DRM_IOCTL_DEF_DRV(I915_ALLOC, drm_noop, DRM_AUTH),
<span class="lineNum">    1677 </span>            :         DRM_IOCTL_DEF_DRV(I915_FREE, drm_noop, DRM_AUTH),
<span class="lineNum">    1678 </span>            :         DRM_IOCTL_DEF_DRV(I915_INIT_HEAP, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
<span class="lineNum">    1679 </span>            :         DRM_IOCTL_DEF_DRV(I915_CMDBUFFER, drm_noop, DRM_AUTH),
<span class="lineNum">    1680 </span>            :         DRM_IOCTL_DEF_DRV(I915_DESTROY_HEAP,  drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
<span class="lineNum">    1681 </span>            :         DRM_IOCTL_DEF_DRV(I915_SET_VBLANK_PIPE,  drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
<span class="lineNum">    1682 </span>            :         DRM_IOCTL_DEF_DRV(I915_GET_VBLANK_PIPE,  drm_noop, DRM_AUTH),
<span class="lineNum">    1683 </span>            :         DRM_IOCTL_DEF_DRV(I915_VBLANK_SWAP, drm_noop, DRM_AUTH),
<span class="lineNum">    1684 </span>            :         DRM_IOCTL_DEF_DRV(I915_HWS_ADDR, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
<span class="lineNum">    1685 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_INIT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
<span class="lineNum">    1686 </span>            : #ifdef __linux__
<span class="lineNum">    1687 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_EXECBUFFER, i915_gem_execbuffer, DRM_AUTH),
<span class="lineNum">    1688 </span>            : #endif
<span class="lineNum">    1689 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_EXECBUFFER2, i915_gem_execbuffer2, DRM_AUTH|DRM_RENDER_ALLOW),
<span class="lineNum">    1690 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_PIN, i915_gem_reject_pin_ioctl, DRM_AUTH|DRM_ROOT_ONLY),
<span class="lineNum">    1691 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_UNPIN, i915_gem_reject_pin_ioctl, DRM_AUTH|DRM_ROOT_ONLY),
<span class="lineNum">    1692 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_BUSY, i915_gem_busy_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
<span class="lineNum">    1693 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_SET_CACHING, i915_gem_set_caching_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1694 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_GET_CACHING, i915_gem_get_caching_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1695 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_THROTTLE, i915_gem_throttle_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
<span class="lineNum">    1696 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_ENTERVT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
<span class="lineNum">    1697 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_LEAVEVT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
<span class="lineNum">    1698 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_CREATE, i915_gem_create_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1699 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_PREAD, i915_gem_pread_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1700 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_PWRITE, i915_gem_pwrite_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1701 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_MMAP, i915_gem_mmap_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1702 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_MMAP_GTT, i915_gem_mmap_gtt_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1703 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_SET_DOMAIN, i915_gem_set_domain_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1704 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_SW_FINISH, i915_gem_sw_finish_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1705 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_SET_TILING, i915_gem_set_tiling, DRM_RENDER_ALLOW),
<span class="lineNum">    1706 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_GET_TILING, i915_gem_get_tiling, DRM_RENDER_ALLOW),
<span class="lineNum">    1707 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_GET_APERTURE, i915_gem_get_aperture_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1708 </span>            :         DRM_IOCTL_DEF_DRV(I915_GET_PIPE_FROM_CRTC_ID, intel_get_pipe_from_crtc_id, 0),
<span class="lineNum">    1709 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_MADVISE, i915_gem_madvise_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1710 </span>            :         DRM_IOCTL_DEF_DRV(I915_OVERLAY_PUT_IMAGE, intel_overlay_put_image, DRM_MASTER|DRM_CONTROL_ALLOW),
<span class="lineNum">    1711 </span>            :         DRM_IOCTL_DEF_DRV(I915_OVERLAY_ATTRS, intel_overlay_attrs, DRM_MASTER|DRM_CONTROL_ALLOW),
<span class="lineNum">    1712 </span>            :         DRM_IOCTL_DEF_DRV(I915_SET_SPRITE_COLORKEY, intel_sprite_set_colorkey, DRM_MASTER|DRM_CONTROL_ALLOW),
<span class="lineNum">    1713 </span>            :         DRM_IOCTL_DEF_DRV(I915_GET_SPRITE_COLORKEY, drm_noop, DRM_MASTER|DRM_CONTROL_ALLOW),
<span class="lineNum">    1714 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_WAIT, i915_gem_wait_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
<span class="lineNum">    1715 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_CREATE, i915_gem_context_create_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1716 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_DESTROY, i915_gem_context_destroy_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1717 </span>            :         DRM_IOCTL_DEF_DRV(I915_REG_READ, i915_reg_read_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1718 </span>            :         DRM_IOCTL_DEF_DRV(I915_GET_RESET_STATS, i915_get_reset_stats_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1719 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_USERPTR, i915_gem_userptr_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1720 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_GETPARAM, i915_gem_context_getparam_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1721 </span>            :         DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_SETPARAM, i915_gem_context_setparam_ioctl, DRM_RENDER_ALLOW),
<span class="lineNum">    1722 </span>            : };
<span class="lineNum">    1723 </span>            : 
<span class="lineNum">    1724 </span>            : int i915_max_ioctl = ARRAY_SIZE(i915_ioctls);
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
