

================================================================
== Vitis HLS Report for 'alveo_hls4ml_Pipeline_VITIS_LOOP_42_125'
================================================================
* Date:           Tue Sep 19 13:57:25 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25091|    25091|  0.100 ms|  0.100 ms|  25091|  25091|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_42_1  |    25089|    25089|         3|          1|          1|  25088|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     4481|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       95|    -|
|Register             |        -|     -|     1086|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1086|     4576|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |add_ln42_fu_163_p2                |         +|   0|  0|    22|          15|           1|
    |add_ln44_3_fu_236_p2              |         +|   0|  0|    22|          15|           1|
    |add_ln44_fu_204_p2                |         +|   0|  0|    38|          31|          16|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|     2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op28_read_state2     |       and|   0|  0|     2|           1|           1|
    |icmp_ln42_fu_157_p2               |      icmp|   0|  0|    12|          15|          14|
    |icmp_ln44_3_fu_242_p2             |      icmp|   0|  0|    12|          15|           6|
    |icmp_ln44_fu_173_p2               |      icmp|   0|  0|    10|           6|           1|
    |select_ln44_fu_248_p3             |    select|   0|  0|    15|           1|          15|
    |bw2_v1_d0                         |       shl|   0|  0|  2171|        4096|        4096|
    |shl_ln44_6_fu_289_p2              |       shl|   0|  0|  2171|           1|         512|
    |ap_enable_pp0                     |       xor|   0|  0|     2|           1|           2|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0|  4481|        4199|        4667|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_phi_mux_empty_164_phi_fu_124_p4  |  14|          3|  512|       1536|
    |ap_sig_allocacmp_i0                 |   9|          2|   15|         30|
    |bw2_v1_we0                          |   9|          2|  512|       1024|
    |gmem5_blk_n_R                       |   9|          2|    1|          2|
    |i0_3_fu_94                          |   9|          2|   15|         30|
    |phi_mul21_fu_86                     |   9|          2|   31|         62|
    |phi_urem23_fu_82                    |   9|          2|   15|         30|
    |shiftreg107_fu_90                   |   9|          2|  504|       1008|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  95|         21| 1607|       3726|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |gmem5_addr_read_reg_353           |  512|   0|  512|          0|
    |i0_3_fu_94                        |   15|   0|   15|          0|
    |icmp_ln42_reg_345                 |    1|   0|    1|          0|
    |icmp_ln42_reg_345_pp0_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln44_reg_349                 |    1|   0|    1|          0|
    |icmp_ln44_reg_349_pp0_iter1_reg   |    1|   0|    1|          0|
    |phi_mul21_fu_86                   |   31|   0|   31|          0|
    |phi_urem23_fu_82                  |   15|   0|   15|          0|
    |shiftreg107_fu_90                 |  504|   0|  504|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1086|   0| 1086|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+-----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |              Source Object              |    C Type    |
+----------------------+-----+------+------------+-----------------------------------------+--------------+
|ap_clk                |   in|     1|  ap_ctrl_hs|  alveo_hls4ml_Pipeline_VITIS_LOOP_42_125|  return value|
|ap_rst                |   in|     1|  ap_ctrl_hs|  alveo_hls4ml_Pipeline_VITIS_LOOP_42_125|  return value|
|ap_start              |   in|     1|  ap_ctrl_hs|  alveo_hls4ml_Pipeline_VITIS_LOOP_42_125|  return value|
|ap_done               |  out|     1|  ap_ctrl_hs|  alveo_hls4ml_Pipeline_VITIS_LOOP_42_125|  return value|
|ap_idle               |  out|     1|  ap_ctrl_hs|  alveo_hls4ml_Pipeline_VITIS_LOOP_42_125|  return value|
|ap_ready              |  out|     1|  ap_ctrl_hs|  alveo_hls4ml_Pipeline_VITIS_LOOP_42_125|  return value|
|m_axi_gmem5_AWVALID   |  out|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_AWREADY   |   in|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_AWADDR    |  out|    64|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_AWID      |  out|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_AWLEN     |  out|    32|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_AWSIZE    |  out|     3|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_AWBURST   |  out|     2|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_AWLOCK    |  out|     2|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_AWCACHE   |  out|     4|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_AWPROT    |  out|     3|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_AWQOS     |  out|     4|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_AWREGION  |  out|     4|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_AWUSER    |  out|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_WVALID    |  out|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_WREADY    |   in|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_WDATA     |  out|   512|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_WSTRB     |  out|    64|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_WLAST     |  out|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_WID       |  out|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_WUSER     |  out|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_ARVALID   |  out|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_ARREADY   |   in|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_ARADDR    |  out|    64|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_ARID      |  out|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_ARLEN     |  out|    32|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_ARSIZE    |  out|     3|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_ARBURST   |  out|     2|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_ARLOCK    |  out|     2|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_ARCACHE   |  out|     4|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_ARPROT    |  out|     3|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_ARQOS     |  out|     4|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_ARREGION  |  out|     4|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_ARUSER    |  out|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_RVALID    |   in|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_RREADY    |  out|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_RDATA     |   in|   512|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_RLAST     |   in|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_RID       |   in|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_RFIFONUM  |   in|     9|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_RUSER     |   in|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_RRESP     |   in|     2|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_BVALID    |   in|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_BREADY    |  out|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_BRESP     |   in|     2|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_BID       |   in|     1|       m_axi|                                    gmem5|       pointer|
|m_axi_gmem5_BUSER     |   in|     1|       m_axi|                                    gmem5|       pointer|
|sext_ln42_3           |   in|    58|     ap_none|                              sext_ln42_3|        scalar|
|bw2_v1_address0       |  out|     6|   ap_memory|                                   bw2_v1|         array|
|bw2_v1_ce0            |  out|     1|   ap_memory|                                   bw2_v1|         array|
|bw2_v1_we0            |  out|   512|   ap_memory|                                   bw2_v1|         array|
|bw2_v1_d0             |  out|  4096|   ap_memory|                                   bw2_v1|         array|
+----------------------+-----+------+------------+-----------------------------------------+--------------+

