Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,26059
design__instance__area,370557
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,26
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.005652380175888538
power__switching__total,0.0010541756637394428
power__leakage__total,0.000012740651982312556
power__total,0.006719296332448721
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.40525048352989645
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.4095144617100166
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.05328748704230916
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.89755994066524
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.053287
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,13.897560
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,4
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,26
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.6341418680768572
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.6359664086471277
timing__hold__ws__corner:nom_slow_1p08V_125C,0.4730138636883675
timing__setup__ws__corner:nom_slow_1p08V_125C,-1.634504133860038
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,-10.30053582695353
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,-1.634504133860038
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.473014
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,12
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,-1.634504
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,12
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,26
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.48837468784691
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.4933444903348977
timing__hold__ws__corner:nom_typ_1p20V_25C,0.21327340497306654
timing__setup__ws__corner:nom_typ_1p20V_25C,8.265267815222025
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.213273
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,8.265267
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,4
design__max_fanout_violation__count,26
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.40525048352989645
clock__skew__worst_setup,0.4095144617100166
timing__hold__ws,0.05328748704230916
timing__setup__ws,-1.634504133860038
timing__hold__tns,0.0
timing__setup__tns,-10.30053582695353
timing__hold__wns,0
timing__setup__wns,-1.634504133860038
timing__hold_vio__count,0
timing__hold_r2r__ws,0.053287
timing__hold_r2r_vio__count,0
timing__setup_vio__count,12
timing__setup_r2r__ws,-1.634504
timing__setup_r2r_vio__count,12
design__die__bbox,0.0 0.0 1724.16 313.74
design__core__bbox,2.88 3.78 1721.28 309.96
design__io,45
design__die__area,540938
design__core__area,526140
design__instance__count__stdcell,26059
design__instance__area__stdcell,370557
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.704293
design__instance__utilization__stdcell,0.704293
design__rows,81
design__rows:CoreSite,81
design__sites,289980
design__sites:CoreSite,289980
design__instance__count__class:buffer,39
design__instance__area__class:buffer,333.85
design__instance__count__class:inverter,629
design__instance__area__class:inverter,3607.03
design__instance__count__class:sequential_cell,2580
design__instance__area__class:sequential_cell,121710
design__instance__count__class:multi_input_combinational_cell,16202
design__instance__area__class:multi_input_combinational_cell,157283
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,5451
design__instance__area__class:timing_repair_buffer,79708.4
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,919899
design__violations,0
design__instance__count__class:clock_buffer,433
design__instance__area__class:clock_buffer,3928.18
design__instance__count__class:clock_inverter,9
design__instance__area__class:clock_inverter,88.9056
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2983
antenna__violating__nets,84
antenna__violating__pins,91
route__antenna_violation__count,84
antenna_diodes_count,716
design__instance__count__class:antenna_cell,716
design__instance__area__class:antenna_cell,3897.33
route__net,27927
route__net__special,2
route__drc_errors__iter:0,24989
route__wirelength__iter:0,1034347
route__drc_errors__iter:1,13034
route__wirelength__iter:1,1026823
route__drc_errors__iter:2,12330
route__wirelength__iter:2,1024762
route__drc_errors__iter:3,2006
route__wirelength__iter:3,1019354
route__drc_errors__iter:4,343
route__wirelength__iter:4,1018892
route__drc_errors__iter:5,109
route__wirelength__iter:5,1018782
route__drc_errors__iter:6,23
route__wirelength__iter:6,1018750
route__drc_errors__iter:7,3
route__wirelength__iter:7,1018735
route__drc_errors__iter:8,0
route__wirelength__iter:8,1018735
route__drc_errors,0
route__wirelength,1018735
route__vias,176941
route__vias__singlecut,176941
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1434.62
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,2317
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,2317
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,2317
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,2317
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000100566
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000106809
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000430417
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000106809
design_powergrid__voltage__worst,0.0000106809
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000106809
design_powergrid__drop__worst__net:VPWR,0.0000100566
design_powergrid__voltage__worst__net:VGND,0.0000106809
design_powergrid__drop__worst__net:VGND,0.0000106809
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000004590000000000000099343276660501800279234885238111019134521484375
ir__drop__worst,0.000010099999999999999860593284661813839875321718864142894744873046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
