{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 03:44:27 2010 " "Info: Processing started: Thu Oct 21 03:44:27 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycle -c SingleCycle " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycle -c SingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccontrolj2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sccontrolj2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerJ " "Info: Found entity 1: ControllerJ" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "opcode packed SCControlJ2.v(23) " "Warning (10227): Verilog HDL Port Declaration warning at SCControlJ2.v(23): data type declaration for \"opcode\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 23 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "opcode SCControlJ2.v(20) " "Info (10499): HDL info at SCControlJ2.v(20): see declaration for object \"opcode\"" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "shamt packed SCControlJ2.v(24) " "Warning (10227): Verilog HDL Port Declaration warning at SCControlJ2.v(24): data type declaration for \"shamt\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "shamt SCControlJ2.v(20) " "Info (10499): HDL info at SCControlJ2.v(20): see declaration for object \"shamt\"" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "func packed SCControlJ2.v(25) " "Warning (10227): Verilog HDL Port Declaration warning at SCControlJ2.v(25): data type declaration for \"func\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 25 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "func SCControlJ2.v(20) " "Info (10499): HDL info at SCControlJ2.v(20): see declaration for object \"func\"" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ALUOp packed SCControlJ2.v(27) " "Warning (10227): Verilog HDL Port Declaration warning at SCControlJ2.v(27): data type declaration for \"ALUOp\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 27 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ALUOp SCControlJ2.v(21) " "Info (10499): HDL info at SCControlJ2.v(21): see declaration for object \"ALUOp\"" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "SCControlJ2 " "Error: Top-level design entity \"SCControlJ2\" is undefined" {  } {  } 0 0 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Error: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 21 03:44:28 2010 " "Error: Processing ended: Thu Oct 21 03:44:28 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
