// Seed: 661391340
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = -1 && id_4;
  bit id_7, id_8;
  always id_7 <= 1'b0;
  assign id_7 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1
);
  assign id_1 = id_0;
  nor primCall (id_1, id_0, id_6, id_5);
  wire id_3, id_4, id_5, id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4,
      id_3,
      id_4
  );
endmodule
