
project_L0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba30  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000994  0800baf0  0800baf0  0001baf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c484  0800c484  000200d0  2**0
                  CONTENTS
  4 .ARM          00000000  0800c484  0800c484  000200d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c484  0800c484  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c484  0800c484  0001c484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c488  0800c488  0001c488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  0800c48c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000050c  200000d0  0800c55c  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005dc  0800c55c  000205dc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c4cc  00000000  00000000  000200f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000383f  00000000  00000000  0003c5c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001538  00000000  00000000  0003fe08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001368  00000000  00000000  00041340  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018aff  00000000  00000000  000426a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001320d  00000000  00000000  0005b1a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008f2ff  00000000  00000000  0006e3b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fd6b3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050f0  00000000  00000000  000fd730  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000d0 	.word	0x200000d0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800bad8 	.word	0x0800bad8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000d4 	.word	0x200000d4
 8000104:	0800bad8 	.word	0x0800bad8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_cfrcmple>:
 8000404:	4684      	mov	ip, r0
 8000406:	1c08      	adds	r0, r1, #0
 8000408:	4661      	mov	r1, ip
 800040a:	e7ff      	b.n	800040c <__aeabi_cfcmpeq>

0800040c <__aeabi_cfcmpeq>:
 800040c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800040e:	f000 f9d3 	bl	80007b8 <__lesf2>
 8000412:	2800      	cmp	r0, #0
 8000414:	d401      	bmi.n	800041a <__aeabi_cfcmpeq+0xe>
 8000416:	2100      	movs	r1, #0
 8000418:	42c8      	cmn	r0, r1
 800041a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800041c <__aeabi_fcmpeq>:
 800041c:	b510      	push	{r4, lr}
 800041e:	f000 f955 	bl	80006cc <__eqsf2>
 8000422:	4240      	negs	r0, r0
 8000424:	3001      	adds	r0, #1
 8000426:	bd10      	pop	{r4, pc}

08000428 <__aeabi_fcmplt>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f000 f9c5 	bl	80007b8 <__lesf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	db01      	blt.n	8000436 <__aeabi_fcmplt+0xe>
 8000432:	2000      	movs	r0, #0
 8000434:	bd10      	pop	{r4, pc}
 8000436:	2001      	movs	r0, #1
 8000438:	bd10      	pop	{r4, pc}
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_fcmple>:
 800043c:	b510      	push	{r4, lr}
 800043e:	f000 f9bb 	bl	80007b8 <__lesf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	dd01      	ble.n	800044a <__aeabi_fcmple+0xe>
 8000446:	2000      	movs	r0, #0
 8000448:	bd10      	pop	{r4, pc}
 800044a:	2001      	movs	r0, #1
 800044c:	bd10      	pop	{r4, pc}
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_fcmpgt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f000 f963 	bl	800071c <__gesf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	dc01      	bgt.n	800045e <__aeabi_fcmpgt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			; (mov r8, r8)

08000464 <__aeabi_fcmpge>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f000 f959 	bl	800071c <__gesf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	da01      	bge.n	8000472 <__aeabi_fcmpge+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			; (mov r8, r8)

08000478 <__aeabi_f2uiz>:
 8000478:	219e      	movs	r1, #158	; 0x9e
 800047a:	b510      	push	{r4, lr}
 800047c:	05c9      	lsls	r1, r1, #23
 800047e:	1c04      	adds	r4, r0, #0
 8000480:	f7ff fff0 	bl	8000464 <__aeabi_fcmpge>
 8000484:	2800      	cmp	r0, #0
 8000486:	d103      	bne.n	8000490 <__aeabi_f2uiz+0x18>
 8000488:	1c20      	adds	r0, r4, #0
 800048a:	f000 fcdb 	bl	8000e44 <__aeabi_f2iz>
 800048e:	bd10      	pop	{r4, pc}
 8000490:	219e      	movs	r1, #158	; 0x9e
 8000492:	1c20      	adds	r0, r4, #0
 8000494:	05c9      	lsls	r1, r1, #23
 8000496:	f000 fb11 	bl	8000abc <__aeabi_fsub>
 800049a:	f000 fcd3 	bl	8000e44 <__aeabi_f2iz>
 800049e:	2380      	movs	r3, #128	; 0x80
 80004a0:	061b      	lsls	r3, r3, #24
 80004a2:	469c      	mov	ip, r3
 80004a4:	4460      	add	r0, ip
 80004a6:	e7f2      	b.n	800048e <__aeabi_f2uiz+0x16>

080004a8 <__aeabi_fdiv>:
 80004a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004aa:	4657      	mov	r7, sl
 80004ac:	464e      	mov	r6, r9
 80004ae:	4645      	mov	r5, r8
 80004b0:	46de      	mov	lr, fp
 80004b2:	0244      	lsls	r4, r0, #9
 80004b4:	b5e0      	push	{r5, r6, r7, lr}
 80004b6:	0046      	lsls	r6, r0, #1
 80004b8:	4688      	mov	r8, r1
 80004ba:	0a64      	lsrs	r4, r4, #9
 80004bc:	0e36      	lsrs	r6, r6, #24
 80004be:	0fc7      	lsrs	r7, r0, #31
 80004c0:	2e00      	cmp	r6, #0
 80004c2:	d063      	beq.n	800058c <__aeabi_fdiv+0xe4>
 80004c4:	2eff      	cmp	r6, #255	; 0xff
 80004c6:	d024      	beq.n	8000512 <__aeabi_fdiv+0x6a>
 80004c8:	2380      	movs	r3, #128	; 0x80
 80004ca:	00e4      	lsls	r4, r4, #3
 80004cc:	04db      	lsls	r3, r3, #19
 80004ce:	431c      	orrs	r4, r3
 80004d0:	2300      	movs	r3, #0
 80004d2:	4699      	mov	r9, r3
 80004d4:	469b      	mov	fp, r3
 80004d6:	3e7f      	subs	r6, #127	; 0x7f
 80004d8:	4643      	mov	r3, r8
 80004da:	4642      	mov	r2, r8
 80004dc:	025d      	lsls	r5, r3, #9
 80004de:	0fd2      	lsrs	r2, r2, #31
 80004e0:	005b      	lsls	r3, r3, #1
 80004e2:	0a6d      	lsrs	r5, r5, #9
 80004e4:	0e1b      	lsrs	r3, r3, #24
 80004e6:	4690      	mov	r8, r2
 80004e8:	4692      	mov	sl, r2
 80004ea:	d065      	beq.n	80005b8 <__aeabi_fdiv+0x110>
 80004ec:	2bff      	cmp	r3, #255	; 0xff
 80004ee:	d055      	beq.n	800059c <__aeabi_fdiv+0xf4>
 80004f0:	2280      	movs	r2, #128	; 0x80
 80004f2:	2100      	movs	r1, #0
 80004f4:	00ed      	lsls	r5, r5, #3
 80004f6:	04d2      	lsls	r2, r2, #19
 80004f8:	3b7f      	subs	r3, #127	; 0x7f
 80004fa:	4315      	orrs	r5, r2
 80004fc:	1af6      	subs	r6, r6, r3
 80004fe:	4643      	mov	r3, r8
 8000500:	464a      	mov	r2, r9
 8000502:	407b      	eors	r3, r7
 8000504:	2a0f      	cmp	r2, #15
 8000506:	d900      	bls.n	800050a <__aeabi_fdiv+0x62>
 8000508:	e08d      	b.n	8000626 <__aeabi_fdiv+0x17e>
 800050a:	486d      	ldr	r0, [pc, #436]	; (80006c0 <__aeabi_fdiv+0x218>)
 800050c:	0092      	lsls	r2, r2, #2
 800050e:	5882      	ldr	r2, [r0, r2]
 8000510:	4697      	mov	pc, r2
 8000512:	2c00      	cmp	r4, #0
 8000514:	d154      	bne.n	80005c0 <__aeabi_fdiv+0x118>
 8000516:	2308      	movs	r3, #8
 8000518:	4699      	mov	r9, r3
 800051a:	3b06      	subs	r3, #6
 800051c:	26ff      	movs	r6, #255	; 0xff
 800051e:	469b      	mov	fp, r3
 8000520:	e7da      	b.n	80004d8 <__aeabi_fdiv+0x30>
 8000522:	2500      	movs	r5, #0
 8000524:	4653      	mov	r3, sl
 8000526:	2902      	cmp	r1, #2
 8000528:	d01b      	beq.n	8000562 <__aeabi_fdiv+0xba>
 800052a:	2903      	cmp	r1, #3
 800052c:	d100      	bne.n	8000530 <__aeabi_fdiv+0x88>
 800052e:	e0bf      	b.n	80006b0 <__aeabi_fdiv+0x208>
 8000530:	2901      	cmp	r1, #1
 8000532:	d028      	beq.n	8000586 <__aeabi_fdiv+0xde>
 8000534:	0030      	movs	r0, r6
 8000536:	307f      	adds	r0, #127	; 0x7f
 8000538:	2800      	cmp	r0, #0
 800053a:	dd20      	ble.n	800057e <__aeabi_fdiv+0xd6>
 800053c:	076a      	lsls	r2, r5, #29
 800053e:	d004      	beq.n	800054a <__aeabi_fdiv+0xa2>
 8000540:	220f      	movs	r2, #15
 8000542:	402a      	ands	r2, r5
 8000544:	2a04      	cmp	r2, #4
 8000546:	d000      	beq.n	800054a <__aeabi_fdiv+0xa2>
 8000548:	3504      	adds	r5, #4
 800054a:	012a      	lsls	r2, r5, #4
 800054c:	d503      	bpl.n	8000556 <__aeabi_fdiv+0xae>
 800054e:	0030      	movs	r0, r6
 8000550:	4a5c      	ldr	r2, [pc, #368]	; (80006c4 <__aeabi_fdiv+0x21c>)
 8000552:	3080      	adds	r0, #128	; 0x80
 8000554:	4015      	ands	r5, r2
 8000556:	28fe      	cmp	r0, #254	; 0xfe
 8000558:	dc03      	bgt.n	8000562 <__aeabi_fdiv+0xba>
 800055a:	01ac      	lsls	r4, r5, #6
 800055c:	0a64      	lsrs	r4, r4, #9
 800055e:	b2c2      	uxtb	r2, r0
 8000560:	e001      	b.n	8000566 <__aeabi_fdiv+0xbe>
 8000562:	22ff      	movs	r2, #255	; 0xff
 8000564:	2400      	movs	r4, #0
 8000566:	0264      	lsls	r4, r4, #9
 8000568:	05d2      	lsls	r2, r2, #23
 800056a:	0a60      	lsrs	r0, r4, #9
 800056c:	07db      	lsls	r3, r3, #31
 800056e:	4310      	orrs	r0, r2
 8000570:	4318      	orrs	r0, r3
 8000572:	bc3c      	pop	{r2, r3, r4, r5}
 8000574:	4690      	mov	r8, r2
 8000576:	4699      	mov	r9, r3
 8000578:	46a2      	mov	sl, r4
 800057a:	46ab      	mov	fp, r5
 800057c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800057e:	2201      	movs	r2, #1
 8000580:	1a10      	subs	r0, r2, r0
 8000582:	281b      	cmp	r0, #27
 8000584:	dd7c      	ble.n	8000680 <__aeabi_fdiv+0x1d8>
 8000586:	2200      	movs	r2, #0
 8000588:	2400      	movs	r4, #0
 800058a:	e7ec      	b.n	8000566 <__aeabi_fdiv+0xbe>
 800058c:	2c00      	cmp	r4, #0
 800058e:	d11d      	bne.n	80005cc <__aeabi_fdiv+0x124>
 8000590:	2304      	movs	r3, #4
 8000592:	4699      	mov	r9, r3
 8000594:	3b03      	subs	r3, #3
 8000596:	2600      	movs	r6, #0
 8000598:	469b      	mov	fp, r3
 800059a:	e79d      	b.n	80004d8 <__aeabi_fdiv+0x30>
 800059c:	3eff      	subs	r6, #255	; 0xff
 800059e:	2d00      	cmp	r5, #0
 80005a0:	d120      	bne.n	80005e4 <__aeabi_fdiv+0x13c>
 80005a2:	2102      	movs	r1, #2
 80005a4:	4643      	mov	r3, r8
 80005a6:	464a      	mov	r2, r9
 80005a8:	407b      	eors	r3, r7
 80005aa:	430a      	orrs	r2, r1
 80005ac:	2a0f      	cmp	r2, #15
 80005ae:	d8d8      	bhi.n	8000562 <__aeabi_fdiv+0xba>
 80005b0:	4845      	ldr	r0, [pc, #276]	; (80006c8 <__aeabi_fdiv+0x220>)
 80005b2:	0092      	lsls	r2, r2, #2
 80005b4:	5882      	ldr	r2, [r0, r2]
 80005b6:	4697      	mov	pc, r2
 80005b8:	2d00      	cmp	r5, #0
 80005ba:	d119      	bne.n	80005f0 <__aeabi_fdiv+0x148>
 80005bc:	2101      	movs	r1, #1
 80005be:	e7f1      	b.n	80005a4 <__aeabi_fdiv+0xfc>
 80005c0:	230c      	movs	r3, #12
 80005c2:	4699      	mov	r9, r3
 80005c4:	3b09      	subs	r3, #9
 80005c6:	26ff      	movs	r6, #255	; 0xff
 80005c8:	469b      	mov	fp, r3
 80005ca:	e785      	b.n	80004d8 <__aeabi_fdiv+0x30>
 80005cc:	0020      	movs	r0, r4
 80005ce:	f001 fac3 	bl	8001b58 <__clzsi2>
 80005d2:	2676      	movs	r6, #118	; 0x76
 80005d4:	1f43      	subs	r3, r0, #5
 80005d6:	409c      	lsls	r4, r3
 80005d8:	2300      	movs	r3, #0
 80005da:	4276      	negs	r6, r6
 80005dc:	1a36      	subs	r6, r6, r0
 80005de:	4699      	mov	r9, r3
 80005e0:	469b      	mov	fp, r3
 80005e2:	e779      	b.n	80004d8 <__aeabi_fdiv+0x30>
 80005e4:	464a      	mov	r2, r9
 80005e6:	2303      	movs	r3, #3
 80005e8:	431a      	orrs	r2, r3
 80005ea:	4691      	mov	r9, r2
 80005ec:	2103      	movs	r1, #3
 80005ee:	e786      	b.n	80004fe <__aeabi_fdiv+0x56>
 80005f0:	0028      	movs	r0, r5
 80005f2:	f001 fab1 	bl	8001b58 <__clzsi2>
 80005f6:	1f43      	subs	r3, r0, #5
 80005f8:	1836      	adds	r6, r6, r0
 80005fa:	409d      	lsls	r5, r3
 80005fc:	3676      	adds	r6, #118	; 0x76
 80005fe:	2100      	movs	r1, #0
 8000600:	e77d      	b.n	80004fe <__aeabi_fdiv+0x56>
 8000602:	2480      	movs	r4, #128	; 0x80
 8000604:	2300      	movs	r3, #0
 8000606:	03e4      	lsls	r4, r4, #15
 8000608:	22ff      	movs	r2, #255	; 0xff
 800060a:	e7ac      	b.n	8000566 <__aeabi_fdiv+0xbe>
 800060c:	2500      	movs	r5, #0
 800060e:	2380      	movs	r3, #128	; 0x80
 8000610:	03db      	lsls	r3, r3, #15
 8000612:	421c      	tst	r4, r3
 8000614:	d028      	beq.n	8000668 <__aeabi_fdiv+0x1c0>
 8000616:	421d      	tst	r5, r3
 8000618:	d126      	bne.n	8000668 <__aeabi_fdiv+0x1c0>
 800061a:	432b      	orrs	r3, r5
 800061c:	025c      	lsls	r4, r3, #9
 800061e:	0a64      	lsrs	r4, r4, #9
 8000620:	4643      	mov	r3, r8
 8000622:	22ff      	movs	r2, #255	; 0xff
 8000624:	e79f      	b.n	8000566 <__aeabi_fdiv+0xbe>
 8000626:	0162      	lsls	r2, r4, #5
 8000628:	016c      	lsls	r4, r5, #5
 800062a:	42a2      	cmp	r2, r4
 800062c:	d224      	bcs.n	8000678 <__aeabi_fdiv+0x1d0>
 800062e:	211b      	movs	r1, #27
 8000630:	2500      	movs	r5, #0
 8000632:	3e01      	subs	r6, #1
 8000634:	2701      	movs	r7, #1
 8000636:	0010      	movs	r0, r2
 8000638:	006d      	lsls	r5, r5, #1
 800063a:	0052      	lsls	r2, r2, #1
 800063c:	2800      	cmp	r0, #0
 800063e:	db01      	blt.n	8000644 <__aeabi_fdiv+0x19c>
 8000640:	4294      	cmp	r4, r2
 8000642:	d801      	bhi.n	8000648 <__aeabi_fdiv+0x1a0>
 8000644:	1b12      	subs	r2, r2, r4
 8000646:	433d      	orrs	r5, r7
 8000648:	3901      	subs	r1, #1
 800064a:	2900      	cmp	r1, #0
 800064c:	d1f3      	bne.n	8000636 <__aeabi_fdiv+0x18e>
 800064e:	0014      	movs	r4, r2
 8000650:	1e62      	subs	r2, r4, #1
 8000652:	4194      	sbcs	r4, r2
 8000654:	4325      	orrs	r5, r4
 8000656:	e76d      	b.n	8000534 <__aeabi_fdiv+0x8c>
 8000658:	46ba      	mov	sl, r7
 800065a:	4659      	mov	r1, fp
 800065c:	0025      	movs	r5, r4
 800065e:	4653      	mov	r3, sl
 8000660:	2902      	cmp	r1, #2
 8000662:	d000      	beq.n	8000666 <__aeabi_fdiv+0x1be>
 8000664:	e761      	b.n	800052a <__aeabi_fdiv+0x82>
 8000666:	e77c      	b.n	8000562 <__aeabi_fdiv+0xba>
 8000668:	2380      	movs	r3, #128	; 0x80
 800066a:	03db      	lsls	r3, r3, #15
 800066c:	431c      	orrs	r4, r3
 800066e:	0264      	lsls	r4, r4, #9
 8000670:	0a64      	lsrs	r4, r4, #9
 8000672:	003b      	movs	r3, r7
 8000674:	22ff      	movs	r2, #255	; 0xff
 8000676:	e776      	b.n	8000566 <__aeabi_fdiv+0xbe>
 8000678:	1b12      	subs	r2, r2, r4
 800067a:	211a      	movs	r1, #26
 800067c:	2501      	movs	r5, #1
 800067e:	e7d9      	b.n	8000634 <__aeabi_fdiv+0x18c>
 8000680:	369e      	adds	r6, #158	; 0x9e
 8000682:	002a      	movs	r2, r5
 8000684:	40b5      	lsls	r5, r6
 8000686:	002c      	movs	r4, r5
 8000688:	40c2      	lsrs	r2, r0
 800068a:	1e65      	subs	r5, r4, #1
 800068c:	41ac      	sbcs	r4, r5
 800068e:	4314      	orrs	r4, r2
 8000690:	0762      	lsls	r2, r4, #29
 8000692:	d004      	beq.n	800069e <__aeabi_fdiv+0x1f6>
 8000694:	220f      	movs	r2, #15
 8000696:	4022      	ands	r2, r4
 8000698:	2a04      	cmp	r2, #4
 800069a:	d000      	beq.n	800069e <__aeabi_fdiv+0x1f6>
 800069c:	3404      	adds	r4, #4
 800069e:	0162      	lsls	r2, r4, #5
 80006a0:	d403      	bmi.n	80006aa <__aeabi_fdiv+0x202>
 80006a2:	01a4      	lsls	r4, r4, #6
 80006a4:	0a64      	lsrs	r4, r4, #9
 80006a6:	2200      	movs	r2, #0
 80006a8:	e75d      	b.n	8000566 <__aeabi_fdiv+0xbe>
 80006aa:	2201      	movs	r2, #1
 80006ac:	2400      	movs	r4, #0
 80006ae:	e75a      	b.n	8000566 <__aeabi_fdiv+0xbe>
 80006b0:	2480      	movs	r4, #128	; 0x80
 80006b2:	03e4      	lsls	r4, r4, #15
 80006b4:	432c      	orrs	r4, r5
 80006b6:	0264      	lsls	r4, r4, #9
 80006b8:	0a64      	lsrs	r4, r4, #9
 80006ba:	22ff      	movs	r2, #255	; 0xff
 80006bc:	e753      	b.n	8000566 <__aeabi_fdiv+0xbe>
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	0800bd68 	.word	0x0800bd68
 80006c4:	f7ffffff 	.word	0xf7ffffff
 80006c8:	0800bda8 	.word	0x0800bda8

080006cc <__eqsf2>:
 80006cc:	b570      	push	{r4, r5, r6, lr}
 80006ce:	0042      	lsls	r2, r0, #1
 80006d0:	024e      	lsls	r6, r1, #9
 80006d2:	004c      	lsls	r4, r1, #1
 80006d4:	0245      	lsls	r5, r0, #9
 80006d6:	0a6d      	lsrs	r5, r5, #9
 80006d8:	0e12      	lsrs	r2, r2, #24
 80006da:	0fc3      	lsrs	r3, r0, #31
 80006dc:	0a76      	lsrs	r6, r6, #9
 80006de:	0e24      	lsrs	r4, r4, #24
 80006e0:	0fc9      	lsrs	r1, r1, #31
 80006e2:	2aff      	cmp	r2, #255	; 0xff
 80006e4:	d00f      	beq.n	8000706 <__eqsf2+0x3a>
 80006e6:	2cff      	cmp	r4, #255	; 0xff
 80006e8:	d011      	beq.n	800070e <__eqsf2+0x42>
 80006ea:	2001      	movs	r0, #1
 80006ec:	42a2      	cmp	r2, r4
 80006ee:	d000      	beq.n	80006f2 <__eqsf2+0x26>
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	42b5      	cmp	r5, r6
 80006f4:	d1fc      	bne.n	80006f0 <__eqsf2+0x24>
 80006f6:	428b      	cmp	r3, r1
 80006f8:	d00d      	beq.n	8000716 <__eqsf2+0x4a>
 80006fa:	2a00      	cmp	r2, #0
 80006fc:	d1f8      	bne.n	80006f0 <__eqsf2+0x24>
 80006fe:	0028      	movs	r0, r5
 8000700:	1e45      	subs	r5, r0, #1
 8000702:	41a8      	sbcs	r0, r5
 8000704:	e7f4      	b.n	80006f0 <__eqsf2+0x24>
 8000706:	2001      	movs	r0, #1
 8000708:	2d00      	cmp	r5, #0
 800070a:	d1f1      	bne.n	80006f0 <__eqsf2+0x24>
 800070c:	e7eb      	b.n	80006e6 <__eqsf2+0x1a>
 800070e:	2001      	movs	r0, #1
 8000710:	2e00      	cmp	r6, #0
 8000712:	d1ed      	bne.n	80006f0 <__eqsf2+0x24>
 8000714:	e7e9      	b.n	80006ea <__eqsf2+0x1e>
 8000716:	2000      	movs	r0, #0
 8000718:	e7ea      	b.n	80006f0 <__eqsf2+0x24>
 800071a:	46c0      	nop			; (mov r8, r8)

0800071c <__gesf2>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	004a      	lsls	r2, r1, #1
 8000720:	024e      	lsls	r6, r1, #9
 8000722:	0245      	lsls	r5, r0, #9
 8000724:	0044      	lsls	r4, r0, #1
 8000726:	0a6d      	lsrs	r5, r5, #9
 8000728:	0e24      	lsrs	r4, r4, #24
 800072a:	0fc3      	lsrs	r3, r0, #31
 800072c:	0a76      	lsrs	r6, r6, #9
 800072e:	0e12      	lsrs	r2, r2, #24
 8000730:	0fc9      	lsrs	r1, r1, #31
 8000732:	2cff      	cmp	r4, #255	; 0xff
 8000734:	d015      	beq.n	8000762 <__gesf2+0x46>
 8000736:	2aff      	cmp	r2, #255	; 0xff
 8000738:	d00e      	beq.n	8000758 <__gesf2+0x3c>
 800073a:	2c00      	cmp	r4, #0
 800073c:	d115      	bne.n	800076a <__gesf2+0x4e>
 800073e:	2a00      	cmp	r2, #0
 8000740:	d101      	bne.n	8000746 <__gesf2+0x2a>
 8000742:	2e00      	cmp	r6, #0
 8000744:	d01c      	beq.n	8000780 <__gesf2+0x64>
 8000746:	2d00      	cmp	r5, #0
 8000748:	d014      	beq.n	8000774 <__gesf2+0x58>
 800074a:	428b      	cmp	r3, r1
 800074c:	d027      	beq.n	800079e <__gesf2+0x82>
 800074e:	2002      	movs	r0, #2
 8000750:	3b01      	subs	r3, #1
 8000752:	4018      	ands	r0, r3
 8000754:	3801      	subs	r0, #1
 8000756:	bd70      	pop	{r4, r5, r6, pc}
 8000758:	2e00      	cmp	r6, #0
 800075a:	d0ee      	beq.n	800073a <__gesf2+0x1e>
 800075c:	2002      	movs	r0, #2
 800075e:	4240      	negs	r0, r0
 8000760:	e7f9      	b.n	8000756 <__gesf2+0x3a>
 8000762:	2d00      	cmp	r5, #0
 8000764:	d1fa      	bne.n	800075c <__gesf2+0x40>
 8000766:	2aff      	cmp	r2, #255	; 0xff
 8000768:	d00e      	beq.n	8000788 <__gesf2+0x6c>
 800076a:	2a00      	cmp	r2, #0
 800076c:	d10e      	bne.n	800078c <__gesf2+0x70>
 800076e:	2e00      	cmp	r6, #0
 8000770:	d0ed      	beq.n	800074e <__gesf2+0x32>
 8000772:	e00b      	b.n	800078c <__gesf2+0x70>
 8000774:	2301      	movs	r3, #1
 8000776:	3901      	subs	r1, #1
 8000778:	4399      	bics	r1, r3
 800077a:	0008      	movs	r0, r1
 800077c:	3001      	adds	r0, #1
 800077e:	e7ea      	b.n	8000756 <__gesf2+0x3a>
 8000780:	2000      	movs	r0, #0
 8000782:	2d00      	cmp	r5, #0
 8000784:	d0e7      	beq.n	8000756 <__gesf2+0x3a>
 8000786:	e7e2      	b.n	800074e <__gesf2+0x32>
 8000788:	2e00      	cmp	r6, #0
 800078a:	d1e7      	bne.n	800075c <__gesf2+0x40>
 800078c:	428b      	cmp	r3, r1
 800078e:	d1de      	bne.n	800074e <__gesf2+0x32>
 8000790:	4294      	cmp	r4, r2
 8000792:	dd05      	ble.n	80007a0 <__gesf2+0x84>
 8000794:	2102      	movs	r1, #2
 8000796:	1e58      	subs	r0, r3, #1
 8000798:	4008      	ands	r0, r1
 800079a:	3801      	subs	r0, #1
 800079c:	e7db      	b.n	8000756 <__gesf2+0x3a>
 800079e:	2400      	movs	r4, #0
 80007a0:	42a2      	cmp	r2, r4
 80007a2:	dc04      	bgt.n	80007ae <__gesf2+0x92>
 80007a4:	42b5      	cmp	r5, r6
 80007a6:	d8d2      	bhi.n	800074e <__gesf2+0x32>
 80007a8:	2000      	movs	r0, #0
 80007aa:	42b5      	cmp	r5, r6
 80007ac:	d2d3      	bcs.n	8000756 <__gesf2+0x3a>
 80007ae:	1e58      	subs	r0, r3, #1
 80007b0:	2301      	movs	r3, #1
 80007b2:	4398      	bics	r0, r3
 80007b4:	3001      	adds	r0, #1
 80007b6:	e7ce      	b.n	8000756 <__gesf2+0x3a>

080007b8 <__lesf2>:
 80007b8:	b530      	push	{r4, r5, lr}
 80007ba:	0042      	lsls	r2, r0, #1
 80007bc:	0244      	lsls	r4, r0, #9
 80007be:	024d      	lsls	r5, r1, #9
 80007c0:	0fc3      	lsrs	r3, r0, #31
 80007c2:	0048      	lsls	r0, r1, #1
 80007c4:	0a64      	lsrs	r4, r4, #9
 80007c6:	0e12      	lsrs	r2, r2, #24
 80007c8:	0a6d      	lsrs	r5, r5, #9
 80007ca:	0e00      	lsrs	r0, r0, #24
 80007cc:	0fc9      	lsrs	r1, r1, #31
 80007ce:	2aff      	cmp	r2, #255	; 0xff
 80007d0:	d012      	beq.n	80007f8 <__lesf2+0x40>
 80007d2:	28ff      	cmp	r0, #255	; 0xff
 80007d4:	d00c      	beq.n	80007f0 <__lesf2+0x38>
 80007d6:	2a00      	cmp	r2, #0
 80007d8:	d112      	bne.n	8000800 <__lesf2+0x48>
 80007da:	2800      	cmp	r0, #0
 80007dc:	d119      	bne.n	8000812 <__lesf2+0x5a>
 80007de:	2d00      	cmp	r5, #0
 80007e0:	d117      	bne.n	8000812 <__lesf2+0x5a>
 80007e2:	2c00      	cmp	r4, #0
 80007e4:	d02b      	beq.n	800083e <__lesf2+0x86>
 80007e6:	2002      	movs	r0, #2
 80007e8:	3b01      	subs	r3, #1
 80007ea:	4018      	ands	r0, r3
 80007ec:	3801      	subs	r0, #1
 80007ee:	e026      	b.n	800083e <__lesf2+0x86>
 80007f0:	2d00      	cmp	r5, #0
 80007f2:	d0f0      	beq.n	80007d6 <__lesf2+0x1e>
 80007f4:	2002      	movs	r0, #2
 80007f6:	e022      	b.n	800083e <__lesf2+0x86>
 80007f8:	2c00      	cmp	r4, #0
 80007fa:	d1fb      	bne.n	80007f4 <__lesf2+0x3c>
 80007fc:	28ff      	cmp	r0, #255	; 0xff
 80007fe:	d01f      	beq.n	8000840 <__lesf2+0x88>
 8000800:	2800      	cmp	r0, #0
 8000802:	d11f      	bne.n	8000844 <__lesf2+0x8c>
 8000804:	2d00      	cmp	r5, #0
 8000806:	d11d      	bne.n	8000844 <__lesf2+0x8c>
 8000808:	2002      	movs	r0, #2
 800080a:	3b01      	subs	r3, #1
 800080c:	4018      	ands	r0, r3
 800080e:	3801      	subs	r0, #1
 8000810:	e015      	b.n	800083e <__lesf2+0x86>
 8000812:	2c00      	cmp	r4, #0
 8000814:	d00e      	beq.n	8000834 <__lesf2+0x7c>
 8000816:	428b      	cmp	r3, r1
 8000818:	d1e5      	bne.n	80007e6 <__lesf2+0x2e>
 800081a:	2200      	movs	r2, #0
 800081c:	4290      	cmp	r0, r2
 800081e:	dc04      	bgt.n	800082a <__lesf2+0x72>
 8000820:	42ac      	cmp	r4, r5
 8000822:	d8e0      	bhi.n	80007e6 <__lesf2+0x2e>
 8000824:	2000      	movs	r0, #0
 8000826:	42ac      	cmp	r4, r5
 8000828:	d209      	bcs.n	800083e <__lesf2+0x86>
 800082a:	1e58      	subs	r0, r3, #1
 800082c:	2301      	movs	r3, #1
 800082e:	4398      	bics	r0, r3
 8000830:	3001      	adds	r0, #1
 8000832:	e004      	b.n	800083e <__lesf2+0x86>
 8000834:	2301      	movs	r3, #1
 8000836:	3901      	subs	r1, #1
 8000838:	4399      	bics	r1, r3
 800083a:	0008      	movs	r0, r1
 800083c:	3001      	adds	r0, #1
 800083e:	bd30      	pop	{r4, r5, pc}
 8000840:	2d00      	cmp	r5, #0
 8000842:	d1d7      	bne.n	80007f4 <__lesf2+0x3c>
 8000844:	428b      	cmp	r3, r1
 8000846:	d1ce      	bne.n	80007e6 <__lesf2+0x2e>
 8000848:	4282      	cmp	r2, r0
 800084a:	dde7      	ble.n	800081c <__lesf2+0x64>
 800084c:	2102      	movs	r1, #2
 800084e:	1e58      	subs	r0, r3, #1
 8000850:	4008      	ands	r0, r1
 8000852:	3801      	subs	r0, #1
 8000854:	e7f3      	b.n	800083e <__lesf2+0x86>
 8000856:	46c0      	nop			; (mov r8, r8)

08000858 <__aeabi_fmul>:
 8000858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800085a:	464e      	mov	r6, r9
 800085c:	4657      	mov	r7, sl
 800085e:	4645      	mov	r5, r8
 8000860:	46de      	mov	lr, fp
 8000862:	b5e0      	push	{r5, r6, r7, lr}
 8000864:	0243      	lsls	r3, r0, #9
 8000866:	0a5b      	lsrs	r3, r3, #9
 8000868:	0045      	lsls	r5, r0, #1
 800086a:	b083      	sub	sp, #12
 800086c:	1c0f      	adds	r7, r1, #0
 800086e:	4699      	mov	r9, r3
 8000870:	0e2d      	lsrs	r5, r5, #24
 8000872:	0fc6      	lsrs	r6, r0, #31
 8000874:	2d00      	cmp	r5, #0
 8000876:	d057      	beq.n	8000928 <__aeabi_fmul+0xd0>
 8000878:	2dff      	cmp	r5, #255	; 0xff
 800087a:	d024      	beq.n	80008c6 <__aeabi_fmul+0x6e>
 800087c:	2080      	movs	r0, #128	; 0x80
 800087e:	00db      	lsls	r3, r3, #3
 8000880:	04c0      	lsls	r0, r0, #19
 8000882:	4318      	orrs	r0, r3
 8000884:	2300      	movs	r3, #0
 8000886:	4681      	mov	r9, r0
 8000888:	469a      	mov	sl, r3
 800088a:	469b      	mov	fp, r3
 800088c:	3d7f      	subs	r5, #127	; 0x7f
 800088e:	027c      	lsls	r4, r7, #9
 8000890:	007a      	lsls	r2, r7, #1
 8000892:	0ffb      	lsrs	r3, r7, #31
 8000894:	0a64      	lsrs	r4, r4, #9
 8000896:	0e12      	lsrs	r2, r2, #24
 8000898:	4698      	mov	r8, r3
 800089a:	d023      	beq.n	80008e4 <__aeabi_fmul+0x8c>
 800089c:	2aff      	cmp	r2, #255	; 0xff
 800089e:	d04b      	beq.n	8000938 <__aeabi_fmul+0xe0>
 80008a0:	00e3      	lsls	r3, r4, #3
 80008a2:	2480      	movs	r4, #128	; 0x80
 80008a4:	2000      	movs	r0, #0
 80008a6:	04e4      	lsls	r4, r4, #19
 80008a8:	3a7f      	subs	r2, #127	; 0x7f
 80008aa:	431c      	orrs	r4, r3
 80008ac:	18ad      	adds	r5, r5, r2
 80008ae:	1c6b      	adds	r3, r5, #1
 80008b0:	4647      	mov	r7, r8
 80008b2:	9301      	str	r3, [sp, #4]
 80008b4:	4653      	mov	r3, sl
 80008b6:	4077      	eors	r7, r6
 80008b8:	003a      	movs	r2, r7
 80008ba:	2b0f      	cmp	r3, #15
 80008bc:	d848      	bhi.n	8000950 <__aeabi_fmul+0xf8>
 80008be:	497d      	ldr	r1, [pc, #500]	; (8000ab4 <__aeabi_fmul+0x25c>)
 80008c0:	009b      	lsls	r3, r3, #2
 80008c2:	58cb      	ldr	r3, [r1, r3]
 80008c4:	469f      	mov	pc, r3
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d000      	beq.n	80008cc <__aeabi_fmul+0x74>
 80008ca:	e085      	b.n	80009d8 <__aeabi_fmul+0x180>
 80008cc:	3308      	adds	r3, #8
 80008ce:	469a      	mov	sl, r3
 80008d0:	3b06      	subs	r3, #6
 80008d2:	469b      	mov	fp, r3
 80008d4:	027c      	lsls	r4, r7, #9
 80008d6:	007a      	lsls	r2, r7, #1
 80008d8:	0ffb      	lsrs	r3, r7, #31
 80008da:	25ff      	movs	r5, #255	; 0xff
 80008dc:	0a64      	lsrs	r4, r4, #9
 80008de:	0e12      	lsrs	r2, r2, #24
 80008e0:	4698      	mov	r8, r3
 80008e2:	d1db      	bne.n	800089c <__aeabi_fmul+0x44>
 80008e4:	2c00      	cmp	r4, #0
 80008e6:	d000      	beq.n	80008ea <__aeabi_fmul+0x92>
 80008e8:	e090      	b.n	8000a0c <__aeabi_fmul+0x1b4>
 80008ea:	4652      	mov	r2, sl
 80008ec:	2301      	movs	r3, #1
 80008ee:	431a      	orrs	r2, r3
 80008f0:	4692      	mov	sl, r2
 80008f2:	2001      	movs	r0, #1
 80008f4:	e7db      	b.n	80008ae <__aeabi_fmul+0x56>
 80008f6:	464c      	mov	r4, r9
 80008f8:	4658      	mov	r0, fp
 80008fa:	0017      	movs	r7, r2
 80008fc:	2802      	cmp	r0, #2
 80008fe:	d024      	beq.n	800094a <__aeabi_fmul+0xf2>
 8000900:	2803      	cmp	r0, #3
 8000902:	d100      	bne.n	8000906 <__aeabi_fmul+0xae>
 8000904:	e0cf      	b.n	8000aa6 <__aeabi_fmul+0x24e>
 8000906:	2200      	movs	r2, #0
 8000908:	2300      	movs	r3, #0
 800090a:	2801      	cmp	r0, #1
 800090c:	d14d      	bne.n	80009aa <__aeabi_fmul+0x152>
 800090e:	0258      	lsls	r0, r3, #9
 8000910:	05d2      	lsls	r2, r2, #23
 8000912:	0a40      	lsrs	r0, r0, #9
 8000914:	07ff      	lsls	r7, r7, #31
 8000916:	4310      	orrs	r0, r2
 8000918:	4338      	orrs	r0, r7
 800091a:	b003      	add	sp, #12
 800091c:	bc3c      	pop	{r2, r3, r4, r5}
 800091e:	4690      	mov	r8, r2
 8000920:	4699      	mov	r9, r3
 8000922:	46a2      	mov	sl, r4
 8000924:	46ab      	mov	fp, r5
 8000926:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000928:	2b00      	cmp	r3, #0
 800092a:	d15b      	bne.n	80009e4 <__aeabi_fmul+0x18c>
 800092c:	2304      	movs	r3, #4
 800092e:	469a      	mov	sl, r3
 8000930:	3b03      	subs	r3, #3
 8000932:	2500      	movs	r5, #0
 8000934:	469b      	mov	fp, r3
 8000936:	e7aa      	b.n	800088e <__aeabi_fmul+0x36>
 8000938:	35ff      	adds	r5, #255	; 0xff
 800093a:	2c00      	cmp	r4, #0
 800093c:	d160      	bne.n	8000a00 <__aeabi_fmul+0x1a8>
 800093e:	4652      	mov	r2, sl
 8000940:	2302      	movs	r3, #2
 8000942:	431a      	orrs	r2, r3
 8000944:	4692      	mov	sl, r2
 8000946:	2002      	movs	r0, #2
 8000948:	e7b1      	b.n	80008ae <__aeabi_fmul+0x56>
 800094a:	22ff      	movs	r2, #255	; 0xff
 800094c:	2300      	movs	r3, #0
 800094e:	e7de      	b.n	800090e <__aeabi_fmul+0xb6>
 8000950:	464b      	mov	r3, r9
 8000952:	0c1b      	lsrs	r3, r3, #16
 8000954:	469c      	mov	ip, r3
 8000956:	464b      	mov	r3, r9
 8000958:	0426      	lsls	r6, r4, #16
 800095a:	0c36      	lsrs	r6, r6, #16
 800095c:	0418      	lsls	r0, r3, #16
 800095e:	4661      	mov	r1, ip
 8000960:	0033      	movs	r3, r6
 8000962:	0c22      	lsrs	r2, r4, #16
 8000964:	4664      	mov	r4, ip
 8000966:	0c00      	lsrs	r0, r0, #16
 8000968:	4343      	muls	r3, r0
 800096a:	434e      	muls	r6, r1
 800096c:	4350      	muls	r0, r2
 800096e:	4354      	muls	r4, r2
 8000970:	1980      	adds	r0, r0, r6
 8000972:	0c1a      	lsrs	r2, r3, #16
 8000974:	1812      	adds	r2, r2, r0
 8000976:	4296      	cmp	r6, r2
 8000978:	d903      	bls.n	8000982 <__aeabi_fmul+0x12a>
 800097a:	2180      	movs	r1, #128	; 0x80
 800097c:	0249      	lsls	r1, r1, #9
 800097e:	468c      	mov	ip, r1
 8000980:	4464      	add	r4, ip
 8000982:	041b      	lsls	r3, r3, #16
 8000984:	0c1b      	lsrs	r3, r3, #16
 8000986:	0410      	lsls	r0, r2, #16
 8000988:	18c0      	adds	r0, r0, r3
 800098a:	0183      	lsls	r3, r0, #6
 800098c:	1e5e      	subs	r6, r3, #1
 800098e:	41b3      	sbcs	r3, r6
 8000990:	0e80      	lsrs	r0, r0, #26
 8000992:	4318      	orrs	r0, r3
 8000994:	0c13      	lsrs	r3, r2, #16
 8000996:	191b      	adds	r3, r3, r4
 8000998:	019b      	lsls	r3, r3, #6
 800099a:	4303      	orrs	r3, r0
 800099c:	001c      	movs	r4, r3
 800099e:	0123      	lsls	r3, r4, #4
 80009a0:	d579      	bpl.n	8000a96 <__aeabi_fmul+0x23e>
 80009a2:	2301      	movs	r3, #1
 80009a4:	0862      	lsrs	r2, r4, #1
 80009a6:	401c      	ands	r4, r3
 80009a8:	4314      	orrs	r4, r2
 80009aa:	9a01      	ldr	r2, [sp, #4]
 80009ac:	327f      	adds	r2, #127	; 0x7f
 80009ae:	2a00      	cmp	r2, #0
 80009b0:	dd4d      	ble.n	8000a4e <__aeabi_fmul+0x1f6>
 80009b2:	0763      	lsls	r3, r4, #29
 80009b4:	d004      	beq.n	80009c0 <__aeabi_fmul+0x168>
 80009b6:	230f      	movs	r3, #15
 80009b8:	4023      	ands	r3, r4
 80009ba:	2b04      	cmp	r3, #4
 80009bc:	d000      	beq.n	80009c0 <__aeabi_fmul+0x168>
 80009be:	3404      	adds	r4, #4
 80009c0:	0123      	lsls	r3, r4, #4
 80009c2:	d503      	bpl.n	80009cc <__aeabi_fmul+0x174>
 80009c4:	4b3c      	ldr	r3, [pc, #240]	; (8000ab8 <__aeabi_fmul+0x260>)
 80009c6:	9a01      	ldr	r2, [sp, #4]
 80009c8:	401c      	ands	r4, r3
 80009ca:	3280      	adds	r2, #128	; 0x80
 80009cc:	2afe      	cmp	r2, #254	; 0xfe
 80009ce:	dcbc      	bgt.n	800094a <__aeabi_fmul+0xf2>
 80009d0:	01a3      	lsls	r3, r4, #6
 80009d2:	0a5b      	lsrs	r3, r3, #9
 80009d4:	b2d2      	uxtb	r2, r2
 80009d6:	e79a      	b.n	800090e <__aeabi_fmul+0xb6>
 80009d8:	230c      	movs	r3, #12
 80009da:	469a      	mov	sl, r3
 80009dc:	3b09      	subs	r3, #9
 80009de:	25ff      	movs	r5, #255	; 0xff
 80009e0:	469b      	mov	fp, r3
 80009e2:	e754      	b.n	800088e <__aeabi_fmul+0x36>
 80009e4:	0018      	movs	r0, r3
 80009e6:	f001 f8b7 	bl	8001b58 <__clzsi2>
 80009ea:	464a      	mov	r2, r9
 80009ec:	1f43      	subs	r3, r0, #5
 80009ee:	2576      	movs	r5, #118	; 0x76
 80009f0:	409a      	lsls	r2, r3
 80009f2:	2300      	movs	r3, #0
 80009f4:	426d      	negs	r5, r5
 80009f6:	4691      	mov	r9, r2
 80009f8:	1a2d      	subs	r5, r5, r0
 80009fa:	469a      	mov	sl, r3
 80009fc:	469b      	mov	fp, r3
 80009fe:	e746      	b.n	800088e <__aeabi_fmul+0x36>
 8000a00:	4652      	mov	r2, sl
 8000a02:	2303      	movs	r3, #3
 8000a04:	431a      	orrs	r2, r3
 8000a06:	4692      	mov	sl, r2
 8000a08:	2003      	movs	r0, #3
 8000a0a:	e750      	b.n	80008ae <__aeabi_fmul+0x56>
 8000a0c:	0020      	movs	r0, r4
 8000a0e:	f001 f8a3 	bl	8001b58 <__clzsi2>
 8000a12:	1f43      	subs	r3, r0, #5
 8000a14:	1a2d      	subs	r5, r5, r0
 8000a16:	409c      	lsls	r4, r3
 8000a18:	3d76      	subs	r5, #118	; 0x76
 8000a1a:	2000      	movs	r0, #0
 8000a1c:	e747      	b.n	80008ae <__aeabi_fmul+0x56>
 8000a1e:	2380      	movs	r3, #128	; 0x80
 8000a20:	2700      	movs	r7, #0
 8000a22:	03db      	lsls	r3, r3, #15
 8000a24:	22ff      	movs	r2, #255	; 0xff
 8000a26:	e772      	b.n	800090e <__aeabi_fmul+0xb6>
 8000a28:	4642      	mov	r2, r8
 8000a2a:	e766      	b.n	80008fa <__aeabi_fmul+0xa2>
 8000a2c:	464c      	mov	r4, r9
 8000a2e:	0032      	movs	r2, r6
 8000a30:	4658      	mov	r0, fp
 8000a32:	e762      	b.n	80008fa <__aeabi_fmul+0xa2>
 8000a34:	2380      	movs	r3, #128	; 0x80
 8000a36:	464a      	mov	r2, r9
 8000a38:	03db      	lsls	r3, r3, #15
 8000a3a:	421a      	tst	r2, r3
 8000a3c:	d022      	beq.n	8000a84 <__aeabi_fmul+0x22c>
 8000a3e:	421c      	tst	r4, r3
 8000a40:	d120      	bne.n	8000a84 <__aeabi_fmul+0x22c>
 8000a42:	4323      	orrs	r3, r4
 8000a44:	025b      	lsls	r3, r3, #9
 8000a46:	0a5b      	lsrs	r3, r3, #9
 8000a48:	4647      	mov	r7, r8
 8000a4a:	22ff      	movs	r2, #255	; 0xff
 8000a4c:	e75f      	b.n	800090e <__aeabi_fmul+0xb6>
 8000a4e:	2301      	movs	r3, #1
 8000a50:	1a9a      	subs	r2, r3, r2
 8000a52:	2a1b      	cmp	r2, #27
 8000a54:	dc21      	bgt.n	8000a9a <__aeabi_fmul+0x242>
 8000a56:	0023      	movs	r3, r4
 8000a58:	9901      	ldr	r1, [sp, #4]
 8000a5a:	40d3      	lsrs	r3, r2
 8000a5c:	319e      	adds	r1, #158	; 0x9e
 8000a5e:	408c      	lsls	r4, r1
 8000a60:	001a      	movs	r2, r3
 8000a62:	0023      	movs	r3, r4
 8000a64:	1e5c      	subs	r4, r3, #1
 8000a66:	41a3      	sbcs	r3, r4
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	075a      	lsls	r2, r3, #29
 8000a6c:	d004      	beq.n	8000a78 <__aeabi_fmul+0x220>
 8000a6e:	220f      	movs	r2, #15
 8000a70:	401a      	ands	r2, r3
 8000a72:	2a04      	cmp	r2, #4
 8000a74:	d000      	beq.n	8000a78 <__aeabi_fmul+0x220>
 8000a76:	3304      	adds	r3, #4
 8000a78:	015a      	lsls	r2, r3, #5
 8000a7a:	d411      	bmi.n	8000aa0 <__aeabi_fmul+0x248>
 8000a7c:	019b      	lsls	r3, r3, #6
 8000a7e:	0a5b      	lsrs	r3, r3, #9
 8000a80:	2200      	movs	r2, #0
 8000a82:	e744      	b.n	800090e <__aeabi_fmul+0xb6>
 8000a84:	2380      	movs	r3, #128	; 0x80
 8000a86:	464a      	mov	r2, r9
 8000a88:	03db      	lsls	r3, r3, #15
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	025b      	lsls	r3, r3, #9
 8000a8e:	0a5b      	lsrs	r3, r3, #9
 8000a90:	0037      	movs	r7, r6
 8000a92:	22ff      	movs	r2, #255	; 0xff
 8000a94:	e73b      	b.n	800090e <__aeabi_fmul+0xb6>
 8000a96:	9501      	str	r5, [sp, #4]
 8000a98:	e787      	b.n	80009aa <__aeabi_fmul+0x152>
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	e736      	b.n	800090e <__aeabi_fmul+0xb6>
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	e733      	b.n	800090e <__aeabi_fmul+0xb6>
 8000aa6:	2380      	movs	r3, #128	; 0x80
 8000aa8:	03db      	lsls	r3, r3, #15
 8000aaa:	4323      	orrs	r3, r4
 8000aac:	025b      	lsls	r3, r3, #9
 8000aae:	0a5b      	lsrs	r3, r3, #9
 8000ab0:	22ff      	movs	r2, #255	; 0xff
 8000ab2:	e72c      	b.n	800090e <__aeabi_fmul+0xb6>
 8000ab4:	0800bde8 	.word	0x0800bde8
 8000ab8:	f7ffffff 	.word	0xf7ffffff

08000abc <__aeabi_fsub>:
 8000abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000abe:	4647      	mov	r7, r8
 8000ac0:	46ce      	mov	lr, r9
 8000ac2:	0044      	lsls	r4, r0, #1
 8000ac4:	0fc2      	lsrs	r2, r0, #31
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	0247      	lsls	r7, r0, #9
 8000aca:	0248      	lsls	r0, r1, #9
 8000acc:	0a40      	lsrs	r0, r0, #9
 8000ace:	4684      	mov	ip, r0
 8000ad0:	4666      	mov	r6, ip
 8000ad2:	0048      	lsls	r0, r1, #1
 8000ad4:	0a7f      	lsrs	r7, r7, #9
 8000ad6:	0e24      	lsrs	r4, r4, #24
 8000ad8:	00f6      	lsls	r6, r6, #3
 8000ada:	0025      	movs	r5, r4
 8000adc:	4690      	mov	r8, r2
 8000ade:	00fb      	lsls	r3, r7, #3
 8000ae0:	0e00      	lsrs	r0, r0, #24
 8000ae2:	0fc9      	lsrs	r1, r1, #31
 8000ae4:	46b1      	mov	r9, r6
 8000ae6:	28ff      	cmp	r0, #255	; 0xff
 8000ae8:	d100      	bne.n	8000aec <__aeabi_fsub+0x30>
 8000aea:	e085      	b.n	8000bf8 <__aeabi_fsub+0x13c>
 8000aec:	2601      	movs	r6, #1
 8000aee:	4071      	eors	r1, r6
 8000af0:	1a26      	subs	r6, r4, r0
 8000af2:	4291      	cmp	r1, r2
 8000af4:	d057      	beq.n	8000ba6 <__aeabi_fsub+0xea>
 8000af6:	2e00      	cmp	r6, #0
 8000af8:	dd43      	ble.n	8000b82 <__aeabi_fsub+0xc6>
 8000afa:	2800      	cmp	r0, #0
 8000afc:	d000      	beq.n	8000b00 <__aeabi_fsub+0x44>
 8000afe:	e07f      	b.n	8000c00 <__aeabi_fsub+0x144>
 8000b00:	4649      	mov	r1, r9
 8000b02:	2900      	cmp	r1, #0
 8000b04:	d100      	bne.n	8000b08 <__aeabi_fsub+0x4c>
 8000b06:	e0aa      	b.n	8000c5e <__aeabi_fsub+0x1a2>
 8000b08:	3e01      	subs	r6, #1
 8000b0a:	2e00      	cmp	r6, #0
 8000b0c:	d000      	beq.n	8000b10 <__aeabi_fsub+0x54>
 8000b0e:	e0f7      	b.n	8000d00 <__aeabi_fsub+0x244>
 8000b10:	1a5b      	subs	r3, r3, r1
 8000b12:	015a      	lsls	r2, r3, #5
 8000b14:	d400      	bmi.n	8000b18 <__aeabi_fsub+0x5c>
 8000b16:	e08b      	b.n	8000c30 <__aeabi_fsub+0x174>
 8000b18:	019b      	lsls	r3, r3, #6
 8000b1a:	099c      	lsrs	r4, r3, #6
 8000b1c:	0020      	movs	r0, r4
 8000b1e:	f001 f81b 	bl	8001b58 <__clzsi2>
 8000b22:	3805      	subs	r0, #5
 8000b24:	4084      	lsls	r4, r0
 8000b26:	4285      	cmp	r5, r0
 8000b28:	dd00      	ble.n	8000b2c <__aeabi_fsub+0x70>
 8000b2a:	e0d3      	b.n	8000cd4 <__aeabi_fsub+0x218>
 8000b2c:	1b45      	subs	r5, r0, r5
 8000b2e:	0023      	movs	r3, r4
 8000b30:	2020      	movs	r0, #32
 8000b32:	3501      	adds	r5, #1
 8000b34:	40eb      	lsrs	r3, r5
 8000b36:	1b45      	subs	r5, r0, r5
 8000b38:	40ac      	lsls	r4, r5
 8000b3a:	1e62      	subs	r2, r4, #1
 8000b3c:	4194      	sbcs	r4, r2
 8000b3e:	4323      	orrs	r3, r4
 8000b40:	2407      	movs	r4, #7
 8000b42:	2500      	movs	r5, #0
 8000b44:	401c      	ands	r4, r3
 8000b46:	2201      	movs	r2, #1
 8000b48:	4641      	mov	r1, r8
 8000b4a:	400a      	ands	r2, r1
 8000b4c:	2c00      	cmp	r4, #0
 8000b4e:	d004      	beq.n	8000b5a <__aeabi_fsub+0x9e>
 8000b50:	210f      	movs	r1, #15
 8000b52:	4019      	ands	r1, r3
 8000b54:	2904      	cmp	r1, #4
 8000b56:	d000      	beq.n	8000b5a <__aeabi_fsub+0x9e>
 8000b58:	3304      	adds	r3, #4
 8000b5a:	0159      	lsls	r1, r3, #5
 8000b5c:	d400      	bmi.n	8000b60 <__aeabi_fsub+0xa4>
 8000b5e:	e080      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000b60:	3501      	adds	r5, #1
 8000b62:	b2ec      	uxtb	r4, r5
 8000b64:	2dff      	cmp	r5, #255	; 0xff
 8000b66:	d000      	beq.n	8000b6a <__aeabi_fsub+0xae>
 8000b68:	e0a3      	b.n	8000cb2 <__aeabi_fsub+0x1f6>
 8000b6a:	24ff      	movs	r4, #255	; 0xff
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	025b      	lsls	r3, r3, #9
 8000b70:	05e4      	lsls	r4, r4, #23
 8000b72:	0a58      	lsrs	r0, r3, #9
 8000b74:	07d2      	lsls	r2, r2, #31
 8000b76:	4320      	orrs	r0, r4
 8000b78:	4310      	orrs	r0, r2
 8000b7a:	bc0c      	pop	{r2, r3}
 8000b7c:	4690      	mov	r8, r2
 8000b7e:	4699      	mov	r9, r3
 8000b80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b82:	2e00      	cmp	r6, #0
 8000b84:	d174      	bne.n	8000c70 <__aeabi_fsub+0x1b4>
 8000b86:	1c60      	adds	r0, r4, #1
 8000b88:	b2c0      	uxtb	r0, r0
 8000b8a:	2801      	cmp	r0, #1
 8000b8c:	dc00      	bgt.n	8000b90 <__aeabi_fsub+0xd4>
 8000b8e:	e0a7      	b.n	8000ce0 <__aeabi_fsub+0x224>
 8000b90:	464a      	mov	r2, r9
 8000b92:	1a9c      	subs	r4, r3, r2
 8000b94:	0162      	lsls	r2, r4, #5
 8000b96:	d500      	bpl.n	8000b9a <__aeabi_fsub+0xde>
 8000b98:	e0b6      	b.n	8000d08 <__aeabi_fsub+0x24c>
 8000b9a:	2c00      	cmp	r4, #0
 8000b9c:	d1be      	bne.n	8000b1c <__aeabi_fsub+0x60>
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2400      	movs	r4, #0
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	e7e3      	b.n	8000b6e <__aeabi_fsub+0xb2>
 8000ba6:	2e00      	cmp	r6, #0
 8000ba8:	dc00      	bgt.n	8000bac <__aeabi_fsub+0xf0>
 8000baa:	e085      	b.n	8000cb8 <__aeabi_fsub+0x1fc>
 8000bac:	2800      	cmp	r0, #0
 8000bae:	d046      	beq.n	8000c3e <__aeabi_fsub+0x182>
 8000bb0:	2cff      	cmp	r4, #255	; 0xff
 8000bb2:	d049      	beq.n	8000c48 <__aeabi_fsub+0x18c>
 8000bb4:	2280      	movs	r2, #128	; 0x80
 8000bb6:	4648      	mov	r0, r9
 8000bb8:	04d2      	lsls	r2, r2, #19
 8000bba:	4310      	orrs	r0, r2
 8000bbc:	4681      	mov	r9, r0
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	2e1b      	cmp	r6, #27
 8000bc2:	dc09      	bgt.n	8000bd8 <__aeabi_fsub+0x11c>
 8000bc4:	2020      	movs	r0, #32
 8000bc6:	464c      	mov	r4, r9
 8000bc8:	1b80      	subs	r0, r0, r6
 8000bca:	4084      	lsls	r4, r0
 8000bcc:	464a      	mov	r2, r9
 8000bce:	0020      	movs	r0, r4
 8000bd0:	40f2      	lsrs	r2, r6
 8000bd2:	1e44      	subs	r4, r0, #1
 8000bd4:	41a0      	sbcs	r0, r4
 8000bd6:	4302      	orrs	r2, r0
 8000bd8:	189b      	adds	r3, r3, r2
 8000bda:	015a      	lsls	r2, r3, #5
 8000bdc:	d528      	bpl.n	8000c30 <__aeabi_fsub+0x174>
 8000bde:	3501      	adds	r5, #1
 8000be0:	2dff      	cmp	r5, #255	; 0xff
 8000be2:	d100      	bne.n	8000be6 <__aeabi_fsub+0x12a>
 8000be4:	e0a8      	b.n	8000d38 <__aeabi_fsub+0x27c>
 8000be6:	2201      	movs	r2, #1
 8000be8:	2407      	movs	r4, #7
 8000bea:	4994      	ldr	r1, [pc, #592]	; (8000e3c <__aeabi_fsub+0x380>)
 8000bec:	401a      	ands	r2, r3
 8000bee:	085b      	lsrs	r3, r3, #1
 8000bf0:	400b      	ands	r3, r1
 8000bf2:	4313      	orrs	r3, r2
 8000bf4:	401c      	ands	r4, r3
 8000bf6:	e7a6      	b.n	8000b46 <__aeabi_fsub+0x8a>
 8000bf8:	2e00      	cmp	r6, #0
 8000bfa:	d000      	beq.n	8000bfe <__aeabi_fsub+0x142>
 8000bfc:	e778      	b.n	8000af0 <__aeabi_fsub+0x34>
 8000bfe:	e775      	b.n	8000aec <__aeabi_fsub+0x30>
 8000c00:	2cff      	cmp	r4, #255	; 0xff
 8000c02:	d054      	beq.n	8000cae <__aeabi_fsub+0x1f2>
 8000c04:	2280      	movs	r2, #128	; 0x80
 8000c06:	4649      	mov	r1, r9
 8000c08:	04d2      	lsls	r2, r2, #19
 8000c0a:	4311      	orrs	r1, r2
 8000c0c:	4689      	mov	r9, r1
 8000c0e:	2201      	movs	r2, #1
 8000c10:	2e1b      	cmp	r6, #27
 8000c12:	dc09      	bgt.n	8000c28 <__aeabi_fsub+0x16c>
 8000c14:	2120      	movs	r1, #32
 8000c16:	4648      	mov	r0, r9
 8000c18:	1b89      	subs	r1, r1, r6
 8000c1a:	4088      	lsls	r0, r1
 8000c1c:	464a      	mov	r2, r9
 8000c1e:	0001      	movs	r1, r0
 8000c20:	40f2      	lsrs	r2, r6
 8000c22:	1e48      	subs	r0, r1, #1
 8000c24:	4181      	sbcs	r1, r0
 8000c26:	430a      	orrs	r2, r1
 8000c28:	1a9b      	subs	r3, r3, r2
 8000c2a:	015a      	lsls	r2, r3, #5
 8000c2c:	d500      	bpl.n	8000c30 <__aeabi_fsub+0x174>
 8000c2e:	e773      	b.n	8000b18 <__aeabi_fsub+0x5c>
 8000c30:	2201      	movs	r2, #1
 8000c32:	4641      	mov	r1, r8
 8000c34:	400a      	ands	r2, r1
 8000c36:	0759      	lsls	r1, r3, #29
 8000c38:	d000      	beq.n	8000c3c <__aeabi_fsub+0x180>
 8000c3a:	e789      	b.n	8000b50 <__aeabi_fsub+0x94>
 8000c3c:	e011      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000c3e:	4648      	mov	r0, r9
 8000c40:	2800      	cmp	r0, #0
 8000c42:	d158      	bne.n	8000cf6 <__aeabi_fsub+0x23a>
 8000c44:	2cff      	cmp	r4, #255	; 0xff
 8000c46:	d10c      	bne.n	8000c62 <__aeabi_fsub+0x1a6>
 8000c48:	08db      	lsrs	r3, r3, #3
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d100      	bne.n	8000c50 <__aeabi_fsub+0x194>
 8000c4e:	e78c      	b.n	8000b6a <__aeabi_fsub+0xae>
 8000c50:	2080      	movs	r0, #128	; 0x80
 8000c52:	03c0      	lsls	r0, r0, #15
 8000c54:	4303      	orrs	r3, r0
 8000c56:	025b      	lsls	r3, r3, #9
 8000c58:	0a5b      	lsrs	r3, r3, #9
 8000c5a:	24ff      	movs	r4, #255	; 0xff
 8000c5c:	e787      	b.n	8000b6e <__aeabi_fsub+0xb2>
 8000c5e:	2cff      	cmp	r4, #255	; 0xff
 8000c60:	d025      	beq.n	8000cae <__aeabi_fsub+0x1f2>
 8000c62:	08db      	lsrs	r3, r3, #3
 8000c64:	2dff      	cmp	r5, #255	; 0xff
 8000c66:	d0f0      	beq.n	8000c4a <__aeabi_fsub+0x18e>
 8000c68:	025b      	lsls	r3, r3, #9
 8000c6a:	0a5b      	lsrs	r3, r3, #9
 8000c6c:	b2ec      	uxtb	r4, r5
 8000c6e:	e77e      	b.n	8000b6e <__aeabi_fsub+0xb2>
 8000c70:	2c00      	cmp	r4, #0
 8000c72:	d04d      	beq.n	8000d10 <__aeabi_fsub+0x254>
 8000c74:	28ff      	cmp	r0, #255	; 0xff
 8000c76:	d018      	beq.n	8000caa <__aeabi_fsub+0x1ee>
 8000c78:	2480      	movs	r4, #128	; 0x80
 8000c7a:	04e4      	lsls	r4, r4, #19
 8000c7c:	4272      	negs	r2, r6
 8000c7e:	4323      	orrs	r3, r4
 8000c80:	2a1b      	cmp	r2, #27
 8000c82:	dd00      	ble.n	8000c86 <__aeabi_fsub+0x1ca>
 8000c84:	e0c4      	b.n	8000e10 <__aeabi_fsub+0x354>
 8000c86:	001c      	movs	r4, r3
 8000c88:	2520      	movs	r5, #32
 8000c8a:	40d4      	lsrs	r4, r2
 8000c8c:	1aaa      	subs	r2, r5, r2
 8000c8e:	4093      	lsls	r3, r2
 8000c90:	1e5a      	subs	r2, r3, #1
 8000c92:	4193      	sbcs	r3, r2
 8000c94:	4323      	orrs	r3, r4
 8000c96:	464a      	mov	r2, r9
 8000c98:	0005      	movs	r5, r0
 8000c9a:	1ad3      	subs	r3, r2, r3
 8000c9c:	4688      	mov	r8, r1
 8000c9e:	e738      	b.n	8000b12 <__aeabi_fsub+0x56>
 8000ca0:	1c72      	adds	r2, r6, #1
 8000ca2:	d0f8      	beq.n	8000c96 <__aeabi_fsub+0x1da>
 8000ca4:	43f2      	mvns	r2, r6
 8000ca6:	28ff      	cmp	r0, #255	; 0xff
 8000ca8:	d1ea      	bne.n	8000c80 <__aeabi_fsub+0x1c4>
 8000caa:	000a      	movs	r2, r1
 8000cac:	464b      	mov	r3, r9
 8000cae:	25ff      	movs	r5, #255	; 0xff
 8000cb0:	e7d7      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000cb2:	019b      	lsls	r3, r3, #6
 8000cb4:	0a5b      	lsrs	r3, r3, #9
 8000cb6:	e75a      	b.n	8000b6e <__aeabi_fsub+0xb2>
 8000cb8:	2e00      	cmp	r6, #0
 8000cba:	d141      	bne.n	8000d40 <__aeabi_fsub+0x284>
 8000cbc:	1c65      	adds	r5, r4, #1
 8000cbe:	b2e9      	uxtb	r1, r5
 8000cc0:	2901      	cmp	r1, #1
 8000cc2:	dd45      	ble.n	8000d50 <__aeabi_fsub+0x294>
 8000cc4:	2dff      	cmp	r5, #255	; 0xff
 8000cc6:	d100      	bne.n	8000cca <__aeabi_fsub+0x20e>
 8000cc8:	e74f      	b.n	8000b6a <__aeabi_fsub+0xae>
 8000cca:	2407      	movs	r4, #7
 8000ccc:	444b      	add	r3, r9
 8000cce:	085b      	lsrs	r3, r3, #1
 8000cd0:	401c      	ands	r4, r3
 8000cd2:	e738      	b.n	8000b46 <__aeabi_fsub+0x8a>
 8000cd4:	2207      	movs	r2, #7
 8000cd6:	4b5a      	ldr	r3, [pc, #360]	; (8000e40 <__aeabi_fsub+0x384>)
 8000cd8:	1a2d      	subs	r5, r5, r0
 8000cda:	4023      	ands	r3, r4
 8000cdc:	4014      	ands	r4, r2
 8000cde:	e732      	b.n	8000b46 <__aeabi_fsub+0x8a>
 8000ce0:	2c00      	cmp	r4, #0
 8000ce2:	d11d      	bne.n	8000d20 <__aeabi_fsub+0x264>
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d17a      	bne.n	8000dde <__aeabi_fsub+0x322>
 8000ce8:	464b      	mov	r3, r9
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d100      	bne.n	8000cf0 <__aeabi_fsub+0x234>
 8000cee:	e091      	b.n	8000e14 <__aeabi_fsub+0x358>
 8000cf0:	000a      	movs	r2, r1
 8000cf2:	2500      	movs	r5, #0
 8000cf4:	e7b5      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000cf6:	3e01      	subs	r6, #1
 8000cf8:	2e00      	cmp	r6, #0
 8000cfa:	d119      	bne.n	8000d30 <__aeabi_fsub+0x274>
 8000cfc:	444b      	add	r3, r9
 8000cfe:	e76c      	b.n	8000bda <__aeabi_fsub+0x11e>
 8000d00:	2cff      	cmp	r4, #255	; 0xff
 8000d02:	d184      	bne.n	8000c0e <__aeabi_fsub+0x152>
 8000d04:	25ff      	movs	r5, #255	; 0xff
 8000d06:	e7ac      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000d08:	464a      	mov	r2, r9
 8000d0a:	4688      	mov	r8, r1
 8000d0c:	1ad4      	subs	r4, r2, r3
 8000d0e:	e705      	b.n	8000b1c <__aeabi_fsub+0x60>
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d1c5      	bne.n	8000ca0 <__aeabi_fsub+0x1e4>
 8000d14:	000a      	movs	r2, r1
 8000d16:	28ff      	cmp	r0, #255	; 0xff
 8000d18:	d0c8      	beq.n	8000cac <__aeabi_fsub+0x1f0>
 8000d1a:	0005      	movs	r5, r0
 8000d1c:	464b      	mov	r3, r9
 8000d1e:	e7a0      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d149      	bne.n	8000db8 <__aeabi_fsub+0x2fc>
 8000d24:	464b      	mov	r3, r9
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d077      	beq.n	8000e1a <__aeabi_fsub+0x35e>
 8000d2a:	000a      	movs	r2, r1
 8000d2c:	25ff      	movs	r5, #255	; 0xff
 8000d2e:	e798      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000d30:	2cff      	cmp	r4, #255	; 0xff
 8000d32:	d000      	beq.n	8000d36 <__aeabi_fsub+0x27a>
 8000d34:	e743      	b.n	8000bbe <__aeabi_fsub+0x102>
 8000d36:	e787      	b.n	8000c48 <__aeabi_fsub+0x18c>
 8000d38:	000a      	movs	r2, r1
 8000d3a:	24ff      	movs	r4, #255	; 0xff
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	e716      	b.n	8000b6e <__aeabi_fsub+0xb2>
 8000d40:	2c00      	cmp	r4, #0
 8000d42:	d115      	bne.n	8000d70 <__aeabi_fsub+0x2b4>
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d157      	bne.n	8000df8 <__aeabi_fsub+0x33c>
 8000d48:	28ff      	cmp	r0, #255	; 0xff
 8000d4a:	d1e6      	bne.n	8000d1a <__aeabi_fsub+0x25e>
 8000d4c:	464b      	mov	r3, r9
 8000d4e:	e77b      	b.n	8000c48 <__aeabi_fsub+0x18c>
 8000d50:	2c00      	cmp	r4, #0
 8000d52:	d120      	bne.n	8000d96 <__aeabi_fsub+0x2da>
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d057      	beq.n	8000e08 <__aeabi_fsub+0x34c>
 8000d58:	4649      	mov	r1, r9
 8000d5a:	2900      	cmp	r1, #0
 8000d5c:	d053      	beq.n	8000e06 <__aeabi_fsub+0x34a>
 8000d5e:	444b      	add	r3, r9
 8000d60:	015a      	lsls	r2, r3, #5
 8000d62:	d568      	bpl.n	8000e36 <__aeabi_fsub+0x37a>
 8000d64:	2407      	movs	r4, #7
 8000d66:	4a36      	ldr	r2, [pc, #216]	; (8000e40 <__aeabi_fsub+0x384>)
 8000d68:	401c      	ands	r4, r3
 8000d6a:	2501      	movs	r5, #1
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	e6ea      	b.n	8000b46 <__aeabi_fsub+0x8a>
 8000d70:	28ff      	cmp	r0, #255	; 0xff
 8000d72:	d0eb      	beq.n	8000d4c <__aeabi_fsub+0x290>
 8000d74:	2280      	movs	r2, #128	; 0x80
 8000d76:	04d2      	lsls	r2, r2, #19
 8000d78:	4276      	negs	r6, r6
 8000d7a:	4313      	orrs	r3, r2
 8000d7c:	2e1b      	cmp	r6, #27
 8000d7e:	dc53      	bgt.n	8000e28 <__aeabi_fsub+0x36c>
 8000d80:	2520      	movs	r5, #32
 8000d82:	1bad      	subs	r5, r5, r6
 8000d84:	001a      	movs	r2, r3
 8000d86:	40ab      	lsls	r3, r5
 8000d88:	40f2      	lsrs	r2, r6
 8000d8a:	1e5c      	subs	r4, r3, #1
 8000d8c:	41a3      	sbcs	r3, r4
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	444b      	add	r3, r9
 8000d92:	0005      	movs	r5, r0
 8000d94:	e721      	b.n	8000bda <__aeabi_fsub+0x11e>
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d0d8      	beq.n	8000d4c <__aeabi_fsub+0x290>
 8000d9a:	4649      	mov	r1, r9
 8000d9c:	2900      	cmp	r1, #0
 8000d9e:	d100      	bne.n	8000da2 <__aeabi_fsub+0x2e6>
 8000da0:	e752      	b.n	8000c48 <__aeabi_fsub+0x18c>
 8000da2:	2180      	movs	r1, #128	; 0x80
 8000da4:	03c9      	lsls	r1, r1, #15
 8000da6:	420f      	tst	r7, r1
 8000da8:	d100      	bne.n	8000dac <__aeabi_fsub+0x2f0>
 8000daa:	e74d      	b.n	8000c48 <__aeabi_fsub+0x18c>
 8000dac:	4660      	mov	r0, ip
 8000dae:	4208      	tst	r0, r1
 8000db0:	d000      	beq.n	8000db4 <__aeabi_fsub+0x2f8>
 8000db2:	e749      	b.n	8000c48 <__aeabi_fsub+0x18c>
 8000db4:	464b      	mov	r3, r9
 8000db6:	e747      	b.n	8000c48 <__aeabi_fsub+0x18c>
 8000db8:	4648      	mov	r0, r9
 8000dba:	25ff      	movs	r5, #255	; 0xff
 8000dbc:	2800      	cmp	r0, #0
 8000dbe:	d100      	bne.n	8000dc2 <__aeabi_fsub+0x306>
 8000dc0:	e74f      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000dc2:	2280      	movs	r2, #128	; 0x80
 8000dc4:	03d2      	lsls	r2, r2, #15
 8000dc6:	4217      	tst	r7, r2
 8000dc8:	d004      	beq.n	8000dd4 <__aeabi_fsub+0x318>
 8000dca:	4660      	mov	r0, ip
 8000dcc:	4210      	tst	r0, r2
 8000dce:	d101      	bne.n	8000dd4 <__aeabi_fsub+0x318>
 8000dd0:	464b      	mov	r3, r9
 8000dd2:	4688      	mov	r8, r1
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	4641      	mov	r1, r8
 8000dd8:	25ff      	movs	r5, #255	; 0xff
 8000dda:	400a      	ands	r2, r1
 8000ddc:	e741      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000dde:	4648      	mov	r0, r9
 8000de0:	2800      	cmp	r0, #0
 8000de2:	d01f      	beq.n	8000e24 <__aeabi_fsub+0x368>
 8000de4:	1a1a      	subs	r2, r3, r0
 8000de6:	0150      	lsls	r0, r2, #5
 8000de8:	d520      	bpl.n	8000e2c <__aeabi_fsub+0x370>
 8000dea:	464a      	mov	r2, r9
 8000dec:	2407      	movs	r4, #7
 8000dee:	1ad3      	subs	r3, r2, r3
 8000df0:	401c      	ands	r4, r3
 8000df2:	4688      	mov	r8, r1
 8000df4:	2500      	movs	r5, #0
 8000df6:	e6a6      	b.n	8000b46 <__aeabi_fsub+0x8a>
 8000df8:	1c74      	adds	r4, r6, #1
 8000dfa:	d0c9      	beq.n	8000d90 <__aeabi_fsub+0x2d4>
 8000dfc:	43f6      	mvns	r6, r6
 8000dfe:	28ff      	cmp	r0, #255	; 0xff
 8000e00:	d1bc      	bne.n	8000d7c <__aeabi_fsub+0x2c0>
 8000e02:	464b      	mov	r3, r9
 8000e04:	e720      	b.n	8000c48 <__aeabi_fsub+0x18c>
 8000e06:	4699      	mov	r9, r3
 8000e08:	464b      	mov	r3, r9
 8000e0a:	2500      	movs	r5, #0
 8000e0c:	08db      	lsrs	r3, r3, #3
 8000e0e:	e72b      	b.n	8000c68 <__aeabi_fsub+0x1ac>
 8000e10:	2301      	movs	r3, #1
 8000e12:	e740      	b.n	8000c96 <__aeabi_fsub+0x1da>
 8000e14:	2200      	movs	r2, #0
 8000e16:	2300      	movs	r3, #0
 8000e18:	e6a9      	b.n	8000b6e <__aeabi_fsub+0xb2>
 8000e1a:	2380      	movs	r3, #128	; 0x80
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	03db      	lsls	r3, r3, #15
 8000e20:	24ff      	movs	r4, #255	; 0xff
 8000e22:	e6a4      	b.n	8000b6e <__aeabi_fsub+0xb2>
 8000e24:	2500      	movs	r5, #0
 8000e26:	e71c      	b.n	8000c62 <__aeabi_fsub+0x1a6>
 8000e28:	2301      	movs	r3, #1
 8000e2a:	e7b1      	b.n	8000d90 <__aeabi_fsub+0x2d4>
 8000e2c:	2a00      	cmp	r2, #0
 8000e2e:	d0f1      	beq.n	8000e14 <__aeabi_fsub+0x358>
 8000e30:	0013      	movs	r3, r2
 8000e32:	2500      	movs	r5, #0
 8000e34:	e6fc      	b.n	8000c30 <__aeabi_fsub+0x174>
 8000e36:	2500      	movs	r5, #0
 8000e38:	e6fa      	b.n	8000c30 <__aeabi_fsub+0x174>
 8000e3a:	46c0      	nop			; (mov r8, r8)
 8000e3c:	7dffffff 	.word	0x7dffffff
 8000e40:	fbffffff 	.word	0xfbffffff

08000e44 <__aeabi_f2iz>:
 8000e44:	0241      	lsls	r1, r0, #9
 8000e46:	0042      	lsls	r2, r0, #1
 8000e48:	0fc3      	lsrs	r3, r0, #31
 8000e4a:	0a49      	lsrs	r1, r1, #9
 8000e4c:	0e12      	lsrs	r2, r2, #24
 8000e4e:	2000      	movs	r0, #0
 8000e50:	2a7e      	cmp	r2, #126	; 0x7e
 8000e52:	d90d      	bls.n	8000e70 <__aeabi_f2iz+0x2c>
 8000e54:	2a9d      	cmp	r2, #157	; 0x9d
 8000e56:	d80c      	bhi.n	8000e72 <__aeabi_f2iz+0x2e>
 8000e58:	2080      	movs	r0, #128	; 0x80
 8000e5a:	0400      	lsls	r0, r0, #16
 8000e5c:	4301      	orrs	r1, r0
 8000e5e:	2a95      	cmp	r2, #149	; 0x95
 8000e60:	dc0a      	bgt.n	8000e78 <__aeabi_f2iz+0x34>
 8000e62:	2096      	movs	r0, #150	; 0x96
 8000e64:	1a82      	subs	r2, r0, r2
 8000e66:	40d1      	lsrs	r1, r2
 8000e68:	4248      	negs	r0, r1
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d100      	bne.n	8000e70 <__aeabi_f2iz+0x2c>
 8000e6e:	0008      	movs	r0, r1
 8000e70:	4770      	bx	lr
 8000e72:	4a03      	ldr	r2, [pc, #12]	; (8000e80 <__aeabi_f2iz+0x3c>)
 8000e74:	1898      	adds	r0, r3, r2
 8000e76:	e7fb      	b.n	8000e70 <__aeabi_f2iz+0x2c>
 8000e78:	3a96      	subs	r2, #150	; 0x96
 8000e7a:	4091      	lsls	r1, r2
 8000e7c:	e7f4      	b.n	8000e68 <__aeabi_f2iz+0x24>
 8000e7e:	46c0      	nop			; (mov r8, r8)
 8000e80:	7fffffff 	.word	0x7fffffff

08000e84 <__aeabi_ui2f>:
 8000e84:	b570      	push	{r4, r5, r6, lr}
 8000e86:	1e04      	subs	r4, r0, #0
 8000e88:	d034      	beq.n	8000ef4 <__aeabi_ui2f+0x70>
 8000e8a:	f000 fe65 	bl	8001b58 <__clzsi2>
 8000e8e:	229e      	movs	r2, #158	; 0x9e
 8000e90:	1a12      	subs	r2, r2, r0
 8000e92:	2a96      	cmp	r2, #150	; 0x96
 8000e94:	dc07      	bgt.n	8000ea6 <__aeabi_ui2f+0x22>
 8000e96:	b2d2      	uxtb	r2, r2
 8000e98:	2808      	cmp	r0, #8
 8000e9a:	dd2e      	ble.n	8000efa <__aeabi_ui2f+0x76>
 8000e9c:	3808      	subs	r0, #8
 8000e9e:	4084      	lsls	r4, r0
 8000ea0:	0260      	lsls	r0, r4, #9
 8000ea2:	0a40      	lsrs	r0, r0, #9
 8000ea4:	e021      	b.n	8000eea <__aeabi_ui2f+0x66>
 8000ea6:	2a99      	cmp	r2, #153	; 0x99
 8000ea8:	dd09      	ble.n	8000ebe <__aeabi_ui2f+0x3a>
 8000eaa:	0003      	movs	r3, r0
 8000eac:	0021      	movs	r1, r4
 8000eae:	331b      	adds	r3, #27
 8000eb0:	4099      	lsls	r1, r3
 8000eb2:	1e4b      	subs	r3, r1, #1
 8000eb4:	4199      	sbcs	r1, r3
 8000eb6:	2305      	movs	r3, #5
 8000eb8:	1a1b      	subs	r3, r3, r0
 8000eba:	40dc      	lsrs	r4, r3
 8000ebc:	430c      	orrs	r4, r1
 8000ebe:	2805      	cmp	r0, #5
 8000ec0:	dd01      	ble.n	8000ec6 <__aeabi_ui2f+0x42>
 8000ec2:	1f43      	subs	r3, r0, #5
 8000ec4:	409c      	lsls	r4, r3
 8000ec6:	0023      	movs	r3, r4
 8000ec8:	490d      	ldr	r1, [pc, #52]	; (8000f00 <__aeabi_ui2f+0x7c>)
 8000eca:	400b      	ands	r3, r1
 8000ecc:	0765      	lsls	r5, r4, #29
 8000ece:	d009      	beq.n	8000ee4 <__aeabi_ui2f+0x60>
 8000ed0:	250f      	movs	r5, #15
 8000ed2:	402c      	ands	r4, r5
 8000ed4:	2c04      	cmp	r4, #4
 8000ed6:	d005      	beq.n	8000ee4 <__aeabi_ui2f+0x60>
 8000ed8:	3304      	adds	r3, #4
 8000eda:	015c      	lsls	r4, r3, #5
 8000edc:	d502      	bpl.n	8000ee4 <__aeabi_ui2f+0x60>
 8000ede:	229f      	movs	r2, #159	; 0x9f
 8000ee0:	400b      	ands	r3, r1
 8000ee2:	1a12      	subs	r2, r2, r0
 8000ee4:	019b      	lsls	r3, r3, #6
 8000ee6:	0a58      	lsrs	r0, r3, #9
 8000ee8:	b2d2      	uxtb	r2, r2
 8000eea:	0240      	lsls	r0, r0, #9
 8000eec:	05d2      	lsls	r2, r2, #23
 8000eee:	0a40      	lsrs	r0, r0, #9
 8000ef0:	4310      	orrs	r0, r2
 8000ef2:	bd70      	pop	{r4, r5, r6, pc}
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	e7f7      	b.n	8000eea <__aeabi_ui2f+0x66>
 8000efa:	0260      	lsls	r0, r4, #9
 8000efc:	0a40      	lsrs	r0, r0, #9
 8000efe:	e7f4      	b.n	8000eea <__aeabi_ui2f+0x66>
 8000f00:	fbffffff 	.word	0xfbffffff

08000f04 <__aeabi_ddiv>:
 8000f04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f06:	4657      	mov	r7, sl
 8000f08:	46de      	mov	lr, fp
 8000f0a:	464e      	mov	r6, r9
 8000f0c:	4645      	mov	r5, r8
 8000f0e:	b5e0      	push	{r5, r6, r7, lr}
 8000f10:	4683      	mov	fp, r0
 8000f12:	0007      	movs	r7, r0
 8000f14:	030e      	lsls	r6, r1, #12
 8000f16:	0048      	lsls	r0, r1, #1
 8000f18:	b085      	sub	sp, #20
 8000f1a:	4692      	mov	sl, r2
 8000f1c:	001c      	movs	r4, r3
 8000f1e:	0b36      	lsrs	r6, r6, #12
 8000f20:	0d40      	lsrs	r0, r0, #21
 8000f22:	0fcd      	lsrs	r5, r1, #31
 8000f24:	2800      	cmp	r0, #0
 8000f26:	d100      	bne.n	8000f2a <__aeabi_ddiv+0x26>
 8000f28:	e09d      	b.n	8001066 <__aeabi_ddiv+0x162>
 8000f2a:	4b95      	ldr	r3, [pc, #596]	; (8001180 <__aeabi_ddiv+0x27c>)
 8000f2c:	4298      	cmp	r0, r3
 8000f2e:	d039      	beq.n	8000fa4 <__aeabi_ddiv+0xa0>
 8000f30:	2380      	movs	r3, #128	; 0x80
 8000f32:	00f6      	lsls	r6, r6, #3
 8000f34:	041b      	lsls	r3, r3, #16
 8000f36:	431e      	orrs	r6, r3
 8000f38:	4a92      	ldr	r2, [pc, #584]	; (8001184 <__aeabi_ddiv+0x280>)
 8000f3a:	0f7b      	lsrs	r3, r7, #29
 8000f3c:	4333      	orrs	r3, r6
 8000f3e:	4699      	mov	r9, r3
 8000f40:	4694      	mov	ip, r2
 8000f42:	0003      	movs	r3, r0
 8000f44:	4463      	add	r3, ip
 8000f46:	9300      	str	r3, [sp, #0]
 8000f48:	2300      	movs	r3, #0
 8000f4a:	2600      	movs	r6, #0
 8000f4c:	00ff      	lsls	r7, r7, #3
 8000f4e:	9302      	str	r3, [sp, #8]
 8000f50:	0323      	lsls	r3, r4, #12
 8000f52:	0b1b      	lsrs	r3, r3, #12
 8000f54:	4698      	mov	r8, r3
 8000f56:	0063      	lsls	r3, r4, #1
 8000f58:	0fe4      	lsrs	r4, r4, #31
 8000f5a:	4652      	mov	r2, sl
 8000f5c:	0d5b      	lsrs	r3, r3, #21
 8000f5e:	9401      	str	r4, [sp, #4]
 8000f60:	d100      	bne.n	8000f64 <__aeabi_ddiv+0x60>
 8000f62:	e0b3      	b.n	80010cc <__aeabi_ddiv+0x1c8>
 8000f64:	4986      	ldr	r1, [pc, #536]	; (8001180 <__aeabi_ddiv+0x27c>)
 8000f66:	428b      	cmp	r3, r1
 8000f68:	d100      	bne.n	8000f6c <__aeabi_ddiv+0x68>
 8000f6a:	e09e      	b.n	80010aa <__aeabi_ddiv+0x1a6>
 8000f6c:	4642      	mov	r2, r8
 8000f6e:	00d1      	lsls	r1, r2, #3
 8000f70:	2280      	movs	r2, #128	; 0x80
 8000f72:	0412      	lsls	r2, r2, #16
 8000f74:	430a      	orrs	r2, r1
 8000f76:	4651      	mov	r1, sl
 8000f78:	0f49      	lsrs	r1, r1, #29
 8000f7a:	4311      	orrs	r1, r2
 8000f7c:	468b      	mov	fp, r1
 8000f7e:	4981      	ldr	r1, [pc, #516]	; (8001184 <__aeabi_ddiv+0x280>)
 8000f80:	4652      	mov	r2, sl
 8000f82:	468c      	mov	ip, r1
 8000f84:	9900      	ldr	r1, [sp, #0]
 8000f86:	4463      	add	r3, ip
 8000f88:	1acb      	subs	r3, r1, r3
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	00d2      	lsls	r2, r2, #3
 8000f8e:	9300      	str	r3, [sp, #0]
 8000f90:	002b      	movs	r3, r5
 8000f92:	4063      	eors	r3, r4
 8000f94:	469a      	mov	sl, r3
 8000f96:	2e0f      	cmp	r6, #15
 8000f98:	d900      	bls.n	8000f9c <__aeabi_ddiv+0x98>
 8000f9a:	e105      	b.n	80011a8 <__aeabi_ddiv+0x2a4>
 8000f9c:	4b7a      	ldr	r3, [pc, #488]	; (8001188 <__aeabi_ddiv+0x284>)
 8000f9e:	00b6      	lsls	r6, r6, #2
 8000fa0:	599b      	ldr	r3, [r3, r6]
 8000fa2:	469f      	mov	pc, r3
 8000fa4:	465b      	mov	r3, fp
 8000fa6:	4333      	orrs	r3, r6
 8000fa8:	4699      	mov	r9, r3
 8000faa:	d000      	beq.n	8000fae <__aeabi_ddiv+0xaa>
 8000fac:	e0b8      	b.n	8001120 <__aeabi_ddiv+0x21c>
 8000fae:	2302      	movs	r3, #2
 8000fb0:	2608      	movs	r6, #8
 8000fb2:	2700      	movs	r7, #0
 8000fb4:	9000      	str	r0, [sp, #0]
 8000fb6:	9302      	str	r3, [sp, #8]
 8000fb8:	e7ca      	b.n	8000f50 <__aeabi_ddiv+0x4c>
 8000fba:	46cb      	mov	fp, r9
 8000fbc:	003a      	movs	r2, r7
 8000fbe:	9902      	ldr	r1, [sp, #8]
 8000fc0:	9501      	str	r5, [sp, #4]
 8000fc2:	9b01      	ldr	r3, [sp, #4]
 8000fc4:	469a      	mov	sl, r3
 8000fc6:	2902      	cmp	r1, #2
 8000fc8:	d027      	beq.n	800101a <__aeabi_ddiv+0x116>
 8000fca:	2903      	cmp	r1, #3
 8000fcc:	d100      	bne.n	8000fd0 <__aeabi_ddiv+0xcc>
 8000fce:	e280      	b.n	80014d2 <__aeabi_ddiv+0x5ce>
 8000fd0:	2901      	cmp	r1, #1
 8000fd2:	d044      	beq.n	800105e <__aeabi_ddiv+0x15a>
 8000fd4:	496d      	ldr	r1, [pc, #436]	; (800118c <__aeabi_ddiv+0x288>)
 8000fd6:	9b00      	ldr	r3, [sp, #0]
 8000fd8:	468c      	mov	ip, r1
 8000fda:	4463      	add	r3, ip
 8000fdc:	001c      	movs	r4, r3
 8000fde:	2c00      	cmp	r4, #0
 8000fe0:	dd38      	ble.n	8001054 <__aeabi_ddiv+0x150>
 8000fe2:	0753      	lsls	r3, r2, #29
 8000fe4:	d000      	beq.n	8000fe8 <__aeabi_ddiv+0xe4>
 8000fe6:	e213      	b.n	8001410 <__aeabi_ddiv+0x50c>
 8000fe8:	08d2      	lsrs	r2, r2, #3
 8000fea:	465b      	mov	r3, fp
 8000fec:	01db      	lsls	r3, r3, #7
 8000fee:	d509      	bpl.n	8001004 <__aeabi_ddiv+0x100>
 8000ff0:	4659      	mov	r1, fp
 8000ff2:	4b67      	ldr	r3, [pc, #412]	; (8001190 <__aeabi_ddiv+0x28c>)
 8000ff4:	4019      	ands	r1, r3
 8000ff6:	468b      	mov	fp, r1
 8000ff8:	2180      	movs	r1, #128	; 0x80
 8000ffa:	00c9      	lsls	r1, r1, #3
 8000ffc:	468c      	mov	ip, r1
 8000ffe:	9b00      	ldr	r3, [sp, #0]
 8001000:	4463      	add	r3, ip
 8001002:	001c      	movs	r4, r3
 8001004:	4b63      	ldr	r3, [pc, #396]	; (8001194 <__aeabi_ddiv+0x290>)
 8001006:	429c      	cmp	r4, r3
 8001008:	dc07      	bgt.n	800101a <__aeabi_ddiv+0x116>
 800100a:	465b      	mov	r3, fp
 800100c:	0564      	lsls	r4, r4, #21
 800100e:	075f      	lsls	r7, r3, #29
 8001010:	025b      	lsls	r3, r3, #9
 8001012:	4317      	orrs	r7, r2
 8001014:	0b1b      	lsrs	r3, r3, #12
 8001016:	0d62      	lsrs	r2, r4, #21
 8001018:	e002      	b.n	8001020 <__aeabi_ddiv+0x11c>
 800101a:	2300      	movs	r3, #0
 800101c:	2700      	movs	r7, #0
 800101e:	4a58      	ldr	r2, [pc, #352]	; (8001180 <__aeabi_ddiv+0x27c>)
 8001020:	2100      	movs	r1, #0
 8001022:	031b      	lsls	r3, r3, #12
 8001024:	0b1c      	lsrs	r4, r3, #12
 8001026:	0d0b      	lsrs	r3, r1, #20
 8001028:	051b      	lsls	r3, r3, #20
 800102a:	4323      	orrs	r3, r4
 800102c:	0514      	lsls	r4, r2, #20
 800102e:	4a5a      	ldr	r2, [pc, #360]	; (8001198 <__aeabi_ddiv+0x294>)
 8001030:	0038      	movs	r0, r7
 8001032:	4013      	ands	r3, r2
 8001034:	431c      	orrs	r4, r3
 8001036:	4653      	mov	r3, sl
 8001038:	0064      	lsls	r4, r4, #1
 800103a:	07db      	lsls	r3, r3, #31
 800103c:	0864      	lsrs	r4, r4, #1
 800103e:	431c      	orrs	r4, r3
 8001040:	0021      	movs	r1, r4
 8001042:	b005      	add	sp, #20
 8001044:	bc3c      	pop	{r2, r3, r4, r5}
 8001046:	4690      	mov	r8, r2
 8001048:	4699      	mov	r9, r3
 800104a:	46a2      	mov	sl, r4
 800104c:	46ab      	mov	fp, r5
 800104e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001050:	2201      	movs	r2, #1
 8001052:	4252      	negs	r2, r2
 8001054:	2301      	movs	r3, #1
 8001056:	1b1b      	subs	r3, r3, r4
 8001058:	2b38      	cmp	r3, #56	; 0x38
 800105a:	dc00      	bgt.n	800105e <__aeabi_ddiv+0x15a>
 800105c:	e1ad      	b.n	80013ba <__aeabi_ddiv+0x4b6>
 800105e:	2200      	movs	r2, #0
 8001060:	2300      	movs	r3, #0
 8001062:	2700      	movs	r7, #0
 8001064:	e7dc      	b.n	8001020 <__aeabi_ddiv+0x11c>
 8001066:	465b      	mov	r3, fp
 8001068:	4333      	orrs	r3, r6
 800106a:	4699      	mov	r9, r3
 800106c:	d05e      	beq.n	800112c <__aeabi_ddiv+0x228>
 800106e:	2e00      	cmp	r6, #0
 8001070:	d100      	bne.n	8001074 <__aeabi_ddiv+0x170>
 8001072:	e18a      	b.n	800138a <__aeabi_ddiv+0x486>
 8001074:	0030      	movs	r0, r6
 8001076:	f000 fd6f 	bl	8001b58 <__clzsi2>
 800107a:	0003      	movs	r3, r0
 800107c:	3b0b      	subs	r3, #11
 800107e:	2b1c      	cmp	r3, #28
 8001080:	dd00      	ble.n	8001084 <__aeabi_ddiv+0x180>
 8001082:	e17b      	b.n	800137c <__aeabi_ddiv+0x478>
 8001084:	221d      	movs	r2, #29
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	465a      	mov	r2, fp
 800108a:	0001      	movs	r1, r0
 800108c:	40da      	lsrs	r2, r3
 800108e:	3908      	subs	r1, #8
 8001090:	408e      	lsls	r6, r1
 8001092:	0013      	movs	r3, r2
 8001094:	465f      	mov	r7, fp
 8001096:	4333      	orrs	r3, r6
 8001098:	4699      	mov	r9, r3
 800109a:	408f      	lsls	r7, r1
 800109c:	4b3f      	ldr	r3, [pc, #252]	; (800119c <__aeabi_ddiv+0x298>)
 800109e:	2600      	movs	r6, #0
 80010a0:	1a1b      	subs	r3, r3, r0
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	2300      	movs	r3, #0
 80010a6:	9302      	str	r3, [sp, #8]
 80010a8:	e752      	b.n	8000f50 <__aeabi_ddiv+0x4c>
 80010aa:	4641      	mov	r1, r8
 80010ac:	4653      	mov	r3, sl
 80010ae:	430b      	orrs	r3, r1
 80010b0:	493b      	ldr	r1, [pc, #236]	; (80011a0 <__aeabi_ddiv+0x29c>)
 80010b2:	469b      	mov	fp, r3
 80010b4:	468c      	mov	ip, r1
 80010b6:	9b00      	ldr	r3, [sp, #0]
 80010b8:	4463      	add	r3, ip
 80010ba:	9300      	str	r3, [sp, #0]
 80010bc:	465b      	mov	r3, fp
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d13b      	bne.n	800113a <__aeabi_ddiv+0x236>
 80010c2:	2302      	movs	r3, #2
 80010c4:	2200      	movs	r2, #0
 80010c6:	431e      	orrs	r6, r3
 80010c8:	2102      	movs	r1, #2
 80010ca:	e761      	b.n	8000f90 <__aeabi_ddiv+0x8c>
 80010cc:	4643      	mov	r3, r8
 80010ce:	4313      	orrs	r3, r2
 80010d0:	469b      	mov	fp, r3
 80010d2:	d037      	beq.n	8001144 <__aeabi_ddiv+0x240>
 80010d4:	4643      	mov	r3, r8
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d100      	bne.n	80010dc <__aeabi_ddiv+0x1d8>
 80010da:	e162      	b.n	80013a2 <__aeabi_ddiv+0x49e>
 80010dc:	4640      	mov	r0, r8
 80010de:	f000 fd3b 	bl	8001b58 <__clzsi2>
 80010e2:	0003      	movs	r3, r0
 80010e4:	3b0b      	subs	r3, #11
 80010e6:	2b1c      	cmp	r3, #28
 80010e8:	dd00      	ble.n	80010ec <__aeabi_ddiv+0x1e8>
 80010ea:	e153      	b.n	8001394 <__aeabi_ddiv+0x490>
 80010ec:	0002      	movs	r2, r0
 80010ee:	4641      	mov	r1, r8
 80010f0:	3a08      	subs	r2, #8
 80010f2:	4091      	lsls	r1, r2
 80010f4:	4688      	mov	r8, r1
 80010f6:	211d      	movs	r1, #29
 80010f8:	1acb      	subs	r3, r1, r3
 80010fa:	4651      	mov	r1, sl
 80010fc:	40d9      	lsrs	r1, r3
 80010fe:	000b      	movs	r3, r1
 8001100:	4641      	mov	r1, r8
 8001102:	430b      	orrs	r3, r1
 8001104:	469b      	mov	fp, r3
 8001106:	4653      	mov	r3, sl
 8001108:	4093      	lsls	r3, r2
 800110a:	001a      	movs	r2, r3
 800110c:	9b00      	ldr	r3, [sp, #0]
 800110e:	4925      	ldr	r1, [pc, #148]	; (80011a4 <__aeabi_ddiv+0x2a0>)
 8001110:	469c      	mov	ip, r3
 8001112:	4460      	add	r0, ip
 8001114:	0003      	movs	r3, r0
 8001116:	468c      	mov	ip, r1
 8001118:	4463      	add	r3, ip
 800111a:	9300      	str	r3, [sp, #0]
 800111c:	2100      	movs	r1, #0
 800111e:	e737      	b.n	8000f90 <__aeabi_ddiv+0x8c>
 8001120:	2303      	movs	r3, #3
 8001122:	46b1      	mov	r9, r6
 8001124:	9000      	str	r0, [sp, #0]
 8001126:	260c      	movs	r6, #12
 8001128:	9302      	str	r3, [sp, #8]
 800112a:	e711      	b.n	8000f50 <__aeabi_ddiv+0x4c>
 800112c:	2300      	movs	r3, #0
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	3301      	adds	r3, #1
 8001132:	2604      	movs	r6, #4
 8001134:	2700      	movs	r7, #0
 8001136:	9302      	str	r3, [sp, #8]
 8001138:	e70a      	b.n	8000f50 <__aeabi_ddiv+0x4c>
 800113a:	2303      	movs	r3, #3
 800113c:	46c3      	mov	fp, r8
 800113e:	431e      	orrs	r6, r3
 8001140:	2103      	movs	r1, #3
 8001142:	e725      	b.n	8000f90 <__aeabi_ddiv+0x8c>
 8001144:	3301      	adds	r3, #1
 8001146:	431e      	orrs	r6, r3
 8001148:	2200      	movs	r2, #0
 800114a:	2101      	movs	r1, #1
 800114c:	e720      	b.n	8000f90 <__aeabi_ddiv+0x8c>
 800114e:	2300      	movs	r3, #0
 8001150:	469a      	mov	sl, r3
 8001152:	2380      	movs	r3, #128	; 0x80
 8001154:	2700      	movs	r7, #0
 8001156:	031b      	lsls	r3, r3, #12
 8001158:	4a09      	ldr	r2, [pc, #36]	; (8001180 <__aeabi_ddiv+0x27c>)
 800115a:	e761      	b.n	8001020 <__aeabi_ddiv+0x11c>
 800115c:	2380      	movs	r3, #128	; 0x80
 800115e:	4649      	mov	r1, r9
 8001160:	031b      	lsls	r3, r3, #12
 8001162:	4219      	tst	r1, r3
 8001164:	d100      	bne.n	8001168 <__aeabi_ddiv+0x264>
 8001166:	e0e2      	b.n	800132e <__aeabi_ddiv+0x42a>
 8001168:	4659      	mov	r1, fp
 800116a:	4219      	tst	r1, r3
 800116c:	d000      	beq.n	8001170 <__aeabi_ddiv+0x26c>
 800116e:	e0de      	b.n	800132e <__aeabi_ddiv+0x42a>
 8001170:	430b      	orrs	r3, r1
 8001172:	031b      	lsls	r3, r3, #12
 8001174:	0017      	movs	r7, r2
 8001176:	0b1b      	lsrs	r3, r3, #12
 8001178:	46a2      	mov	sl, r4
 800117a:	4a01      	ldr	r2, [pc, #4]	; (8001180 <__aeabi_ddiv+0x27c>)
 800117c:	e750      	b.n	8001020 <__aeabi_ddiv+0x11c>
 800117e:	46c0      	nop			; (mov r8, r8)
 8001180:	000007ff 	.word	0x000007ff
 8001184:	fffffc01 	.word	0xfffffc01
 8001188:	0800be28 	.word	0x0800be28
 800118c:	000003ff 	.word	0x000003ff
 8001190:	feffffff 	.word	0xfeffffff
 8001194:	000007fe 	.word	0x000007fe
 8001198:	800fffff 	.word	0x800fffff
 800119c:	fffffc0d 	.word	0xfffffc0d
 80011a0:	fffff801 	.word	0xfffff801
 80011a4:	000003f3 	.word	0x000003f3
 80011a8:	45d9      	cmp	r9, fp
 80011aa:	d900      	bls.n	80011ae <__aeabi_ddiv+0x2aa>
 80011ac:	e0cb      	b.n	8001346 <__aeabi_ddiv+0x442>
 80011ae:	d100      	bne.n	80011b2 <__aeabi_ddiv+0x2ae>
 80011b0:	e0c6      	b.n	8001340 <__aeabi_ddiv+0x43c>
 80011b2:	003c      	movs	r4, r7
 80011b4:	4648      	mov	r0, r9
 80011b6:	2700      	movs	r7, #0
 80011b8:	9b00      	ldr	r3, [sp, #0]
 80011ba:	3b01      	subs	r3, #1
 80011bc:	9300      	str	r3, [sp, #0]
 80011be:	465b      	mov	r3, fp
 80011c0:	0e16      	lsrs	r6, r2, #24
 80011c2:	021b      	lsls	r3, r3, #8
 80011c4:	431e      	orrs	r6, r3
 80011c6:	0213      	lsls	r3, r2, #8
 80011c8:	4698      	mov	r8, r3
 80011ca:	0433      	lsls	r3, r6, #16
 80011cc:	0c1b      	lsrs	r3, r3, #16
 80011ce:	4699      	mov	r9, r3
 80011d0:	0c31      	lsrs	r1, r6, #16
 80011d2:	9101      	str	r1, [sp, #4]
 80011d4:	f7ff f826 	bl	8000224 <__aeabi_uidivmod>
 80011d8:	464a      	mov	r2, r9
 80011da:	4342      	muls	r2, r0
 80011dc:	040b      	lsls	r3, r1, #16
 80011de:	0c21      	lsrs	r1, r4, #16
 80011e0:	0005      	movs	r5, r0
 80011e2:	4319      	orrs	r1, r3
 80011e4:	428a      	cmp	r2, r1
 80011e6:	d907      	bls.n	80011f8 <__aeabi_ddiv+0x2f4>
 80011e8:	1989      	adds	r1, r1, r6
 80011ea:	3d01      	subs	r5, #1
 80011ec:	428e      	cmp	r6, r1
 80011ee:	d803      	bhi.n	80011f8 <__aeabi_ddiv+0x2f4>
 80011f0:	428a      	cmp	r2, r1
 80011f2:	d901      	bls.n	80011f8 <__aeabi_ddiv+0x2f4>
 80011f4:	1e85      	subs	r5, r0, #2
 80011f6:	1989      	adds	r1, r1, r6
 80011f8:	1a88      	subs	r0, r1, r2
 80011fa:	9901      	ldr	r1, [sp, #4]
 80011fc:	f7ff f812 	bl	8000224 <__aeabi_uidivmod>
 8001200:	0409      	lsls	r1, r1, #16
 8001202:	468c      	mov	ip, r1
 8001204:	464a      	mov	r2, r9
 8001206:	0421      	lsls	r1, r4, #16
 8001208:	4664      	mov	r4, ip
 800120a:	4342      	muls	r2, r0
 800120c:	0c09      	lsrs	r1, r1, #16
 800120e:	0003      	movs	r3, r0
 8001210:	4321      	orrs	r1, r4
 8001212:	428a      	cmp	r2, r1
 8001214:	d904      	bls.n	8001220 <__aeabi_ddiv+0x31c>
 8001216:	1989      	adds	r1, r1, r6
 8001218:	3b01      	subs	r3, #1
 800121a:	428e      	cmp	r6, r1
 800121c:	d800      	bhi.n	8001220 <__aeabi_ddiv+0x31c>
 800121e:	e0f1      	b.n	8001404 <__aeabi_ddiv+0x500>
 8001220:	042d      	lsls	r5, r5, #16
 8001222:	431d      	orrs	r5, r3
 8001224:	46ab      	mov	fp, r5
 8001226:	4643      	mov	r3, r8
 8001228:	1a89      	subs	r1, r1, r2
 800122a:	4642      	mov	r2, r8
 800122c:	0c28      	lsrs	r0, r5, #16
 800122e:	0412      	lsls	r2, r2, #16
 8001230:	0c1d      	lsrs	r5, r3, #16
 8001232:	465b      	mov	r3, fp
 8001234:	0c14      	lsrs	r4, r2, #16
 8001236:	0022      	movs	r2, r4
 8001238:	041b      	lsls	r3, r3, #16
 800123a:	0c1b      	lsrs	r3, r3, #16
 800123c:	435a      	muls	r2, r3
 800123e:	9403      	str	r4, [sp, #12]
 8001240:	436b      	muls	r3, r5
 8001242:	4344      	muls	r4, r0
 8001244:	9502      	str	r5, [sp, #8]
 8001246:	4368      	muls	r0, r5
 8001248:	191b      	adds	r3, r3, r4
 800124a:	0c15      	lsrs	r5, r2, #16
 800124c:	18eb      	adds	r3, r5, r3
 800124e:	429c      	cmp	r4, r3
 8001250:	d903      	bls.n	800125a <__aeabi_ddiv+0x356>
 8001252:	2480      	movs	r4, #128	; 0x80
 8001254:	0264      	lsls	r4, r4, #9
 8001256:	46a4      	mov	ip, r4
 8001258:	4460      	add	r0, ip
 800125a:	0c1c      	lsrs	r4, r3, #16
 800125c:	0415      	lsls	r5, r2, #16
 800125e:	041b      	lsls	r3, r3, #16
 8001260:	0c2d      	lsrs	r5, r5, #16
 8001262:	1820      	adds	r0, r4, r0
 8001264:	195d      	adds	r5, r3, r5
 8001266:	4281      	cmp	r1, r0
 8001268:	d377      	bcc.n	800135a <__aeabi_ddiv+0x456>
 800126a:	d073      	beq.n	8001354 <__aeabi_ddiv+0x450>
 800126c:	1a0c      	subs	r4, r1, r0
 800126e:	4aa2      	ldr	r2, [pc, #648]	; (80014f8 <__aeabi_ddiv+0x5f4>)
 8001270:	1b7d      	subs	r5, r7, r5
 8001272:	42af      	cmp	r7, r5
 8001274:	41bf      	sbcs	r7, r7
 8001276:	4694      	mov	ip, r2
 8001278:	9b00      	ldr	r3, [sp, #0]
 800127a:	427f      	negs	r7, r7
 800127c:	4463      	add	r3, ip
 800127e:	1be0      	subs	r0, r4, r7
 8001280:	001c      	movs	r4, r3
 8001282:	4286      	cmp	r6, r0
 8001284:	d100      	bne.n	8001288 <__aeabi_ddiv+0x384>
 8001286:	e0db      	b.n	8001440 <__aeabi_ddiv+0x53c>
 8001288:	9901      	ldr	r1, [sp, #4]
 800128a:	f7fe ffcb 	bl	8000224 <__aeabi_uidivmod>
 800128e:	464a      	mov	r2, r9
 8001290:	4342      	muls	r2, r0
 8001292:	040b      	lsls	r3, r1, #16
 8001294:	0c29      	lsrs	r1, r5, #16
 8001296:	0007      	movs	r7, r0
 8001298:	4319      	orrs	r1, r3
 800129a:	428a      	cmp	r2, r1
 800129c:	d907      	bls.n	80012ae <__aeabi_ddiv+0x3aa>
 800129e:	1989      	adds	r1, r1, r6
 80012a0:	3f01      	subs	r7, #1
 80012a2:	428e      	cmp	r6, r1
 80012a4:	d803      	bhi.n	80012ae <__aeabi_ddiv+0x3aa>
 80012a6:	428a      	cmp	r2, r1
 80012a8:	d901      	bls.n	80012ae <__aeabi_ddiv+0x3aa>
 80012aa:	1e87      	subs	r7, r0, #2
 80012ac:	1989      	adds	r1, r1, r6
 80012ae:	1a88      	subs	r0, r1, r2
 80012b0:	9901      	ldr	r1, [sp, #4]
 80012b2:	f7fe ffb7 	bl	8000224 <__aeabi_uidivmod>
 80012b6:	0409      	lsls	r1, r1, #16
 80012b8:	464a      	mov	r2, r9
 80012ba:	4689      	mov	r9, r1
 80012bc:	0429      	lsls	r1, r5, #16
 80012be:	464d      	mov	r5, r9
 80012c0:	4342      	muls	r2, r0
 80012c2:	0c09      	lsrs	r1, r1, #16
 80012c4:	0003      	movs	r3, r0
 80012c6:	4329      	orrs	r1, r5
 80012c8:	428a      	cmp	r2, r1
 80012ca:	d907      	bls.n	80012dc <__aeabi_ddiv+0x3d8>
 80012cc:	1989      	adds	r1, r1, r6
 80012ce:	3b01      	subs	r3, #1
 80012d0:	428e      	cmp	r6, r1
 80012d2:	d803      	bhi.n	80012dc <__aeabi_ddiv+0x3d8>
 80012d4:	428a      	cmp	r2, r1
 80012d6:	d901      	bls.n	80012dc <__aeabi_ddiv+0x3d8>
 80012d8:	1e83      	subs	r3, r0, #2
 80012da:	1989      	adds	r1, r1, r6
 80012dc:	043f      	lsls	r7, r7, #16
 80012de:	1a89      	subs	r1, r1, r2
 80012e0:	003a      	movs	r2, r7
 80012e2:	9f03      	ldr	r7, [sp, #12]
 80012e4:	431a      	orrs	r2, r3
 80012e6:	0038      	movs	r0, r7
 80012e8:	0413      	lsls	r3, r2, #16
 80012ea:	0c1b      	lsrs	r3, r3, #16
 80012ec:	4358      	muls	r0, r3
 80012ee:	4681      	mov	r9, r0
 80012f0:	9802      	ldr	r0, [sp, #8]
 80012f2:	0c15      	lsrs	r5, r2, #16
 80012f4:	436f      	muls	r7, r5
 80012f6:	4343      	muls	r3, r0
 80012f8:	4345      	muls	r5, r0
 80012fa:	4648      	mov	r0, r9
 80012fc:	0c00      	lsrs	r0, r0, #16
 80012fe:	4684      	mov	ip, r0
 8001300:	19db      	adds	r3, r3, r7
 8001302:	4463      	add	r3, ip
 8001304:	429f      	cmp	r7, r3
 8001306:	d903      	bls.n	8001310 <__aeabi_ddiv+0x40c>
 8001308:	2080      	movs	r0, #128	; 0x80
 800130a:	0240      	lsls	r0, r0, #9
 800130c:	4684      	mov	ip, r0
 800130e:	4465      	add	r5, ip
 8001310:	4648      	mov	r0, r9
 8001312:	0c1f      	lsrs	r7, r3, #16
 8001314:	0400      	lsls	r0, r0, #16
 8001316:	041b      	lsls	r3, r3, #16
 8001318:	0c00      	lsrs	r0, r0, #16
 800131a:	197d      	adds	r5, r7, r5
 800131c:	1818      	adds	r0, r3, r0
 800131e:	42a9      	cmp	r1, r5
 8001320:	d200      	bcs.n	8001324 <__aeabi_ddiv+0x420>
 8001322:	e084      	b.n	800142e <__aeabi_ddiv+0x52a>
 8001324:	d100      	bne.n	8001328 <__aeabi_ddiv+0x424>
 8001326:	e07f      	b.n	8001428 <__aeabi_ddiv+0x524>
 8001328:	2301      	movs	r3, #1
 800132a:	431a      	orrs	r2, r3
 800132c:	e657      	b.n	8000fde <__aeabi_ddiv+0xda>
 800132e:	2380      	movs	r3, #128	; 0x80
 8001330:	464a      	mov	r2, r9
 8001332:	031b      	lsls	r3, r3, #12
 8001334:	4313      	orrs	r3, r2
 8001336:	031b      	lsls	r3, r3, #12
 8001338:	0b1b      	lsrs	r3, r3, #12
 800133a:	46aa      	mov	sl, r5
 800133c:	4a6f      	ldr	r2, [pc, #444]	; (80014fc <__aeabi_ddiv+0x5f8>)
 800133e:	e66f      	b.n	8001020 <__aeabi_ddiv+0x11c>
 8001340:	42ba      	cmp	r2, r7
 8001342:	d900      	bls.n	8001346 <__aeabi_ddiv+0x442>
 8001344:	e735      	b.n	80011b2 <__aeabi_ddiv+0x2ae>
 8001346:	464b      	mov	r3, r9
 8001348:	07dc      	lsls	r4, r3, #31
 800134a:	0858      	lsrs	r0, r3, #1
 800134c:	087b      	lsrs	r3, r7, #1
 800134e:	431c      	orrs	r4, r3
 8001350:	07ff      	lsls	r7, r7, #31
 8001352:	e734      	b.n	80011be <__aeabi_ddiv+0x2ba>
 8001354:	2400      	movs	r4, #0
 8001356:	42af      	cmp	r7, r5
 8001358:	d289      	bcs.n	800126e <__aeabi_ddiv+0x36a>
 800135a:	4447      	add	r7, r8
 800135c:	4547      	cmp	r7, r8
 800135e:	41a4      	sbcs	r4, r4
 8001360:	465b      	mov	r3, fp
 8001362:	4264      	negs	r4, r4
 8001364:	19a4      	adds	r4, r4, r6
 8001366:	1864      	adds	r4, r4, r1
 8001368:	3b01      	subs	r3, #1
 800136a:	42a6      	cmp	r6, r4
 800136c:	d21e      	bcs.n	80013ac <__aeabi_ddiv+0x4a8>
 800136e:	42a0      	cmp	r0, r4
 8001370:	d86d      	bhi.n	800144e <__aeabi_ddiv+0x54a>
 8001372:	d100      	bne.n	8001376 <__aeabi_ddiv+0x472>
 8001374:	e0b6      	b.n	80014e4 <__aeabi_ddiv+0x5e0>
 8001376:	1a24      	subs	r4, r4, r0
 8001378:	469b      	mov	fp, r3
 800137a:	e778      	b.n	800126e <__aeabi_ddiv+0x36a>
 800137c:	0003      	movs	r3, r0
 800137e:	465a      	mov	r2, fp
 8001380:	3b28      	subs	r3, #40	; 0x28
 8001382:	409a      	lsls	r2, r3
 8001384:	2700      	movs	r7, #0
 8001386:	4691      	mov	r9, r2
 8001388:	e688      	b.n	800109c <__aeabi_ddiv+0x198>
 800138a:	4658      	mov	r0, fp
 800138c:	f000 fbe4 	bl	8001b58 <__clzsi2>
 8001390:	3020      	adds	r0, #32
 8001392:	e672      	b.n	800107a <__aeabi_ddiv+0x176>
 8001394:	0003      	movs	r3, r0
 8001396:	4652      	mov	r2, sl
 8001398:	3b28      	subs	r3, #40	; 0x28
 800139a:	409a      	lsls	r2, r3
 800139c:	4693      	mov	fp, r2
 800139e:	2200      	movs	r2, #0
 80013a0:	e6b4      	b.n	800110c <__aeabi_ddiv+0x208>
 80013a2:	4650      	mov	r0, sl
 80013a4:	f000 fbd8 	bl	8001b58 <__clzsi2>
 80013a8:	3020      	adds	r0, #32
 80013aa:	e69a      	b.n	80010e2 <__aeabi_ddiv+0x1de>
 80013ac:	42a6      	cmp	r6, r4
 80013ae:	d1e2      	bne.n	8001376 <__aeabi_ddiv+0x472>
 80013b0:	45b8      	cmp	r8, r7
 80013b2:	d9dc      	bls.n	800136e <__aeabi_ddiv+0x46a>
 80013b4:	1a34      	subs	r4, r6, r0
 80013b6:	469b      	mov	fp, r3
 80013b8:	e759      	b.n	800126e <__aeabi_ddiv+0x36a>
 80013ba:	2b1f      	cmp	r3, #31
 80013bc:	dc65      	bgt.n	800148a <__aeabi_ddiv+0x586>
 80013be:	4c50      	ldr	r4, [pc, #320]	; (8001500 <__aeabi_ddiv+0x5fc>)
 80013c0:	9900      	ldr	r1, [sp, #0]
 80013c2:	46a4      	mov	ip, r4
 80013c4:	465c      	mov	r4, fp
 80013c6:	4461      	add	r1, ip
 80013c8:	0008      	movs	r0, r1
 80013ca:	408c      	lsls	r4, r1
 80013cc:	0011      	movs	r1, r2
 80013ce:	4082      	lsls	r2, r0
 80013d0:	40d9      	lsrs	r1, r3
 80013d2:	1e50      	subs	r0, r2, #1
 80013d4:	4182      	sbcs	r2, r0
 80013d6:	430c      	orrs	r4, r1
 80013d8:	4314      	orrs	r4, r2
 80013da:	465a      	mov	r2, fp
 80013dc:	40da      	lsrs	r2, r3
 80013de:	0013      	movs	r3, r2
 80013e0:	0762      	lsls	r2, r4, #29
 80013e2:	d009      	beq.n	80013f8 <__aeabi_ddiv+0x4f4>
 80013e4:	220f      	movs	r2, #15
 80013e6:	4022      	ands	r2, r4
 80013e8:	2a04      	cmp	r2, #4
 80013ea:	d005      	beq.n	80013f8 <__aeabi_ddiv+0x4f4>
 80013ec:	0022      	movs	r2, r4
 80013ee:	1d14      	adds	r4, r2, #4
 80013f0:	4294      	cmp	r4, r2
 80013f2:	4189      	sbcs	r1, r1
 80013f4:	4249      	negs	r1, r1
 80013f6:	185b      	adds	r3, r3, r1
 80013f8:	021a      	lsls	r2, r3, #8
 80013fa:	d562      	bpl.n	80014c2 <__aeabi_ddiv+0x5be>
 80013fc:	2201      	movs	r2, #1
 80013fe:	2300      	movs	r3, #0
 8001400:	2700      	movs	r7, #0
 8001402:	e60d      	b.n	8001020 <__aeabi_ddiv+0x11c>
 8001404:	428a      	cmp	r2, r1
 8001406:	d800      	bhi.n	800140a <__aeabi_ddiv+0x506>
 8001408:	e70a      	b.n	8001220 <__aeabi_ddiv+0x31c>
 800140a:	1e83      	subs	r3, r0, #2
 800140c:	1989      	adds	r1, r1, r6
 800140e:	e707      	b.n	8001220 <__aeabi_ddiv+0x31c>
 8001410:	230f      	movs	r3, #15
 8001412:	4013      	ands	r3, r2
 8001414:	2b04      	cmp	r3, #4
 8001416:	d100      	bne.n	800141a <__aeabi_ddiv+0x516>
 8001418:	e5e6      	b.n	8000fe8 <__aeabi_ddiv+0xe4>
 800141a:	1d17      	adds	r7, r2, #4
 800141c:	4297      	cmp	r7, r2
 800141e:	4192      	sbcs	r2, r2
 8001420:	4253      	negs	r3, r2
 8001422:	449b      	add	fp, r3
 8001424:	08fa      	lsrs	r2, r7, #3
 8001426:	e5e0      	b.n	8000fea <__aeabi_ddiv+0xe6>
 8001428:	2800      	cmp	r0, #0
 800142a:	d100      	bne.n	800142e <__aeabi_ddiv+0x52a>
 800142c:	e5d7      	b.n	8000fde <__aeabi_ddiv+0xda>
 800142e:	1871      	adds	r1, r6, r1
 8001430:	1e53      	subs	r3, r2, #1
 8001432:	42b1      	cmp	r1, r6
 8001434:	d327      	bcc.n	8001486 <__aeabi_ddiv+0x582>
 8001436:	42a9      	cmp	r1, r5
 8001438:	d315      	bcc.n	8001466 <__aeabi_ddiv+0x562>
 800143a:	d058      	beq.n	80014ee <__aeabi_ddiv+0x5ea>
 800143c:	001a      	movs	r2, r3
 800143e:	e773      	b.n	8001328 <__aeabi_ddiv+0x424>
 8001440:	2b00      	cmp	r3, #0
 8001442:	dc00      	bgt.n	8001446 <__aeabi_ddiv+0x542>
 8001444:	e604      	b.n	8001050 <__aeabi_ddiv+0x14c>
 8001446:	2301      	movs	r3, #1
 8001448:	2200      	movs	r2, #0
 800144a:	449b      	add	fp, r3
 800144c:	e5cd      	b.n	8000fea <__aeabi_ddiv+0xe6>
 800144e:	2302      	movs	r3, #2
 8001450:	4447      	add	r7, r8
 8001452:	4547      	cmp	r7, r8
 8001454:	4189      	sbcs	r1, r1
 8001456:	425b      	negs	r3, r3
 8001458:	469c      	mov	ip, r3
 800145a:	4249      	negs	r1, r1
 800145c:	1989      	adds	r1, r1, r6
 800145e:	190c      	adds	r4, r1, r4
 8001460:	44e3      	add	fp, ip
 8001462:	1a24      	subs	r4, r4, r0
 8001464:	e703      	b.n	800126e <__aeabi_ddiv+0x36a>
 8001466:	4643      	mov	r3, r8
 8001468:	005f      	lsls	r7, r3, #1
 800146a:	4547      	cmp	r7, r8
 800146c:	419b      	sbcs	r3, r3
 800146e:	46b8      	mov	r8, r7
 8001470:	425b      	negs	r3, r3
 8001472:	199e      	adds	r6, r3, r6
 8001474:	3a02      	subs	r2, #2
 8001476:	1989      	adds	r1, r1, r6
 8001478:	42a9      	cmp	r1, r5
 800147a:	d000      	beq.n	800147e <__aeabi_ddiv+0x57a>
 800147c:	e754      	b.n	8001328 <__aeabi_ddiv+0x424>
 800147e:	4540      	cmp	r0, r8
 8001480:	d000      	beq.n	8001484 <__aeabi_ddiv+0x580>
 8001482:	e751      	b.n	8001328 <__aeabi_ddiv+0x424>
 8001484:	e5ab      	b.n	8000fde <__aeabi_ddiv+0xda>
 8001486:	001a      	movs	r2, r3
 8001488:	e7f6      	b.n	8001478 <__aeabi_ddiv+0x574>
 800148a:	211f      	movs	r1, #31
 800148c:	465f      	mov	r7, fp
 800148e:	4249      	negs	r1, r1
 8001490:	1b0c      	subs	r4, r1, r4
 8001492:	40e7      	lsrs	r7, r4
 8001494:	2b20      	cmp	r3, #32
 8001496:	d007      	beq.n	80014a8 <__aeabi_ddiv+0x5a4>
 8001498:	491a      	ldr	r1, [pc, #104]	; (8001504 <__aeabi_ddiv+0x600>)
 800149a:	9b00      	ldr	r3, [sp, #0]
 800149c:	468c      	mov	ip, r1
 800149e:	4463      	add	r3, ip
 80014a0:	0018      	movs	r0, r3
 80014a2:	465b      	mov	r3, fp
 80014a4:	4083      	lsls	r3, r0
 80014a6:	431a      	orrs	r2, r3
 80014a8:	1e50      	subs	r0, r2, #1
 80014aa:	4182      	sbcs	r2, r0
 80014ac:	433a      	orrs	r2, r7
 80014ae:	2707      	movs	r7, #7
 80014b0:	2300      	movs	r3, #0
 80014b2:	4017      	ands	r7, r2
 80014b4:	d009      	beq.n	80014ca <__aeabi_ddiv+0x5c6>
 80014b6:	210f      	movs	r1, #15
 80014b8:	2300      	movs	r3, #0
 80014ba:	4011      	ands	r1, r2
 80014bc:	0014      	movs	r4, r2
 80014be:	2904      	cmp	r1, #4
 80014c0:	d195      	bne.n	80013ee <__aeabi_ddiv+0x4ea>
 80014c2:	0022      	movs	r2, r4
 80014c4:	075f      	lsls	r7, r3, #29
 80014c6:	025b      	lsls	r3, r3, #9
 80014c8:	0b1b      	lsrs	r3, r3, #12
 80014ca:	08d2      	lsrs	r2, r2, #3
 80014cc:	4317      	orrs	r7, r2
 80014ce:	2200      	movs	r2, #0
 80014d0:	e5a6      	b.n	8001020 <__aeabi_ddiv+0x11c>
 80014d2:	2380      	movs	r3, #128	; 0x80
 80014d4:	4659      	mov	r1, fp
 80014d6:	031b      	lsls	r3, r3, #12
 80014d8:	430b      	orrs	r3, r1
 80014da:	031b      	lsls	r3, r3, #12
 80014dc:	0017      	movs	r7, r2
 80014de:	0b1b      	lsrs	r3, r3, #12
 80014e0:	4a06      	ldr	r2, [pc, #24]	; (80014fc <__aeabi_ddiv+0x5f8>)
 80014e2:	e59d      	b.n	8001020 <__aeabi_ddiv+0x11c>
 80014e4:	42bd      	cmp	r5, r7
 80014e6:	d8b2      	bhi.n	800144e <__aeabi_ddiv+0x54a>
 80014e8:	469b      	mov	fp, r3
 80014ea:	2400      	movs	r4, #0
 80014ec:	e6bf      	b.n	800126e <__aeabi_ddiv+0x36a>
 80014ee:	4580      	cmp	r8, r0
 80014f0:	d3b9      	bcc.n	8001466 <__aeabi_ddiv+0x562>
 80014f2:	001a      	movs	r2, r3
 80014f4:	e7c3      	b.n	800147e <__aeabi_ddiv+0x57a>
 80014f6:	46c0      	nop			; (mov r8, r8)
 80014f8:	000003ff 	.word	0x000003ff
 80014fc:	000007ff 	.word	0x000007ff
 8001500:	0000041e 	.word	0x0000041e
 8001504:	0000043e 	.word	0x0000043e

08001508 <__aeabi_dmul>:
 8001508:	b5f0      	push	{r4, r5, r6, r7, lr}
 800150a:	4657      	mov	r7, sl
 800150c:	46de      	mov	lr, fp
 800150e:	464e      	mov	r6, r9
 8001510:	4645      	mov	r5, r8
 8001512:	b5e0      	push	{r5, r6, r7, lr}
 8001514:	4683      	mov	fp, r0
 8001516:	0006      	movs	r6, r0
 8001518:	030f      	lsls	r7, r1, #12
 800151a:	0048      	lsls	r0, r1, #1
 800151c:	b087      	sub	sp, #28
 800151e:	4692      	mov	sl, r2
 8001520:	001d      	movs	r5, r3
 8001522:	0b3f      	lsrs	r7, r7, #12
 8001524:	0d40      	lsrs	r0, r0, #21
 8001526:	0fcc      	lsrs	r4, r1, #31
 8001528:	2800      	cmp	r0, #0
 800152a:	d100      	bne.n	800152e <__aeabi_dmul+0x26>
 800152c:	e06f      	b.n	800160e <__aeabi_dmul+0x106>
 800152e:	4bde      	ldr	r3, [pc, #888]	; (80018a8 <__aeabi_dmul+0x3a0>)
 8001530:	4298      	cmp	r0, r3
 8001532:	d038      	beq.n	80015a6 <__aeabi_dmul+0x9e>
 8001534:	2380      	movs	r3, #128	; 0x80
 8001536:	00ff      	lsls	r7, r7, #3
 8001538:	041b      	lsls	r3, r3, #16
 800153a:	431f      	orrs	r7, r3
 800153c:	0f73      	lsrs	r3, r6, #29
 800153e:	433b      	orrs	r3, r7
 8001540:	9301      	str	r3, [sp, #4]
 8001542:	4bda      	ldr	r3, [pc, #872]	; (80018ac <__aeabi_dmul+0x3a4>)
 8001544:	2700      	movs	r7, #0
 8001546:	4699      	mov	r9, r3
 8001548:	2300      	movs	r3, #0
 800154a:	469b      	mov	fp, r3
 800154c:	00f6      	lsls	r6, r6, #3
 800154e:	4481      	add	r9, r0
 8001550:	032b      	lsls	r3, r5, #12
 8001552:	0069      	lsls	r1, r5, #1
 8001554:	0b1b      	lsrs	r3, r3, #12
 8001556:	4652      	mov	r2, sl
 8001558:	4698      	mov	r8, r3
 800155a:	0d49      	lsrs	r1, r1, #21
 800155c:	0fed      	lsrs	r5, r5, #31
 800155e:	2900      	cmp	r1, #0
 8001560:	d100      	bne.n	8001564 <__aeabi_dmul+0x5c>
 8001562:	e085      	b.n	8001670 <__aeabi_dmul+0x168>
 8001564:	4bd0      	ldr	r3, [pc, #832]	; (80018a8 <__aeabi_dmul+0x3a0>)
 8001566:	4299      	cmp	r1, r3
 8001568:	d100      	bne.n	800156c <__aeabi_dmul+0x64>
 800156a:	e073      	b.n	8001654 <__aeabi_dmul+0x14c>
 800156c:	4643      	mov	r3, r8
 800156e:	00da      	lsls	r2, r3, #3
 8001570:	2380      	movs	r3, #128	; 0x80
 8001572:	041b      	lsls	r3, r3, #16
 8001574:	4313      	orrs	r3, r2
 8001576:	4652      	mov	r2, sl
 8001578:	48cc      	ldr	r0, [pc, #816]	; (80018ac <__aeabi_dmul+0x3a4>)
 800157a:	0f52      	lsrs	r2, r2, #29
 800157c:	4684      	mov	ip, r0
 800157e:	4313      	orrs	r3, r2
 8001580:	4652      	mov	r2, sl
 8001582:	2000      	movs	r0, #0
 8001584:	4461      	add	r1, ip
 8001586:	00d2      	lsls	r2, r2, #3
 8001588:	4489      	add	r9, r1
 800158a:	0021      	movs	r1, r4
 800158c:	4069      	eors	r1, r5
 800158e:	9100      	str	r1, [sp, #0]
 8001590:	468c      	mov	ip, r1
 8001592:	2101      	movs	r1, #1
 8001594:	4449      	add	r1, r9
 8001596:	468a      	mov	sl, r1
 8001598:	2f0f      	cmp	r7, #15
 800159a:	d900      	bls.n	800159e <__aeabi_dmul+0x96>
 800159c:	e090      	b.n	80016c0 <__aeabi_dmul+0x1b8>
 800159e:	49c4      	ldr	r1, [pc, #784]	; (80018b0 <__aeabi_dmul+0x3a8>)
 80015a0:	00bf      	lsls	r7, r7, #2
 80015a2:	59cf      	ldr	r7, [r1, r7]
 80015a4:	46bf      	mov	pc, r7
 80015a6:	465b      	mov	r3, fp
 80015a8:	433b      	orrs	r3, r7
 80015aa:	9301      	str	r3, [sp, #4]
 80015ac:	d000      	beq.n	80015b0 <__aeabi_dmul+0xa8>
 80015ae:	e16a      	b.n	8001886 <__aeabi_dmul+0x37e>
 80015b0:	2302      	movs	r3, #2
 80015b2:	2708      	movs	r7, #8
 80015b4:	2600      	movs	r6, #0
 80015b6:	4681      	mov	r9, r0
 80015b8:	469b      	mov	fp, r3
 80015ba:	e7c9      	b.n	8001550 <__aeabi_dmul+0x48>
 80015bc:	0032      	movs	r2, r6
 80015be:	4658      	mov	r0, fp
 80015c0:	9b01      	ldr	r3, [sp, #4]
 80015c2:	4661      	mov	r1, ip
 80015c4:	9100      	str	r1, [sp, #0]
 80015c6:	2802      	cmp	r0, #2
 80015c8:	d100      	bne.n	80015cc <__aeabi_dmul+0xc4>
 80015ca:	e075      	b.n	80016b8 <__aeabi_dmul+0x1b0>
 80015cc:	2803      	cmp	r0, #3
 80015ce:	d100      	bne.n	80015d2 <__aeabi_dmul+0xca>
 80015d0:	e1fe      	b.n	80019d0 <__aeabi_dmul+0x4c8>
 80015d2:	2801      	cmp	r0, #1
 80015d4:	d000      	beq.n	80015d8 <__aeabi_dmul+0xd0>
 80015d6:	e12c      	b.n	8001832 <__aeabi_dmul+0x32a>
 80015d8:	2300      	movs	r3, #0
 80015da:	2700      	movs	r7, #0
 80015dc:	2600      	movs	r6, #0
 80015de:	2500      	movs	r5, #0
 80015e0:	033f      	lsls	r7, r7, #12
 80015e2:	0d2a      	lsrs	r2, r5, #20
 80015e4:	0b3f      	lsrs	r7, r7, #12
 80015e6:	48b3      	ldr	r0, [pc, #716]	; (80018b4 <__aeabi_dmul+0x3ac>)
 80015e8:	0512      	lsls	r2, r2, #20
 80015ea:	433a      	orrs	r2, r7
 80015ec:	4002      	ands	r2, r0
 80015ee:	051b      	lsls	r3, r3, #20
 80015f0:	4313      	orrs	r3, r2
 80015f2:	9a00      	ldr	r2, [sp, #0]
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	07d1      	lsls	r1, r2, #31
 80015f8:	085b      	lsrs	r3, r3, #1
 80015fa:	430b      	orrs	r3, r1
 80015fc:	0030      	movs	r0, r6
 80015fe:	0019      	movs	r1, r3
 8001600:	b007      	add	sp, #28
 8001602:	bc3c      	pop	{r2, r3, r4, r5}
 8001604:	4690      	mov	r8, r2
 8001606:	4699      	mov	r9, r3
 8001608:	46a2      	mov	sl, r4
 800160a:	46ab      	mov	fp, r5
 800160c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800160e:	465b      	mov	r3, fp
 8001610:	433b      	orrs	r3, r7
 8001612:	9301      	str	r3, [sp, #4]
 8001614:	d100      	bne.n	8001618 <__aeabi_dmul+0x110>
 8001616:	e12f      	b.n	8001878 <__aeabi_dmul+0x370>
 8001618:	2f00      	cmp	r7, #0
 800161a:	d100      	bne.n	800161e <__aeabi_dmul+0x116>
 800161c:	e1a5      	b.n	800196a <__aeabi_dmul+0x462>
 800161e:	0038      	movs	r0, r7
 8001620:	f000 fa9a 	bl	8001b58 <__clzsi2>
 8001624:	0003      	movs	r3, r0
 8001626:	3b0b      	subs	r3, #11
 8001628:	2b1c      	cmp	r3, #28
 800162a:	dd00      	ble.n	800162e <__aeabi_dmul+0x126>
 800162c:	e196      	b.n	800195c <__aeabi_dmul+0x454>
 800162e:	221d      	movs	r2, #29
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	465a      	mov	r2, fp
 8001634:	0001      	movs	r1, r0
 8001636:	40da      	lsrs	r2, r3
 8001638:	465e      	mov	r6, fp
 800163a:	3908      	subs	r1, #8
 800163c:	408f      	lsls	r7, r1
 800163e:	0013      	movs	r3, r2
 8001640:	408e      	lsls	r6, r1
 8001642:	433b      	orrs	r3, r7
 8001644:	9301      	str	r3, [sp, #4]
 8001646:	4b9c      	ldr	r3, [pc, #624]	; (80018b8 <__aeabi_dmul+0x3b0>)
 8001648:	2700      	movs	r7, #0
 800164a:	1a1b      	subs	r3, r3, r0
 800164c:	4699      	mov	r9, r3
 800164e:	2300      	movs	r3, #0
 8001650:	469b      	mov	fp, r3
 8001652:	e77d      	b.n	8001550 <__aeabi_dmul+0x48>
 8001654:	4641      	mov	r1, r8
 8001656:	4653      	mov	r3, sl
 8001658:	430b      	orrs	r3, r1
 800165a:	4993      	ldr	r1, [pc, #588]	; (80018a8 <__aeabi_dmul+0x3a0>)
 800165c:	468c      	mov	ip, r1
 800165e:	44e1      	add	r9, ip
 8001660:	2b00      	cmp	r3, #0
 8001662:	d000      	beq.n	8001666 <__aeabi_dmul+0x15e>
 8001664:	e11a      	b.n	800189c <__aeabi_dmul+0x394>
 8001666:	2202      	movs	r2, #2
 8001668:	2002      	movs	r0, #2
 800166a:	4317      	orrs	r7, r2
 800166c:	2200      	movs	r2, #0
 800166e:	e78c      	b.n	800158a <__aeabi_dmul+0x82>
 8001670:	4313      	orrs	r3, r2
 8001672:	d100      	bne.n	8001676 <__aeabi_dmul+0x16e>
 8001674:	e10d      	b.n	8001892 <__aeabi_dmul+0x38a>
 8001676:	4643      	mov	r3, r8
 8001678:	2b00      	cmp	r3, #0
 800167a:	d100      	bne.n	800167e <__aeabi_dmul+0x176>
 800167c:	e181      	b.n	8001982 <__aeabi_dmul+0x47a>
 800167e:	4640      	mov	r0, r8
 8001680:	f000 fa6a 	bl	8001b58 <__clzsi2>
 8001684:	0002      	movs	r2, r0
 8001686:	3a0b      	subs	r2, #11
 8001688:	2a1c      	cmp	r2, #28
 800168a:	dd00      	ble.n	800168e <__aeabi_dmul+0x186>
 800168c:	e172      	b.n	8001974 <__aeabi_dmul+0x46c>
 800168e:	0001      	movs	r1, r0
 8001690:	4643      	mov	r3, r8
 8001692:	3908      	subs	r1, #8
 8001694:	408b      	lsls	r3, r1
 8001696:	4698      	mov	r8, r3
 8001698:	231d      	movs	r3, #29
 800169a:	1a9a      	subs	r2, r3, r2
 800169c:	4653      	mov	r3, sl
 800169e:	40d3      	lsrs	r3, r2
 80016a0:	001a      	movs	r2, r3
 80016a2:	4643      	mov	r3, r8
 80016a4:	4313      	orrs	r3, r2
 80016a6:	4652      	mov	r2, sl
 80016a8:	408a      	lsls	r2, r1
 80016aa:	4649      	mov	r1, r9
 80016ac:	1a08      	subs	r0, r1, r0
 80016ae:	4982      	ldr	r1, [pc, #520]	; (80018b8 <__aeabi_dmul+0x3b0>)
 80016b0:	4689      	mov	r9, r1
 80016b2:	4481      	add	r9, r0
 80016b4:	2000      	movs	r0, #0
 80016b6:	e768      	b.n	800158a <__aeabi_dmul+0x82>
 80016b8:	4b7b      	ldr	r3, [pc, #492]	; (80018a8 <__aeabi_dmul+0x3a0>)
 80016ba:	2700      	movs	r7, #0
 80016bc:	2600      	movs	r6, #0
 80016be:	e78e      	b.n	80015de <__aeabi_dmul+0xd6>
 80016c0:	0c14      	lsrs	r4, r2, #16
 80016c2:	0412      	lsls	r2, r2, #16
 80016c4:	0c12      	lsrs	r2, r2, #16
 80016c6:	0011      	movs	r1, r2
 80016c8:	0c37      	lsrs	r7, r6, #16
 80016ca:	0436      	lsls	r6, r6, #16
 80016cc:	0c35      	lsrs	r5, r6, #16
 80016ce:	4379      	muls	r1, r7
 80016d0:	0028      	movs	r0, r5
 80016d2:	468c      	mov	ip, r1
 80016d4:	002e      	movs	r6, r5
 80016d6:	4360      	muls	r0, r4
 80016d8:	4460      	add	r0, ip
 80016da:	4683      	mov	fp, r0
 80016dc:	4356      	muls	r6, r2
 80016de:	0021      	movs	r1, r4
 80016e0:	0c30      	lsrs	r0, r6, #16
 80016e2:	4680      	mov	r8, r0
 80016e4:	4658      	mov	r0, fp
 80016e6:	4379      	muls	r1, r7
 80016e8:	4440      	add	r0, r8
 80016ea:	9102      	str	r1, [sp, #8]
 80016ec:	4584      	cmp	ip, r0
 80016ee:	d906      	bls.n	80016fe <__aeabi_dmul+0x1f6>
 80016f0:	4688      	mov	r8, r1
 80016f2:	2180      	movs	r1, #128	; 0x80
 80016f4:	0249      	lsls	r1, r1, #9
 80016f6:	468c      	mov	ip, r1
 80016f8:	44e0      	add	r8, ip
 80016fa:	4641      	mov	r1, r8
 80016fc:	9102      	str	r1, [sp, #8]
 80016fe:	0436      	lsls	r6, r6, #16
 8001700:	0c01      	lsrs	r1, r0, #16
 8001702:	0c36      	lsrs	r6, r6, #16
 8001704:	0400      	lsls	r0, r0, #16
 8001706:	468b      	mov	fp, r1
 8001708:	1981      	adds	r1, r0, r6
 800170a:	0c1e      	lsrs	r6, r3, #16
 800170c:	041b      	lsls	r3, r3, #16
 800170e:	0c1b      	lsrs	r3, r3, #16
 8001710:	9103      	str	r1, [sp, #12]
 8001712:	0019      	movs	r1, r3
 8001714:	4379      	muls	r1, r7
 8001716:	468c      	mov	ip, r1
 8001718:	0028      	movs	r0, r5
 800171a:	4375      	muls	r5, r6
 800171c:	4465      	add	r5, ip
 800171e:	46a8      	mov	r8, r5
 8001720:	4358      	muls	r0, r3
 8001722:	0c05      	lsrs	r5, r0, #16
 8001724:	4445      	add	r5, r8
 8001726:	4377      	muls	r7, r6
 8001728:	42a9      	cmp	r1, r5
 800172a:	d903      	bls.n	8001734 <__aeabi_dmul+0x22c>
 800172c:	2180      	movs	r1, #128	; 0x80
 800172e:	0249      	lsls	r1, r1, #9
 8001730:	468c      	mov	ip, r1
 8001732:	4467      	add	r7, ip
 8001734:	0c29      	lsrs	r1, r5, #16
 8001736:	468c      	mov	ip, r1
 8001738:	0039      	movs	r1, r7
 800173a:	0400      	lsls	r0, r0, #16
 800173c:	0c00      	lsrs	r0, r0, #16
 800173e:	042d      	lsls	r5, r5, #16
 8001740:	182d      	adds	r5, r5, r0
 8001742:	4461      	add	r1, ip
 8001744:	44ab      	add	fp, r5
 8001746:	9105      	str	r1, [sp, #20]
 8001748:	4659      	mov	r1, fp
 800174a:	9104      	str	r1, [sp, #16]
 800174c:	9901      	ldr	r1, [sp, #4]
 800174e:	040f      	lsls	r7, r1, #16
 8001750:	0c3f      	lsrs	r7, r7, #16
 8001752:	0c08      	lsrs	r0, r1, #16
 8001754:	0039      	movs	r1, r7
 8001756:	4351      	muls	r1, r2
 8001758:	4342      	muls	r2, r0
 800175a:	4690      	mov	r8, r2
 800175c:	0002      	movs	r2, r0
 800175e:	468c      	mov	ip, r1
 8001760:	0c09      	lsrs	r1, r1, #16
 8001762:	468b      	mov	fp, r1
 8001764:	4362      	muls	r2, r4
 8001766:	437c      	muls	r4, r7
 8001768:	4444      	add	r4, r8
 800176a:	445c      	add	r4, fp
 800176c:	45a0      	cmp	r8, r4
 800176e:	d903      	bls.n	8001778 <__aeabi_dmul+0x270>
 8001770:	2180      	movs	r1, #128	; 0x80
 8001772:	0249      	lsls	r1, r1, #9
 8001774:	4688      	mov	r8, r1
 8001776:	4442      	add	r2, r8
 8001778:	0c21      	lsrs	r1, r4, #16
 800177a:	4688      	mov	r8, r1
 800177c:	4661      	mov	r1, ip
 800177e:	0409      	lsls	r1, r1, #16
 8001780:	0c09      	lsrs	r1, r1, #16
 8001782:	468c      	mov	ip, r1
 8001784:	0039      	movs	r1, r7
 8001786:	4359      	muls	r1, r3
 8001788:	4343      	muls	r3, r0
 800178a:	4370      	muls	r0, r6
 800178c:	437e      	muls	r6, r7
 800178e:	0c0f      	lsrs	r7, r1, #16
 8001790:	18f6      	adds	r6, r6, r3
 8001792:	0424      	lsls	r4, r4, #16
 8001794:	19be      	adds	r6, r7, r6
 8001796:	4464      	add	r4, ip
 8001798:	4442      	add	r2, r8
 800179a:	468c      	mov	ip, r1
 800179c:	42b3      	cmp	r3, r6
 800179e:	d903      	bls.n	80017a8 <__aeabi_dmul+0x2a0>
 80017a0:	2380      	movs	r3, #128	; 0x80
 80017a2:	025b      	lsls	r3, r3, #9
 80017a4:	4698      	mov	r8, r3
 80017a6:	4440      	add	r0, r8
 80017a8:	9b02      	ldr	r3, [sp, #8]
 80017aa:	4661      	mov	r1, ip
 80017ac:	4698      	mov	r8, r3
 80017ae:	9b04      	ldr	r3, [sp, #16]
 80017b0:	0437      	lsls	r7, r6, #16
 80017b2:	4443      	add	r3, r8
 80017b4:	469b      	mov	fp, r3
 80017b6:	45ab      	cmp	fp, r5
 80017b8:	41ad      	sbcs	r5, r5
 80017ba:	426b      	negs	r3, r5
 80017bc:	040d      	lsls	r5, r1, #16
 80017be:	9905      	ldr	r1, [sp, #20]
 80017c0:	0c2d      	lsrs	r5, r5, #16
 80017c2:	468c      	mov	ip, r1
 80017c4:	197f      	adds	r7, r7, r5
 80017c6:	4467      	add	r7, ip
 80017c8:	18fd      	adds	r5, r7, r3
 80017ca:	46a8      	mov	r8, r5
 80017cc:	465d      	mov	r5, fp
 80017ce:	192d      	adds	r5, r5, r4
 80017d0:	42a5      	cmp	r5, r4
 80017d2:	41a4      	sbcs	r4, r4
 80017d4:	4693      	mov	fp, r2
 80017d6:	4264      	negs	r4, r4
 80017d8:	46a4      	mov	ip, r4
 80017da:	44c3      	add	fp, r8
 80017dc:	44dc      	add	ip, fp
 80017de:	428f      	cmp	r7, r1
 80017e0:	41bf      	sbcs	r7, r7
 80017e2:	4598      	cmp	r8, r3
 80017e4:	419b      	sbcs	r3, r3
 80017e6:	4593      	cmp	fp, r2
 80017e8:	4192      	sbcs	r2, r2
 80017ea:	45a4      	cmp	ip, r4
 80017ec:	41a4      	sbcs	r4, r4
 80017ee:	425b      	negs	r3, r3
 80017f0:	427f      	negs	r7, r7
 80017f2:	431f      	orrs	r7, r3
 80017f4:	0c36      	lsrs	r6, r6, #16
 80017f6:	4252      	negs	r2, r2
 80017f8:	4264      	negs	r4, r4
 80017fa:	19bf      	adds	r7, r7, r6
 80017fc:	4322      	orrs	r2, r4
 80017fe:	18bf      	adds	r7, r7, r2
 8001800:	4662      	mov	r2, ip
 8001802:	1838      	adds	r0, r7, r0
 8001804:	0243      	lsls	r3, r0, #9
 8001806:	0dd2      	lsrs	r2, r2, #23
 8001808:	9903      	ldr	r1, [sp, #12]
 800180a:	4313      	orrs	r3, r2
 800180c:	026a      	lsls	r2, r5, #9
 800180e:	430a      	orrs	r2, r1
 8001810:	1e50      	subs	r0, r2, #1
 8001812:	4182      	sbcs	r2, r0
 8001814:	4661      	mov	r1, ip
 8001816:	0ded      	lsrs	r5, r5, #23
 8001818:	432a      	orrs	r2, r5
 800181a:	024e      	lsls	r6, r1, #9
 800181c:	4332      	orrs	r2, r6
 800181e:	01d9      	lsls	r1, r3, #7
 8001820:	d400      	bmi.n	8001824 <__aeabi_dmul+0x31c>
 8001822:	e0b3      	b.n	800198c <__aeabi_dmul+0x484>
 8001824:	2601      	movs	r6, #1
 8001826:	0850      	lsrs	r0, r2, #1
 8001828:	4032      	ands	r2, r6
 800182a:	4302      	orrs	r2, r0
 800182c:	07de      	lsls	r6, r3, #31
 800182e:	4332      	orrs	r2, r6
 8001830:	085b      	lsrs	r3, r3, #1
 8001832:	4c22      	ldr	r4, [pc, #136]	; (80018bc <__aeabi_dmul+0x3b4>)
 8001834:	4454      	add	r4, sl
 8001836:	2c00      	cmp	r4, #0
 8001838:	dd62      	ble.n	8001900 <__aeabi_dmul+0x3f8>
 800183a:	0751      	lsls	r1, r2, #29
 800183c:	d009      	beq.n	8001852 <__aeabi_dmul+0x34a>
 800183e:	200f      	movs	r0, #15
 8001840:	4010      	ands	r0, r2
 8001842:	2804      	cmp	r0, #4
 8001844:	d005      	beq.n	8001852 <__aeabi_dmul+0x34a>
 8001846:	1d10      	adds	r0, r2, #4
 8001848:	4290      	cmp	r0, r2
 800184a:	4192      	sbcs	r2, r2
 800184c:	4252      	negs	r2, r2
 800184e:	189b      	adds	r3, r3, r2
 8001850:	0002      	movs	r2, r0
 8001852:	01d9      	lsls	r1, r3, #7
 8001854:	d504      	bpl.n	8001860 <__aeabi_dmul+0x358>
 8001856:	2480      	movs	r4, #128	; 0x80
 8001858:	4819      	ldr	r0, [pc, #100]	; (80018c0 <__aeabi_dmul+0x3b8>)
 800185a:	00e4      	lsls	r4, r4, #3
 800185c:	4003      	ands	r3, r0
 800185e:	4454      	add	r4, sl
 8001860:	4818      	ldr	r0, [pc, #96]	; (80018c4 <__aeabi_dmul+0x3bc>)
 8001862:	4284      	cmp	r4, r0
 8001864:	dd00      	ble.n	8001868 <__aeabi_dmul+0x360>
 8001866:	e727      	b.n	80016b8 <__aeabi_dmul+0x1b0>
 8001868:	075e      	lsls	r6, r3, #29
 800186a:	025b      	lsls	r3, r3, #9
 800186c:	08d2      	lsrs	r2, r2, #3
 800186e:	0b1f      	lsrs	r7, r3, #12
 8001870:	0563      	lsls	r3, r4, #21
 8001872:	4316      	orrs	r6, r2
 8001874:	0d5b      	lsrs	r3, r3, #21
 8001876:	e6b2      	b.n	80015de <__aeabi_dmul+0xd6>
 8001878:	2300      	movs	r3, #0
 800187a:	4699      	mov	r9, r3
 800187c:	3301      	adds	r3, #1
 800187e:	2704      	movs	r7, #4
 8001880:	2600      	movs	r6, #0
 8001882:	469b      	mov	fp, r3
 8001884:	e664      	b.n	8001550 <__aeabi_dmul+0x48>
 8001886:	2303      	movs	r3, #3
 8001888:	9701      	str	r7, [sp, #4]
 800188a:	4681      	mov	r9, r0
 800188c:	270c      	movs	r7, #12
 800188e:	469b      	mov	fp, r3
 8001890:	e65e      	b.n	8001550 <__aeabi_dmul+0x48>
 8001892:	2201      	movs	r2, #1
 8001894:	2001      	movs	r0, #1
 8001896:	4317      	orrs	r7, r2
 8001898:	2200      	movs	r2, #0
 800189a:	e676      	b.n	800158a <__aeabi_dmul+0x82>
 800189c:	2303      	movs	r3, #3
 800189e:	2003      	movs	r0, #3
 80018a0:	431f      	orrs	r7, r3
 80018a2:	4643      	mov	r3, r8
 80018a4:	e671      	b.n	800158a <__aeabi_dmul+0x82>
 80018a6:	46c0      	nop			; (mov r8, r8)
 80018a8:	000007ff 	.word	0x000007ff
 80018ac:	fffffc01 	.word	0xfffffc01
 80018b0:	0800be68 	.word	0x0800be68
 80018b4:	800fffff 	.word	0x800fffff
 80018b8:	fffffc0d 	.word	0xfffffc0d
 80018bc:	000003ff 	.word	0x000003ff
 80018c0:	feffffff 	.word	0xfeffffff
 80018c4:	000007fe 	.word	0x000007fe
 80018c8:	2300      	movs	r3, #0
 80018ca:	2780      	movs	r7, #128	; 0x80
 80018cc:	9300      	str	r3, [sp, #0]
 80018ce:	033f      	lsls	r7, r7, #12
 80018d0:	2600      	movs	r6, #0
 80018d2:	4b43      	ldr	r3, [pc, #268]	; (80019e0 <__aeabi_dmul+0x4d8>)
 80018d4:	e683      	b.n	80015de <__aeabi_dmul+0xd6>
 80018d6:	9b01      	ldr	r3, [sp, #4]
 80018d8:	0032      	movs	r2, r6
 80018da:	46a4      	mov	ip, r4
 80018dc:	4658      	mov	r0, fp
 80018de:	e670      	b.n	80015c2 <__aeabi_dmul+0xba>
 80018e0:	46ac      	mov	ip, r5
 80018e2:	e66e      	b.n	80015c2 <__aeabi_dmul+0xba>
 80018e4:	2780      	movs	r7, #128	; 0x80
 80018e6:	9901      	ldr	r1, [sp, #4]
 80018e8:	033f      	lsls	r7, r7, #12
 80018ea:	4239      	tst	r1, r7
 80018ec:	d02d      	beq.n	800194a <__aeabi_dmul+0x442>
 80018ee:	423b      	tst	r3, r7
 80018f0:	d12b      	bne.n	800194a <__aeabi_dmul+0x442>
 80018f2:	431f      	orrs	r7, r3
 80018f4:	033f      	lsls	r7, r7, #12
 80018f6:	0b3f      	lsrs	r7, r7, #12
 80018f8:	9500      	str	r5, [sp, #0]
 80018fa:	0016      	movs	r6, r2
 80018fc:	4b38      	ldr	r3, [pc, #224]	; (80019e0 <__aeabi_dmul+0x4d8>)
 80018fe:	e66e      	b.n	80015de <__aeabi_dmul+0xd6>
 8001900:	2501      	movs	r5, #1
 8001902:	1b2d      	subs	r5, r5, r4
 8001904:	2d38      	cmp	r5, #56	; 0x38
 8001906:	dd00      	ble.n	800190a <__aeabi_dmul+0x402>
 8001908:	e666      	b.n	80015d8 <__aeabi_dmul+0xd0>
 800190a:	2d1f      	cmp	r5, #31
 800190c:	dc40      	bgt.n	8001990 <__aeabi_dmul+0x488>
 800190e:	4835      	ldr	r0, [pc, #212]	; (80019e4 <__aeabi_dmul+0x4dc>)
 8001910:	001c      	movs	r4, r3
 8001912:	4450      	add	r0, sl
 8001914:	0016      	movs	r6, r2
 8001916:	4082      	lsls	r2, r0
 8001918:	4084      	lsls	r4, r0
 800191a:	40ee      	lsrs	r6, r5
 800191c:	1e50      	subs	r0, r2, #1
 800191e:	4182      	sbcs	r2, r0
 8001920:	4334      	orrs	r4, r6
 8001922:	4314      	orrs	r4, r2
 8001924:	40eb      	lsrs	r3, r5
 8001926:	0762      	lsls	r2, r4, #29
 8001928:	d009      	beq.n	800193e <__aeabi_dmul+0x436>
 800192a:	220f      	movs	r2, #15
 800192c:	4022      	ands	r2, r4
 800192e:	2a04      	cmp	r2, #4
 8001930:	d005      	beq.n	800193e <__aeabi_dmul+0x436>
 8001932:	0022      	movs	r2, r4
 8001934:	1d14      	adds	r4, r2, #4
 8001936:	4294      	cmp	r4, r2
 8001938:	4180      	sbcs	r0, r0
 800193a:	4240      	negs	r0, r0
 800193c:	181b      	adds	r3, r3, r0
 800193e:	021a      	lsls	r2, r3, #8
 8001940:	d53e      	bpl.n	80019c0 <__aeabi_dmul+0x4b8>
 8001942:	2301      	movs	r3, #1
 8001944:	2700      	movs	r7, #0
 8001946:	2600      	movs	r6, #0
 8001948:	e649      	b.n	80015de <__aeabi_dmul+0xd6>
 800194a:	2780      	movs	r7, #128	; 0x80
 800194c:	9b01      	ldr	r3, [sp, #4]
 800194e:	033f      	lsls	r7, r7, #12
 8001950:	431f      	orrs	r7, r3
 8001952:	033f      	lsls	r7, r7, #12
 8001954:	0b3f      	lsrs	r7, r7, #12
 8001956:	9400      	str	r4, [sp, #0]
 8001958:	4b21      	ldr	r3, [pc, #132]	; (80019e0 <__aeabi_dmul+0x4d8>)
 800195a:	e640      	b.n	80015de <__aeabi_dmul+0xd6>
 800195c:	0003      	movs	r3, r0
 800195e:	465a      	mov	r2, fp
 8001960:	3b28      	subs	r3, #40	; 0x28
 8001962:	409a      	lsls	r2, r3
 8001964:	2600      	movs	r6, #0
 8001966:	9201      	str	r2, [sp, #4]
 8001968:	e66d      	b.n	8001646 <__aeabi_dmul+0x13e>
 800196a:	4658      	mov	r0, fp
 800196c:	f000 f8f4 	bl	8001b58 <__clzsi2>
 8001970:	3020      	adds	r0, #32
 8001972:	e657      	b.n	8001624 <__aeabi_dmul+0x11c>
 8001974:	0003      	movs	r3, r0
 8001976:	4652      	mov	r2, sl
 8001978:	3b28      	subs	r3, #40	; 0x28
 800197a:	409a      	lsls	r2, r3
 800197c:	0013      	movs	r3, r2
 800197e:	2200      	movs	r2, #0
 8001980:	e693      	b.n	80016aa <__aeabi_dmul+0x1a2>
 8001982:	4650      	mov	r0, sl
 8001984:	f000 f8e8 	bl	8001b58 <__clzsi2>
 8001988:	3020      	adds	r0, #32
 800198a:	e67b      	b.n	8001684 <__aeabi_dmul+0x17c>
 800198c:	46ca      	mov	sl, r9
 800198e:	e750      	b.n	8001832 <__aeabi_dmul+0x32a>
 8001990:	201f      	movs	r0, #31
 8001992:	001e      	movs	r6, r3
 8001994:	4240      	negs	r0, r0
 8001996:	1b04      	subs	r4, r0, r4
 8001998:	40e6      	lsrs	r6, r4
 800199a:	2d20      	cmp	r5, #32
 800199c:	d003      	beq.n	80019a6 <__aeabi_dmul+0x49e>
 800199e:	4c12      	ldr	r4, [pc, #72]	; (80019e8 <__aeabi_dmul+0x4e0>)
 80019a0:	4454      	add	r4, sl
 80019a2:	40a3      	lsls	r3, r4
 80019a4:	431a      	orrs	r2, r3
 80019a6:	1e50      	subs	r0, r2, #1
 80019a8:	4182      	sbcs	r2, r0
 80019aa:	4332      	orrs	r2, r6
 80019ac:	2607      	movs	r6, #7
 80019ae:	2700      	movs	r7, #0
 80019b0:	4016      	ands	r6, r2
 80019b2:	d009      	beq.n	80019c8 <__aeabi_dmul+0x4c0>
 80019b4:	200f      	movs	r0, #15
 80019b6:	2300      	movs	r3, #0
 80019b8:	4010      	ands	r0, r2
 80019ba:	0014      	movs	r4, r2
 80019bc:	2804      	cmp	r0, #4
 80019be:	d1b9      	bne.n	8001934 <__aeabi_dmul+0x42c>
 80019c0:	0022      	movs	r2, r4
 80019c2:	075e      	lsls	r6, r3, #29
 80019c4:	025b      	lsls	r3, r3, #9
 80019c6:	0b1f      	lsrs	r7, r3, #12
 80019c8:	08d2      	lsrs	r2, r2, #3
 80019ca:	4316      	orrs	r6, r2
 80019cc:	2300      	movs	r3, #0
 80019ce:	e606      	b.n	80015de <__aeabi_dmul+0xd6>
 80019d0:	2780      	movs	r7, #128	; 0x80
 80019d2:	033f      	lsls	r7, r7, #12
 80019d4:	431f      	orrs	r7, r3
 80019d6:	033f      	lsls	r7, r7, #12
 80019d8:	0b3f      	lsrs	r7, r7, #12
 80019da:	0016      	movs	r6, r2
 80019dc:	4b00      	ldr	r3, [pc, #0]	; (80019e0 <__aeabi_dmul+0x4d8>)
 80019de:	e5fe      	b.n	80015de <__aeabi_dmul+0xd6>
 80019e0:	000007ff 	.word	0x000007ff
 80019e4:	0000041e 	.word	0x0000041e
 80019e8:	0000043e 	.word	0x0000043e

080019ec <__aeabi_ui2d>:
 80019ec:	b510      	push	{r4, lr}
 80019ee:	1e04      	subs	r4, r0, #0
 80019f0:	d025      	beq.n	8001a3e <__aeabi_ui2d+0x52>
 80019f2:	f000 f8b1 	bl	8001b58 <__clzsi2>
 80019f6:	4b14      	ldr	r3, [pc, #80]	; (8001a48 <__aeabi_ui2d+0x5c>)
 80019f8:	1a1b      	subs	r3, r3, r0
 80019fa:	055b      	lsls	r3, r3, #21
 80019fc:	0d5b      	lsrs	r3, r3, #21
 80019fe:	280a      	cmp	r0, #10
 8001a00:	dd12      	ble.n	8001a28 <__aeabi_ui2d+0x3c>
 8001a02:	380b      	subs	r0, #11
 8001a04:	4084      	lsls	r4, r0
 8001a06:	2200      	movs	r2, #0
 8001a08:	0324      	lsls	r4, r4, #12
 8001a0a:	0b24      	lsrs	r4, r4, #12
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	0010      	movs	r0, r2
 8001a10:	0324      	lsls	r4, r4, #12
 8001a12:	0d0a      	lsrs	r2, r1, #20
 8001a14:	0b24      	lsrs	r4, r4, #12
 8001a16:	0512      	lsls	r2, r2, #20
 8001a18:	4322      	orrs	r2, r4
 8001a1a:	4c0c      	ldr	r4, [pc, #48]	; (8001a4c <__aeabi_ui2d+0x60>)
 8001a1c:	051b      	lsls	r3, r3, #20
 8001a1e:	4022      	ands	r2, r4
 8001a20:	4313      	orrs	r3, r2
 8001a22:	005b      	lsls	r3, r3, #1
 8001a24:	0859      	lsrs	r1, r3, #1
 8001a26:	bd10      	pop	{r4, pc}
 8001a28:	0002      	movs	r2, r0
 8001a2a:	0021      	movs	r1, r4
 8001a2c:	3215      	adds	r2, #21
 8001a2e:	4091      	lsls	r1, r2
 8001a30:	000a      	movs	r2, r1
 8001a32:	210b      	movs	r1, #11
 8001a34:	1a08      	subs	r0, r1, r0
 8001a36:	40c4      	lsrs	r4, r0
 8001a38:	0324      	lsls	r4, r4, #12
 8001a3a:	0b24      	lsrs	r4, r4, #12
 8001a3c:	e7e6      	b.n	8001a0c <__aeabi_ui2d+0x20>
 8001a3e:	2300      	movs	r3, #0
 8001a40:	2400      	movs	r4, #0
 8001a42:	2200      	movs	r2, #0
 8001a44:	e7e2      	b.n	8001a0c <__aeabi_ui2d+0x20>
 8001a46:	46c0      	nop			; (mov r8, r8)
 8001a48:	0000041e 	.word	0x0000041e
 8001a4c:	800fffff 	.word	0x800fffff

08001a50 <__aeabi_d2f>:
 8001a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a52:	004c      	lsls	r4, r1, #1
 8001a54:	0d64      	lsrs	r4, r4, #21
 8001a56:	030b      	lsls	r3, r1, #12
 8001a58:	1c62      	adds	r2, r4, #1
 8001a5a:	0a5b      	lsrs	r3, r3, #9
 8001a5c:	0f46      	lsrs	r6, r0, #29
 8001a5e:	0552      	lsls	r2, r2, #21
 8001a60:	0fc9      	lsrs	r1, r1, #31
 8001a62:	431e      	orrs	r6, r3
 8001a64:	00c5      	lsls	r5, r0, #3
 8001a66:	0d52      	lsrs	r2, r2, #21
 8001a68:	2a01      	cmp	r2, #1
 8001a6a:	dd29      	ble.n	8001ac0 <__aeabi_d2f+0x70>
 8001a6c:	4b37      	ldr	r3, [pc, #220]	; (8001b4c <__aeabi_d2f+0xfc>)
 8001a6e:	18e7      	adds	r7, r4, r3
 8001a70:	2ffe      	cmp	r7, #254	; 0xfe
 8001a72:	dc1c      	bgt.n	8001aae <__aeabi_d2f+0x5e>
 8001a74:	2f00      	cmp	r7, #0
 8001a76:	dd3b      	ble.n	8001af0 <__aeabi_d2f+0xa0>
 8001a78:	0180      	lsls	r0, r0, #6
 8001a7a:	1e43      	subs	r3, r0, #1
 8001a7c:	4198      	sbcs	r0, r3
 8001a7e:	2207      	movs	r2, #7
 8001a80:	00f3      	lsls	r3, r6, #3
 8001a82:	0f6d      	lsrs	r5, r5, #29
 8001a84:	4303      	orrs	r3, r0
 8001a86:	432b      	orrs	r3, r5
 8001a88:	401a      	ands	r2, r3
 8001a8a:	2a00      	cmp	r2, #0
 8001a8c:	d004      	beq.n	8001a98 <__aeabi_d2f+0x48>
 8001a8e:	220f      	movs	r2, #15
 8001a90:	401a      	ands	r2, r3
 8001a92:	2a04      	cmp	r2, #4
 8001a94:	d000      	beq.n	8001a98 <__aeabi_d2f+0x48>
 8001a96:	3304      	adds	r3, #4
 8001a98:	2280      	movs	r2, #128	; 0x80
 8001a9a:	04d2      	lsls	r2, r2, #19
 8001a9c:	401a      	ands	r2, r3
 8001a9e:	d024      	beq.n	8001aea <__aeabi_d2f+0x9a>
 8001aa0:	3701      	adds	r7, #1
 8001aa2:	b2fa      	uxtb	r2, r7
 8001aa4:	2fff      	cmp	r7, #255	; 0xff
 8001aa6:	d002      	beq.n	8001aae <__aeabi_d2f+0x5e>
 8001aa8:	019b      	lsls	r3, r3, #6
 8001aaa:	0a58      	lsrs	r0, r3, #9
 8001aac:	e001      	b.n	8001ab2 <__aeabi_d2f+0x62>
 8001aae:	22ff      	movs	r2, #255	; 0xff
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	0240      	lsls	r0, r0, #9
 8001ab4:	05d2      	lsls	r2, r2, #23
 8001ab6:	0a40      	lsrs	r0, r0, #9
 8001ab8:	07c9      	lsls	r1, r1, #31
 8001aba:	4310      	orrs	r0, r2
 8001abc:	4308      	orrs	r0, r1
 8001abe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ac0:	4335      	orrs	r5, r6
 8001ac2:	2c00      	cmp	r4, #0
 8001ac4:	d104      	bne.n	8001ad0 <__aeabi_d2f+0x80>
 8001ac6:	2d00      	cmp	r5, #0
 8001ac8:	d10a      	bne.n	8001ae0 <__aeabi_d2f+0x90>
 8001aca:	2200      	movs	r2, #0
 8001acc:	2000      	movs	r0, #0
 8001ace:	e7f0      	b.n	8001ab2 <__aeabi_d2f+0x62>
 8001ad0:	2d00      	cmp	r5, #0
 8001ad2:	d0ec      	beq.n	8001aae <__aeabi_d2f+0x5e>
 8001ad4:	2080      	movs	r0, #128	; 0x80
 8001ad6:	03c0      	lsls	r0, r0, #15
 8001ad8:	4330      	orrs	r0, r6
 8001ada:	22ff      	movs	r2, #255	; 0xff
 8001adc:	e7e9      	b.n	8001ab2 <__aeabi_d2f+0x62>
 8001ade:	2400      	movs	r4, #0
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	025b      	lsls	r3, r3, #9
 8001ae4:	0a58      	lsrs	r0, r3, #9
 8001ae6:	b2e2      	uxtb	r2, r4
 8001ae8:	e7e3      	b.n	8001ab2 <__aeabi_d2f+0x62>
 8001aea:	08db      	lsrs	r3, r3, #3
 8001aec:	003c      	movs	r4, r7
 8001aee:	e7f8      	b.n	8001ae2 <__aeabi_d2f+0x92>
 8001af0:	003b      	movs	r3, r7
 8001af2:	3317      	adds	r3, #23
 8001af4:	dbf3      	blt.n	8001ade <__aeabi_d2f+0x8e>
 8001af6:	2380      	movs	r3, #128	; 0x80
 8001af8:	041b      	lsls	r3, r3, #16
 8001afa:	4333      	orrs	r3, r6
 8001afc:	261e      	movs	r6, #30
 8001afe:	1bf6      	subs	r6, r6, r7
 8001b00:	2e1f      	cmp	r6, #31
 8001b02:	dd14      	ble.n	8001b2e <__aeabi_d2f+0xde>
 8001b04:	2202      	movs	r2, #2
 8001b06:	4252      	negs	r2, r2
 8001b08:	1bd7      	subs	r7, r2, r7
 8001b0a:	001a      	movs	r2, r3
 8001b0c:	40fa      	lsrs	r2, r7
 8001b0e:	0017      	movs	r7, r2
 8001b10:	2e20      	cmp	r6, #32
 8001b12:	d004      	beq.n	8001b1e <__aeabi_d2f+0xce>
 8001b14:	4a0e      	ldr	r2, [pc, #56]	; (8001b50 <__aeabi_d2f+0x100>)
 8001b16:	4694      	mov	ip, r2
 8001b18:	4464      	add	r4, ip
 8001b1a:	40a3      	lsls	r3, r4
 8001b1c:	431d      	orrs	r5, r3
 8001b1e:	002b      	movs	r3, r5
 8001b20:	1e5d      	subs	r5, r3, #1
 8001b22:	41ab      	sbcs	r3, r5
 8001b24:	2207      	movs	r2, #7
 8001b26:	433b      	orrs	r3, r7
 8001b28:	401a      	ands	r2, r3
 8001b2a:	2700      	movs	r7, #0
 8001b2c:	e7ad      	b.n	8001a8a <__aeabi_d2f+0x3a>
 8001b2e:	4a09      	ldr	r2, [pc, #36]	; (8001b54 <__aeabi_d2f+0x104>)
 8001b30:	0028      	movs	r0, r5
 8001b32:	18a2      	adds	r2, r4, r2
 8001b34:	4095      	lsls	r5, r2
 8001b36:	4093      	lsls	r3, r2
 8001b38:	1e6c      	subs	r4, r5, #1
 8001b3a:	41a5      	sbcs	r5, r4
 8001b3c:	40f0      	lsrs	r0, r6
 8001b3e:	2207      	movs	r2, #7
 8001b40:	432b      	orrs	r3, r5
 8001b42:	4303      	orrs	r3, r0
 8001b44:	401a      	ands	r2, r3
 8001b46:	2700      	movs	r7, #0
 8001b48:	e79f      	b.n	8001a8a <__aeabi_d2f+0x3a>
 8001b4a:	46c0      	nop			; (mov r8, r8)
 8001b4c:	fffffc80 	.word	0xfffffc80
 8001b50:	fffffca2 	.word	0xfffffca2
 8001b54:	fffffc82 	.word	0xfffffc82

08001b58 <__clzsi2>:
 8001b58:	211c      	movs	r1, #28
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	041b      	lsls	r3, r3, #16
 8001b5e:	4298      	cmp	r0, r3
 8001b60:	d301      	bcc.n	8001b66 <__clzsi2+0xe>
 8001b62:	0c00      	lsrs	r0, r0, #16
 8001b64:	3910      	subs	r1, #16
 8001b66:	0a1b      	lsrs	r3, r3, #8
 8001b68:	4298      	cmp	r0, r3
 8001b6a:	d301      	bcc.n	8001b70 <__clzsi2+0x18>
 8001b6c:	0a00      	lsrs	r0, r0, #8
 8001b6e:	3908      	subs	r1, #8
 8001b70:	091b      	lsrs	r3, r3, #4
 8001b72:	4298      	cmp	r0, r3
 8001b74:	d301      	bcc.n	8001b7a <__clzsi2+0x22>
 8001b76:	0900      	lsrs	r0, r0, #4
 8001b78:	3904      	subs	r1, #4
 8001b7a:	a202      	add	r2, pc, #8	; (adr r2, 8001b84 <__clzsi2+0x2c>)
 8001b7c:	5c10      	ldrb	r0, [r2, r0]
 8001b7e:	1840      	adds	r0, r0, r1
 8001b80:	4770      	bx	lr
 8001b82:	46c0      	nop			; (mov r8, r8)
 8001b84:	02020304 	.word	0x02020304
 8001b88:	01010101 	.word	0x01010101
	...

08001b94 <SPI_DC_LOW>:
static uint16_t bg;				// background color

// ---- lower level functions ----
void SPI_CS_LOW() {HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);}
void SPI_CS_HIGH() {HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);}
void SPI_DC_LOW() {HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);}
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	2380      	movs	r3, #128	; 0x80
 8001b9a:	01db      	lsls	r3, r3, #7
 8001b9c:	4803      	ldr	r0, [pc, #12]	; (8001bac <SPI_DC_LOW+0x18>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	0019      	movs	r1, r3
 8001ba2:	f006 f81d 	bl	8007be0 <HAL_GPIO_WritePin>
 8001ba6:	46c0      	nop			; (mov r8, r8)
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	50000400 	.word	0x50000400

08001bb0 <SPI_DC_HIGH>:
void SPI_DC_HIGH() {HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);}
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	2380      	movs	r3, #128	; 0x80
 8001bb6:	01db      	lsls	r3, r3, #7
 8001bb8:	4803      	ldr	r0, [pc, #12]	; (8001bc8 <SPI_DC_HIGH+0x18>)
 8001bba:	2201      	movs	r2, #1
 8001bbc:	0019      	movs	r1, r3
 8001bbe:	f006 f80f 	bl	8007be0 <HAL_GPIO_WritePin>
 8001bc2:	46c0      	nop			; (mov r8, r8)
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	50000400 	.word	0x50000400

08001bcc <sendCommand>:

void sendCommand(uint8_t cmd, uint8_t *args, uint16_t numArgs, SPI_HandleTypeDef *hspi) {
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	60b9      	str	r1, [r7, #8]
 8001bd4:	0011      	movs	r1, r2
 8001bd6:	607b      	str	r3, [r7, #4]
 8001bd8:	230f      	movs	r3, #15
 8001bda:	18fb      	adds	r3, r7, r3
 8001bdc:	1c02      	adds	r2, r0, #0
 8001bde:	701a      	strb	r2, [r3, #0]
 8001be0:	230c      	movs	r3, #12
 8001be2:	18fb      	adds	r3, r7, r3
 8001be4:	1c0a      	adds	r2, r1, #0
 8001be6:	801a      	strh	r2, [r3, #0]
	while (HAL_SPI_GetState(hspi) == HAL_SPI_STATE_BUSY_TX);		// block next transfer request while DMA transfer is ongoing
 8001be8:	46c0      	nop			; (mov r8, r8)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	0018      	movs	r0, r3
 8001bee:	f008 fa09 	bl	800a004 <HAL_SPI_GetState>
 8001bf2:	0003      	movs	r3, r0
 8001bf4:	2b03      	cmp	r3, #3
 8001bf6:	d0f8      	beq.n	8001bea <sendCommand+0x1e>
//	SPI_CS_LOW();	// chip select

	SPI_DC_LOW();	// command mode
 8001bf8:	f7ff ffcc 	bl	8001b94 <SPI_DC_LOW>
	HAL_SPI_Transmit(hspi, &cmd, 1, 1000);	// not using DMA bc it's only 1 byte
 8001bfc:	23fa      	movs	r3, #250	; 0xfa
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	220f      	movs	r2, #15
 8001c02:	18b9      	adds	r1, r7, r2
 8001c04:	6878      	ldr	r0, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f007 ff1a 	bl	8009a40 <HAL_SPI_Transmit>

	SPI_DC_HIGH();	// data mode
 8001c0c:	f7ff ffd0 	bl	8001bb0 <SPI_DC_HIGH>
	if (numArgs) {
 8001c10:	230c      	movs	r3, #12
 8001c12:	18fb      	adds	r3, r7, r3
 8001c14:	881b      	ldrh	r3, [r3, #0]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d007      	beq.n	8001c2a <sendCommand+0x5e>
		HAL_SPI_Transmit_IT(hspi, args, numArgs);
 8001c1a:	230c      	movs	r3, #12
 8001c1c:	18fb      	adds	r3, r7, r3
 8001c1e:	881a      	ldrh	r2, [r3, #0]
 8001c20:	68b9      	ldr	r1, [r7, #8]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	0018      	movs	r0, r3
 8001c26:	f008 f859 	bl	8009cdc <HAL_SPI_Transmit_IT>
	}
}
 8001c2a:	46c0      	nop			; (mov r8, r8)
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	b004      	add	sp, #16
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <HAL_SPI_TxCpltCallback>:

// using only for sending data, but not commands
// dont send request when transfer is ongoing
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b082      	sub	sp, #8
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
//	if (HAL_GPIO_ReadPin(CS_PORT, CS_PIN) == GPIO_PIN_RESET) SPI_CS_HIGH();	// chip select disable
}
 8001c3a:	46c0      	nop			; (mov r8, r8)
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	b002      	add	sp, #8
 8001c40:	bd80      	pop	{r7, pc}

08001c42 <displayInit>:

// array parser heavily based on Adafruit library code
void displayInit(uint8_t *args, SPI_HandleTypeDef *hspi) {
 8001c42:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c44:	b085      	sub	sp, #20
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	6078      	str	r0, [r7, #4]
 8001c4a:	6039      	str	r1, [r7, #0]
	uint8_t  numCommands, cmd, numArgs;
	uint16_t ms;
	uint8_t index = 0;
 8001c4c:	220b      	movs	r2, #11
 8001c4e:	0011      	movs	r1, r2
 8001c50:	18bb      	adds	r3, r7, r2
 8001c52:	2200      	movs	r2, #0
 8001c54:	701a      	strb	r2, [r3, #0]
	uint8_t data;

	numCommands = args[index++];			// Number of commands to follow
 8001c56:	000a      	movs	r2, r1
 8001c58:	18bb      	adds	r3, r7, r2
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	18ba      	adds	r2, r7, r2
 8001c5e:	1c59      	adds	r1, r3, #1
 8001c60:	7011      	strb	r1, [r2, #0]
 8001c62:	001a      	movs	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	189a      	adds	r2, r3, r2
 8001c68:	230f      	movs	r3, #15
 8001c6a:	18fb      	adds	r3, r7, r3
 8001c6c:	7812      	ldrb	r2, [r2, #0]
 8001c6e:	701a      	strb	r2, [r3, #0]
	while(numCommands--) {					// For each command...
 8001c70:	e05e      	b.n	8001d30 <displayInit+0xee>
		cmd = args[index++];				// Read command
 8001c72:	200b      	movs	r0, #11
 8001c74:	183b      	adds	r3, r7, r0
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	183a      	adds	r2, r7, r0
 8001c7a:	1c59      	adds	r1, r3, #1
 8001c7c:	7011      	strb	r1, [r2, #0]
 8001c7e:	001a      	movs	r2, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	189a      	adds	r2, r3, r2
 8001c84:	230a      	movs	r3, #10
 8001c86:	18fb      	adds	r3, r7, r3
 8001c88:	7812      	ldrb	r2, [r2, #0]
 8001c8a:	701a      	strb	r2, [r3, #0]
		numArgs  = args[index++];			// Number of args to follow
 8001c8c:	183b      	adds	r3, r7, r0
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	183a      	adds	r2, r7, r0
 8001c92:	1c59      	adds	r1, r3, #1
 8001c94:	7011      	strb	r1, [r2, #0]
 8001c96:	001a      	movs	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	189a      	adds	r2, r3, r2
 8001c9c:	2609      	movs	r6, #9
 8001c9e:	19bb      	adds	r3, r7, r6
 8001ca0:	7812      	ldrb	r2, [r2, #0]
 8001ca2:	701a      	strb	r2, [r3, #0]
		ms       = numArgs & ST_CMD_DELAY;	// If hibit set, delay follows args
 8001ca4:	19bb      	adds	r3, r7, r6
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	210c      	movs	r1, #12
 8001cac:	187b      	adds	r3, r7, r1
 8001cae:	2180      	movs	r1, #128	; 0x80
 8001cb0:	400a      	ands	r2, r1
 8001cb2:	801a      	strh	r2, [r3, #0]
		numArgs &= ~ST_CMD_DELAY;			// Mask out delay bit
 8001cb4:	19bb      	adds	r3, r7, r6
 8001cb6:	19ba      	adds	r2, r7, r6
 8001cb8:	7812      	ldrb	r2, [r2, #0]
 8001cba:	217f      	movs	r1, #127	; 0x7f
 8001cbc:	400a      	ands	r2, r1
 8001cbe:	701a      	strb	r2, [r3, #0]
		sendCommand(cmd, &args[index], numArgs, hspi);
 8001cc0:	0005      	movs	r5, r0
 8001cc2:	183b      	adds	r3, r7, r0
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	18d1      	adds	r1, r2, r3
 8001cca:	19bb      	adds	r3, r7, r6
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	683c      	ldr	r4, [r7, #0]
 8001cd2:	230a      	movs	r3, #10
 8001cd4:	18fb      	adds	r3, r7, r3
 8001cd6:	7818      	ldrb	r0, [r3, #0]
 8001cd8:	0023      	movs	r3, r4
 8001cda:	f7ff ff77 	bl	8001bcc <sendCommand>
		index += numArgs;
 8001cde:	0028      	movs	r0, r5
 8001ce0:	183b      	adds	r3, r7, r0
 8001ce2:	1839      	adds	r1, r7, r0
 8001ce4:	19ba      	adds	r2, r7, r6
 8001ce6:	7809      	ldrb	r1, [r1, #0]
 8001ce8:	7812      	ldrb	r2, [r2, #0]
 8001cea:	188a      	adds	r2, r1, r2
 8001cec:	701a      	strb	r2, [r3, #0]

		if(ms) {
 8001cee:	210c      	movs	r1, #12
 8001cf0:	187b      	adds	r3, r7, r1
 8001cf2:	881b      	ldrh	r3, [r3, #0]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d01b      	beq.n	8001d30 <displayInit+0xee>
			ms = args[index++];			// Read post-command delay time (ms)
 8001cf8:	220b      	movs	r2, #11
 8001cfa:	18bb      	adds	r3, r7, r2
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	18ba      	adds	r2, r7, r2
 8001d00:	1c59      	adds	r1, r3, #1
 8001d02:	7011      	strb	r1, [r2, #0]
 8001d04:	001a      	movs	r2, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	189b      	adds	r3, r3, r2
 8001d0a:	781a      	ldrb	r2, [r3, #0]
 8001d0c:	210c      	movs	r1, #12
 8001d0e:	187b      	adds	r3, r7, r1
 8001d10:	801a      	strh	r2, [r3, #0]
			if(ms == 255) ms = 500;		// If 255, delay for 500 ms
 8001d12:	187b      	adds	r3, r7, r1
 8001d14:	881b      	ldrh	r3, [r3, #0]
 8001d16:	2bff      	cmp	r3, #255	; 0xff
 8001d18:	d104      	bne.n	8001d24 <displayInit+0xe2>
 8001d1a:	230c      	movs	r3, #12
 8001d1c:	18fb      	adds	r3, r7, r3
 8001d1e:	22fa      	movs	r2, #250	; 0xfa
 8001d20:	0052      	lsls	r2, r2, #1
 8001d22:	801a      	strh	r2, [r3, #0]
			HAL_Delay(ms);
 8001d24:	230c      	movs	r3, #12
 8001d26:	18fb      	adds	r3, r7, r3
 8001d28:	881b      	ldrh	r3, [r3, #0]
 8001d2a:	0018      	movs	r0, r3
 8001d2c:	f004 ff08 	bl	8006b40 <HAL_Delay>
	while(numCommands--) {					// For each command...
 8001d30:	220f      	movs	r2, #15
 8001d32:	18bb      	adds	r3, r7, r2
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	18ba      	adds	r2, r7, r2
 8001d38:	1e59      	subs	r1, r3, #1
 8001d3a:	7011      	strb	r1, [r2, #0]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d198      	bne.n	8001c72 <displayInit+0x30>
		}
	}

	data = 0xC0;
 8001d40:	2108      	movs	r1, #8
 8001d42:	187b      	adds	r3, r7, r1
 8001d44:	22c0      	movs	r2, #192	; 0xc0
 8001d46:	701a      	strb	r2, [r3, #0]
	sendCommand(ST77XX_MADCTL, &data, 1, hspi);
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	1879      	adds	r1, r7, r1
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	2036      	movs	r0, #54	; 0x36
 8001d50:	f7ff ff3c 	bl	8001bcc <sendCommand>
}
 8001d54:	46c0      	nop			; (mov r8, r8)
 8001d56:	46bd      	mov	sp, r7
 8001d58:	b005      	add	sp, #20
 8001d5a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001d5c <TFT_startup>:

void TFT_startup(SPI_HandleTypeDef *hspi) {
 8001d5c:	b590      	push	{r4, r7, lr}
 8001d5e:	b0a3      	sub	sp, #140	; 0x8c
 8001d60:	af02      	add	r7, sp, #8
 8001d62:	6078      	str	r0, [r7, #4]
	// array pulled from Adafruit's library for ST7735R driver
	uint8_t initCommands[] = {
 8001d64:	240c      	movs	r4, #12
 8001d66:	193a      	adds	r2, r7, r4
 8001d68:	4b14      	ldr	r3, [pc, #80]	; (8001dbc <TFT_startup+0x60>)
 8001d6a:	0010      	movs	r0, r2
 8001d6c:	0019      	movs	r1, r3
 8001d6e:	2371      	movs	r3, #113	; 0x71
 8001d70:	001a      	movs	r2, r3
 8001d72:	f009 fa93 	bl	800b29c <memcpy>
			10,                         //     10 ms delay
		ST77XX_DISPON,    ST_CMD_DELAY, //  4: Main screen turn on, no args w/delay
			100	                        //     100 ms delay
	};

	displayInit(initCommands, hspi);
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	193b      	adds	r3, r7, r4
 8001d7a:	0011      	movs	r1, r2
 8001d7c:	0018      	movs	r0, r3
 8001d7e:	f7ff ff60 	bl	8001c42 <displayInit>
	setAddrWindow(0, 0, WIDTH, HEIGHT, hspi);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	9300      	str	r3, [sp, #0]
 8001d86:	23a0      	movs	r3, #160	; 0xa0
 8001d88:	2280      	movs	r2, #128	; 0x80
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	2000      	movs	r0, #0
 8001d8e:	f000 f821 	bl	8001dd4 <setAddrWindow>

	// set the global variables
	cursorX = 0;
 8001d92:	4b0b      	ldr	r3, [pc, #44]	; (8001dc0 <TFT_startup+0x64>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	701a      	strb	r2, [r3, #0]
	cursorY = 0;
 8001d98:	4b0a      	ldr	r3, [pc, #40]	; (8001dc4 <TFT_startup+0x68>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	701a      	strb	r2, [r3, #0]
	textSize = 1;
 8001d9e:	4b0a      	ldr	r3, [pc, #40]	; (8001dc8 <TFT_startup+0x6c>)
 8001da0:	2201      	movs	r2, #1
 8001da2:	701a      	strb	r2, [r3, #0]
	textColor = ST77XX_BLACK;
 8001da4:	4b09      	ldr	r3, [pc, #36]	; (8001dcc <TFT_startup+0x70>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	801a      	strh	r2, [r3, #0]
	bg = ST77XX_WHITE;
 8001daa:	4b09      	ldr	r3, [pc, #36]	; (8001dd0 <TFT_startup+0x74>)
 8001dac:	2201      	movs	r2, #1
 8001dae:	4252      	negs	r2, r2
 8001db0:	801a      	strh	r2, [r3, #0]
}
 8001db2:	46c0      	nop			; (mov r8, r8)
 8001db4:	46bd      	mov	sp, r7
 8001db6:	b021      	add	sp, #132	; 0x84
 8001db8:	bd90      	pop	{r4, r7, pc}
 8001dba:	46c0      	nop			; (mov r8, r8)
 8001dbc:	0800baf0 	.word	0x0800baf0
 8001dc0:	200000ec 	.word	0x200000ec
 8001dc4:	200000ed 	.word	0x200000ed
 8001dc8:	200000ee 	.word	0x200000ee
 8001dcc:	200000f0 	.word	0x200000f0
 8001dd0:	200000f2 	.word	0x200000f2

08001dd4 <setAddrWindow>:

// draw something: set addr window -> write to ram memory
// sets specific area on display to write pixels to
// x and y for upper left corner, w for width, h for height
void setAddrWindow(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SPI_HandleTypeDef *hspi) {
 8001dd4:	b5b0      	push	{r4, r5, r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	0005      	movs	r5, r0
 8001ddc:	000c      	movs	r4, r1
 8001dde:	0010      	movs	r0, r2
 8001de0:	0019      	movs	r1, r3
 8001de2:	1dbb      	adds	r3, r7, #6
 8001de4:	1c2a      	adds	r2, r5, #0
 8001de6:	801a      	strh	r2, [r3, #0]
 8001de8:	1d3b      	adds	r3, r7, #4
 8001dea:	1c22      	adds	r2, r4, #0
 8001dec:	801a      	strh	r2, [r3, #0]
 8001dee:	1cbb      	adds	r3, r7, #2
 8001df0:	1c02      	adds	r2, r0, #0
 8001df2:	801a      	strh	r2, [r3, #0]
 8001df4:	003b      	movs	r3, r7
 8001df6:	1c0a      	adds	r2, r1, #0
 8001df8:	801a      	strh	r2, [r3, #0]
	// building 32-bit window args
	uint8_t temp[4];
	temp[0] = (x & (0xFF00)) >> 8;
 8001dfa:	1dbb      	adds	r3, r7, #6
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	0a1b      	lsrs	r3, r3, #8
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	b2da      	uxtb	r2, r3
 8001e04:	210c      	movs	r1, #12
 8001e06:	187b      	adds	r3, r7, r1
 8001e08:	701a      	strb	r2, [r3, #0]
	temp[1] = x & (0xFF);
 8001e0a:	1dbb      	adds	r3, r7, #6
 8001e0c:	881b      	ldrh	r3, [r3, #0]
 8001e0e:	b2da      	uxtb	r2, r3
 8001e10:	187b      	adds	r3, r7, r1
 8001e12:	705a      	strb	r2, [r3, #1]
	temp[2] = ((x+w-1) & (0xFF00)) >> 8;
 8001e14:	1dbb      	adds	r3, r7, #6
 8001e16:	881a      	ldrh	r2, [r3, #0]
 8001e18:	1cbb      	adds	r3, r7, #2
 8001e1a:	881b      	ldrh	r3, [r3, #0]
 8001e1c:	18d3      	adds	r3, r2, r3
 8001e1e:	3b01      	subs	r3, #1
 8001e20:	121b      	asrs	r3, r3, #8
 8001e22:	b2da      	uxtb	r2, r3
 8001e24:	187b      	adds	r3, r7, r1
 8001e26:	709a      	strb	r2, [r3, #2]
	temp[3] = (x+w-1) & (0xFF);
 8001e28:	1dbb      	adds	r3, r7, #6
 8001e2a:	881b      	ldrh	r3, [r3, #0]
 8001e2c:	b2da      	uxtb	r2, r3
 8001e2e:	1cbb      	adds	r3, r7, #2
 8001e30:	881b      	ldrh	r3, [r3, #0]
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	18d3      	adds	r3, r2, r3
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	3b01      	subs	r3, #1
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	187b      	adds	r3, r7, r1
 8001e3e:	70da      	strb	r2, [r3, #3]
	sendCommand(ST77XX_CASET, temp, 4, hspi);
 8001e40:	6a3b      	ldr	r3, [r7, #32]
 8001e42:	000c      	movs	r4, r1
 8001e44:	1879      	adds	r1, r7, r1
 8001e46:	2204      	movs	r2, #4
 8001e48:	202a      	movs	r0, #42	; 0x2a
 8001e4a:	f7ff febf 	bl	8001bcc <sendCommand>

	temp[0] = (y & (0xFF00)) >> 8;
 8001e4e:	1d3b      	adds	r3, r7, #4
 8001e50:	881b      	ldrh	r3, [r3, #0]
 8001e52:	0a1b      	lsrs	r3, r3, #8
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	b2da      	uxtb	r2, r3
 8001e58:	0021      	movs	r1, r4
 8001e5a:	187b      	adds	r3, r7, r1
 8001e5c:	701a      	strb	r2, [r3, #0]
	temp[1] = y & (0xFF);
 8001e5e:	1d3b      	adds	r3, r7, #4
 8001e60:	881b      	ldrh	r3, [r3, #0]
 8001e62:	b2da      	uxtb	r2, r3
 8001e64:	187b      	adds	r3, r7, r1
 8001e66:	705a      	strb	r2, [r3, #1]
	temp[2] = ((y+h-1) & (0xFF00)) >> 8;
 8001e68:	1d3b      	adds	r3, r7, #4
 8001e6a:	881a      	ldrh	r2, [r3, #0]
 8001e6c:	003b      	movs	r3, r7
 8001e6e:	881b      	ldrh	r3, [r3, #0]
 8001e70:	18d3      	adds	r3, r2, r3
 8001e72:	3b01      	subs	r3, #1
 8001e74:	121b      	asrs	r3, r3, #8
 8001e76:	b2da      	uxtb	r2, r3
 8001e78:	187b      	adds	r3, r7, r1
 8001e7a:	709a      	strb	r2, [r3, #2]
	temp[3] = (y+h-1) & (0x00FF);
 8001e7c:	1d3b      	adds	r3, r7, #4
 8001e7e:	881b      	ldrh	r3, [r3, #0]
 8001e80:	b2da      	uxtb	r2, r3
 8001e82:	003b      	movs	r3, r7
 8001e84:	881b      	ldrh	r3, [r3, #0]
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	18d3      	adds	r3, r2, r3
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	3b01      	subs	r3, #1
 8001e8e:	b2da      	uxtb	r2, r3
 8001e90:	187b      	adds	r3, r7, r1
 8001e92:	70da      	strb	r2, [r3, #3]
	sendCommand(ST77XX_RASET, temp, 4, hspi);
 8001e94:	6a3b      	ldr	r3, [r7, #32]
 8001e96:	1879      	adds	r1, r7, r1
 8001e98:	2204      	movs	r2, #4
 8001e9a:	202b      	movs	r0, #43	; 0x2b
 8001e9c:	f7ff fe96 	bl	8001bcc <sendCommand>
}
 8001ea0:	46c0      	nop			; (mov r8, r8)
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	b004      	add	sp, #16
 8001ea6:	bdb0      	pop	{r4, r5, r7, pc}

08001ea8 <colorFixer>:
// 8-bit spi bus wants msb first; in array, lowest index is sent first
// because ARM is little-endian
//   for 16-bit value, it sends lower byte before upper byte
//   resulting in device thinking lower byte is upper byte
// this switches byte order around
uint16_t colorFixer(uint16_t color) {
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	0002      	movs	r2, r0
 8001eb0:	1dbb      	adds	r3, r7, #6
 8001eb2:	801a      	strh	r2, [r3, #0]
	uint8_t a = color & 0xFF;
 8001eb4:	210f      	movs	r1, #15
 8001eb6:	187b      	adds	r3, r7, r1
 8001eb8:	1dba      	adds	r2, r7, #6
 8001eba:	8812      	ldrh	r2, [r2, #0]
 8001ebc:	701a      	strb	r2, [r3, #0]
	uint8_t b = (color & 0xFF00) >> 8;
 8001ebe:	1dbb      	adds	r3, r7, #6
 8001ec0:	881b      	ldrh	r3, [r3, #0]
 8001ec2:	0a1b      	lsrs	r3, r3, #8
 8001ec4:	b29a      	uxth	r2, r3
 8001ec6:	200e      	movs	r0, #14
 8001ec8:	183b      	adds	r3, r7, r0
 8001eca:	701a      	strb	r2, [r3, #0]
	uint16_t ret = (a << 8) | b;
 8001ecc:	187b      	adds	r3, r7, r1
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	021b      	lsls	r3, r3, #8
 8001ed2:	b21a      	sxth	r2, r3
 8001ed4:	183b      	adds	r3, r7, r0
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	b21b      	sxth	r3, r3
 8001eda:	4313      	orrs	r3, r2
 8001edc:	b21a      	sxth	r2, r3
 8001ede:	210c      	movs	r1, #12
 8001ee0:	187b      	adds	r3, r7, r1
 8001ee2:	801a      	strh	r2, [r3, #0]

	return ret;
 8001ee4:	187b      	adds	r3, r7, r1
 8001ee6:	881b      	ldrh	r3, [r3, #0]
}
 8001ee8:	0018      	movs	r0, r3
 8001eea:	46bd      	mov	sp, r7
 8001eec:	b004      	add	sp, #16
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <drawHLine>:
	uint16_t tempColor = colorFixer(color);		// else we're using address of something passed by value
	sendCommand(ST77XX_RAMWR, &tempColor, 2, hspi);
}

// draw a horizontal line. coordinates are for left point
void drawHLine(uint8_t x, uint8_t y, uint8_t size, uint16_t color, SPI_HandleTypeDef *hspi) {
 8001ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ef2:	b091      	sub	sp, #68	; 0x44
 8001ef4:	af02      	add	r7, sp, #8
 8001ef6:	000c      	movs	r4, r1
 8001ef8:	0016      	movs	r6, r2
 8001efa:	0019      	movs	r1, r3
 8001efc:	2327      	movs	r3, #39	; 0x27
 8001efe:	18fa      	adds	r2, r7, r3
 8001f00:	1c03      	adds	r3, r0, #0
 8001f02:	7013      	strb	r3, [r2, #0]
 8001f04:	2326      	movs	r3, #38	; 0x26
 8001f06:	18fb      	adds	r3, r7, r3
 8001f08:	1c22      	adds	r2, r4, #0
 8001f0a:	701a      	strb	r2, [r3, #0]
 8001f0c:	2325      	movs	r3, #37	; 0x25
 8001f0e:	18fb      	adds	r3, r7, r3
 8001f10:	1c32      	adds	r2, r6, #0
 8001f12:	701a      	strb	r2, [r3, #0]
 8001f14:	2322      	movs	r3, #34	; 0x22
 8001f16:	18fb      	adds	r3, r7, r3
 8001f18:	1c0a      	adds	r2, r1, #0
 8001f1a:	801a      	strh	r2, [r3, #0]
 8001f1c:	466b      	mov	r3, sp
 8001f1e:	001e      	movs	r6, r3
	// bounds checking
	if (x < 0) x = 0;						// don't set x out of bounds
	if (x > WIDTH) x = WIDTH;
 8001f20:	2327      	movs	r3, #39	; 0x27
 8001f22:	18fb      	adds	r3, r7, r3
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	2b80      	cmp	r3, #128	; 0x80
 8001f28:	d903      	bls.n	8001f32 <drawHLine+0x42>
 8001f2a:	2327      	movs	r3, #39	; 0x27
 8001f2c:	18fb      	adds	r3, r7, r3
 8001f2e:	2280      	movs	r2, #128	; 0x80
 8001f30:	701a      	strb	r2, [r3, #0]
	if (x+size > WIDTH) size = WIDTH-x;		// don't set size so line draws out of bounds
 8001f32:	2327      	movs	r3, #39	; 0x27
 8001f34:	18fb      	adds	r3, r7, r3
 8001f36:	781a      	ldrb	r2, [r3, #0]
 8001f38:	2325      	movs	r3, #37	; 0x25
 8001f3a:	18fb      	adds	r3, r7, r3
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	18d3      	adds	r3, r2, r3
 8001f40:	2b80      	cmp	r3, #128	; 0x80
 8001f42:	dd08      	ble.n	8001f56 <drawHLine+0x66>
 8001f44:	2325      	movs	r3, #37	; 0x25
 8001f46:	18fb      	adds	r3, r7, r3
 8001f48:	2227      	movs	r2, #39	; 0x27
 8001f4a:	18ba      	adds	r2, r7, r2
 8001f4c:	7812      	ldrb	r2, [r2, #0]
 8001f4e:	2180      	movs	r1, #128	; 0x80
 8001f50:	4249      	negs	r1, r1
 8001f52:	1a8a      	subs	r2, r1, r2
 8001f54:	701a      	strb	r2, [r3, #0]
	if (x+size < 0) size = 0-x;
	if ((y > HEIGHT) || (y < 0)) return;	// don't draw if y is out of bounds
 8001f56:	2326      	movs	r3, #38	; 0x26
 8001f58:	18fb      	adds	r3, r7, r3
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	2ba0      	cmp	r3, #160	; 0xa0
 8001f5e:	d868      	bhi.n	8002032 <drawHLine+0x142>

	setAddrWindow(x, y, size, 1, hspi);
 8001f60:	2327      	movs	r3, #39	; 0x27
 8001f62:	18fb      	adds	r3, r7, r3
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	b298      	uxth	r0, r3
 8001f68:	2326      	movs	r3, #38	; 0x26
 8001f6a:	18fb      	adds	r3, r7, r3
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	b299      	uxth	r1, r3
 8001f70:	2325      	movs	r3, #37	; 0x25
 8001f72:	18fb      	adds	r3, r7, r3
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f7a:	9300      	str	r3, [sp, #0]
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	f7ff ff29 	bl	8001dd4 <setAddrWindow>
	uint16_t colors[size];
 8001f82:	2325      	movs	r3, #37	; 0x25
 8001f84:	18fb      	adds	r3, r7, r3
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	001a      	movs	r2, r3
 8001f8a:	3a01      	subs	r2, #1
 8001f8c:	633a      	str	r2, [r7, #48]	; 0x30
 8001f8e:	60bb      	str	r3, [r7, #8]
 8001f90:	2200      	movs	r2, #0
 8001f92:	60fa      	str	r2, [r7, #12]
 8001f94:	68b8      	ldr	r0, [r7, #8]
 8001f96:	68f9      	ldr	r1, [r7, #12]
 8001f98:	0002      	movs	r2, r0
 8001f9a:	0f12      	lsrs	r2, r2, #28
 8001f9c:	000c      	movs	r4, r1
 8001f9e:	0124      	lsls	r4, r4, #4
 8001fa0:	61fc      	str	r4, [r7, #28]
 8001fa2:	69fc      	ldr	r4, [r7, #28]
 8001fa4:	4314      	orrs	r4, r2
 8001fa6:	61fc      	str	r4, [r7, #28]
 8001fa8:	0002      	movs	r2, r0
 8001faa:	0112      	lsls	r2, r2, #4
 8001fac:	61ba      	str	r2, [r7, #24]
 8001fae:	603b      	str	r3, [r7, #0]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	607a      	str	r2, [r7, #4]
 8001fb4:	6838      	ldr	r0, [r7, #0]
 8001fb6:	6879      	ldr	r1, [r7, #4]
 8001fb8:	0002      	movs	r2, r0
 8001fba:	0f12      	lsrs	r2, r2, #28
 8001fbc:	000c      	movs	r4, r1
 8001fbe:	0124      	lsls	r4, r4, #4
 8001fc0:	617c      	str	r4, [r7, #20]
 8001fc2:	697c      	ldr	r4, [r7, #20]
 8001fc4:	4314      	orrs	r4, r2
 8001fc6:	617c      	str	r4, [r7, #20]
 8001fc8:	0002      	movs	r2, r0
 8001fca:	0112      	lsls	r2, r2, #4
 8001fcc:	613a      	str	r2, [r7, #16]
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	3307      	adds	r3, #7
 8001fd4:	08db      	lsrs	r3, r3, #3
 8001fd6:	00db      	lsls	r3, r3, #3
 8001fd8:	466a      	mov	r2, sp
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	469d      	mov	sp, r3
 8001fde:	ab02      	add	r3, sp, #8
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	085b      	lsrs	r3, r3, #1
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (int i = 0; i < size; i++) {
 8001fe8:	2300      	movs	r3, #0
 8001fea:	637b      	str	r3, [r7, #52]	; 0x34
 8001fec:	e00e      	b.n	800200c <drawHLine+0x11c>
		colors[i] = colorFixer(color);
 8001fee:	2322      	movs	r3, #34	; 0x22
 8001ff0:	18fb      	adds	r3, r7, r3
 8001ff2:	881b      	ldrh	r3, [r3, #0]
 8001ff4:	0018      	movs	r0, r3
 8001ff6:	f7ff ff57 	bl	8001ea8 <colorFixer>
 8001ffa:	0003      	movs	r3, r0
 8001ffc:	0019      	movs	r1, r3
 8001ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002000:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002002:	0052      	lsls	r2, r2, #1
 8002004:	52d1      	strh	r1, [r2, r3]
	for (int i = 0; i < size; i++) {
 8002006:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002008:	3301      	adds	r3, #1
 800200a:	637b      	str	r3, [r7, #52]	; 0x34
 800200c:	2325      	movs	r3, #37	; 0x25
 800200e:	18fb      	adds	r3, r7, r3
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002014:	429a      	cmp	r2, r3
 8002016:	dbea      	blt.n	8001fee <drawHLine+0xfe>
	}

	sendCommand(ST77XX_RAMWR, colors, size*2, hspi);
 8002018:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800201a:	2325      	movs	r3, #37	; 0x25
 800201c:	18fb      	adds	r3, r7, r3
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	b29b      	uxth	r3, r3
 8002022:	18db      	adds	r3, r3, r3
 8002024:	b29a      	uxth	r2, r3
 8002026:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002028:	202c      	movs	r0, #44	; 0x2c
 800202a:	f7ff fdcf 	bl	8001bcc <sendCommand>
 800202e:	46b5      	mov	sp, r6
 8002030:	e001      	b.n	8002036 <drawHLine+0x146>
	if ((y > HEIGHT) || (y < 0)) return;	// don't draw if y is out of bounds
 8002032:	46c0      	nop			; (mov r8, r8)
 8002034:	46b5      	mov	sp, r6
}
 8002036:	46bd      	mov	sp, r7
 8002038:	b00f      	add	sp, #60	; 0x3c
 800203a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800203c <drawVLine>:

// draws a vertical line. coordinates are for top point
void drawVLine(uint8_t x, uint8_t y, uint8_t size, uint16_t color, SPI_HandleTypeDef *hspi) {
 800203c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800203e:	b091      	sub	sp, #68	; 0x44
 8002040:	af02      	add	r7, sp, #8
 8002042:	000c      	movs	r4, r1
 8002044:	0016      	movs	r6, r2
 8002046:	0019      	movs	r1, r3
 8002048:	2327      	movs	r3, #39	; 0x27
 800204a:	18fa      	adds	r2, r7, r3
 800204c:	1c03      	adds	r3, r0, #0
 800204e:	7013      	strb	r3, [r2, #0]
 8002050:	2326      	movs	r3, #38	; 0x26
 8002052:	18fb      	adds	r3, r7, r3
 8002054:	1c22      	adds	r2, r4, #0
 8002056:	701a      	strb	r2, [r3, #0]
 8002058:	2325      	movs	r3, #37	; 0x25
 800205a:	18fb      	adds	r3, r7, r3
 800205c:	1c32      	adds	r2, r6, #0
 800205e:	701a      	strb	r2, [r3, #0]
 8002060:	2322      	movs	r3, #34	; 0x22
 8002062:	18fb      	adds	r3, r7, r3
 8002064:	1c0a      	adds	r2, r1, #0
 8002066:	801a      	strh	r2, [r3, #0]
 8002068:	466b      	mov	r3, sp
 800206a:	001e      	movs	r6, r3
	// bounds checking
	if (y < 0) y = 0;						// don't set y out of bounds
	if (y > HEIGHT) y = HEIGHT;
 800206c:	2326      	movs	r3, #38	; 0x26
 800206e:	18fb      	adds	r3, r7, r3
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	2ba0      	cmp	r3, #160	; 0xa0
 8002074:	d903      	bls.n	800207e <drawVLine+0x42>
 8002076:	2326      	movs	r3, #38	; 0x26
 8002078:	18fb      	adds	r3, r7, r3
 800207a:	22a0      	movs	r2, #160	; 0xa0
 800207c:	701a      	strb	r2, [r3, #0]
	if (y+size > HEIGHT) size = HEIGHT-y;	// don't set size so line draws out of bounds
 800207e:	2326      	movs	r3, #38	; 0x26
 8002080:	18fb      	adds	r3, r7, r3
 8002082:	781a      	ldrb	r2, [r3, #0]
 8002084:	2325      	movs	r3, #37	; 0x25
 8002086:	18fb      	adds	r3, r7, r3
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	18d3      	adds	r3, r2, r3
 800208c:	2ba0      	cmp	r3, #160	; 0xa0
 800208e:	dd08      	ble.n	80020a2 <drawVLine+0x66>
 8002090:	2325      	movs	r3, #37	; 0x25
 8002092:	18fb      	adds	r3, r7, r3
 8002094:	2226      	movs	r2, #38	; 0x26
 8002096:	18ba      	adds	r2, r7, r2
 8002098:	7812      	ldrb	r2, [r2, #0]
 800209a:	2160      	movs	r1, #96	; 0x60
 800209c:	4249      	negs	r1, r1
 800209e:	1a8a      	subs	r2, r1, r2
 80020a0:	701a      	strb	r2, [r3, #0]
	if (y+size < 0) size = 0-y;
	if ((x > WIDTH) || (x < 0)) return;		// don't draw if x is out of bounds
 80020a2:	2327      	movs	r3, #39	; 0x27
 80020a4:	18fb      	adds	r3, r7, r3
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	2b80      	cmp	r3, #128	; 0x80
 80020aa:	d869      	bhi.n	8002180 <drawVLine+0x144>

	setAddrWindow(x, y, 1, size, hspi);
 80020ac:	2327      	movs	r3, #39	; 0x27
 80020ae:	18fb      	adds	r3, r7, r3
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	b298      	uxth	r0, r3
 80020b4:	2326      	movs	r3, #38	; 0x26
 80020b6:	18fb      	adds	r3, r7, r3
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	b299      	uxth	r1, r3
 80020bc:	2325      	movs	r3, #37	; 0x25
 80020be:	18fb      	adds	r3, r7, r3
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	b29a      	uxth	r2, r3
 80020c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80020c6:	9300      	str	r3, [sp, #0]
 80020c8:	0013      	movs	r3, r2
 80020ca:	2201      	movs	r2, #1
 80020cc:	f7ff fe82 	bl	8001dd4 <setAddrWindow>
	uint16_t colors[size];
 80020d0:	2325      	movs	r3, #37	; 0x25
 80020d2:	18fb      	adds	r3, r7, r3
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	001a      	movs	r2, r3
 80020d8:	3a01      	subs	r2, #1
 80020da:	633a      	str	r2, [r7, #48]	; 0x30
 80020dc:	60bb      	str	r3, [r7, #8]
 80020de:	2200      	movs	r2, #0
 80020e0:	60fa      	str	r2, [r7, #12]
 80020e2:	68b8      	ldr	r0, [r7, #8]
 80020e4:	68f9      	ldr	r1, [r7, #12]
 80020e6:	0002      	movs	r2, r0
 80020e8:	0f12      	lsrs	r2, r2, #28
 80020ea:	000c      	movs	r4, r1
 80020ec:	0124      	lsls	r4, r4, #4
 80020ee:	61fc      	str	r4, [r7, #28]
 80020f0:	69fc      	ldr	r4, [r7, #28]
 80020f2:	4314      	orrs	r4, r2
 80020f4:	61fc      	str	r4, [r7, #28]
 80020f6:	0002      	movs	r2, r0
 80020f8:	0112      	lsls	r2, r2, #4
 80020fa:	61ba      	str	r2, [r7, #24]
 80020fc:	603b      	str	r3, [r7, #0]
 80020fe:	2200      	movs	r2, #0
 8002100:	607a      	str	r2, [r7, #4]
 8002102:	6838      	ldr	r0, [r7, #0]
 8002104:	6879      	ldr	r1, [r7, #4]
 8002106:	0002      	movs	r2, r0
 8002108:	0f12      	lsrs	r2, r2, #28
 800210a:	000c      	movs	r4, r1
 800210c:	0124      	lsls	r4, r4, #4
 800210e:	617c      	str	r4, [r7, #20]
 8002110:	697c      	ldr	r4, [r7, #20]
 8002112:	4314      	orrs	r4, r2
 8002114:	617c      	str	r4, [r7, #20]
 8002116:	0002      	movs	r2, r0
 8002118:	0112      	lsls	r2, r2, #4
 800211a:	613a      	str	r2, [r7, #16]
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	3301      	adds	r3, #1
 8002120:	3307      	adds	r3, #7
 8002122:	08db      	lsrs	r3, r3, #3
 8002124:	00db      	lsls	r3, r3, #3
 8002126:	466a      	mov	r2, sp
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	469d      	mov	sp, r3
 800212c:	ab02      	add	r3, sp, #8
 800212e:	3301      	adds	r3, #1
 8002130:	085b      	lsrs	r3, r3, #1
 8002132:	005b      	lsls	r3, r3, #1
 8002134:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (int i = 0; i < size; i++) {
 8002136:	2300      	movs	r3, #0
 8002138:	637b      	str	r3, [r7, #52]	; 0x34
 800213a:	e00e      	b.n	800215a <drawVLine+0x11e>
		colors[i] = colorFixer(color);
 800213c:	2322      	movs	r3, #34	; 0x22
 800213e:	18fb      	adds	r3, r7, r3
 8002140:	881b      	ldrh	r3, [r3, #0]
 8002142:	0018      	movs	r0, r3
 8002144:	f7ff feb0 	bl	8001ea8 <colorFixer>
 8002148:	0003      	movs	r3, r0
 800214a:	0019      	movs	r1, r3
 800214c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800214e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002150:	0052      	lsls	r2, r2, #1
 8002152:	52d1      	strh	r1, [r2, r3]
	for (int i = 0; i < size; i++) {
 8002154:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002156:	3301      	adds	r3, #1
 8002158:	637b      	str	r3, [r7, #52]	; 0x34
 800215a:	2325      	movs	r3, #37	; 0x25
 800215c:	18fb      	adds	r3, r7, r3
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002162:	429a      	cmp	r2, r3
 8002164:	dbea      	blt.n	800213c <drawVLine+0x100>
	}

	sendCommand(ST77XX_RAMWR, colors, size*2, hspi);
 8002166:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002168:	2325      	movs	r3, #37	; 0x25
 800216a:	18fb      	adds	r3, r7, r3
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	b29b      	uxth	r3, r3
 8002170:	18db      	adds	r3, r3, r3
 8002172:	b29a      	uxth	r2, r3
 8002174:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002176:	202c      	movs	r0, #44	; 0x2c
 8002178:	f7ff fd28 	bl	8001bcc <sendCommand>
 800217c:	46b5      	mov	sp, r6
 800217e:	e001      	b.n	8002184 <drawVLine+0x148>
	if ((x > WIDTH) || (x < 0)) return;		// don't draw if x is out of bounds
 8002180:	46c0      	nop			; (mov r8, r8)
 8002182:	46b5      	mov	sp, r6
}
 8002184:	46bd      	mov	sp, r7
 8002186:	b00f      	add	sp, #60	; 0x3c
 8002188:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800218a <drawBuffer>:

// draws on a specific region with input 16-bit buffer
void drawBuffer(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint8_t *buffer, uint16_t bufferSize, SPI_HandleTypeDef *hspi) {
 800218a:	b5b0      	push	{r4, r5, r7, lr}
 800218c:	b084      	sub	sp, #16
 800218e:	af02      	add	r7, sp, #8
 8002190:	0005      	movs	r5, r0
 8002192:	000c      	movs	r4, r1
 8002194:	0010      	movs	r0, r2
 8002196:	0019      	movs	r1, r3
 8002198:	1dfb      	adds	r3, r7, #7
 800219a:	1c2a      	adds	r2, r5, #0
 800219c:	701a      	strb	r2, [r3, #0]
 800219e:	1dbb      	adds	r3, r7, #6
 80021a0:	1c22      	adds	r2, r4, #0
 80021a2:	701a      	strb	r2, [r3, #0]
 80021a4:	1d7b      	adds	r3, r7, #5
 80021a6:	1c02      	adds	r2, r0, #0
 80021a8:	701a      	strb	r2, [r3, #0]
 80021aa:	1d3b      	adds	r3, r7, #4
 80021ac:	1c0a      	adds	r2, r1, #0
 80021ae:	701a      	strb	r2, [r3, #0]
	if (x+w > WIDTH || y+h > HEIGHT) return;
 80021b0:	1dfb      	adds	r3, r7, #7
 80021b2:	781a      	ldrb	r2, [r3, #0]
 80021b4:	1d7b      	adds	r3, r7, #5
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	18d3      	adds	r3, r2, r3
 80021ba:	2b80      	cmp	r3, #128	; 0x80
 80021bc:	dc29      	bgt.n	8002212 <drawBuffer+0x88>
 80021be:	1dbb      	adds	r3, r7, #6
 80021c0:	781a      	ldrb	r2, [r3, #0]
 80021c2:	1d3b      	adds	r3, r7, #4
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	18d3      	adds	r3, r2, r3
 80021c8:	2ba0      	cmp	r3, #160	; 0xa0
 80021ca:	dc22      	bgt.n	8002212 <drawBuffer+0x88>

	// also don't call this with buffer size too big bc there's not enough ram for all pixels of display
	if (bufferSize > 10240) return;			// about 1/2 of total system ram
 80021cc:	231c      	movs	r3, #28
 80021ce:	18fb      	adds	r3, r7, r3
 80021d0:	881a      	ldrh	r2, [r3, #0]
 80021d2:	23a0      	movs	r3, #160	; 0xa0
 80021d4:	019b      	lsls	r3, r3, #6
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d81d      	bhi.n	8002216 <drawBuffer+0x8c>

	setAddrWindow(x, y, w, h, hspi);
 80021da:	1dfb      	adds	r3, r7, #7
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	b298      	uxth	r0, r3
 80021e0:	1dbb      	adds	r3, r7, #6
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	b299      	uxth	r1, r3
 80021e6:	1d7b      	adds	r3, r7, #5
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	b29a      	uxth	r2, r3
 80021ec:	1d3b      	adds	r3, r7, #4
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	b29c      	uxth	r4, r3
 80021f2:	6a3b      	ldr	r3, [r7, #32]
 80021f4:	9300      	str	r3, [sp, #0]
 80021f6:	0023      	movs	r3, r4
 80021f8:	f7ff fdec 	bl	8001dd4 <setAddrWindow>
	sendCommand(ST77XX_RAMWR, buffer, bufferSize*2, hspi);
 80021fc:	231c      	movs	r3, #28
 80021fe:	18fb      	adds	r3, r7, r3
 8002200:	881b      	ldrh	r3, [r3, #0]
 8002202:	18db      	adds	r3, r3, r3
 8002204:	b29a      	uxth	r2, r3
 8002206:	6a3b      	ldr	r3, [r7, #32]
 8002208:	69b9      	ldr	r1, [r7, #24]
 800220a:	202c      	movs	r0, #44	; 0x2c
 800220c:	f7ff fcde 	bl	8001bcc <sendCommand>
 8002210:	e002      	b.n	8002218 <drawBuffer+0x8e>
	if (x+w > WIDTH || y+h > HEIGHT) return;
 8002212:	46c0      	nop			; (mov r8, r8)
 8002214:	e000      	b.n	8002218 <drawBuffer+0x8e>
	if (bufferSize > 10240) return;			// about 1/2 of total system ram
 8002216:	46c0      	nop			; (mov r8, r8)
}
 8002218:	46bd      	mov	sp, r7
 800221a:	b002      	add	sp, #8
 800221c:	bdb0      	pop	{r4, r5, r7, pc}

0800221e <drawRect>:
		}
	}
}

// draw an empty rectangle
void drawRect(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint16_t color, SPI_HandleTypeDef *hspi) {
 800221e:	b5b0      	push	{r4, r5, r7, lr}
 8002220:	b084      	sub	sp, #16
 8002222:	af02      	add	r7, sp, #8
 8002224:	0005      	movs	r5, r0
 8002226:	000c      	movs	r4, r1
 8002228:	0010      	movs	r0, r2
 800222a:	0019      	movs	r1, r3
 800222c:	1dfb      	adds	r3, r7, #7
 800222e:	1c2a      	adds	r2, r5, #0
 8002230:	701a      	strb	r2, [r3, #0]
 8002232:	1dbb      	adds	r3, r7, #6
 8002234:	1c22      	adds	r2, r4, #0
 8002236:	701a      	strb	r2, [r3, #0]
 8002238:	1d7b      	adds	r3, r7, #5
 800223a:	1c02      	adds	r2, r0, #0
 800223c:	701a      	strb	r2, [r3, #0]
 800223e:	1d3b      	adds	r3, r7, #4
 8002240:	1c0a      	adds	r2, r1, #0
 8002242:	701a      	strb	r2, [r3, #0]
	drawHLine(x, y, w, color, hspi);
 8002244:	2518      	movs	r5, #24
 8002246:	197b      	adds	r3, r7, r5
 8002248:	881c      	ldrh	r4, [r3, #0]
 800224a:	1d7b      	adds	r3, r7, #5
 800224c:	781a      	ldrb	r2, [r3, #0]
 800224e:	1dbb      	adds	r3, r7, #6
 8002250:	7819      	ldrb	r1, [r3, #0]
 8002252:	1dfb      	adds	r3, r7, #7
 8002254:	7818      	ldrb	r0, [r3, #0]
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	9300      	str	r3, [sp, #0]
 800225a:	0023      	movs	r3, r4
 800225c:	f7ff fe48 	bl	8001ef0 <drawHLine>
	drawHLine(x, y+h-1, w, color, hspi);
 8002260:	1dba      	adds	r2, r7, #6
 8002262:	1d3b      	adds	r3, r7, #4
 8002264:	7812      	ldrb	r2, [r2, #0]
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	18d3      	adds	r3, r2, r3
 800226a:	b2db      	uxtb	r3, r3
 800226c:	3b01      	subs	r3, #1
 800226e:	b2d9      	uxtb	r1, r3
 8002270:	197b      	adds	r3, r7, r5
 8002272:	881c      	ldrh	r4, [r3, #0]
 8002274:	1d7b      	adds	r3, r7, #5
 8002276:	781a      	ldrb	r2, [r3, #0]
 8002278:	1dfb      	adds	r3, r7, #7
 800227a:	7818      	ldrb	r0, [r3, #0]
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	9300      	str	r3, [sp, #0]
 8002280:	0023      	movs	r3, r4
 8002282:	f7ff fe35 	bl	8001ef0 <drawHLine>
	drawVLine(x, y, h, color, hspi);
 8002286:	197b      	adds	r3, r7, r5
 8002288:	881c      	ldrh	r4, [r3, #0]
 800228a:	1d3b      	adds	r3, r7, #4
 800228c:	781a      	ldrb	r2, [r3, #0]
 800228e:	1dbb      	adds	r3, r7, #6
 8002290:	7819      	ldrb	r1, [r3, #0]
 8002292:	1dfb      	adds	r3, r7, #7
 8002294:	7818      	ldrb	r0, [r3, #0]
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	9300      	str	r3, [sp, #0]
 800229a:	0023      	movs	r3, r4
 800229c:	f7ff fece 	bl	800203c <drawVLine>
	drawVLine(x+w-1, y, h, color, hspi);
 80022a0:	1dfa      	adds	r2, r7, #7
 80022a2:	1d7b      	adds	r3, r7, #5
 80022a4:	7812      	ldrb	r2, [r2, #0]
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	18d3      	adds	r3, r2, r3
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	3b01      	subs	r3, #1
 80022ae:	b2d8      	uxtb	r0, r3
 80022b0:	197b      	adds	r3, r7, r5
 80022b2:	881c      	ldrh	r4, [r3, #0]
 80022b4:	1d3b      	adds	r3, r7, #4
 80022b6:	781a      	ldrb	r2, [r3, #0]
 80022b8:	1dbb      	adds	r3, r7, #6
 80022ba:	7819      	ldrb	r1, [r3, #0]
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	9300      	str	r3, [sp, #0]
 80022c0:	0023      	movs	r3, r4
 80022c2:	f7ff febb 	bl	800203c <drawVLine>
}
 80022c6:	46c0      	nop			; (mov r8, r8)
 80022c8:	46bd      	mov	sp, r7
 80022ca:	b002      	add	sp, #8
 80022cc:	bdb0      	pop	{r4, r5, r7, pc}

080022ce <fillRect>:

// draw a filled rectangle
void fillRect(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint16_t color, SPI_HandleTypeDef *hspi) {
 80022ce:	b5b0      	push	{r4, r5, r7, lr}
 80022d0:	b086      	sub	sp, #24
 80022d2:	af02      	add	r7, sp, #8
 80022d4:	0005      	movs	r5, r0
 80022d6:	000c      	movs	r4, r1
 80022d8:	0010      	movs	r0, r2
 80022da:	0019      	movs	r1, r3
 80022dc:	1dfb      	adds	r3, r7, #7
 80022de:	1c2a      	adds	r2, r5, #0
 80022e0:	701a      	strb	r2, [r3, #0]
 80022e2:	1dbb      	adds	r3, r7, #6
 80022e4:	1c22      	adds	r2, r4, #0
 80022e6:	701a      	strb	r2, [r3, #0]
 80022e8:	1d7b      	adds	r3, r7, #5
 80022ea:	1c02      	adds	r2, r0, #0
 80022ec:	701a      	strb	r2, [r3, #0]
 80022ee:	1d3b      	adds	r3, r7, #4
 80022f0:	1c0a      	adds	r2, r1, #0
 80022f2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < h; i++) {
 80022f4:	2300      	movs	r3, #0
 80022f6:	60fb      	str	r3, [r7, #12]
 80022f8:	e014      	b.n	8002324 <fillRect+0x56>
		drawHLine(x, y+i, w, color, hspi);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	b2da      	uxtb	r2, r3
 80022fe:	1dbb      	adds	r3, r7, #6
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	18d3      	adds	r3, r2, r3
 8002304:	b2d9      	uxtb	r1, r3
 8002306:	2320      	movs	r3, #32
 8002308:	18fb      	adds	r3, r7, r3
 800230a:	881c      	ldrh	r4, [r3, #0]
 800230c:	1d7b      	adds	r3, r7, #5
 800230e:	781a      	ldrb	r2, [r3, #0]
 8002310:	1dfb      	adds	r3, r7, #7
 8002312:	7818      	ldrb	r0, [r3, #0]
 8002314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002316:	9300      	str	r3, [sp, #0]
 8002318:	0023      	movs	r3, r4
 800231a:	f7ff fde9 	bl	8001ef0 <drawHLine>
	for (int i = 0; i < h; i++) {
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	3301      	adds	r3, #1
 8002322:	60fb      	str	r3, [r7, #12]
 8002324:	1d3b      	adds	r3, r7, #4
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	68fa      	ldr	r2, [r7, #12]
 800232a:	429a      	cmp	r2, r3
 800232c:	dbe5      	blt.n	80022fa <fillRect+0x2c>
	}
}
 800232e:	46c0      	nop			; (mov r8, r8)
 8002330:	46bd      	mov	sp, r7
 8002332:	b004      	add	sp, #16
 8002334:	bdb0      	pop	{r4, r5, r7, pc}

08002336 <fillScreen>:

// a big rectangle, but for the whole screen
void fillScreen(uint16_t color, SPI_HandleTypeDef *hspi) {
 8002336:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002338:	b091      	sub	sp, #68	; 0x44
 800233a:	af04      	add	r7, sp, #16
 800233c:	61b9      	str	r1, [r7, #24]
 800233e:	221e      	movs	r2, #30
 8002340:	18ba      	adds	r2, r7, r2
 8002342:	1c01      	adds	r1, r0, #0
 8002344:	8011      	strh	r1, [r2, #0]
 8002346:	466a      	mov	r2, sp
 8002348:	607a      	str	r2, [r7, #4]
	uint16_t bufferSize = WIDTH*HEIGHT/4;
 800234a:	2012      	movs	r0, #18
 800234c:	2218      	movs	r2, #24
 800234e:	18b9      	adds	r1, r7, r2
 8002350:	180a      	adds	r2, r1, r0
 8002352:	21a0      	movs	r1, #160	; 0xa0
 8002354:	0149      	lsls	r1, r1, #5
 8002356:	8011      	strh	r1, [r2, #0]
	uint16_t buffer[bufferSize];
 8002358:	2218      	movs	r2, #24
 800235a:	18ba      	adds	r2, r7, r2
 800235c:	1812      	adds	r2, r2, r0
 800235e:	8812      	ldrh	r2, [r2, #0]
 8002360:	0011      	movs	r1, r2
 8002362:	3901      	subs	r1, #1
 8002364:	6279      	str	r1, [r7, #36]	; 0x24
 8002366:	613a      	str	r2, [r7, #16]
 8002368:	2100      	movs	r1, #0
 800236a:	6179      	str	r1, [r7, #20]
 800236c:	6939      	ldr	r1, [r7, #16]
 800236e:	0f09      	lsrs	r1, r1, #28
 8002370:	6978      	ldr	r0, [r7, #20]
 8002372:	0106      	lsls	r6, r0, #4
 8002374:	430e      	orrs	r6, r1
 8002376:	6939      	ldr	r1, [r7, #16]
 8002378:	010d      	lsls	r5, r1, #4
 800237a:	60ba      	str	r2, [r7, #8]
 800237c:	2100      	movs	r1, #0
 800237e:	60f9      	str	r1, [r7, #12]
 8002380:	68bd      	ldr	r5, [r7, #8]
 8002382:	68fe      	ldr	r6, [r7, #12]
 8002384:	0029      	movs	r1, r5
 8002386:	0f09      	lsrs	r1, r1, #28
 8002388:	0030      	movs	r0, r6
 800238a:	0104      	lsls	r4, r0, #4
 800238c:	430c      	orrs	r4, r1
 800238e:	0029      	movs	r1, r5
 8002390:	010b      	lsls	r3, r1, #4
 8002392:	0013      	movs	r3, r2
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	3301      	adds	r3, #1
 8002398:	3307      	adds	r3, #7
 800239a:	08db      	lsrs	r3, r3, #3
 800239c:	00db      	lsls	r3, r3, #3
 800239e:	466a      	mov	r2, sp
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	469d      	mov	sp, r3
 80023a4:	ab04      	add	r3, sp, #16
 80023a6:	3301      	adds	r3, #1
 80023a8:	085b      	lsrs	r3, r3, #1
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	623b      	str	r3, [r7, #32]
	int i;
	for (i = 0; i < bufferSize; i++) {
 80023ae:	2300      	movs	r3, #0
 80023b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80023b2:	e00e      	b.n	80023d2 <fillScreen+0x9c>
		buffer[i] = colorFixer(color);
 80023b4:	231e      	movs	r3, #30
 80023b6:	18fb      	adds	r3, r7, r3
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	0018      	movs	r0, r3
 80023bc:	f7ff fd74 	bl	8001ea8 <colorFixer>
 80023c0:	0003      	movs	r3, r0
 80023c2:	0019      	movs	r1, r3
 80023c4:	6a3b      	ldr	r3, [r7, #32]
 80023c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80023c8:	0052      	lsls	r2, r2, #1
 80023ca:	52d1      	strh	r1, [r2, r3]
	for (i = 0; i < bufferSize; i++) {
 80023cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023ce:	3301      	adds	r3, #1
 80023d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80023d2:	2312      	movs	r3, #18
 80023d4:	2218      	movs	r2, #24
 80023d6:	4694      	mov	ip, r2
 80023d8:	44bc      	add	ip, r7
 80023da:	4463      	add	r3, ip
 80023dc:	881b      	ldrh	r3, [r3, #0]
 80023de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80023e0:	429a      	cmp	r2, r3
 80023e2:	dbe7      	blt.n	80023b4 <fillScreen+0x7e>
	}

	// divided into 4 parts, since system ram is not big enough
	for (i = 0; i < 4; i++) {
 80023e4:	2300      	movs	r3, #0
 80023e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80023e8:	e017      	b.n	800241a <fillScreen+0xe4>
		drawBuffer(0, HEIGHT/4*i, WIDTH, HEIGHT/4, buffer, bufferSize, hspi);
 80023ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2228      	movs	r2, #40	; 0x28
 80023f0:	4353      	muls	r3, r2
 80023f2:	b2d9      	uxtb	r1, r3
 80023f4:	6a3b      	ldr	r3, [r7, #32]
 80023f6:	69ba      	ldr	r2, [r7, #24]
 80023f8:	9202      	str	r2, [sp, #8]
 80023fa:	2212      	movs	r2, #18
 80023fc:	2018      	movs	r0, #24
 80023fe:	4684      	mov	ip, r0
 8002400:	44bc      	add	ip, r7
 8002402:	4462      	add	r2, ip
 8002404:	8812      	ldrh	r2, [r2, #0]
 8002406:	9201      	str	r2, [sp, #4]
 8002408:	9300      	str	r3, [sp, #0]
 800240a:	2328      	movs	r3, #40	; 0x28
 800240c:	2280      	movs	r2, #128	; 0x80
 800240e:	2000      	movs	r0, #0
 8002410:	f7ff febb 	bl	800218a <drawBuffer>
	for (i = 0; i < 4; i++) {
 8002414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002416:	3301      	adds	r3, #1
 8002418:	62fb      	str	r3, [r7, #44]	; 0x2c
 800241a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800241c:	2b03      	cmp	r3, #3
 800241e:	dde4      	ble.n	80023ea <fillScreen+0xb4>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	469d      	mov	sp, r3
	}
}
 8002424:	46c0      	nop			; (mov r8, r8)
 8002426:	46bd      	mov	sp, r7
 8002428:	b00d      	add	sp, #52	; 0x34
 800242a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800242c <clearScreen>:

void clearScreen(uint16_t backgroundColor, SPI_HandleTypeDef *hspi) {
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	0002      	movs	r2, r0
 8002434:	6039      	str	r1, [r7, #0]
 8002436:	1dbb      	adds	r3, r7, #6
 8002438:	801a      	strh	r2, [r3, #0]
	bg = backgroundColor;
 800243a:	4b07      	ldr	r3, [pc, #28]	; (8002458 <clearScreen+0x2c>)
 800243c:	1dba      	adds	r2, r7, #6
 800243e:	8812      	ldrh	r2, [r2, #0]
 8002440:	801a      	strh	r2, [r3, #0]
	fillScreen(backgroundColor, hspi);
 8002442:	683a      	ldr	r2, [r7, #0]
 8002444:	1dbb      	adds	r3, r7, #6
 8002446:	881b      	ldrh	r3, [r3, #0]
 8002448:	0011      	movs	r1, r2
 800244a:	0018      	movs	r0, r3
 800244c:	f7ff ff73 	bl	8002336 <fillScreen>
}
 8002450:	46c0      	nop			; (mov r8, r8)
 8002452:	46bd      	mov	sp, r7
 8002454:	b002      	add	sp, #8
 8002456:	bd80      	pop	{r7, pc}
 8002458:	200000f2 	.word	0x200000f2

0800245c <drawChar>:
// ---- end of basic shapes and lines ----

// ---- text functions ----
// draw a character. based on 6x8 font, but scalable
// instead of drawing pixel by pixel, function builds a buffer first and then sends
void drawChar(uint8_t ch, SPI_HandleTypeDef *hspi) {
 800245c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800245e:	b095      	sub	sp, #84	; 0x54
 8002460:	af04      	add	r7, sp, #16
 8002462:	61b9      	str	r1, [r7, #24]
 8002464:	221f      	movs	r2, #31
 8002466:	18ba      	adds	r2, r7, r2
 8002468:	1c01      	adds	r1, r0, #0
 800246a:	7011      	strb	r1, [r2, #0]
 800246c:	466a      	mov	r2, sp
 800246e:	607a      	str	r2, [r7, #4]
	uint16_t bufferSize = 6*8*textSize*textSize;
 8002470:	4abe      	ldr	r2, [pc, #760]	; (800276c <drawChar+0x310>)
 8002472:	7812      	ldrb	r2, [r2, #0]
 8002474:	b292      	uxth	r2, r2
 8002476:	49bd      	ldr	r1, [pc, #756]	; (800276c <drawChar+0x310>)
 8002478:	7809      	ldrb	r1, [r1, #0]
 800247a:	b289      	uxth	r1, r1
 800247c:	434a      	muls	r2, r1
 800247e:	b291      	uxth	r1, r2
 8002480:	221a      	movs	r2, #26
 8002482:	2018      	movs	r0, #24
 8002484:	4684      	mov	ip, r0
 8002486:	44bc      	add	ip, r7
 8002488:	4462      	add	r2, ip
 800248a:	2030      	movs	r0, #48	; 0x30
 800248c:	4341      	muls	r1, r0
 800248e:	8011      	strh	r1, [r2, #0]
	uint16_t buffer[bufferSize];
 8002490:	221a      	movs	r2, #26
 8002492:	2118      	movs	r1, #24
 8002494:	468c      	mov	ip, r1
 8002496:	44bc      	add	ip, r7
 8002498:	4462      	add	r2, ip
 800249a:	8812      	ldrh	r2, [r2, #0]
 800249c:	0011      	movs	r1, r2
 800249e:	3901      	subs	r1, #1
 80024a0:	62f9      	str	r1, [r7, #44]	; 0x2c
 80024a2:	613a      	str	r2, [r7, #16]
 80024a4:	2100      	movs	r1, #0
 80024a6:	6179      	str	r1, [r7, #20]
 80024a8:	6939      	ldr	r1, [r7, #16]
 80024aa:	0f09      	lsrs	r1, r1, #28
 80024ac:	6978      	ldr	r0, [r7, #20]
 80024ae:	0106      	lsls	r6, r0, #4
 80024b0:	430e      	orrs	r6, r1
 80024b2:	6939      	ldr	r1, [r7, #16]
 80024b4:	010d      	lsls	r5, r1, #4
 80024b6:	60ba      	str	r2, [r7, #8]
 80024b8:	2100      	movs	r1, #0
 80024ba:	60f9      	str	r1, [r7, #12]
 80024bc:	68bd      	ldr	r5, [r7, #8]
 80024be:	68fe      	ldr	r6, [r7, #12]
 80024c0:	0029      	movs	r1, r5
 80024c2:	0f09      	lsrs	r1, r1, #28
 80024c4:	0030      	movs	r0, r6
 80024c6:	0104      	lsls	r4, r0, #4
 80024c8:	430c      	orrs	r4, r1
 80024ca:	0029      	movs	r1, r5
 80024cc:	010b      	lsls	r3, r1, #4
 80024ce:	0013      	movs	r3, r2
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	3301      	adds	r3, #1
 80024d4:	3307      	adds	r3, #7
 80024d6:	08db      	lsrs	r3, r3, #3
 80024d8:	00db      	lsls	r3, r3, #3
 80024da:	466a      	mov	r2, sp
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	469d      	mov	sp, r3
 80024e0:	ab04      	add	r3, sp, #16
 80024e2:	3301      	adds	r3, #1
 80024e4:	085b      	lsrs	r3, r3, #1
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	62bb      	str	r3, [r7, #40]	; 0x28
	int16_t rowOffset, address;

	// Char bitmap = 5 columns
	for (int8_t i=0; i<5; i++) {
 80024ea:	2325      	movs	r3, #37	; 0x25
 80024ec:	2218      	movs	r2, #24
 80024ee:	4694      	mov	ip, r2
 80024f0:	44bc      	add	ip, r7
 80024f2:	4463      	add	r3, ip
 80024f4:	2200      	movs	r2, #0
 80024f6:	701a      	strb	r2, [r3, #0]
 80024f8:	e1f4      	b.n	80028e4 <drawChar+0x488>
		uint8_t line = font[ch*5+i];
 80024fa:	231f      	movs	r3, #31
 80024fc:	18fb      	adds	r3, r7, r3
 80024fe:	781a      	ldrb	r2, [r3, #0]
 8002500:	0013      	movs	r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	189a      	adds	r2, r3, r2
 8002506:	2325      	movs	r3, #37	; 0x25
 8002508:	2118      	movs	r1, #24
 800250a:	468c      	mov	ip, r1
 800250c:	44bc      	add	ip, r7
 800250e:	4463      	add	r3, ip
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	b25b      	sxtb	r3, r3
 8002514:	18d2      	adds	r2, r2, r3
 8002516:	2324      	movs	r3, #36	; 0x24
 8002518:	2118      	movs	r1, #24
 800251a:	468c      	mov	ip, r1
 800251c:	44bc      	add	ip, r7
 800251e:	4463      	add	r3, ip
 8002520:	4993      	ldr	r1, [pc, #588]	; (8002770 <drawChar+0x314>)
 8002522:	5c8a      	ldrb	r2, [r1, r2]
 8002524:	701a      	strb	r2, [r3, #0]
		for (int8_t j=0; j<8; j++, line >>= 1) {
 8002526:	2323      	movs	r3, #35	; 0x23
 8002528:	2218      	movs	r2, #24
 800252a:	4694      	mov	ip, r2
 800252c:	44bc      	add	ip, r7
 800252e:	4463      	add	r3, ip
 8002530:	2200      	movs	r2, #0
 8002532:	701a      	strb	r2, [r3, #0]
 8002534:	e1c0      	b.n	80028b8 <drawChar+0x45c>
			// draw character pixel
			if (line & 1) {
 8002536:	2324      	movs	r3, #36	; 0x24
 8002538:	2218      	movs	r2, #24
 800253a:	4694      	mov	ip, r2
 800253c:	44bc      	add	ip, r7
 800253e:	4463      	add	r3, ip
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	2201      	movs	r2, #1
 8002544:	4013      	ands	r3, r2
 8002546:	d100      	bne.n	800254a <drawChar+0xee>
 8002548:	e0c8      	b.n	80026dc <drawChar+0x280>
				if (textSize == 1) {
 800254a:	4b88      	ldr	r3, [pc, #544]	; (800276c <drawChar+0x310>)
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d11c      	bne.n	800258c <drawChar+0x130>
					buffer[i+j*6] = colorFixer(textColor);
 8002552:	4b88      	ldr	r3, [pc, #544]	; (8002774 <drawChar+0x318>)
 8002554:	8818      	ldrh	r0, [r3, #0]
 8002556:	2325      	movs	r3, #37	; 0x25
 8002558:	2218      	movs	r2, #24
 800255a:	4694      	mov	ip, r2
 800255c:	44bc      	add	ip, r7
 800255e:	4463      	add	r3, ip
 8002560:	2100      	movs	r1, #0
 8002562:	5659      	ldrsb	r1, [r3, r1]
 8002564:	2323      	movs	r3, #35	; 0x23
 8002566:	2218      	movs	r2, #24
 8002568:	4694      	mov	ip, r2
 800256a:	44bc      	add	ip, r7
 800256c:	4463      	add	r3, ip
 800256e:	2200      	movs	r2, #0
 8002570:	569a      	ldrsb	r2, [r3, r2]
 8002572:	0013      	movs	r3, r2
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	189b      	adds	r3, r3, r2
 8002578:	005b      	lsls	r3, r3, #1
 800257a:	18cc      	adds	r4, r1, r3
 800257c:	f7ff fc94 	bl	8001ea8 <colorFixer>
 8002580:	0003      	movs	r3, r0
 8002582:	0019      	movs	r1, r3
 8002584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002586:	0062      	lsls	r2, r4, #1
 8002588:	52d1      	strh	r1, [r2, r3]
 800258a:	e17f      	b.n	800288c <drawChar+0x430>
				}
				else {
					// indexing scheme for textSize > 1
					for (int8_t k = 0; k < textSize; k++) {
 800258c:	2322      	movs	r3, #34	; 0x22
 800258e:	2218      	movs	r2, #24
 8002590:	4694      	mov	ip, r2
 8002592:	44bc      	add	ip, r7
 8002594:	4463      	add	r3, ip
 8002596:	2200      	movs	r2, #0
 8002598:	701a      	strb	r2, [r3, #0]
 800259a:	e092      	b.n	80026c2 <drawChar+0x266>
						rowOffset = textSize*6;
 800259c:	4b73      	ldr	r3, [pc, #460]	; (800276c <drawChar+0x310>)
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	1c1a      	adds	r2, r3, #0
 80025a4:	1c13      	adds	r3, r2, #0
 80025a6:	18db      	adds	r3, r3, r3
 80025a8:	189b      	adds	r3, r3, r2
 80025aa:	18db      	adds	r3, r3, r3
 80025ac:	b29a      	uxth	r2, r3
 80025ae:	2326      	movs	r3, #38	; 0x26
 80025b0:	2118      	movs	r1, #24
 80025b2:	468c      	mov	ip, r1
 80025b4:	44bc      	add	ip, r7
 80025b6:	4463      	add	r3, ip
 80025b8:	801a      	strh	r2, [r3, #0]
						for (int8_t l = 0; l < textSize; l++) {
 80025ba:	2321      	movs	r3, #33	; 0x21
 80025bc:	2218      	movs	r2, #24
 80025be:	4694      	mov	ip, r2
 80025c0:	44bc      	add	ip, r7
 80025c2:	4463      	add	r3, ip
 80025c4:	2200      	movs	r2, #0
 80025c6:	701a      	strb	r2, [r3, #0]
 80025c8:	e064      	b.n	8002694 <drawChar+0x238>
							address = (textSize*textSize*j*6)+(i*textSize);
 80025ca:	4b68      	ldr	r3, [pc, #416]	; (800276c <drawChar+0x310>)
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	4a66      	ldr	r2, [pc, #408]	; (800276c <drawChar+0x310>)
 80025d2:	7812      	ldrb	r2, [r2, #0]
 80025d4:	b292      	uxth	r2, r2
 80025d6:	4353      	muls	r3, r2
 80025d8:	b29b      	uxth	r3, r3
 80025da:	2223      	movs	r2, #35	; 0x23
 80025dc:	2118      	movs	r1, #24
 80025de:	468c      	mov	ip, r1
 80025e0:	44bc      	add	ip, r7
 80025e2:	4462      	add	r2, ip
 80025e4:	7812      	ldrb	r2, [r2, #0]
 80025e6:	b252      	sxtb	r2, r2
 80025e8:	b292      	uxth	r2, r2
 80025ea:	4353      	muls	r3, r2
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	1c1a      	adds	r2, r3, #0
 80025f0:	1c13      	adds	r3, r2, #0
 80025f2:	18db      	adds	r3, r3, r3
 80025f4:	189b      	adds	r3, r3, r2
 80025f6:	18db      	adds	r3, r3, r3
 80025f8:	b29a      	uxth	r2, r3
 80025fa:	2325      	movs	r3, #37	; 0x25
 80025fc:	2118      	movs	r1, #24
 80025fe:	468c      	mov	ip, r1
 8002600:	44bc      	add	ip, r7
 8002602:	4463      	add	r3, ip
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	b25b      	sxtb	r3, r3
 8002608:	b29b      	uxth	r3, r3
 800260a:	4958      	ldr	r1, [pc, #352]	; (800276c <drawChar+0x310>)
 800260c:	7809      	ldrb	r1, [r1, #0]
 800260e:	b289      	uxth	r1, r1
 8002610:	434b      	muls	r3, r1
 8002612:	b29b      	uxth	r3, r3
 8002614:	18d3      	adds	r3, r2, r3
 8002616:	b29a      	uxth	r2, r3
 8002618:	210e      	movs	r1, #14
 800261a:	2018      	movs	r0, #24
 800261c:	183b      	adds	r3, r7, r0
 800261e:	185b      	adds	r3, r3, r1
 8002620:	801a      	strh	r2, [r3, #0]
							address += rowOffset*k+l;
 8002622:	2322      	movs	r3, #34	; 0x22
 8002624:	2218      	movs	r2, #24
 8002626:	4694      	mov	ip, r2
 8002628:	44bc      	add	ip, r7
 800262a:	4463      	add	r3, ip
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	b25b      	sxtb	r3, r3
 8002630:	b29b      	uxth	r3, r3
 8002632:	2226      	movs	r2, #38	; 0x26
 8002634:	2418      	movs	r4, #24
 8002636:	46a4      	mov	ip, r4
 8002638:	44bc      	add	ip, r7
 800263a:	4462      	add	r2, ip
 800263c:	8812      	ldrh	r2, [r2, #0]
 800263e:	4353      	muls	r3, r2
 8002640:	b29a      	uxth	r2, r3
 8002642:	2521      	movs	r5, #33	; 0x21
 8002644:	183b      	adds	r3, r7, r0
 8002646:	195b      	adds	r3, r3, r5
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	b25b      	sxtb	r3, r3
 800264c:	b29b      	uxth	r3, r3
 800264e:	18d3      	adds	r3, r2, r3
 8002650:	b29a      	uxth	r2, r3
 8002652:	183b      	adds	r3, r7, r0
 8002654:	185b      	adds	r3, r3, r1
 8002656:	881b      	ldrh	r3, [r3, #0]
 8002658:	18d3      	adds	r3, r2, r3
 800265a:	b29a      	uxth	r2, r3
 800265c:	183b      	adds	r3, r7, r0
 800265e:	185b      	adds	r3, r3, r1
 8002660:	801a      	strh	r2, [r3, #0]
							buffer[address] = colorFixer(textColor);
 8002662:	4b44      	ldr	r3, [pc, #272]	; (8002774 <drawChar+0x318>)
 8002664:	881a      	ldrh	r2, [r3, #0]
 8002666:	0006      	movs	r6, r0
 8002668:	183b      	adds	r3, r7, r0
 800266a:	185b      	adds	r3, r3, r1
 800266c:	2400      	movs	r4, #0
 800266e:	5f1c      	ldrsh	r4, [r3, r4]
 8002670:	0010      	movs	r0, r2
 8002672:	f7ff fc19 	bl	8001ea8 <colorFixer>
 8002676:	0003      	movs	r3, r0
 8002678:	0019      	movs	r1, r3
 800267a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800267c:	0062      	lsls	r2, r4, #1
 800267e:	52d1      	strh	r1, [r2, r3]
						for (int8_t l = 0; l < textSize; l++) {
 8002680:	19bb      	adds	r3, r7, r6
 8002682:	195b      	adds	r3, r3, r5
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	b25b      	sxtb	r3, r3
 8002688:	b2db      	uxtb	r3, r3
 800268a:	3301      	adds	r3, #1
 800268c:	b2da      	uxtb	r2, r3
 800268e:	19bb      	adds	r3, r7, r6
 8002690:	195b      	adds	r3, r3, r5
 8002692:	701a      	strb	r2, [r3, #0]
 8002694:	2321      	movs	r3, #33	; 0x21
 8002696:	2218      	movs	r2, #24
 8002698:	4694      	mov	ip, r2
 800269a:	44bc      	add	ip, r7
 800269c:	4463      	add	r3, ip
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	b25b      	sxtb	r3, r3
 80026a2:	4a32      	ldr	r2, [pc, #200]	; (800276c <drawChar+0x310>)
 80026a4:	7812      	ldrb	r2, [r2, #0]
 80026a6:	4293      	cmp	r3, r2
 80026a8:	db8f      	blt.n	80025ca <drawChar+0x16e>
					for (int8_t k = 0; k < textSize; k++) {
 80026aa:	2122      	movs	r1, #34	; 0x22
 80026ac:	2018      	movs	r0, #24
 80026ae:	183b      	adds	r3, r7, r0
 80026b0:	185b      	adds	r3, r3, r1
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	b25b      	sxtb	r3, r3
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	3301      	adds	r3, #1
 80026ba:	b2da      	uxtb	r2, r3
 80026bc:	183b      	adds	r3, r7, r0
 80026be:	185b      	adds	r3, r3, r1
 80026c0:	701a      	strb	r2, [r3, #0]
 80026c2:	2322      	movs	r3, #34	; 0x22
 80026c4:	2218      	movs	r2, #24
 80026c6:	4694      	mov	ip, r2
 80026c8:	44bc      	add	ip, r7
 80026ca:	4463      	add	r3, ip
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	b25b      	sxtb	r3, r3
 80026d0:	4a26      	ldr	r2, [pc, #152]	; (800276c <drawChar+0x310>)
 80026d2:	7812      	ldrb	r2, [r2, #0]
 80026d4:	4293      	cmp	r3, r2
 80026d6:	da00      	bge.n	80026da <drawChar+0x27e>
 80026d8:	e760      	b.n	800259c <drawChar+0x140>
 80026da:	e0d7      	b.n	800288c <drawChar+0x430>
						}
					}
				}
			}
			// draw text background
			else if (bg != textColor) {
 80026dc:	4b26      	ldr	r3, [pc, #152]	; (8002778 <drawChar+0x31c>)
 80026de:	881a      	ldrh	r2, [r3, #0]
 80026e0:	4b24      	ldr	r3, [pc, #144]	; (8002774 <drawChar+0x318>)
 80026e2:	881b      	ldrh	r3, [r3, #0]
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d100      	bne.n	80026ea <drawChar+0x28e>
 80026e8:	e0d0      	b.n	800288c <drawChar+0x430>
				if (textSize == 1) {
 80026ea:	4b20      	ldr	r3, [pc, #128]	; (800276c <drawChar+0x310>)
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d11c      	bne.n	800272c <drawChar+0x2d0>
					buffer[i+j*6] = colorFixer(bg);
 80026f2:	4b21      	ldr	r3, [pc, #132]	; (8002778 <drawChar+0x31c>)
 80026f4:	8818      	ldrh	r0, [r3, #0]
 80026f6:	2325      	movs	r3, #37	; 0x25
 80026f8:	2218      	movs	r2, #24
 80026fa:	4694      	mov	ip, r2
 80026fc:	44bc      	add	ip, r7
 80026fe:	4463      	add	r3, ip
 8002700:	2100      	movs	r1, #0
 8002702:	5659      	ldrsb	r1, [r3, r1]
 8002704:	2323      	movs	r3, #35	; 0x23
 8002706:	2218      	movs	r2, #24
 8002708:	4694      	mov	ip, r2
 800270a:	44bc      	add	ip, r7
 800270c:	4463      	add	r3, ip
 800270e:	2200      	movs	r2, #0
 8002710:	569a      	ldrsb	r2, [r3, r2]
 8002712:	0013      	movs	r3, r2
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	189b      	adds	r3, r3, r2
 8002718:	005b      	lsls	r3, r3, #1
 800271a:	18cc      	adds	r4, r1, r3
 800271c:	f7ff fbc4 	bl	8001ea8 <colorFixer>
 8002720:	0003      	movs	r3, r0
 8002722:	0019      	movs	r1, r3
 8002724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002726:	0062      	lsls	r2, r4, #1
 8002728:	52d1      	strh	r1, [r2, r3]
 800272a:	e0af      	b.n	800288c <drawChar+0x430>
				}
				else {
					for (int8_t k = 0; k < textSize; k++) {
 800272c:	2320      	movs	r3, #32
 800272e:	2218      	movs	r2, #24
 8002730:	4694      	mov	ip, r2
 8002732:	44bc      	add	ip, r7
 8002734:	4463      	add	r3, ip
 8002736:	2200      	movs	r2, #0
 8002738:	701a      	strb	r2, [r3, #0]
 800273a:	e09b      	b.n	8002874 <drawChar+0x418>
						rowOffset = textSize*6;
 800273c:	4b0b      	ldr	r3, [pc, #44]	; (800276c <drawChar+0x310>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	b29b      	uxth	r3, r3
 8002742:	1c1a      	adds	r2, r3, #0
 8002744:	1c13      	adds	r3, r2, #0
 8002746:	18db      	adds	r3, r3, r3
 8002748:	189b      	adds	r3, r3, r2
 800274a:	18db      	adds	r3, r3, r3
 800274c:	b29a      	uxth	r2, r3
 800274e:	2326      	movs	r3, #38	; 0x26
 8002750:	2118      	movs	r1, #24
 8002752:	468c      	mov	ip, r1
 8002754:	44bc      	add	ip, r7
 8002756:	4463      	add	r3, ip
 8002758:	801a      	strh	r2, [r3, #0]
						for (int8_t l = 0; l < textSize; l++) {
 800275a:	231f      	movs	r3, #31
 800275c:	2218      	movs	r2, #24
 800275e:	4694      	mov	ip, r2
 8002760:	44bc      	add	ip, r7
 8002762:	4463      	add	r3, ip
 8002764:	2200      	movs	r2, #0
 8002766:	701a      	strb	r2, [r3, #0]
 8002768:	e06d      	b.n	8002846 <drawChar+0x3ea>
 800276a:	46c0      	nop			; (mov r8, r8)
 800276c:	200000ee 	.word	0x200000ee
 8002770:	0800bea8 	.word	0x0800bea8
 8002774:	200000f0 	.word	0x200000f0
 8002778:	200000f2 	.word	0x200000f2
							address = (textSize*textSize*j*6)+(i*textSize);
 800277c:	4bda      	ldr	r3, [pc, #872]	; (8002ae8 <drawChar+0x68c>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	b29b      	uxth	r3, r3
 8002782:	4ad9      	ldr	r2, [pc, #868]	; (8002ae8 <drawChar+0x68c>)
 8002784:	7812      	ldrb	r2, [r2, #0]
 8002786:	b292      	uxth	r2, r2
 8002788:	4353      	muls	r3, r2
 800278a:	b29b      	uxth	r3, r3
 800278c:	2223      	movs	r2, #35	; 0x23
 800278e:	2118      	movs	r1, #24
 8002790:	468c      	mov	ip, r1
 8002792:	44bc      	add	ip, r7
 8002794:	4462      	add	r2, ip
 8002796:	7812      	ldrb	r2, [r2, #0]
 8002798:	b252      	sxtb	r2, r2
 800279a:	b292      	uxth	r2, r2
 800279c:	4353      	muls	r3, r2
 800279e:	b29b      	uxth	r3, r3
 80027a0:	1c1a      	adds	r2, r3, #0
 80027a2:	1c13      	adds	r3, r2, #0
 80027a4:	18db      	adds	r3, r3, r3
 80027a6:	189b      	adds	r3, r3, r2
 80027a8:	18db      	adds	r3, r3, r3
 80027aa:	b29a      	uxth	r2, r3
 80027ac:	2325      	movs	r3, #37	; 0x25
 80027ae:	2118      	movs	r1, #24
 80027b0:	468c      	mov	ip, r1
 80027b2:	44bc      	add	ip, r7
 80027b4:	4463      	add	r3, ip
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	b25b      	sxtb	r3, r3
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	49ca      	ldr	r1, [pc, #808]	; (8002ae8 <drawChar+0x68c>)
 80027be:	7809      	ldrb	r1, [r1, #0]
 80027c0:	b289      	uxth	r1, r1
 80027c2:	434b      	muls	r3, r1
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	18d3      	adds	r3, r2, r3
 80027c8:	b29a      	uxth	r2, r3
 80027ca:	210e      	movs	r1, #14
 80027cc:	2018      	movs	r0, #24
 80027ce:	183b      	adds	r3, r7, r0
 80027d0:	185b      	adds	r3, r3, r1
 80027d2:	801a      	strh	r2, [r3, #0]
							address += rowOffset*k+l;
 80027d4:	2320      	movs	r3, #32
 80027d6:	2218      	movs	r2, #24
 80027d8:	4694      	mov	ip, r2
 80027da:	44bc      	add	ip, r7
 80027dc:	4463      	add	r3, ip
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	b25b      	sxtb	r3, r3
 80027e2:	b29b      	uxth	r3, r3
 80027e4:	2226      	movs	r2, #38	; 0x26
 80027e6:	2418      	movs	r4, #24
 80027e8:	46a4      	mov	ip, r4
 80027ea:	44bc      	add	ip, r7
 80027ec:	4462      	add	r2, ip
 80027ee:	8812      	ldrh	r2, [r2, #0]
 80027f0:	4353      	muls	r3, r2
 80027f2:	b29a      	uxth	r2, r3
 80027f4:	251f      	movs	r5, #31
 80027f6:	183b      	adds	r3, r7, r0
 80027f8:	195b      	adds	r3, r3, r5
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	b25b      	sxtb	r3, r3
 80027fe:	b29b      	uxth	r3, r3
 8002800:	18d3      	adds	r3, r2, r3
 8002802:	b29a      	uxth	r2, r3
 8002804:	183b      	adds	r3, r7, r0
 8002806:	185b      	adds	r3, r3, r1
 8002808:	881b      	ldrh	r3, [r3, #0]
 800280a:	18d3      	adds	r3, r2, r3
 800280c:	b29a      	uxth	r2, r3
 800280e:	183b      	adds	r3, r7, r0
 8002810:	185b      	adds	r3, r3, r1
 8002812:	801a      	strh	r2, [r3, #0]
							buffer[address] = colorFixer(bg);
 8002814:	4bb5      	ldr	r3, [pc, #724]	; (8002aec <drawChar+0x690>)
 8002816:	881a      	ldrh	r2, [r3, #0]
 8002818:	0006      	movs	r6, r0
 800281a:	183b      	adds	r3, r7, r0
 800281c:	185b      	adds	r3, r3, r1
 800281e:	2400      	movs	r4, #0
 8002820:	5f1c      	ldrsh	r4, [r3, r4]
 8002822:	0010      	movs	r0, r2
 8002824:	f7ff fb40 	bl	8001ea8 <colorFixer>
 8002828:	0003      	movs	r3, r0
 800282a:	0019      	movs	r1, r3
 800282c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800282e:	0062      	lsls	r2, r4, #1
 8002830:	52d1      	strh	r1, [r2, r3]
						for (int8_t l = 0; l < textSize; l++) {
 8002832:	19bb      	adds	r3, r7, r6
 8002834:	195b      	adds	r3, r3, r5
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	b25b      	sxtb	r3, r3
 800283a:	b2db      	uxtb	r3, r3
 800283c:	3301      	adds	r3, #1
 800283e:	b2da      	uxtb	r2, r3
 8002840:	19bb      	adds	r3, r7, r6
 8002842:	195b      	adds	r3, r3, r5
 8002844:	701a      	strb	r2, [r3, #0]
 8002846:	231f      	movs	r3, #31
 8002848:	2218      	movs	r2, #24
 800284a:	4694      	mov	ip, r2
 800284c:	44bc      	add	ip, r7
 800284e:	4463      	add	r3, ip
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	b25b      	sxtb	r3, r3
 8002854:	4aa4      	ldr	r2, [pc, #656]	; (8002ae8 <drawChar+0x68c>)
 8002856:	7812      	ldrb	r2, [r2, #0]
 8002858:	4293      	cmp	r3, r2
 800285a:	db8f      	blt.n	800277c <drawChar+0x320>
					for (int8_t k = 0; k < textSize; k++) {
 800285c:	2120      	movs	r1, #32
 800285e:	2018      	movs	r0, #24
 8002860:	183b      	adds	r3, r7, r0
 8002862:	185b      	adds	r3, r3, r1
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	b25b      	sxtb	r3, r3
 8002868:	b2db      	uxtb	r3, r3
 800286a:	3301      	adds	r3, #1
 800286c:	b2da      	uxtb	r2, r3
 800286e:	183b      	adds	r3, r7, r0
 8002870:	185b      	adds	r3, r3, r1
 8002872:	701a      	strb	r2, [r3, #0]
 8002874:	2320      	movs	r3, #32
 8002876:	2218      	movs	r2, #24
 8002878:	4694      	mov	ip, r2
 800287a:	44bc      	add	ip, r7
 800287c:	4463      	add	r3, ip
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	b25b      	sxtb	r3, r3
 8002882:	4a99      	ldr	r2, [pc, #612]	; (8002ae8 <drawChar+0x68c>)
 8002884:	7812      	ldrb	r2, [r2, #0]
 8002886:	4293      	cmp	r3, r2
 8002888:	da00      	bge.n	800288c <drawChar+0x430>
 800288a:	e757      	b.n	800273c <drawChar+0x2e0>
		for (int8_t j=0; j<8; j++, line >>= 1) {
 800288c:	2123      	movs	r1, #35	; 0x23
 800288e:	2018      	movs	r0, #24
 8002890:	183b      	adds	r3, r7, r0
 8002892:	185b      	adds	r3, r3, r1
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	b25b      	sxtb	r3, r3
 8002898:	b2db      	uxtb	r3, r3
 800289a:	3301      	adds	r3, #1
 800289c:	b2da      	uxtb	r2, r3
 800289e:	183b      	adds	r3, r7, r0
 80028a0:	185b      	adds	r3, r3, r1
 80028a2:	701a      	strb	r2, [r3, #0]
 80028a4:	2224      	movs	r2, #36	; 0x24
 80028a6:	183b      	adds	r3, r7, r0
 80028a8:	189b      	adds	r3, r3, r2
 80028aa:	2118      	movs	r1, #24
 80028ac:	468c      	mov	ip, r1
 80028ae:	44bc      	add	ip, r7
 80028b0:	4462      	add	r2, ip
 80028b2:	7812      	ldrb	r2, [r2, #0]
 80028b4:	0852      	lsrs	r2, r2, #1
 80028b6:	701a      	strb	r2, [r3, #0]
 80028b8:	2323      	movs	r3, #35	; 0x23
 80028ba:	2218      	movs	r2, #24
 80028bc:	4694      	mov	ip, r2
 80028be:	44bc      	add	ip, r7
 80028c0:	4463      	add	r3, ip
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	b25b      	sxtb	r3, r3
 80028c6:	2b07      	cmp	r3, #7
 80028c8:	dc00      	bgt.n	80028cc <drawChar+0x470>
 80028ca:	e634      	b.n	8002536 <drawChar+0xda>
	for (int8_t i=0; i<5; i++) {
 80028cc:	2125      	movs	r1, #37	; 0x25
 80028ce:	2018      	movs	r0, #24
 80028d0:	183b      	adds	r3, r7, r0
 80028d2:	185b      	adds	r3, r3, r1
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	b25b      	sxtb	r3, r3
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	3301      	adds	r3, #1
 80028dc:	b2da      	uxtb	r2, r3
 80028de:	183b      	adds	r3, r7, r0
 80028e0:	185b      	adds	r3, r3, r1
 80028e2:	701a      	strb	r2, [r3, #0]
 80028e4:	2325      	movs	r3, #37	; 0x25
 80028e6:	2218      	movs	r2, #24
 80028e8:	4694      	mov	ip, r2
 80028ea:	44bc      	add	ip, r7
 80028ec:	4463      	add	r3, ip
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	b25b      	sxtb	r3, r3
 80028f2:	2b04      	cmp	r3, #4
 80028f4:	dc00      	bgt.n	80028f8 <drawChar+0x49c>
 80028f6:	e600      	b.n	80024fa <drawChar+0x9e>
		}
	}

	// If opaque, draw vertical line for last column
	// for character 1px kerning
	if (bg != textColor) {
 80028f8:	4b7c      	ldr	r3, [pc, #496]	; (8002aec <drawChar+0x690>)
 80028fa:	881a      	ldrh	r2, [r3, #0]
 80028fc:	4b7c      	ldr	r3, [pc, #496]	; (8002af0 <drawChar+0x694>)
 80028fe:	881b      	ldrh	r3, [r3, #0]
 8002900:	429a      	cmp	r2, r3
 8002902:	d100      	bne.n	8002906 <drawChar+0x4aa>
 8002904:	e0ca      	b.n	8002a9c <drawChar+0x640>
		for (int8_t j = 0; j < 8; j++) {
 8002906:	231e      	movs	r3, #30
 8002908:	2218      	movs	r2, #24
 800290a:	4694      	mov	ip, r2
 800290c:	44bc      	add	ip, r7
 800290e:	4463      	add	r3, ip
 8002910:	2200      	movs	r2, #0
 8002912:	701a      	strb	r2, [r3, #0]
 8002914:	e0b8      	b.n	8002a88 <drawChar+0x62c>
			if (textSize == 1) {
 8002916:	4b74      	ldr	r3, [pc, #464]	; (8002ae8 <drawChar+0x68c>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	2b01      	cmp	r3, #1
 800291c:	d116      	bne.n	800294c <drawChar+0x4f0>
				buffer[5+j*6] = colorFixer(bg);
 800291e:	4b73      	ldr	r3, [pc, #460]	; (8002aec <drawChar+0x690>)
 8002920:	8819      	ldrh	r1, [r3, #0]
 8002922:	231e      	movs	r3, #30
 8002924:	2218      	movs	r2, #24
 8002926:	4694      	mov	ip, r2
 8002928:	44bc      	add	ip, r7
 800292a:	4463      	add	r3, ip
 800292c:	2200      	movs	r2, #0
 800292e:	569a      	ldrsb	r2, [r3, r2]
 8002930:	0013      	movs	r3, r2
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	189b      	adds	r3, r3, r2
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	1d5c      	adds	r4, r3, #5
 800293a:	0008      	movs	r0, r1
 800293c:	f7ff fab4 	bl	8001ea8 <colorFixer>
 8002940:	0003      	movs	r3, r0
 8002942:	0019      	movs	r1, r3
 8002944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002946:	0062      	lsls	r2, r4, #1
 8002948:	52d1      	strh	r1, [r2, r3]
 800294a:	e091      	b.n	8002a70 <drawChar+0x614>
			}
			else {
				for (int8_t k = 0; k < textSize; k++) {
 800294c:	231d      	movs	r3, #29
 800294e:	2218      	movs	r2, #24
 8002950:	4694      	mov	ip, r2
 8002952:	44bc      	add	ip, r7
 8002954:	4463      	add	r3, ip
 8002956:	2200      	movs	r2, #0
 8002958:	701a      	strb	r2, [r3, #0]
 800295a:	e07d      	b.n	8002a58 <drawChar+0x5fc>
					for (int8_t l = 0; l < textSize; l++) {
 800295c:	231c      	movs	r3, #28
 800295e:	2218      	movs	r2, #24
 8002960:	4694      	mov	ip, r2
 8002962:	44bc      	add	ip, r7
 8002964:	4463      	add	r3, ip
 8002966:	2200      	movs	r2, #0
 8002968:	701a      	strb	r2, [r3, #0]
 800296a:	e05e      	b.n	8002a2a <drawChar+0x5ce>
						address = (textSize*textSize*j*6)+(5*textSize);
 800296c:	4b5e      	ldr	r3, [pc, #376]	; (8002ae8 <drawChar+0x68c>)
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	b29b      	uxth	r3, r3
 8002972:	4a5d      	ldr	r2, [pc, #372]	; (8002ae8 <drawChar+0x68c>)
 8002974:	7812      	ldrb	r2, [r2, #0]
 8002976:	b292      	uxth	r2, r2
 8002978:	4353      	muls	r3, r2
 800297a:	b29b      	uxth	r3, r3
 800297c:	221e      	movs	r2, #30
 800297e:	2118      	movs	r1, #24
 8002980:	468c      	mov	ip, r1
 8002982:	44bc      	add	ip, r7
 8002984:	4462      	add	r2, ip
 8002986:	7812      	ldrb	r2, [r2, #0]
 8002988:	b252      	sxtb	r2, r2
 800298a:	b292      	uxth	r2, r2
 800298c:	4353      	muls	r3, r2
 800298e:	b29b      	uxth	r3, r3
 8002990:	1c1a      	adds	r2, r3, #0
 8002992:	1c13      	adds	r3, r2, #0
 8002994:	18db      	adds	r3, r3, r3
 8002996:	189b      	adds	r3, r3, r2
 8002998:	18db      	adds	r3, r3, r3
 800299a:	b29a      	uxth	r2, r3
 800299c:	4b52      	ldr	r3, [pc, #328]	; (8002ae8 <drawChar+0x68c>)
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	1c19      	adds	r1, r3, #0
 80029a4:	0089      	lsls	r1, r1, #2
 80029a6:	18cb      	adds	r3, r1, r3
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	18d3      	adds	r3, r2, r3
 80029ac:	b29a      	uxth	r2, r3
 80029ae:	210e      	movs	r1, #14
 80029b0:	2018      	movs	r0, #24
 80029b2:	183b      	adds	r3, r7, r0
 80029b4:	185b      	adds	r3, r3, r1
 80029b6:	801a      	strh	r2, [r3, #0]
						address += rowOffset*k+l;
 80029b8:	231d      	movs	r3, #29
 80029ba:	2218      	movs	r2, #24
 80029bc:	4694      	mov	ip, r2
 80029be:	44bc      	add	ip, r7
 80029c0:	4463      	add	r3, ip
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	b25b      	sxtb	r3, r3
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	2226      	movs	r2, #38	; 0x26
 80029ca:	2418      	movs	r4, #24
 80029cc:	46a4      	mov	ip, r4
 80029ce:	44bc      	add	ip, r7
 80029d0:	4462      	add	r2, ip
 80029d2:	8812      	ldrh	r2, [r2, #0]
 80029d4:	4353      	muls	r3, r2
 80029d6:	b29a      	uxth	r2, r3
 80029d8:	251c      	movs	r5, #28
 80029da:	183b      	adds	r3, r7, r0
 80029dc:	195b      	adds	r3, r3, r5
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	b25b      	sxtb	r3, r3
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	18d3      	adds	r3, r2, r3
 80029e6:	b29a      	uxth	r2, r3
 80029e8:	183b      	adds	r3, r7, r0
 80029ea:	185b      	adds	r3, r3, r1
 80029ec:	881b      	ldrh	r3, [r3, #0]
 80029ee:	18d3      	adds	r3, r2, r3
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	183b      	adds	r3, r7, r0
 80029f4:	185b      	adds	r3, r3, r1
 80029f6:	801a      	strh	r2, [r3, #0]
						buffer[address] = colorFixer(bg);
 80029f8:	4b3c      	ldr	r3, [pc, #240]	; (8002aec <drawChar+0x690>)
 80029fa:	881a      	ldrh	r2, [r3, #0]
 80029fc:	0006      	movs	r6, r0
 80029fe:	183b      	adds	r3, r7, r0
 8002a00:	185b      	adds	r3, r3, r1
 8002a02:	2400      	movs	r4, #0
 8002a04:	5f1c      	ldrsh	r4, [r3, r4]
 8002a06:	0010      	movs	r0, r2
 8002a08:	f7ff fa4e 	bl	8001ea8 <colorFixer>
 8002a0c:	0003      	movs	r3, r0
 8002a0e:	0019      	movs	r1, r3
 8002a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a12:	0062      	lsls	r2, r4, #1
 8002a14:	52d1      	strh	r1, [r2, r3]
					for (int8_t l = 0; l < textSize; l++) {
 8002a16:	19bb      	adds	r3, r7, r6
 8002a18:	195b      	adds	r3, r3, r5
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	b25b      	sxtb	r3, r3
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	3301      	adds	r3, #1
 8002a22:	b2da      	uxtb	r2, r3
 8002a24:	19bb      	adds	r3, r7, r6
 8002a26:	195b      	adds	r3, r3, r5
 8002a28:	701a      	strb	r2, [r3, #0]
 8002a2a:	231c      	movs	r3, #28
 8002a2c:	2218      	movs	r2, #24
 8002a2e:	4694      	mov	ip, r2
 8002a30:	44bc      	add	ip, r7
 8002a32:	4463      	add	r3, ip
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	b25b      	sxtb	r3, r3
 8002a38:	4a2b      	ldr	r2, [pc, #172]	; (8002ae8 <drawChar+0x68c>)
 8002a3a:	7812      	ldrb	r2, [r2, #0]
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	db95      	blt.n	800296c <drawChar+0x510>
				for (int8_t k = 0; k < textSize; k++) {
 8002a40:	211d      	movs	r1, #29
 8002a42:	2018      	movs	r0, #24
 8002a44:	183b      	adds	r3, r7, r0
 8002a46:	185b      	adds	r3, r3, r1
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	b25b      	sxtb	r3, r3
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	3301      	adds	r3, #1
 8002a50:	b2da      	uxtb	r2, r3
 8002a52:	183b      	adds	r3, r7, r0
 8002a54:	185b      	adds	r3, r3, r1
 8002a56:	701a      	strb	r2, [r3, #0]
 8002a58:	231d      	movs	r3, #29
 8002a5a:	2218      	movs	r2, #24
 8002a5c:	4694      	mov	ip, r2
 8002a5e:	44bc      	add	ip, r7
 8002a60:	4463      	add	r3, ip
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	b25b      	sxtb	r3, r3
 8002a66:	4a20      	ldr	r2, [pc, #128]	; (8002ae8 <drawChar+0x68c>)
 8002a68:	7812      	ldrb	r2, [r2, #0]
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	da00      	bge.n	8002a70 <drawChar+0x614>
 8002a6e:	e775      	b.n	800295c <drawChar+0x500>
		for (int8_t j = 0; j < 8; j++) {
 8002a70:	211e      	movs	r1, #30
 8002a72:	2018      	movs	r0, #24
 8002a74:	183b      	adds	r3, r7, r0
 8002a76:	185b      	adds	r3, r3, r1
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	b25b      	sxtb	r3, r3
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	3301      	adds	r3, #1
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	183b      	adds	r3, r7, r0
 8002a84:	185b      	adds	r3, r3, r1
 8002a86:	701a      	strb	r2, [r3, #0]
 8002a88:	231e      	movs	r3, #30
 8002a8a:	2218      	movs	r2, #24
 8002a8c:	4694      	mov	ip, r2
 8002a8e:	44bc      	add	ip, r7
 8002a90:	4463      	add	r3, ip
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	b25b      	sxtb	r3, r3
 8002a96:	2b07      	cmp	r3, #7
 8002a98:	dc00      	bgt.n	8002a9c <drawChar+0x640>
 8002a9a:	e73c      	b.n	8002916 <drawChar+0x4ba>
				}
			}
		}
	}

	drawBuffer(cursorX, cursorY, 6*textSize, 8*textSize, buffer, bufferSize, hspi);
 8002a9c:	4b15      	ldr	r3, [pc, #84]	; (8002af4 <drawChar+0x698>)
 8002a9e:	7818      	ldrb	r0, [r3, #0]
 8002aa0:	4b15      	ldr	r3, [pc, #84]	; (8002af8 <drawChar+0x69c>)
 8002aa2:	7819      	ldrb	r1, [r3, #0]
 8002aa4:	4b10      	ldr	r3, [pc, #64]	; (8002ae8 <drawChar+0x68c>)
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	1c1a      	adds	r2, r3, #0
 8002aaa:	1c13      	adds	r3, r2, #0
 8002aac:	18db      	adds	r3, r3, r3
 8002aae:	189b      	adds	r3, r3, r2
 8002ab0:	18db      	adds	r3, r3, r3
 8002ab2:	b2dc      	uxtb	r4, r3
 8002ab4:	4b0c      	ldr	r3, [pc, #48]	; (8002ae8 <drawChar+0x68c>)
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	00db      	lsls	r3, r3, #3
 8002aba:	b2dd      	uxtb	r5, r3
 8002abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	9202      	str	r2, [sp, #8]
 8002ac2:	221a      	movs	r2, #26
 8002ac4:	2618      	movs	r6, #24
 8002ac6:	46b4      	mov	ip, r6
 8002ac8:	44bc      	add	ip, r7
 8002aca:	4462      	add	r2, ip
 8002acc:	8812      	ldrh	r2, [r2, #0]
 8002ace:	9201      	str	r2, [sp, #4]
 8002ad0:	9300      	str	r3, [sp, #0]
 8002ad2:	002b      	movs	r3, r5
 8002ad4:	0022      	movs	r2, r4
 8002ad6:	f7ff fb58 	bl	800218a <drawBuffer>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	469d      	mov	sp, r3
}
 8002ade:	46c0      	nop			; (mov r8, r8)
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	b011      	add	sp, #68	; 0x44
 8002ae4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ae6:	46c0      	nop			; (mov r8, r8)
 8002ae8:	200000ee 	.word	0x200000ee
 8002aec:	200000f2 	.word	0x200000f2
 8002af0:	200000f0 	.word	0x200000f0
 8002af4:	200000ec 	.word	0x200000ec
 8002af8:	200000ed 	.word	0x200000ed

08002afc <drawText>:

// draws character strings
void drawText(const char *str, SPI_HandleTypeDef *hspi) {
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
	for (int i = 0; str[i] != '\0'; i++) {
 8002b06:	2300      	movs	r3, #0
 8002b08:	60fb      	str	r3, [r7, #12]
 8002b0a:	e01d      	b.n	8002b48 <drawText+0x4c>
		drawChar(str[i], hspi);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	18d3      	adds	r3, r2, r3
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	683a      	ldr	r2, [r7, #0]
 8002b16:	0011      	movs	r1, r2
 8002b18:	0018      	movs	r0, r3
 8002b1a:	f7ff fc9f 	bl	800245c <drawChar>

		// moves cursor on every character print so it's not printed to the same place
		setCursor(cursorX+textSize*6, cursorY);
 8002b1e:	4b0f      	ldr	r3, [pc, #60]	; (8002b5c <drawText+0x60>)
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	1c1a      	adds	r2, r3, #0
 8002b24:	1c13      	adds	r3, r2, #0
 8002b26:	18db      	adds	r3, r3, r3
 8002b28:	189b      	adds	r3, r3, r2
 8002b2a:	18db      	adds	r3, r3, r3
 8002b2c:	b2da      	uxtb	r2, r3
 8002b2e:	4b0c      	ldr	r3, [pc, #48]	; (8002b60 <drawText+0x64>)
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	18d3      	adds	r3, r2, r3
 8002b34:	b2da      	uxtb	r2, r3
 8002b36:	4b0b      	ldr	r3, [pc, #44]	; (8002b64 <drawText+0x68>)
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	0019      	movs	r1, r3
 8002b3c:	0010      	movs	r0, r2
 8002b3e:	f000 f9c5 	bl	8002ecc <setCursor>
	for (int i = 0; str[i] != '\0'; i++) {
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	3301      	adds	r3, #1
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	18d3      	adds	r3, r2, r3
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d1db      	bne.n	8002b0c <drawText+0x10>
	}
}
 8002b54:	46c0      	nop			; (mov r8, r8)
 8002b56:	46bd      	mov	sp, r7
 8002b58:	b004      	add	sp, #16
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	200000ee 	.word	0x200000ee
 8002b60:	200000ec 	.word	0x200000ec
 8002b64:	200000ed 	.word	0x200000ed

08002b68 <drawTextAt>:

// drawText, but coordinates as arguments. coordinates are for upper left bound
void drawTextAt(uint8_t x, uint8_t y, const char *str, SPI_HandleTypeDef *hspi) {
 8002b68:	b590      	push	{r4, r7, lr}
 8002b6a:	b087      	sub	sp, #28
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60ba      	str	r2, [r7, #8]
 8002b70:	607b      	str	r3, [r7, #4]
 8002b72:	240f      	movs	r4, #15
 8002b74:	193b      	adds	r3, r7, r4
 8002b76:	1c02      	adds	r2, r0, #0
 8002b78:	701a      	strb	r2, [r3, #0]
 8002b7a:	200e      	movs	r0, #14
 8002b7c:	183b      	adds	r3, r7, r0
 8002b7e:	1c0a      	adds	r2, r1, #0
 8002b80:	701a      	strb	r2, [r3, #0]
	// add text wrap
	int i = 0;
 8002b82:	2300      	movs	r3, #0
 8002b84:	617b      	str	r3, [r7, #20]
	setCursor(x,y);
 8002b86:	183b      	adds	r3, r7, r0
 8002b88:	781a      	ldrb	r2, [r3, #0]
 8002b8a:	193b      	adds	r3, r7, r4
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	0011      	movs	r1, r2
 8002b90:	0018      	movs	r0, r3
 8002b92:	f000 f99b 	bl	8002ecc <setCursor>
	for (i = 0; str[i] != '\0'; i++) {
 8002b96:	2300      	movs	r3, #0
 8002b98:	617b      	str	r3, [r7, #20]
 8002b9a:	e01d      	b.n	8002bd8 <drawTextAt+0x70>
		drawChar(str[i], hspi);
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	68ba      	ldr	r2, [r7, #8]
 8002ba0:	18d3      	adds	r3, r2, r3
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	687a      	ldr	r2, [r7, #4]
 8002ba6:	0011      	movs	r1, r2
 8002ba8:	0018      	movs	r0, r3
 8002baa:	f7ff fc57 	bl	800245c <drawChar>
		setCursor(cursorX+textSize*6, cursorY);
 8002bae:	4b0f      	ldr	r3, [pc, #60]	; (8002bec <drawTextAt+0x84>)
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	1c1a      	adds	r2, r3, #0
 8002bb4:	1c13      	adds	r3, r2, #0
 8002bb6:	18db      	adds	r3, r3, r3
 8002bb8:	189b      	adds	r3, r3, r2
 8002bba:	18db      	adds	r3, r3, r3
 8002bbc:	b2da      	uxtb	r2, r3
 8002bbe:	4b0c      	ldr	r3, [pc, #48]	; (8002bf0 <drawTextAt+0x88>)
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	18d3      	adds	r3, r2, r3
 8002bc4:	b2da      	uxtb	r2, r3
 8002bc6:	4b0b      	ldr	r3, [pc, #44]	; (8002bf4 <drawTextAt+0x8c>)
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	0019      	movs	r1, r3
 8002bcc:	0010      	movs	r0, r2
 8002bce:	f000 f97d 	bl	8002ecc <setCursor>
	for (i = 0; str[i] != '\0'; i++) {
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	617b      	str	r3, [r7, #20]
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	68ba      	ldr	r2, [r7, #8]
 8002bdc:	18d3      	adds	r3, r2, r3
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d1db      	bne.n	8002b9c <drawTextAt+0x34>
	}
}
 8002be4:	46c0      	nop			; (mov r8, r8)
 8002be6:	46bd      	mov	sp, r7
 8002be8:	b007      	add	sp, #28
 8002bea:	bd90      	pop	{r4, r7, pc}
 8002bec:	200000ee 	.word	0x200000ee
 8002bf0:	200000ec 	.word	0x200000ec
 8002bf4:	200000ed 	.word	0x200000ed

08002bf8 <drawCenteredText>:

// draws text centered on an x coordinate. y is upper bound of box
void drawCenteredText(uint8_t x_center, uint8_t y, const char *str, SPI_HandleTypeDef *hspi) {
 8002bf8:	b590      	push	{r4, r7, lr}
 8002bfa:	b089      	sub	sp, #36	; 0x24
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	60ba      	str	r2, [r7, #8]
 8002c00:	607b      	str	r3, [r7, #4]
 8002c02:	230f      	movs	r3, #15
 8002c04:	18fb      	adds	r3, r7, r3
 8002c06:	1c02      	adds	r2, r0, #0
 8002c08:	701a      	strb	r2, [r3, #0]
 8002c0a:	240e      	movs	r4, #14
 8002c0c:	193b      	adds	r3, r7, r4
 8002c0e:	1c0a      	adds	r2, r1, #0
 8002c10:	701a      	strb	r2, [r3, #0]
	uint8_t strSize = strlen(str);
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	0018      	movs	r0, r3
 8002c16:	f7fd fa77 	bl	8000108 <strlen>
 8002c1a:	0002      	movs	r2, r0
 8002c1c:	231f      	movs	r3, #31
 8002c1e:	18fb      	adds	r3, r7, r3
 8002c20:	701a      	strb	r2, [r3, #0]
	// bounds checking. text box needed to print text should not end up out of bounds
	// also calculating what bounds of text box should be
	if (y+textSize*8 > HEIGHT) return;
 8002c22:	193b      	adds	r3, r7, r4
 8002c24:	781a      	ldrb	r2, [r3, #0]
 8002c26:	4b24      	ldr	r3, [pc, #144]	; (8002cb8 <drawCenteredText+0xc0>)
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	00db      	lsls	r3, r3, #3
 8002c2c:	18d3      	adds	r3, r2, r3
 8002c2e:	2ba0      	cmp	r3, #160	; 0xa0
 8002c30:	dc3a      	bgt.n	8002ca8 <drawCenteredText+0xb0>
	int leftBound = x_center-(strSize*textSize*6)/2;
 8002c32:	230f      	movs	r3, #15
 8002c34:	18fb      	adds	r3, r7, r3
 8002c36:	7819      	ldrb	r1, [r3, #0]
 8002c38:	231f      	movs	r3, #31
 8002c3a:	18fb      	adds	r3, r7, r3
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	4a1e      	ldr	r2, [pc, #120]	; (8002cb8 <drawCenteredText+0xc0>)
 8002c40:	7812      	ldrb	r2, [r2, #0]
 8002c42:	435a      	muls	r2, r3
 8002c44:	0013      	movs	r3, r2
 8002c46:	005b      	lsls	r3, r3, #1
 8002c48:	189b      	adds	r3, r3, r2
 8002c4a:	005b      	lsls	r3, r3, #1
 8002c4c:	d500      	bpl.n	8002c50 <drawCenteredText+0x58>
 8002c4e:	3301      	adds	r3, #1
 8002c50:	105b      	asrs	r3, r3, #1
 8002c52:	425b      	negs	r3, r3
 8002c54:	18cb      	adds	r3, r1, r3
 8002c56:	61bb      	str	r3, [r7, #24]
	int rightBound = x_center+(strSize*textSize*6)/2;
 8002c58:	230f      	movs	r3, #15
 8002c5a:	18fb      	adds	r3, r7, r3
 8002c5c:	7819      	ldrb	r1, [r3, #0]
 8002c5e:	231f      	movs	r3, #31
 8002c60:	18fb      	adds	r3, r7, r3
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	4a14      	ldr	r2, [pc, #80]	; (8002cb8 <drawCenteredText+0xc0>)
 8002c66:	7812      	ldrb	r2, [r2, #0]
 8002c68:	435a      	muls	r2, r3
 8002c6a:	0013      	movs	r3, r2
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	189b      	adds	r3, r3, r2
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	d500      	bpl.n	8002c76 <drawCenteredText+0x7e>
 8002c74:	3301      	adds	r3, #1
 8002c76:	105b      	asrs	r3, r3, #1
 8002c78:	18cb      	adds	r3, r1, r3
 8002c7a:	617b      	str	r3, [r7, #20]
	if (leftBound < 0) return;
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	db14      	blt.n	8002cac <drawCenteredText+0xb4>
	if (rightBound > WIDTH) return;
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	2b80      	cmp	r3, #128	; 0x80
 8002c86:	dc13      	bgt.n	8002cb0 <drawCenteredText+0xb8>

	setCursor(leftBound, y);
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	230e      	movs	r3, #14
 8002c8e:	18fb      	adds	r3, r7, r3
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	0019      	movs	r1, r3
 8002c94:	0010      	movs	r0, r2
 8002c96:	f000 f919 	bl	8002ecc <setCursor>
	drawText(str, hspi);
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	0011      	movs	r1, r2
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	f7ff ff2b 	bl	8002afc <drawText>
 8002ca6:	e004      	b.n	8002cb2 <drawCenteredText+0xba>
	if (y+textSize*8 > HEIGHT) return;
 8002ca8:	46c0      	nop			; (mov r8, r8)
 8002caa:	e002      	b.n	8002cb2 <drawCenteredText+0xba>
	if (leftBound < 0) return;
 8002cac:	46c0      	nop			; (mov r8, r8)
 8002cae:	e000      	b.n	8002cb2 <drawCenteredText+0xba>
	if (rightBound > WIDTH) return;
 8002cb0:	46c0      	nop			; (mov r8, r8)
}
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	b009      	add	sp, #36	; 0x24
 8002cb6:	bd90      	pop	{r4, r7, pc}
 8002cb8:	200000ee 	.word	0x200000ee

08002cbc <drawCenteredTextWithPadding>:

// drawCenteredText, but background is filled to left and right of box
// used for cases where you're printing strings to the same place, but they have different sizes
void drawCenteredTextWithPadding(uint8_t x_center, uint8_t y, uint8_t maxLength, const char *str, SPI_HandleTypeDef *hspi) {
 8002cbc:	b5b0      	push	{r4, r5, r7, lr}
 8002cbe:	b088      	sub	sp, #32
 8002cc0:	af02      	add	r7, sp, #8
 8002cc2:	0004      	movs	r4, r0
 8002cc4:	0008      	movs	r0, r1
 8002cc6:	0011      	movs	r1, r2
 8002cc8:	603b      	str	r3, [r7, #0]
 8002cca:	1dfb      	adds	r3, r7, #7
 8002ccc:	1c22      	adds	r2, r4, #0
 8002cce:	701a      	strb	r2, [r3, #0]
 8002cd0:	1dbb      	adds	r3, r7, #6
 8002cd2:	1c02      	adds	r2, r0, #0
 8002cd4:	701a      	strb	r2, [r3, #0]
 8002cd6:	1d7b      	adds	r3, r7, #5
 8002cd8:	1c0a      	adds	r2, r1, #0
 8002cda:	701a      	strb	r2, [r3, #0]
	// bounds checking. text box needed to print text should not end up out of bounds
	if (y+textSize*8 > HEIGHT) return;
 8002cdc:	1dbb      	adds	r3, r7, #6
 8002cde:	781a      	ldrb	r2, [r3, #0]
 8002ce0:	4b60      	ldr	r3, [pc, #384]	; (8002e64 <drawCenteredTextWithPadding+0x1a8>)
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	00db      	lsls	r3, r3, #3
 8002ce6:	18d3      	adds	r3, r2, r3
 8002ce8:	2ba0      	cmp	r3, #160	; 0xa0
 8002cea:	dd00      	ble.n	8002cee <drawCenteredTextWithPadding+0x32>
 8002cec:	e0af      	b.n	8002e4e <drawCenteredTextWithPadding+0x192>
	int leftBound = x_center-(maxLength*textSize*6)/2;
 8002cee:	1dfb      	adds	r3, r7, #7
 8002cf0:	7819      	ldrb	r1, [r3, #0]
 8002cf2:	1d7b      	adds	r3, r7, #5
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	4a5b      	ldr	r2, [pc, #364]	; (8002e64 <drawCenteredTextWithPadding+0x1a8>)
 8002cf8:	7812      	ldrb	r2, [r2, #0]
 8002cfa:	435a      	muls	r2, r3
 8002cfc:	0013      	movs	r3, r2
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	189b      	adds	r3, r3, r2
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	d500      	bpl.n	8002d08 <drawCenteredTextWithPadding+0x4c>
 8002d06:	3301      	adds	r3, #1
 8002d08:	105b      	asrs	r3, r3, #1
 8002d0a:	425b      	negs	r3, r3
 8002d0c:	18cb      	adds	r3, r1, r3
 8002d0e:	617b      	str	r3, [r7, #20]
	int rightBound = x_center+(maxLength*textSize*6)/2;
 8002d10:	1dfb      	adds	r3, r7, #7
 8002d12:	7819      	ldrb	r1, [r3, #0]
 8002d14:	1d7b      	adds	r3, r7, #5
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	4a52      	ldr	r2, [pc, #328]	; (8002e64 <drawCenteredTextWithPadding+0x1a8>)
 8002d1a:	7812      	ldrb	r2, [r2, #0]
 8002d1c:	435a      	muls	r2, r3
 8002d1e:	0013      	movs	r3, r2
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	189b      	adds	r3, r3, r2
 8002d24:	005b      	lsls	r3, r3, #1
 8002d26:	d500      	bpl.n	8002d2a <drawCenteredTextWithPadding+0x6e>
 8002d28:	3301      	adds	r3, #1
 8002d2a:	105b      	asrs	r3, r3, #1
 8002d2c:	18cb      	adds	r3, r1, r3
 8002d2e:	613b      	str	r3, [r7, #16]
	if (leftBound < 0) return;
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	da00      	bge.n	8002d38 <drawCenteredTextWithPadding+0x7c>
 8002d36:	e08c      	b.n	8002e52 <drawCenteredTextWithPadding+0x196>
	if (rightBound > WIDTH) return;
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	2b80      	cmp	r3, #128	; 0x80
 8002d3c:	dd00      	ble.n	8002d40 <drawCenteredTextWithPadding+0x84>
 8002d3e:	e08a      	b.n	8002e56 <drawCenteredTextWithPadding+0x19a>

	uint8_t strSize = strlen(str);
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	0018      	movs	r0, r3
 8002d44:	f7fd f9e0 	bl	8000108 <strlen>
 8002d48:	0002      	movs	r2, r0
 8002d4a:	210f      	movs	r1, #15
 8002d4c:	187b      	adds	r3, r7, r1
 8002d4e:	701a      	strb	r2, [r3, #0]
	if (maxLength < strSize) return;		// size should not be greater than max
 8002d50:	1d7a      	adds	r2, r7, #5
 8002d52:	187b      	adds	r3, r7, r1
 8002d54:	7812      	ldrb	r2, [r2, #0]
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d200      	bcs.n	8002d5e <drawCenteredTextWithPadding+0xa2>
 8002d5c:	e07d      	b.n	8002e5a <drawCenteredTextWithPadding+0x19e>

	// draw left and right padding
	uint8_t diff = maxLength-strSize;
 8002d5e:	240e      	movs	r4, #14
 8002d60:	193b      	adds	r3, r7, r4
 8002d62:	1d79      	adds	r1, r7, #5
 8002d64:	220f      	movs	r2, #15
 8002d66:	18ba      	adds	r2, r7, r2
 8002d68:	7809      	ldrb	r1, [r1, #0]
 8002d6a:	7812      	ldrb	r2, [r2, #0]
 8002d6c:	1a8a      	subs	r2, r1, r2
 8002d6e:	701a      	strb	r2, [r3, #0]
	fillRect(leftBound, y, diff*textSize*6/2, textSize*8, bg, hspi);		// math out of order to accomodate diff/2 being a non-int
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	b2d8      	uxtb	r0, r3
 8002d74:	193b      	adds	r3, r7, r4
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	4a3a      	ldr	r2, [pc, #232]	; (8002e64 <drawCenteredTextWithPadding+0x1a8>)
 8002d7a:	7812      	ldrb	r2, [r2, #0]
 8002d7c:	435a      	muls	r2, r3
 8002d7e:	0013      	movs	r3, r2
 8002d80:	005b      	lsls	r3, r3, #1
 8002d82:	189b      	adds	r3, r3, r2
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	d500      	bpl.n	8002d8a <drawCenteredTextWithPadding+0xce>
 8002d88:	3301      	adds	r3, #1
 8002d8a:	105b      	asrs	r3, r3, #1
 8002d8c:	b2dc      	uxtb	r4, r3
 8002d8e:	4b35      	ldr	r3, [pc, #212]	; (8002e64 <drawCenteredTextWithPadding+0x1a8>)
 8002d90:	781b      	ldrb	r3, [r3, #0]
 8002d92:	00db      	lsls	r3, r3, #3
 8002d94:	b2dd      	uxtb	r5, r3
 8002d96:	4b34      	ldr	r3, [pc, #208]	; (8002e68 <drawCenteredTextWithPadding+0x1ac>)
 8002d98:	881b      	ldrh	r3, [r3, #0]
 8002d9a:	1dba      	adds	r2, r7, #6
 8002d9c:	7811      	ldrb	r1, [r2, #0]
 8002d9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002da0:	9201      	str	r2, [sp, #4]
 8002da2:	9300      	str	r3, [sp, #0]
 8002da4:	002b      	movs	r3, r5
 8002da6:	0022      	movs	r2, r4
 8002da8:	f7ff fa91 	bl	80022ce <fillRect>
	fillRect(rightBound-diff*textSize*6/2, y, diff*textSize*6/2, textSize*8, bg, hspi);
 8002dac:	230e      	movs	r3, #14
 8002dae:	18fb      	adds	r3, r7, r3
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	4a2c      	ldr	r2, [pc, #176]	; (8002e64 <drawCenteredTextWithPadding+0x1a8>)
 8002db4:	7812      	ldrb	r2, [r2, #0]
 8002db6:	435a      	muls	r2, r3
 8002db8:	0013      	movs	r3, r2
 8002dba:	005b      	lsls	r3, r3, #1
 8002dbc:	189b      	adds	r3, r3, r2
 8002dbe:	005b      	lsls	r3, r3, #1
 8002dc0:	d500      	bpl.n	8002dc4 <drawCenteredTextWithPadding+0x108>
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	105b      	asrs	r3, r3, #1
 8002dc6:	425b      	negs	r3, r3
 8002dc8:	b2da      	uxtb	r2, r3
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	18d3      	adds	r3, r2, r3
 8002dd0:	b2d8      	uxtb	r0, r3
 8002dd2:	230e      	movs	r3, #14
 8002dd4:	18fb      	adds	r3, r7, r3
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	4a22      	ldr	r2, [pc, #136]	; (8002e64 <drawCenteredTextWithPadding+0x1a8>)
 8002dda:	7812      	ldrb	r2, [r2, #0]
 8002ddc:	435a      	muls	r2, r3
 8002dde:	0013      	movs	r3, r2
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	189b      	adds	r3, r3, r2
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	d500      	bpl.n	8002dea <drawCenteredTextWithPadding+0x12e>
 8002de8:	3301      	adds	r3, #1
 8002dea:	105b      	asrs	r3, r3, #1
 8002dec:	b2dc      	uxtb	r4, r3
 8002dee:	4b1d      	ldr	r3, [pc, #116]	; (8002e64 <drawCenteredTextWithPadding+0x1a8>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	00db      	lsls	r3, r3, #3
 8002df4:	b2dd      	uxtb	r5, r3
 8002df6:	4b1c      	ldr	r3, [pc, #112]	; (8002e68 <drawCenteredTextWithPadding+0x1ac>)
 8002df8:	881b      	ldrh	r3, [r3, #0]
 8002dfa:	1dba      	adds	r2, r7, #6
 8002dfc:	7811      	ldrb	r1, [r2, #0]
 8002dfe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e00:	9201      	str	r2, [sp, #4]
 8002e02:	9300      	str	r3, [sp, #0]
 8002e04:	002b      	movs	r3, r5
 8002e06:	0022      	movs	r2, r4
 8002e08:	f7ff fa61 	bl	80022ce <fillRect>

	int textLeftBound = x_center-(strSize*textSize*6)/2;
 8002e0c:	1dfb      	adds	r3, r7, #7
 8002e0e:	7819      	ldrb	r1, [r3, #0]
 8002e10:	230f      	movs	r3, #15
 8002e12:	18fb      	adds	r3, r7, r3
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	4a13      	ldr	r2, [pc, #76]	; (8002e64 <drawCenteredTextWithPadding+0x1a8>)
 8002e18:	7812      	ldrb	r2, [r2, #0]
 8002e1a:	435a      	muls	r2, r3
 8002e1c:	0013      	movs	r3, r2
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	189b      	adds	r3, r3, r2
 8002e22:	005b      	lsls	r3, r3, #1
 8002e24:	d500      	bpl.n	8002e28 <drawCenteredTextWithPadding+0x16c>
 8002e26:	3301      	adds	r3, #1
 8002e28:	105b      	asrs	r3, r3, #1
 8002e2a:	425b      	negs	r3, r3
 8002e2c:	18cb      	adds	r3, r1, r3
 8002e2e:	60bb      	str	r3, [r7, #8]
	setCursor(textLeftBound, y);
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	b2da      	uxtb	r2, r3
 8002e34:	1dbb      	adds	r3, r7, #6
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	0019      	movs	r1, r3
 8002e3a:	0010      	movs	r0, r2
 8002e3c:	f000 f846 	bl	8002ecc <setCursor>
	drawText(str, hspi);
 8002e40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	0011      	movs	r1, r2
 8002e46:	0018      	movs	r0, r3
 8002e48:	f7ff fe58 	bl	8002afc <drawText>
 8002e4c:	e006      	b.n	8002e5c <drawCenteredTextWithPadding+0x1a0>
	if (y+textSize*8 > HEIGHT) return;
 8002e4e:	46c0      	nop			; (mov r8, r8)
 8002e50:	e004      	b.n	8002e5c <drawCenteredTextWithPadding+0x1a0>
	if (leftBound < 0) return;
 8002e52:	46c0      	nop			; (mov r8, r8)
 8002e54:	e002      	b.n	8002e5c <drawCenteredTextWithPadding+0x1a0>
	if (rightBound > WIDTH) return;
 8002e56:	46c0      	nop			; (mov r8, r8)
 8002e58:	e000      	b.n	8002e5c <drawCenteredTextWithPadding+0x1a0>
	if (maxLength < strSize) return;		// size should not be greater than max
 8002e5a:	46c0      	nop			; (mov r8, r8)
}
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	b006      	add	sp, #24
 8002e60:	bdb0      	pop	{r4, r5, r7, pc}
 8002e62:	46c0      	nop			; (mov r8, r8)
 8002e64:	200000ee 	.word	0x200000ee
 8002e68:	200000f2 	.word	0x200000f2

08002e6c <clearTextLine>:

// clear a line of text. y gives upper bound of text box
void clearTextLine(uint8_t y, SPI_HandleTypeDef *hspi) {
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af02      	add	r7, sp, #8
 8002e72:	0002      	movs	r2, r0
 8002e74:	6039      	str	r1, [r7, #0]
 8002e76:	1dfb      	adds	r3, r7, #7
 8002e78:	701a      	strb	r2, [r3, #0]
	fillRect(0, y, WIDTH, textSize*8, bg, hspi);
 8002e7a:	4b0a      	ldr	r3, [pc, #40]	; (8002ea4 <clearTextLine+0x38>)
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	00db      	lsls	r3, r3, #3
 8002e80:	b2d8      	uxtb	r0, r3
 8002e82:	4b09      	ldr	r3, [pc, #36]	; (8002ea8 <clearTextLine+0x3c>)
 8002e84:	881b      	ldrh	r3, [r3, #0]
 8002e86:	1dfa      	adds	r2, r7, #7
 8002e88:	7811      	ldrb	r1, [r2, #0]
 8002e8a:	683a      	ldr	r2, [r7, #0]
 8002e8c:	9201      	str	r2, [sp, #4]
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	0003      	movs	r3, r0
 8002e92:	2280      	movs	r2, #128	; 0x80
 8002e94:	2000      	movs	r0, #0
 8002e96:	f7ff fa1a 	bl	80022ce <fillRect>
}
 8002e9a:	46c0      	nop			; (mov r8, r8)
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	b002      	add	sp, #8
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	46c0      	nop			; (mov r8, r8)
 8002ea4:	200000ee 	.word	0x200000ee
 8002ea8:	200000f2 	.word	0x200000f2

08002eac <setBackgroundColor>:

// ---- getters and setters ----
// sets static variables
void setBackgroundColor(uint16_t color) {bg = color;}
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	0002      	movs	r2, r0
 8002eb4:	1dbb      	adds	r3, r7, #6
 8002eb6:	801a      	strh	r2, [r3, #0]
 8002eb8:	4b03      	ldr	r3, [pc, #12]	; (8002ec8 <setBackgroundColor+0x1c>)
 8002eba:	1dba      	adds	r2, r7, #6
 8002ebc:	8812      	ldrh	r2, [r2, #0]
 8002ebe:	801a      	strh	r2, [r3, #0]
 8002ec0:	46c0      	nop			; (mov r8, r8)
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	b002      	add	sp, #8
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	200000f2 	.word	0x200000f2

08002ecc <setCursor>:

void setCursor(uint8_t x, uint8_t y) {
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	0002      	movs	r2, r0
 8002ed4:	1dfb      	adds	r3, r7, #7
 8002ed6:	701a      	strb	r2, [r3, #0]
 8002ed8:	1dbb      	adds	r3, r7, #6
 8002eda:	1c0a      	adds	r2, r1, #0
 8002edc:	701a      	strb	r2, [r3, #0]
	cursorX = x;
 8002ede:	4b06      	ldr	r3, [pc, #24]	; (8002ef8 <setCursor+0x2c>)
 8002ee0:	1dfa      	adds	r2, r7, #7
 8002ee2:	7812      	ldrb	r2, [r2, #0]
 8002ee4:	701a      	strb	r2, [r3, #0]
	cursorY = y;
 8002ee6:	4b05      	ldr	r3, [pc, #20]	; (8002efc <setCursor+0x30>)
 8002ee8:	1dba      	adds	r2, r7, #6
 8002eea:	7812      	ldrb	r2, [r2, #0]
 8002eec:	701a      	strb	r2, [r3, #0]
}
 8002eee:	46c0      	nop			; (mov r8, r8)
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	b002      	add	sp, #8
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	46c0      	nop			; (mov r8, r8)
 8002ef8:	200000ec 	.word	0x200000ec
 8002efc:	200000ed 	.word	0x200000ed

08002f00 <setTextSize>:

void setTextSize(uint8_t size) {textSize = size;}
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	0002      	movs	r2, r0
 8002f08:	1dfb      	adds	r3, r7, #7
 8002f0a:	701a      	strb	r2, [r3, #0]
 8002f0c:	4b03      	ldr	r3, [pc, #12]	; (8002f1c <setTextSize+0x1c>)
 8002f0e:	1dfa      	adds	r2, r7, #7
 8002f10:	7812      	ldrb	r2, [r2, #0]
 8002f12:	701a      	strb	r2, [r3, #0]
 8002f14:	46c0      	nop			; (mov r8, r8)
 8002f16:	46bd      	mov	sp, r7
 8002f18:	b002      	add	sp, #8
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	200000ee 	.word	0x200000ee

08002f20 <setTextColor>:

void setTextColor(uint16_t color) {textColor = color;}
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	0002      	movs	r2, r0
 8002f28:	1dbb      	adds	r3, r7, #6
 8002f2a:	801a      	strh	r2, [r3, #0]
 8002f2c:	4b03      	ldr	r3, [pc, #12]	; (8002f3c <setTextColor+0x1c>)
 8002f2e:	1dba      	adds	r2, r7, #6
 8002f30:	8812      	ldrh	r2, [r2, #0]
 8002f32:	801a      	strh	r2, [r3, #0]
 8002f34:	46c0      	nop			; (mov r8, r8)
 8002f36:	46bd      	mov	sp, r7
 8002f38:	b002      	add	sp, #8
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	200000f0 	.word	0x200000f0

08002f40 <batteryManager>:

static const float batteryCapacity[];
static uint16_t batteryCapacityArraySize = 179;

// spi used to turn display on/off and drawing battery graphic
void batteryManager(ADC_HandleTypeDef *hadc, SPI_HandleTypeDef *hspi, TIM_HandleTypeDef *timerStopwatchTim, TIM_HandleTypeDef *backlightTim) {
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
 8002f4c:	603b      	str	r3, [r7, #0]
	if (canSampleBattery) {
 8002f4e:	4b0d      	ldr	r3, [pc, #52]	; (8002f84 <batteryManager+0x44>)
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d011      	beq.n	8002f7c <batteryManager+0x3c>
		canSampleBattery = 0;
 8002f58:	4b0a      	ldr	r3, [pc, #40]	; (8002f84 <batteryManager+0x44>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	701a      	strb	r2, [r3, #0]

		battPercentage = getBatteryPercentage(hadc);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	0018      	movs	r0, r3
 8002f62:	f000 f813 	bl	8002f8c <getBatteryPercentage>
 8002f66:	0003      	movs	r3, r0
 8002f68:	001a      	movs	r2, r3
 8002f6a:	4b07      	ldr	r3, [pc, #28]	; (8002f88 <batteryManager+0x48>)
 8002f6c:	801a      	strh	r2, [r3, #0]
//			}
//			HAL_GPIO_WritePin(POWER_SUPPLY_ENABLE_PORT, POWER_SUPPLY_ENABLE_PIN, GPIO_PIN_SET);
//			bState = batteryNormal;
//		}

		drawBattery(battPercentage, hspi);
 8002f6e:	4b06      	ldr	r3, [pc, #24]	; (8002f88 <batteryManager+0x48>)
 8002f70:	881b      	ldrh	r3, [r3, #0]
 8002f72:	68ba      	ldr	r2, [r7, #8]
 8002f74:	0011      	movs	r1, r2
 8002f76:	0018      	movs	r0, r3
 8002f78:	f003 fac6 	bl	8006508 <drawBattery>
	}
}
 8002f7c:	46c0      	nop			; (mov r8, r8)
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	b004      	add	sp, #16
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	2000013e 	.word	0x2000013e
 8002f88:	2000013c 	.word	0x2000013c

08002f8c <getBatteryPercentage>:
	setDisplayBacklight(100, backlightTim);
	runTimerStopwatchBase(timerStopwatchTim);
}

// should return a number from 0-100
uint16_t getBatteryPercentage(ADC_HandleTypeDef *hadc) {
 8002f8c:	b590      	push	{r4, r7, lr}
 8002f8e:	b085      	sub	sp, #20
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
	float v, temp;
	uint8_t index;

	// enable adc voltage divider for measurements, disable after
	HAL_GPIO_WritePin(ADC_DIVIDER_PORT, ADC_DIVIDER_PIN, GPIO_PIN_SET);
 8002f94:	23a0      	movs	r3, #160	; 0xa0
 8002f96:	05db      	lsls	r3, r3, #23
 8002f98:	2201      	movs	r2, #1
 8002f9a:	2102      	movs	r1, #2
 8002f9c:	0018      	movs	r0, r3
 8002f9e:	f004 fe1f 	bl	8007be0 <HAL_GPIO_WritePin>
	HAL_ADC_Start(hadc);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	f003 ff5d 	bl	8006e64 <HAL_ADC_Start>

	HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 8002faa:	2301      	movs	r3, #1
 8002fac:	425a      	negs	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	0011      	movs	r1, r2
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f003 ffea 	bl	8006f8c <HAL_ADC_PollForConversion>
	v = 3.3*HAL_ADC_GetValue(hadc)/(0xFFF);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	0018      	movs	r0, r3
 8002fbc:	f004 f87c 	bl	80070b8 <HAL_ADC_GetValue>
 8002fc0:	0003      	movs	r3, r0
 8002fc2:	0018      	movs	r0, r3
 8002fc4:	f7fe fd12 	bl	80019ec <__aeabi_ui2d>
 8002fc8:	4a14      	ldr	r2, [pc, #80]	; (800301c <getBatteryPercentage+0x90>)
 8002fca:	4b15      	ldr	r3, [pc, #84]	; (8003020 <getBatteryPercentage+0x94>)
 8002fcc:	f7fe fa9c 	bl	8001508 <__aeabi_dmul>
 8002fd0:	0003      	movs	r3, r0
 8002fd2:	000c      	movs	r4, r1
 8002fd4:	0018      	movs	r0, r3
 8002fd6:	0021      	movs	r1, r4
 8002fd8:	2200      	movs	r2, #0
 8002fda:	4b12      	ldr	r3, [pc, #72]	; (8003024 <getBatteryPercentage+0x98>)
 8002fdc:	f7fd ff92 	bl	8000f04 <__aeabi_ddiv>
 8002fe0:	0003      	movs	r3, r0
 8002fe2:	000c      	movs	r4, r1
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	0021      	movs	r1, r4
 8002fe8:	f7fe fd32 	bl	8001a50 <__aeabi_d2f>
 8002fec:	1c03      	adds	r3, r0, #0
 8002fee:	60fb      	str	r3, [r7, #12]

	HAL_ADC_Stop(hadc);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	f003 ff8a 	bl	8006f0c <HAL_ADC_Stop>
	HAL_GPIO_WritePin(ADC_DIVIDER_PORT, ADC_DIVIDER_PIN, GPIO_PIN_RESET);
 8002ff8:	23a0      	movs	r3, #160	; 0xa0
 8002ffa:	05db      	lsls	r3, r3, #23
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	2102      	movs	r1, #2
 8003000:	0018      	movs	r0, r3
 8003002:	f004 fded 	bl	8007be0 <HAL_GPIO_WritePin>

	return HAL_ADC_GetValue(hadc);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	0018      	movs	r0, r3
 800300a:	f004 f855 	bl	80070b8 <HAL_ADC_GetValue>
 800300e:	0003      	movs	r3, r0
 8003010:	b29b      	uxth	r3, r3
		index -= 6;
		temp = index*100.0/129;
		temp = 100-temp;
		return temp;
	}
}
 8003012:	0018      	movs	r0, r3
 8003014:	46bd      	mov	sp, r7
 8003016:	b005      	add	sp, #20
 8003018:	bd90      	pop	{r4, r7, pc}
 800301a:	46c0      	nop			; (mov r8, r8)
 800301c:	66666666 	.word	0x66666666
 8003020:	400a6666 	.word	0x400a6666
 8003024:	40affe00 	.word	0x40affe00

08003028 <setTime>:

static uint16_t century = 20;		// holds upper 2 digits of year that RTC doesn't hold
// ---- RTC setters ----
// set rtc time. uses personal struct as arg
// assumes t's fields are aleady set to something or not null
void setTime(struct times *t, RTC_HandleTypeDef *hrtc) {
 8003028:	b590      	push	{r4, r7, lr}
 800302a:	b089      	sub	sp, #36	; 0x24
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
	RTC_TimeTypeDef stime = {0};
 8003032:	210c      	movs	r1, #12
 8003034:	000c      	movs	r4, r1
 8003036:	187b      	adds	r3, r7, r1
 8003038:	0018      	movs	r0, r3
 800303a:	2314      	movs	r3, #20
 800303c:	001a      	movs	r2, r3
 800303e:	2100      	movs	r1, #0
 8003040:	f008 f935 	bl	800b2ae <memset>

	stime.Hours = t->hr;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	781a      	ldrb	r2, [r3, #0]
 8003048:	0021      	movs	r1, r4
 800304a:	187b      	adds	r3, r7, r1
 800304c:	701a      	strb	r2, [r3, #0]
	stime.Minutes = t->min;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	785a      	ldrb	r2, [r3, #1]
 8003052:	187b      	adds	r3, r7, r1
 8003054:	705a      	strb	r2, [r3, #1]
	stime.Seconds = t->sec;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	789a      	ldrb	r2, [r3, #2]
 800305a:	187b      	adds	r3, r7, r1
 800305c:	709a      	strb	r2, [r3, #2]

	stime.TimeFormat = RTC_HOURFORMAT_24;
 800305e:	187b      	adds	r3, r7, r1
 8003060:	2200      	movs	r2, #0
 8003062:	70da      	strb	r2, [r3, #3]

	// not really using
	stime.SubSeconds = 0;
 8003064:	187b      	adds	r3, r7, r1
 8003066:	2200      	movs	r2, #0
 8003068:	605a      	str	r2, [r3, #4]
	stime.SecondFraction = 0;
 800306a:	187b      	adds	r3, r7, r1
 800306c:	2200      	movs	r2, #0
 800306e:	609a      	str	r2, [r3, #8]
	stime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003070:	187b      	adds	r3, r7, r1
 8003072:	2200      	movs	r2, #0
 8003074:	60da      	str	r2, [r3, #12]
	stime.StoreOperation = RTC_STOREOPERATION_SET;
 8003076:	187b      	adds	r3, r7, r1
 8003078:	2280      	movs	r2, #128	; 0x80
 800307a:	02d2      	lsls	r2, r2, #11
 800307c:	611a      	str	r2, [r3, #16]

	HAL_RTC_SetTime(hrtc, &stime, RTC_FORMAT_BIN);
 800307e:	1879      	adds	r1, r7, r1
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	2200      	movs	r2, #0
 8003084:	0018      	movs	r0, r3
 8003086:	f005 fed9 	bl	8008e3c <HAL_RTC_SetTime>
}
 800308a:	46c0      	nop			; (mov r8, r8)
 800308c:	46bd      	mov	sp, r7
 800308e:	b009      	add	sp, #36	; 0x24
 8003090:	bd90      	pop	{r4, r7, pc}
	...

08003094 <setDate>:

// set rtc date. uses personal struct as arg
// assumes struct has values
void setDate(struct dates *d, RTC_HandleTypeDef *hrtc) {
 8003094:	b590      	push	{r4, r7, lr}
 8003096:	b085      	sub	sp, #20
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
	RTC_DateTypeDef sdate = {0};
 800309e:	240c      	movs	r4, #12
 80030a0:	193b      	adds	r3, r7, r4
 80030a2:	2200      	movs	r2, #0
 80030a4:	601a      	str	r2, [r3, #0]

	sdate.Month = d->month;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	789a      	ldrb	r2, [r3, #2]
 80030aa:	193b      	adds	r3, r7, r4
 80030ac:	705a      	strb	r2, [r3, #1]
	sdate.Date = d->date;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	78da      	ldrb	r2, [r3, #3]
 80030b2:	193b      	adds	r3, r7, r4
 80030b4:	709a      	strb	r2, [r3, #2]
	sdate.Year = d->yr % 100; 		// set only between 0-99. limitation of RTC
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	881b      	ldrh	r3, [r3, #0]
 80030ba:	2164      	movs	r1, #100	; 0x64
 80030bc:	0018      	movs	r0, r3
 80030be:	f7fd f8b1 	bl	8000224 <__aeabi_uidivmod>
 80030c2:	000b      	movs	r3, r1
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	b2da      	uxtb	r2, r3
 80030c8:	193b      	adds	r3, r7, r4
 80030ca:	70da      	strb	r2, [r3, #3]
	century = d->yr / 100;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	881b      	ldrh	r3, [r3, #0]
 80030d0:	2164      	movs	r1, #100	; 0x64
 80030d2:	0018      	movs	r0, r3
 80030d4:	f7fd f820 	bl	8000118 <__udivsi3>
 80030d8:	0003      	movs	r3, r0
 80030da:	b29a      	uxth	r2, r3
 80030dc:	4b0c      	ldr	r3, [pc, #48]	; (8003110 <setDate+0x7c>)
 80030de:	801a      	strh	r2, [r3, #0]

	sdate.WeekDay = weekdayCalculator(d->yr, d->month, d->date);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	8818      	ldrh	r0, [r3, #0]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	7899      	ldrb	r1, [r3, #2]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	78db      	ldrb	r3, [r3, #3]
 80030ec:	001a      	movs	r2, r3
 80030ee:	f000 fb2f 	bl	8003750 <weekdayCalculator>
 80030f2:	0003      	movs	r3, r0
 80030f4:	001a      	movs	r2, r3
 80030f6:	193b      	adds	r3, r7, r4
 80030f8:	701a      	strb	r2, [r3, #0]

	HAL_RTC_SetDate(hrtc, &sdate, RTC_FORMAT_BIN);
 80030fa:	1939      	adds	r1, r7, r4
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	2200      	movs	r2, #0
 8003100:	0018      	movs	r0, r3
 8003102:	f005 ffbb 	bl	800907c <HAL_RTC_SetDate>
}
 8003106:	46c0      	nop			; (mov r8, r8)
 8003108:	46bd      	mov	sp, r7
 800310a:	b005      	add	sp, #20
 800310c:	bd90      	pop	{r4, r7, pc}
 800310e:	46c0      	nop			; (mov r8, r8)
 8003110:	20000000 	.word	0x20000000

08003114 <setDateTime>:

void setDateTime(struct dates *d, struct times *t, RTC_HandleTypeDef *hrtc) {
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
	setDate(d, hrtc);
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	0011      	movs	r1, r2
 8003126:	0018      	movs	r0, r3
 8003128:	f7ff ffb4 	bl	8003094 <setDate>
	setTime(t, hrtc);
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	0011      	movs	r1, r2
 8003132:	0018      	movs	r0, r3
 8003134:	f7ff ff78 	bl	8003028 <setTime>
}
 8003138:	46c0      	nop			; (mov r8, r8)
 800313a:	46bd      	mov	sp, r7
 800313c:	b004      	add	sp, #16
 800313e:	bd80      	pop	{r7, pc}

08003140 <setAlarm>:

// for time of day+week
void setAlarm(struct alarmTimes *a, RTC_HandleTypeDef *hrtc) {
 8003140:	b5b0      	push	{r4, r5, r7, lr}
 8003142:	b092      	sub	sp, #72	; 0x48
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
	RTC_AlarmTypeDef salarm = {0};
 800314a:	2520      	movs	r5, #32
 800314c:	197b      	adds	r3, r7, r5
 800314e:	0018      	movs	r0, r3
 8003150:	2328      	movs	r3, #40	; 0x28
 8003152:	001a      	movs	r2, r3
 8003154:	2100      	movs	r1, #0
 8003156:	f008 f8aa 	bl	800b2ae <memset>
	RTC_TimeTypeDef salarmtime = {0};
 800315a:	210c      	movs	r1, #12
 800315c:	000c      	movs	r4, r1
 800315e:	187b      	adds	r3, r7, r1
 8003160:	0018      	movs	r0, r3
 8003162:	2314      	movs	r3, #20
 8003164:	001a      	movs	r2, r3
 8003166:	2100      	movs	r1, #0
 8003168:	f008 f8a1 	bl	800b2ae <memset>

	salarmtime.Hours = a->hr;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	781a      	ldrb	r2, [r3, #0]
 8003170:	0021      	movs	r1, r4
 8003172:	187b      	adds	r3, r7, r1
 8003174:	701a      	strb	r2, [r3, #0]
	salarmtime.Minutes = a->min;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	785a      	ldrb	r2, [r3, #1]
 800317a:	187b      	adds	r3, r7, r1
 800317c:	705a      	strb	r2, [r3, #1]
	salarmtime.Seconds = a->sec;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	789a      	ldrb	r2, [r3, #2]
 8003182:	187b      	adds	r3, r7, r1
 8003184:	709a      	strb	r2, [r3, #2]

	salarmtime.TimeFormat = RTC_HOURFORMAT_24;
 8003186:	187b      	adds	r3, r7, r1
 8003188:	2200      	movs	r2, #0
 800318a:	70da      	strb	r2, [r3, #3]
	salarmtime.SubSeconds = 0;
 800318c:	187b      	adds	r3, r7, r1
 800318e:	2200      	movs	r2, #0
 8003190:	605a      	str	r2, [r3, #4]
	salarmtime.SecondFraction = 0;
 8003192:	187b      	adds	r3, r7, r1
 8003194:	2200      	movs	r2, #0
 8003196:	609a      	str	r2, [r3, #8]
	salarmtime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003198:	187b      	adds	r3, r7, r1
 800319a:	2200      	movs	r2, #0
 800319c:	60da      	str	r2, [r3, #12]
	salarmtime.StoreOperation = RTC_STOREOPERATION_RESET;
 800319e:	187b      	adds	r3, r7, r1
 80031a0:	2200      	movs	r2, #0
 80031a2:	611a      	str	r2, [r3, #16]

	salarm.AlarmTime = salarmtime;
 80031a4:	197b      	adds	r3, r7, r5
 80031a6:	187a      	adds	r2, r7, r1
 80031a8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80031aa:	c313      	stmia	r3!, {r0, r1, r4}
 80031ac:	ca03      	ldmia	r2!, {r0, r1}
 80031ae:	c303      	stmia	r3!, {r0, r1}
	salarm.AlarmMask = RTC_ALARMMASK_NONE;		// allows comparison for all fields (sec, min, hour, weekday)
 80031b0:	197b      	adds	r3, r7, r5
 80031b2:	2200      	movs	r2, #0
 80031b4:	615a      	str	r2, [r3, #20]
	salarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80031b6:	197b      	adds	r3, r7, r5
 80031b8:	2200      	movs	r2, #0
 80031ba:	619a      	str	r2, [r3, #24]
	salarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_WEEKDAY;
 80031bc:	197b      	adds	r3, r7, r5
 80031be:	2280      	movs	r2, #128	; 0x80
 80031c0:	05d2      	lsls	r2, r2, #23
 80031c2:	61da      	str	r2, [r3, #28]
	salarm.AlarmDateWeekDay = a->weekday;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	78d9      	ldrb	r1, [r3, #3]
 80031c8:	197b      	adds	r3, r7, r5
 80031ca:	2220      	movs	r2, #32
 80031cc:	5499      	strb	r1, [r3, r2]
	salarm.Alarm = RTC_ALARM_A;
 80031ce:	197b      	adds	r3, r7, r5
 80031d0:	2280      	movs	r2, #128	; 0x80
 80031d2:	0052      	lsls	r2, r2, #1
 80031d4:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_RTC_SetAlarm_IT(hrtc, &salarm, RTC_FORMAT_BIN);
 80031d6:	1979      	adds	r1, r7, r5
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	2200      	movs	r2, #0
 80031dc:	0018      	movs	r0, r3
 80031de:	f006 f849 	bl	8009274 <HAL_RTC_SetAlarm_IT>
}
 80031e2:	46c0      	nop			; (mov r8, r8)
 80031e4:	46bd      	mov	sp, r7
 80031e6:	b012      	add	sp, #72	; 0x48
 80031e8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080031ec <setClockAlarm>:

// set an alarm for the next second for triggering display updates
void setClockAlarm(RTC_HandleTypeDef *hrtc) {
 80031ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031ee:	b097      	sub	sp, #92	; 0x5c
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
	RTC_AlarmTypeDef salarm = {0};
 80031f4:	232c      	movs	r3, #44	; 0x2c
 80031f6:	18fb      	adds	r3, r7, r3
 80031f8:	0018      	movs	r0, r3
 80031fa:	2328      	movs	r3, #40	; 0x28
 80031fc:	001a      	movs	r2, r3
 80031fe:	2100      	movs	r1, #0
 8003200:	f008 f855 	bl	800b2ae <memset>
	RTC_TimeTypeDef salarmtime = {0};
 8003204:	2318      	movs	r3, #24
 8003206:	18fb      	adds	r3, r7, r3
 8003208:	0018      	movs	r0, r3
 800320a:	2314      	movs	r3, #20
 800320c:	001a      	movs	r2, r3
 800320e:	2100      	movs	r1, #0
 8003210:	f008 f84d 	bl	800b2ae <memset>

	// pull current time
	struct dates currentDate = {0};
 8003214:	2410      	movs	r4, #16
 8003216:	193b      	adds	r3, r7, r4
 8003218:	0018      	movs	r0, r3
 800321a:	2306      	movs	r3, #6
 800321c:	001a      	movs	r2, r3
 800321e:	2100      	movs	r1, #0
 8003220:	f008 f845 	bl	800b2ae <memset>
	struct times currentTime = {0};
 8003224:	250c      	movs	r5, #12
 8003226:	197b      	adds	r3, r7, r5
 8003228:	0018      	movs	r0, r3
 800322a:	2303      	movs	r3, #3
 800322c:	001a      	movs	r2, r3
 800322e:	2100      	movs	r1, #0
 8003230:	f008 f83d 	bl	800b2ae <memset>
	getDateTime(&currentDate, &currentTime, hrtc);
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	1979      	adds	r1, r7, r5
 8003238:	193b      	adds	r3, r7, r4
 800323a:	0018      	movs	r0, r3
 800323c:	f000 f99a 	bl	8003574 <getDateTime>

	// start setting alarm
	struct alarmTimes a = {0};
 8003240:	2308      	movs	r3, #8
 8003242:	18fb      	adds	r3, r7, r3
 8003244:	2200      	movs	r2, #0
 8003246:	601a      	str	r2, [r3, #0]
	uint8_t s,m,h,w;
	// set for only 1/min on low battery mode
	if (bState == batteryLow || bState == batteryReallyLow) {
 8003248:	4ba1      	ldr	r3, [pc, #644]	; (80034d0 <setClockAlarm+0x2e4>)
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	2b01      	cmp	r3, #1
 800324e:	d003      	beq.n	8003258 <setClockAlarm+0x6c>
 8003250:	4b9f      	ldr	r3, [pc, #636]	; (80034d0 <setClockAlarm+0x2e4>)
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	2b02      	cmp	r3, #2
 8003256:	d164      	bne.n	8003322 <setClockAlarm+0x136>
		s = currentTime.sec;
 8003258:	2157      	movs	r1, #87	; 0x57
 800325a:	187b      	adds	r3, r7, r1
 800325c:	250c      	movs	r5, #12
 800325e:	197a      	adds	r2, r7, r5
 8003260:	7892      	ldrb	r2, [r2, #2]
 8003262:	701a      	strb	r2, [r3, #0]
		m = currentTime.min + s/60 + 1;
 8003264:	197b      	adds	r3, r7, r5
 8003266:	785c      	ldrb	r4, [r3, #1]
 8003268:	187b      	adds	r3, r7, r1
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	213c      	movs	r1, #60	; 0x3c
 800326e:	0018      	movs	r0, r3
 8003270:	f7fc ff52 	bl	8000118 <__udivsi3>
 8003274:	0003      	movs	r3, r0
 8003276:	b2db      	uxtb	r3, r3
 8003278:	18e3      	adds	r3, r4, r3
 800327a:	b2da      	uxtb	r2, r3
 800327c:	2156      	movs	r1, #86	; 0x56
 800327e:	187b      	adds	r3, r7, r1
 8003280:	3201      	adds	r2, #1
 8003282:	701a      	strb	r2, [r3, #0]
		h = currentTime.hr + m/60;
 8003284:	197b      	adds	r3, r7, r5
 8003286:	781c      	ldrb	r4, [r3, #0]
 8003288:	187b      	adds	r3, r7, r1
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	213c      	movs	r1, #60	; 0x3c
 800328e:	0018      	movs	r0, r3
 8003290:	f7fc ff42 	bl	8000118 <__udivsi3>
 8003294:	0003      	movs	r3, r0
 8003296:	b2da      	uxtb	r2, r3
 8003298:	2155      	movs	r1, #85	; 0x55
 800329a:	187b      	adds	r3, r7, r1
 800329c:	18a2      	adds	r2, r4, r2
 800329e:	701a      	strb	r2, [r3, #0]
		w = currentDate.weekday + h/24;
 80032a0:	2310      	movs	r3, #16
 80032a2:	18fb      	adds	r3, r7, r3
 80032a4:	791c      	ldrb	r4, [r3, #4]
 80032a6:	187b      	adds	r3, r7, r1
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	2118      	movs	r1, #24
 80032ac:	0018      	movs	r0, r3
 80032ae:	f7fc ff33 	bl	8000118 <__udivsi3>
 80032b2:	0003      	movs	r3, r0
 80032b4:	b2da      	uxtb	r2, r3
 80032b6:	2354      	movs	r3, #84	; 0x54
 80032b8:	18fb      	adds	r3, r7, r3
 80032ba:	18a2      	adds	r2, r4, r2
 80032bc:	701a      	strb	r2, [r3, #0]

		// for transitioning between centuries
		if (currentTime.min == 59 &&
 80032be:	197b      	adds	r3, r7, r5
 80032c0:	785b      	ldrb	r3, [r3, #1]
 80032c2:	2b3b      	cmp	r3, #59	; 0x3b
 80032c4:	d000      	beq.n	80032c8 <setClockAlarm+0xdc>
 80032c6:	e091      	b.n	80033ec <setClockAlarm+0x200>
			currentTime.hr == 23 &&
 80032c8:	230c      	movs	r3, #12
 80032ca:	18fb      	adds	r3, r7, r3
 80032cc:	781b      	ldrb	r3, [r3, #0]
		if (currentTime.min == 59 &&
 80032ce:	2b17      	cmp	r3, #23
 80032d0:	d000      	beq.n	80032d4 <setClockAlarm+0xe8>
 80032d2:	e08b      	b.n	80033ec <setClockAlarm+0x200>
			currentDate.yr % 100 == 99 &&
 80032d4:	2310      	movs	r3, #16
 80032d6:	18fb      	adds	r3, r7, r3
 80032d8:	881b      	ldrh	r3, [r3, #0]
 80032da:	2164      	movs	r1, #100	; 0x64
 80032dc:	0018      	movs	r0, r3
 80032de:	f7fc ffa1 	bl	8000224 <__aeabi_uidivmod>
 80032e2:	000b      	movs	r3, r1
 80032e4:	b29b      	uxth	r3, r3
			currentTime.hr == 23 &&
 80032e6:	2b63      	cmp	r3, #99	; 0x63
 80032e8:	d000      	beq.n	80032ec <setClockAlarm+0x100>
 80032ea:	e07f      	b.n	80033ec <setClockAlarm+0x200>
			currentDate.month == 12 &&
 80032ec:	2310      	movs	r3, #16
 80032ee:	18fb      	adds	r3, r7, r3
 80032f0:	789b      	ldrb	r3, [r3, #2]
			currentDate.yr % 100 == 99 &&
 80032f2:	2b0c      	cmp	r3, #12
 80032f4:	d000      	beq.n	80032f8 <setClockAlarm+0x10c>
 80032f6:	e079      	b.n	80033ec <setClockAlarm+0x200>
			currentDate.date == maxDaysInMonth(currentDate.month, currentDate.yr)) {
 80032f8:	2110      	movs	r1, #16
 80032fa:	187b      	adds	r3, r7, r1
 80032fc:	78dc      	ldrb	r4, [r3, #3]
 80032fe:	187b      	adds	r3, r7, r1
 8003300:	789a      	ldrb	r2, [r3, #2]
 8003302:	187b      	adds	r3, r7, r1
 8003304:	881b      	ldrh	r3, [r3, #0]
 8003306:	0019      	movs	r1, r3
 8003308:	0010      	movs	r0, r2
 800330a:	f000 fa75 	bl	80037f8 <maxDaysInMonth>
 800330e:	0003      	movs	r3, r0
			currentDate.month == 12 &&
 8003310:	429c      	cmp	r4, r3
 8003312:	d16b      	bne.n	80033ec <setClockAlarm+0x200>
			century++;
 8003314:	4b6f      	ldr	r3, [pc, #444]	; (80034d4 <setClockAlarm+0x2e8>)
 8003316:	881b      	ldrh	r3, [r3, #0]
 8003318:	3301      	adds	r3, #1
 800331a:	b29a      	uxth	r2, r3
 800331c:	4b6d      	ldr	r3, [pc, #436]	; (80034d4 <setClockAlarm+0x2e8>)
 800331e:	801a      	strh	r2, [r3, #0]
		if (currentTime.min == 59 &&
 8003320:	e064      	b.n	80033ec <setClockAlarm+0x200>
		}
	}
	// else set 1/s
	else {
		s = currentTime.sec + 1;
 8003322:	250c      	movs	r5, #12
 8003324:	197b      	adds	r3, r7, r5
 8003326:	789a      	ldrb	r2, [r3, #2]
 8003328:	2157      	movs	r1, #87	; 0x57
 800332a:	187b      	adds	r3, r7, r1
 800332c:	3201      	adds	r2, #1
 800332e:	701a      	strb	r2, [r3, #0]
		m = currentTime.min + s/60;
 8003330:	197b      	adds	r3, r7, r5
 8003332:	785c      	ldrb	r4, [r3, #1]
 8003334:	187b      	adds	r3, r7, r1
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	213c      	movs	r1, #60	; 0x3c
 800333a:	0018      	movs	r0, r3
 800333c:	f7fc feec 	bl	8000118 <__udivsi3>
 8003340:	0003      	movs	r3, r0
 8003342:	b2da      	uxtb	r2, r3
 8003344:	2156      	movs	r1, #86	; 0x56
 8003346:	187b      	adds	r3, r7, r1
 8003348:	18a2      	adds	r2, r4, r2
 800334a:	701a      	strb	r2, [r3, #0]
		h = currentTime.hr + m/60;
 800334c:	197b      	adds	r3, r7, r5
 800334e:	781c      	ldrb	r4, [r3, #0]
 8003350:	187b      	adds	r3, r7, r1
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	213c      	movs	r1, #60	; 0x3c
 8003356:	0018      	movs	r0, r3
 8003358:	f7fc fede 	bl	8000118 <__udivsi3>
 800335c:	0003      	movs	r3, r0
 800335e:	b2da      	uxtb	r2, r3
 8003360:	2155      	movs	r1, #85	; 0x55
 8003362:	187b      	adds	r3, r7, r1
 8003364:	18a2      	adds	r2, r4, r2
 8003366:	701a      	strb	r2, [r3, #0]
		w = currentDate.weekday + h/24;
 8003368:	2310      	movs	r3, #16
 800336a:	18fb      	adds	r3, r7, r3
 800336c:	791c      	ldrb	r4, [r3, #4]
 800336e:	187b      	adds	r3, r7, r1
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	2118      	movs	r1, #24
 8003374:	0018      	movs	r0, r3
 8003376:	f7fc fecf 	bl	8000118 <__udivsi3>
 800337a:	0003      	movs	r3, r0
 800337c:	b2da      	uxtb	r2, r3
 800337e:	2354      	movs	r3, #84	; 0x54
 8003380:	18fb      	adds	r3, r7, r3
 8003382:	18a2      	adds	r2, r4, r2
 8003384:	701a      	strb	r2, [r3, #0]

		// for transitioning between centuries
		if (currentTime.sec == 59 &&
 8003386:	197b      	adds	r3, r7, r5
 8003388:	789b      	ldrb	r3, [r3, #2]
 800338a:	2b3b      	cmp	r3, #59	; 0x3b
 800338c:	d12f      	bne.n	80033ee <setClockAlarm+0x202>
			currentTime.min == 59 &&
 800338e:	230c      	movs	r3, #12
 8003390:	18fb      	adds	r3, r7, r3
 8003392:	785b      	ldrb	r3, [r3, #1]
		if (currentTime.sec == 59 &&
 8003394:	2b3b      	cmp	r3, #59	; 0x3b
 8003396:	d12a      	bne.n	80033ee <setClockAlarm+0x202>
			currentTime.hr == 23 &&
 8003398:	230c      	movs	r3, #12
 800339a:	18fb      	adds	r3, r7, r3
 800339c:	781b      	ldrb	r3, [r3, #0]
			currentTime.min == 59 &&
 800339e:	2b17      	cmp	r3, #23
 80033a0:	d125      	bne.n	80033ee <setClockAlarm+0x202>
			currentDate.yr % 100 == 99 &&
 80033a2:	2310      	movs	r3, #16
 80033a4:	18fb      	adds	r3, r7, r3
 80033a6:	881b      	ldrh	r3, [r3, #0]
 80033a8:	2164      	movs	r1, #100	; 0x64
 80033aa:	0018      	movs	r0, r3
 80033ac:	f7fc ff3a 	bl	8000224 <__aeabi_uidivmod>
 80033b0:	000b      	movs	r3, r1
 80033b2:	b29b      	uxth	r3, r3
			currentTime.hr == 23 &&
 80033b4:	2b63      	cmp	r3, #99	; 0x63
 80033b6:	d11a      	bne.n	80033ee <setClockAlarm+0x202>
			currentDate.month == 12 &&
 80033b8:	2310      	movs	r3, #16
 80033ba:	18fb      	adds	r3, r7, r3
 80033bc:	789b      	ldrb	r3, [r3, #2]
			currentDate.yr % 100 == 99 &&
 80033be:	2b0c      	cmp	r3, #12
 80033c0:	d115      	bne.n	80033ee <setClockAlarm+0x202>
			currentDate.date == maxDaysInMonth(currentDate.month, currentDate.yr)) {
 80033c2:	2110      	movs	r1, #16
 80033c4:	187b      	adds	r3, r7, r1
 80033c6:	78dc      	ldrb	r4, [r3, #3]
 80033c8:	187b      	adds	r3, r7, r1
 80033ca:	789a      	ldrb	r2, [r3, #2]
 80033cc:	187b      	adds	r3, r7, r1
 80033ce:	881b      	ldrh	r3, [r3, #0]
 80033d0:	0019      	movs	r1, r3
 80033d2:	0010      	movs	r0, r2
 80033d4:	f000 fa10 	bl	80037f8 <maxDaysInMonth>
 80033d8:	0003      	movs	r3, r0
			currentDate.month == 12 &&
 80033da:	429c      	cmp	r4, r3
 80033dc:	d107      	bne.n	80033ee <setClockAlarm+0x202>
			century++;
 80033de:	4b3d      	ldr	r3, [pc, #244]	; (80034d4 <setClockAlarm+0x2e8>)
 80033e0:	881b      	ldrh	r3, [r3, #0]
 80033e2:	3301      	adds	r3, #1
 80033e4:	b29a      	uxth	r2, r3
 80033e6:	4b3b      	ldr	r3, [pc, #236]	; (80034d4 <setClockAlarm+0x2e8>)
 80033e8:	801a      	strh	r2, [r3, #0]
 80033ea:	e000      	b.n	80033ee <setClockAlarm+0x202>
		if (currentTime.min == 59 &&
 80033ec:	46c0      	nop			; (mov r8, r8)
		}
	}
	a.sec = s % 60;
 80033ee:	2357      	movs	r3, #87	; 0x57
 80033f0:	18fb      	adds	r3, r7, r3
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	213c      	movs	r1, #60	; 0x3c
 80033f6:	0018      	movs	r0, r3
 80033f8:	f7fc ff14 	bl	8000224 <__aeabi_uidivmod>
 80033fc:	000b      	movs	r3, r1
 80033fe:	b2da      	uxtb	r2, r3
 8003400:	2408      	movs	r4, #8
 8003402:	193b      	adds	r3, r7, r4
 8003404:	709a      	strb	r2, [r3, #2]
	a.min = m % 60;
 8003406:	2356      	movs	r3, #86	; 0x56
 8003408:	18fb      	adds	r3, r7, r3
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	213c      	movs	r1, #60	; 0x3c
 800340e:	0018      	movs	r0, r3
 8003410:	f7fc ff08 	bl	8000224 <__aeabi_uidivmod>
 8003414:	000b      	movs	r3, r1
 8003416:	b2da      	uxtb	r2, r3
 8003418:	193b      	adds	r3, r7, r4
 800341a:	705a      	strb	r2, [r3, #1]
	a.hr = h % 24;
 800341c:	2355      	movs	r3, #85	; 0x55
 800341e:	18fb      	adds	r3, r7, r3
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	2118      	movs	r1, #24
 8003424:	0018      	movs	r0, r3
 8003426:	f7fc fefd 	bl	8000224 <__aeabi_uidivmod>
 800342a:	000b      	movs	r3, r1
 800342c:	b2da      	uxtb	r2, r3
 800342e:	193b      	adds	r3, r7, r4
 8003430:	701a      	strb	r2, [r3, #0]
	a.weekday = (w-1) % 7 + 1;
 8003432:	2354      	movs	r3, #84	; 0x54
 8003434:	18fb      	adds	r3, r7, r3
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	3b01      	subs	r3, #1
 800343a:	2107      	movs	r1, #7
 800343c:	0018      	movs	r0, r3
 800343e:	f7fc ffdb 	bl	80003f8 <__aeabi_idivmod>
 8003442:	000b      	movs	r3, r1
 8003444:	b2db      	uxtb	r3, r3
 8003446:	3301      	adds	r3, #1
 8003448:	b2da      	uxtb	r2, r3
 800344a:	0020      	movs	r0, r4
 800344c:	183b      	adds	r3, r7, r0
 800344e:	70da      	strb	r2, [r3, #3]

	salarmtime.Hours = a.hr;
 8003450:	183b      	adds	r3, r7, r0
 8003452:	781a      	ldrb	r2, [r3, #0]
 8003454:	2118      	movs	r1, #24
 8003456:	187b      	adds	r3, r7, r1
 8003458:	701a      	strb	r2, [r3, #0]
	salarmtime.Minutes = a.min;
 800345a:	183b      	adds	r3, r7, r0
 800345c:	785a      	ldrb	r2, [r3, #1]
 800345e:	187b      	adds	r3, r7, r1
 8003460:	705a      	strb	r2, [r3, #1]
	salarmtime.Seconds = a.sec;
 8003462:	183b      	adds	r3, r7, r0
 8003464:	789a      	ldrb	r2, [r3, #2]
 8003466:	187b      	adds	r3, r7, r1
 8003468:	709a      	strb	r2, [r3, #2]
	salarmtime.TimeFormat = RTC_HOURFORMAT_24;
 800346a:	187b      	adds	r3, r7, r1
 800346c:	2200      	movs	r2, #0
 800346e:	70da      	strb	r2, [r3, #3]
	salarmtime.SubSeconds = 0;
 8003470:	187b      	adds	r3, r7, r1
 8003472:	2200      	movs	r2, #0
 8003474:	605a      	str	r2, [r3, #4]
	salarmtime.SecondFraction = 0;
 8003476:	187b      	adds	r3, r7, r1
 8003478:	2200      	movs	r2, #0
 800347a:	609a      	str	r2, [r3, #8]
	salarmtime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800347c:	187b      	adds	r3, r7, r1
 800347e:	2200      	movs	r2, #0
 8003480:	60da      	str	r2, [r3, #12]
	salarmtime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003482:	187b      	adds	r3, r7, r1
 8003484:	2200      	movs	r2, #0
 8003486:	611a      	str	r2, [r3, #16]

	salarm.AlarmTime = salarmtime;
 8003488:	242c      	movs	r4, #44	; 0x2c
 800348a:	193b      	adds	r3, r7, r4
 800348c:	187a      	adds	r2, r7, r1
 800348e:	ca62      	ldmia	r2!, {r1, r5, r6}
 8003490:	c362      	stmia	r3!, {r1, r5, r6}
 8003492:	ca22      	ldmia	r2!, {r1, r5}
 8003494:	c322      	stmia	r3!, {r1, r5}
	salarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003496:	193b      	adds	r3, r7, r4
 8003498:	2200      	movs	r2, #0
 800349a:	615a      	str	r2, [r3, #20]
	salarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800349c:	193b      	adds	r3, r7, r4
 800349e:	2200      	movs	r2, #0
 80034a0:	619a      	str	r2, [r3, #24]
	salarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_WEEKDAY;
 80034a2:	193b      	adds	r3, r7, r4
 80034a4:	2280      	movs	r2, #128	; 0x80
 80034a6:	05d2      	lsls	r2, r2, #23
 80034a8:	61da      	str	r2, [r3, #28]
	salarm.AlarmDateWeekDay = a.weekday;
 80034aa:	183b      	adds	r3, r7, r0
 80034ac:	78d9      	ldrb	r1, [r3, #3]
 80034ae:	193b      	adds	r3, r7, r4
 80034b0:	2220      	movs	r2, #32
 80034b2:	5499      	strb	r1, [r3, r2]
	salarm.Alarm = RTC_ALARM_B;
 80034b4:	193b      	adds	r3, r7, r4
 80034b6:	2280      	movs	r2, #128	; 0x80
 80034b8:	0092      	lsls	r2, r2, #2
 80034ba:	625a      	str	r2, [r3, #36]	; 0x24

	// do nothing until done
	HAL_RTC_SetAlarm_IT(hrtc, &salarm, RTC_FORMAT_BIN);
 80034bc:	1939      	adds	r1, r7, r4
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	0018      	movs	r0, r3
 80034c4:	f005 fed6 	bl	8009274 <HAL_RTC_SetAlarm_IT>
}
 80034c8:	46c0      	nop			; (mov r8, r8)
 80034ca:	46bd      	mov	sp, r7
 80034cc:	b017      	add	sp, #92	; 0x5c
 80034ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034d0:	2000014d 	.word	0x2000014d
 80034d4:	20000000 	.word	0x20000000

080034d8 <HAL_RTC_AlarmAEventCallback>:
// ---- end of RTC setters ----

// ---- callbacks for interrupts ----
// used for alarm function in project
// meant to send signal to use motor
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 80034d8:	b580      	push	{r7, lr}
 80034da:	b082      	sub	sp, #8
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED1_PORT, LED1_PIN);
 80034e0:	23a0      	movs	r3, #160	; 0xa0
 80034e2:	05db      	lsls	r3, r3, #23
 80034e4:	2120      	movs	r1, #32
 80034e6:	0018      	movs	r0, r3
 80034e8:	f004 fb97 	bl	8007c1a <HAL_GPIO_TogglePin>
	isAlarmDone = 1;
 80034ec:	4b04      	ldr	r3, [pc, #16]	; (8003500 <HAL_RTC_AlarmAEventCallback+0x28>)
 80034ee:	2201      	movs	r2, #1
 80034f0:	701a      	strb	r2, [r3, #0]
	updateFace.alarm = 1;
 80034f2:	4b04      	ldr	r3, [pc, #16]	; (8003504 <HAL_RTC_AlarmAEventCallback+0x2c>)
 80034f4:	2201      	movs	r2, #1
 80034f6:	709a      	strb	r2, [r3, #2]
}
 80034f8:	46c0      	nop			; (mov r8, r8)
 80034fa:	46bd      	mov	sp, r7
 80034fc:	b002      	add	sp, #8
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	2000013f 	.word	0x2000013f
 8003504:	20000140 	.word	0x20000140

08003508 <HAL_RTCEx_AlarmBEventCallback>:

// used to trigger display refresh every second. used because then it's synchronous with RTC updates
void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc) {
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
	updateFace.clock = 1;
 8003510:	4b05      	ldr	r3, [pc, #20]	; (8003528 <HAL_RTCEx_AlarmBEventCallback+0x20>)
 8003512:	2201      	movs	r2, #1
 8003514:	701a      	strb	r2, [r3, #0]
	setClockAlarm(hrtc);		// set something for next second
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	0018      	movs	r0, r3
 800351a:	f7ff fe67 	bl	80031ec <setClockAlarm>
}
 800351e:	46c0      	nop			; (mov r8, r8)
 8003520:	46bd      	mov	sp, r7
 8003522:	b002      	add	sp, #8
 8003524:	bd80      	pop	{r7, pc}
 8003526:	46c0      	nop			; (mov r8, r8)
 8003528:	20000140 	.word	0x20000140

0800352c <getTime>:
// ---- end of callbacks ----

// ---- RTC getters ----
void getTime(struct times *t, RTC_HandleTypeDef *hrtc) {
 800352c:	b590      	push	{r4, r7, lr}
 800352e:	b089      	sub	sp, #36	; 0x24
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	6039      	str	r1, [r7, #0]
	RTC_TimeTypeDef stime;

	// programming manual says to read time after date. something shadow registers.
	// not done automatically in HAL
	HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN);
 8003536:	210c      	movs	r1, #12
 8003538:	000c      	movs	r4, r1
 800353a:	1879      	adds	r1, r7, r1
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	2200      	movs	r2, #0
 8003540:	0018      	movs	r0, r3
 8003542:	f005 fd3f 	bl	8008fc4 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, NULL, RTC_FORMAT_BIN);
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	2200      	movs	r2, #0
 800354a:	2100      	movs	r1, #0
 800354c:	0018      	movs	r0, r3
 800354e:	f005 fe43 	bl	80091d8 <HAL_RTC_GetDate>

	t->hr = stime.Hours;
 8003552:	0021      	movs	r1, r4
 8003554:	187b      	adds	r3, r7, r1
 8003556:	781a      	ldrb	r2, [r3, #0]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	701a      	strb	r2, [r3, #0]
	t->min = stime.Minutes;
 800355c:	187b      	adds	r3, r7, r1
 800355e:	785a      	ldrb	r2, [r3, #1]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	705a      	strb	r2, [r3, #1]
	t->sec = stime.Seconds;
 8003564:	187b      	adds	r3, r7, r1
 8003566:	789a      	ldrb	r2, [r3, #2]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	709a      	strb	r2, [r3, #2]
}
 800356c:	46c0      	nop			; (mov r8, r8)
 800356e:	46bd      	mov	sp, r7
 8003570:	b009      	add	sp, #36	; 0x24
 8003572:	bd90      	pop	{r4, r7, pc}

08003574 <getDateTime>:
	d->date = sdate.Date;
	d->weekday = sdate.WeekDay;
}

// not using getDate and getTime for possible efficiency
void getDateTime(struct dates *d, struct times *t, RTC_HandleTypeDef *hrtc) {
 8003574:	b5b0      	push	{r4, r5, r7, lr}
 8003576:	b08a      	sub	sp, #40	; 0x28
 8003578:	af00      	add	r7, sp, #0
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	60b9      	str	r1, [r7, #8]
 800357e:	607a      	str	r2, [r7, #4]
	RTC_DateTypeDef sdate;
	RTC_TimeTypeDef stime;

	// programming manual says to read time after date. something shadow registers.
	// not done automatically in HAL
	HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN);
 8003580:	2510      	movs	r5, #16
 8003582:	1979      	adds	r1, r7, r5
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	0018      	movs	r0, r3
 800358a:	f005 fd1b 	bl	8008fc4 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, &sdate, RTC_FORMAT_BIN);
 800358e:	2124      	movs	r1, #36	; 0x24
 8003590:	000c      	movs	r4, r1
 8003592:	1879      	adds	r1, r7, r1
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	0018      	movs	r0, r3
 800359a:	f005 fe1d 	bl	80091d8 <HAL_RTC_GetDate>

	// pulls last 2 digits from RTC and upper 2 digits from static variable
	d->yr = century*100 + sdate.Year;
 800359e:	4b14      	ldr	r3, [pc, #80]	; (80035f0 <getDateTime+0x7c>)
 80035a0:	881b      	ldrh	r3, [r3, #0]
 80035a2:	2264      	movs	r2, #100	; 0x64
 80035a4:	4353      	muls	r3, r2
 80035a6:	b29a      	uxth	r2, r3
 80035a8:	0021      	movs	r1, r4
 80035aa:	187b      	adds	r3, r7, r1
 80035ac:	78db      	ldrb	r3, [r3, #3]
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	18d3      	adds	r3, r2, r3
 80035b2:	b29a      	uxth	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	801a      	strh	r2, [r3, #0]
	d->month = sdate.Month;
 80035b8:	187b      	adds	r3, r7, r1
 80035ba:	785a      	ldrb	r2, [r3, #1]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	709a      	strb	r2, [r3, #2]
	d->date = sdate.Date;
 80035c0:	187b      	adds	r3, r7, r1
 80035c2:	789a      	ldrb	r2, [r3, #2]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	70da      	strb	r2, [r3, #3]
	d->weekday = sdate.WeekDay;
 80035c8:	187b      	adds	r3, r7, r1
 80035ca:	781a      	ldrb	r2, [r3, #0]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	711a      	strb	r2, [r3, #4]

	t->hr = stime.Hours;
 80035d0:	197b      	adds	r3, r7, r5
 80035d2:	781a      	ldrb	r2, [r3, #0]
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	701a      	strb	r2, [r3, #0]
	t->min = stime.Minutes;
 80035d8:	197b      	adds	r3, r7, r5
 80035da:	785a      	ldrb	r2, [r3, #1]
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	705a      	strb	r2, [r3, #1]
	t->sec = stime.Seconds;
 80035e0:	197b      	adds	r3, r7, r5
 80035e2:	789a      	ldrb	r2, [r3, #2]
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	709a      	strb	r2, [r3, #2]
}
 80035e8:	46c0      	nop			; (mov r8, r8)
 80035ea:	46bd      	mov	sp, r7
 80035ec:	b00a      	add	sp, #40	; 0x28
 80035ee:	bdb0      	pop	{r4, r5, r7, pc}
 80035f0:	20000000 	.word	0x20000000

080035f4 <setRTCCalibration>:
// ---- end of RTC getters ----

// ---- RTC calibration function ----
// calibVal should be given in drift/day in seconds
// calibration output on PC13
void setRTCCalibration(int calibVal, RTC_HandleTypeDef *hrtc) {
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
	uint16_t calm = 0;
 80035fe:	230e      	movs	r3, #14
 8003600:	18fb      	adds	r3, r7, r3
 8003602:	2200      	movs	r2, #0
 8003604:	801a      	strh	r2, [r3, #0]
	uint32_t temp;

	if (calibVal == 0) return;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d048      	beq.n	800369e <setRTCCalibration+0xaa>
	else if (calibVal < 0) {		// drift offset is negative. need to slow rtc down
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2b00      	cmp	r3, #0
 8003610:	da20      	bge.n	8003654 <setRTCCalibration+0x60>
		if (calibVal <= -42) {		// bounds checking. just set to max
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	3329      	adds	r3, #41	; 0x29
 8003616:	da06      	bge.n	8003626 <setRTCCalibration+0x32>
			HAL_RTCEx_SetSmoothCalib(hrtc, RTC_SMOOTHCALIB_PERIOD_32SEC, RTC_SMOOTHCALIB_PLUSPULSES_RESET, 0x1FF);
 8003618:	4b23      	ldr	r3, [pc, #140]	; (80036a8 <setRTCCalibration+0xb4>)
 800361a:	6838      	ldr	r0, [r7, #0]
 800361c:	2200      	movs	r2, #0
 800361e:	2100      	movs	r1, #0
 8003620:	f006 f8f9 	bl	8009816 <HAL_RTCEx_SetSmoothCalib>
 8003624:	e03c      	b.n	80036a0 <setRTCCalibration+0xac>
		}
		else {
			// math for setting CALM 9-bit register in RTC. formula in notes and in L0 programming reference manual
			temp = -calibVal*32768*32/86400;		// possible overflow when doing math, so reordering
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	0013      	movs	r3, r2
 800362a:	031b      	lsls	r3, r3, #12
 800362c:	1a9b      	subs	r3, r3, r2
 800362e:	051b      	lsls	r3, r3, #20
 8003630:	491e      	ldr	r1, [pc, #120]	; (80036ac <setRTCCalibration+0xb8>)
 8003632:	0018      	movs	r0, r3
 8003634:	f7fc fdfa 	bl	800022c <__divsi3>
 8003638:	0003      	movs	r3, r0
 800363a:	60bb      	str	r3, [r7, #8]
			calm = temp;
 800363c:	210e      	movs	r1, #14
 800363e:	187b      	adds	r3, r7, r1
 8003640:	68ba      	ldr	r2, [r7, #8]
 8003642:	801a      	strh	r2, [r3, #0]
			HAL_RTCEx_SetSmoothCalib(hrtc, RTC_SMOOTHCALIB_PERIOD_32SEC, RTC_SMOOTHCALIB_PLUSPULSES_RESET, calm);
 8003644:	187b      	adds	r3, r7, r1
 8003646:	881b      	ldrh	r3, [r3, #0]
 8003648:	6838      	ldr	r0, [r7, #0]
 800364a:	2200      	movs	r2, #0
 800364c:	2100      	movs	r1, #0
 800364e:	f006 f8e2 	bl	8009816 <HAL_RTCEx_SetSmoothCalib>
 8003652:	e025      	b.n	80036a0 <setRTCCalibration+0xac>
		}
	}
	else {
		if (calibVal >= 42) { 		// drift offset is positive. need to speed rtc up
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2b29      	cmp	r3, #41	; 0x29
 8003658:	dd07      	ble.n	800366a <setRTCCalibration+0x76>
			HAL_RTCEx_SetSmoothCalib(hrtc, RTC_SMOOTHCALIB_PERIOD_32SEC, RTC_SMOOTHCALIB_PLUSPULSES_SET, 0);
 800365a:	2380      	movs	r3, #128	; 0x80
 800365c:	021a      	lsls	r2, r3, #8
 800365e:	6838      	ldr	r0, [r7, #0]
 8003660:	2300      	movs	r3, #0
 8003662:	2100      	movs	r1, #0
 8003664:	f006 f8d7 	bl	8009816 <HAL_RTCEx_SetSmoothCalib>
 8003668:	e01a      	b.n	80036a0 <setRTCCalibration+0xac>
		}
		else {
			// math
			temp = 512-(calibVal*32768*32/86400);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	051b      	lsls	r3, r3, #20
 800366e:	4910      	ldr	r1, [pc, #64]	; (80036b0 <setRTCCalibration+0xbc>)
 8003670:	0018      	movs	r0, r3
 8003672:	f7fc fddb 	bl	800022c <__divsi3>
 8003676:	0003      	movs	r3, r0
 8003678:	2280      	movs	r2, #128	; 0x80
 800367a:	0092      	lsls	r2, r2, #2
 800367c:	4694      	mov	ip, r2
 800367e:	4463      	add	r3, ip
 8003680:	60bb      	str	r3, [r7, #8]
			calm = temp;
 8003682:	210e      	movs	r1, #14
 8003684:	187b      	adds	r3, r7, r1
 8003686:	68ba      	ldr	r2, [r7, #8]
 8003688:	801a      	strh	r2, [r3, #0]
			HAL_RTCEx_SetSmoothCalib(hrtc, RTC_SMOOTHCALIB_PERIOD_32SEC, RTC_SMOOTHCALIB_PLUSPULSES_SET, calm);
 800368a:	187b      	adds	r3, r7, r1
 800368c:	8819      	ldrh	r1, [r3, #0]
 800368e:	2380      	movs	r3, #128	; 0x80
 8003690:	021a      	lsls	r2, r3, #8
 8003692:	6838      	ldr	r0, [r7, #0]
 8003694:	000b      	movs	r3, r1
 8003696:	2100      	movs	r1, #0
 8003698:	f006 f8bd 	bl	8009816 <HAL_RTCEx_SetSmoothCalib>
 800369c:	e000      	b.n	80036a0 <setRTCCalibration+0xac>
	if (calibVal == 0) return;
 800369e:	46c0      	nop			; (mov r8, r8)
		}
	}
}
 80036a0:	46bd      	mov	sp, r7
 80036a2:	b004      	add	sp, #16
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	46c0      	nop			; (mov r8, r8)
 80036a8:	000001ff 	.word	0x000001ff
 80036ac:	00015180 	.word	0x00015180
 80036b0:	fffeae80 	.word	0xfffeae80

080036b4 <timeToSeconds>:
// ---- end of RTC calibration function ----

// ---- converters and calculators ----
uint32_t timeToSeconds(struct times *t) {
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
	return t->sec + t->min*60 + t->hr*3600;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	789b      	ldrb	r3, [r3, #2]
 80036c0:	0019      	movs	r1, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	785b      	ldrb	r3, [r3, #1]
 80036c6:	001a      	movs	r2, r3
 80036c8:	0013      	movs	r3, r2
 80036ca:	011b      	lsls	r3, r3, #4
 80036cc:	1a9b      	subs	r3, r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	18c9      	adds	r1, r1, r3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	781b      	ldrb	r3, [r3, #0]
 80036d6:	001a      	movs	r2, r3
 80036d8:	0013      	movs	r3, r2
 80036da:	011b      	lsls	r3, r3, #4
 80036dc:	1a9b      	subs	r3, r3, r2
 80036de:	011a      	lsls	r2, r3, #4
 80036e0:	1ad2      	subs	r2, r2, r3
 80036e2:	0113      	lsls	r3, r2, #4
 80036e4:	001a      	movs	r2, r3
 80036e6:	0013      	movs	r3, r2
 80036e8:	18cb      	adds	r3, r1, r3
}
 80036ea:	0018      	movs	r0, r3
 80036ec:	46bd      	mov	sp, r7
 80036ee:	b002      	add	sp, #8
 80036f0:	bd80      	pop	{r7, pc}

080036f2 <secondsToTime>:

void secondsToTime(struct times *t, uint32_t seconds) {
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b082      	sub	sp, #8
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	6078      	str	r0, [r7, #4]
 80036fa:	6039      	str	r1, [r7, #0]
	t->hr = seconds / 3600;
 80036fc:	683a      	ldr	r2, [r7, #0]
 80036fe:	23e1      	movs	r3, #225	; 0xe1
 8003700:	0119      	lsls	r1, r3, #4
 8003702:	0010      	movs	r0, r2
 8003704:	f7fc fd08 	bl	8000118 <__udivsi3>
 8003708:	0003      	movs	r3, r0
 800370a:	b2da      	uxtb	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	701a      	strb	r2, [r3, #0]
	seconds %= 3600;
 8003710:	683a      	ldr	r2, [r7, #0]
 8003712:	23e1      	movs	r3, #225	; 0xe1
 8003714:	0119      	lsls	r1, r3, #4
 8003716:	0010      	movs	r0, r2
 8003718:	f7fc fd84 	bl	8000224 <__aeabi_uidivmod>
 800371c:	000b      	movs	r3, r1
 800371e:	603b      	str	r3, [r7, #0]
	t->min = seconds / 60;
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	213c      	movs	r1, #60	; 0x3c
 8003724:	0018      	movs	r0, r3
 8003726:	f7fc fcf7 	bl	8000118 <__udivsi3>
 800372a:	0003      	movs	r3, r0
 800372c:	b2da      	uxtb	r2, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	705a      	strb	r2, [r3, #1]
	seconds %= 60;
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	213c      	movs	r1, #60	; 0x3c
 8003736:	0018      	movs	r0, r3
 8003738:	f7fc fd74 	bl	8000224 <__aeabi_uidivmod>
 800373c:	000b      	movs	r3, r1
 800373e:	603b      	str	r3, [r7, #0]
	t->sec = seconds;
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	b2da      	uxtb	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	709a      	strb	r2, [r3, #2]
}
 8003748:	46c0      	nop			; (mov r8, r8)
 800374a:	46bd      	mov	sp, r7
 800374c:	b002      	add	sp, #8
 800374e:	bd80      	pop	{r7, pc}

08003750 <weekdayCalculator>:
 * weekdays is 0-6, with 0 being sunday. hal uses 1=monday, 7=sunday - just call with % 7 to integrate with hal
 * months given in 1-12, with 1 being january. hal uses the same setup
 * rtc represents years with last 2 digits only. make sure year has all 4 numbers
 * should be accurate for any gregorian date
 */
uint8_t weekdayCalculator(uint16_t year, uint8_t month, uint8_t day) {
 8003750:	b590      	push	{r4, r7, lr}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	0004      	movs	r4, r0
 8003758:	0008      	movs	r0, r1
 800375a:	0011      	movs	r1, r2
 800375c:	1dbb      	adds	r3, r7, #6
 800375e:	1c22      	adds	r2, r4, #0
 8003760:	801a      	strh	r2, [r3, #0]
 8003762:	1d7b      	adds	r3, r7, #5
 8003764:	1c02      	adds	r2, r0, #0
 8003766:	701a      	strb	r2, [r3, #0]
 8003768:	1d3b      	adds	r3, r7, #4
 800376a:	1c0a      	adds	r2, r1, #0
 800376c:	701a      	strb	r2, [r3, #0]
	static uint8_t table[] = {0, 3, 2, 5, 0, 3, 5, 1, 4, 6, 2, 4};
	if (month < 3) year--;
 800376e:	1d7b      	adds	r3, r7, #5
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	2b02      	cmp	r3, #2
 8003774:	d804      	bhi.n	8003780 <weekdayCalculator+0x30>
 8003776:	1dbb      	adds	r3, r7, #6
 8003778:	881a      	ldrh	r2, [r3, #0]
 800377a:	1dbb      	adds	r3, r7, #6
 800377c:	3a01      	subs	r2, #1
 800377e:	801a      	strh	r2, [r3, #0]
	uint16_t temp = (year + year/4 - year/100 + year/400 + table[month-1] + day) % 7;
 8003780:	1dbb      	adds	r3, r7, #6
 8003782:	881b      	ldrh	r3, [r3, #0]
 8003784:	1dba      	adds	r2, r7, #6
 8003786:	8812      	ldrh	r2, [r2, #0]
 8003788:	0892      	lsrs	r2, r2, #2
 800378a:	b292      	uxth	r2, r2
 800378c:	189c      	adds	r4, r3, r2
 800378e:	1dbb      	adds	r3, r7, #6
 8003790:	881b      	ldrh	r3, [r3, #0]
 8003792:	2164      	movs	r1, #100	; 0x64
 8003794:	0018      	movs	r0, r3
 8003796:	f7fc fcbf 	bl	8000118 <__udivsi3>
 800379a:	0003      	movs	r3, r0
 800379c:	b29b      	uxth	r3, r3
 800379e:	1ae4      	subs	r4, r4, r3
 80037a0:	1dbb      	adds	r3, r7, #6
 80037a2:	881a      	ldrh	r2, [r3, #0]
 80037a4:	23c8      	movs	r3, #200	; 0xc8
 80037a6:	0059      	lsls	r1, r3, #1
 80037a8:	0010      	movs	r0, r2
 80037aa:	f7fc fcb5 	bl	8000118 <__udivsi3>
 80037ae:	0003      	movs	r3, r0
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	18e3      	adds	r3, r4, r3
 80037b4:	1d7a      	adds	r2, r7, #5
 80037b6:	7812      	ldrb	r2, [r2, #0]
 80037b8:	3a01      	subs	r2, #1
 80037ba:	490e      	ldr	r1, [pc, #56]	; (80037f4 <weekdayCalculator+0xa4>)
 80037bc:	5c8a      	ldrb	r2, [r1, r2]
 80037be:	189a      	adds	r2, r3, r2
 80037c0:	1d3b      	adds	r3, r7, #4
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	18d3      	adds	r3, r2, r3
 80037c6:	2107      	movs	r1, #7
 80037c8:	0018      	movs	r0, r3
 80037ca:	f7fc fe15 	bl	80003f8 <__aeabi_idivmod>
 80037ce:	000b      	movs	r3, r1
 80037d0:	001a      	movs	r2, r3
 80037d2:	210e      	movs	r1, #14
 80037d4:	187b      	adds	r3, r7, r1
 80037d6:	801a      	strh	r2, [r3, #0]
	if (temp == 0) return RTC_WEEKDAY_SUNDAY;
 80037d8:	187b      	adds	r3, r7, r1
 80037da:	881b      	ldrh	r3, [r3, #0]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d101      	bne.n	80037e4 <weekdayCalculator+0x94>
 80037e0:	2307      	movs	r3, #7
 80037e2:	e003      	b.n	80037ec <weekdayCalculator+0x9c>
	else return temp;
 80037e4:	230e      	movs	r3, #14
 80037e6:	18fb      	adds	r3, r7, r3
 80037e8:	881b      	ldrh	r3, [r3, #0]
 80037ea:	b2db      	uxtb	r3, r3
}
 80037ec:	0018      	movs	r0, r3
 80037ee:	46bd      	mov	sp, r7
 80037f0:	b005      	add	sp, #20
 80037f2:	bd90      	pop	{r4, r7, pc}
 80037f4:	20000004 	.word	0x20000004

080037f8 <maxDaysInMonth>:

// calculator for number of days in a month given a month and accounting for leap years
// assumes month is 1-12, 1=january, 12=december
uint8_t maxDaysInMonth(uint8_t month, uint16_t year) {
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	0002      	movs	r2, r0
 8003800:	1dfb      	adds	r3, r7, #7
 8003802:	701a      	strb	r2, [r3, #0]
 8003804:	1d3b      	adds	r3, r7, #4
 8003806:	1c0a      	adds	r2, r1, #0
 8003808:	801a      	strh	r2, [r3, #0]
	if (month == 0 || month > 12) return 0;		// bounds checking
 800380a:	1dfb      	adds	r3, r7, #7
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d003      	beq.n	800381a <maxDaysInMonth+0x22>
 8003812:	1dfb      	adds	r3, r7, #7
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	2b0c      	cmp	r3, #12
 8003818:	d901      	bls.n	800381e <maxDaysInMonth+0x26>
 800381a:	2300      	movs	r3, #0
 800381c:	e052      	b.n	80038c4 <maxDaysInMonth+0xcc>

	// not using built-in defines, because they're in BCD
	if (month == 1  ||		// january
 800381e:	1dfb      	adds	r3, r7, #7
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d017      	beq.n	8003856 <maxDaysInMonth+0x5e>
 8003826:	1dfb      	adds	r3, r7, #7
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	2b03      	cmp	r3, #3
 800382c:	d013      	beq.n	8003856 <maxDaysInMonth+0x5e>
		month == 3  ||		// march
 800382e:	1dfb      	adds	r3, r7, #7
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	2b05      	cmp	r3, #5
 8003834:	d00f      	beq.n	8003856 <maxDaysInMonth+0x5e>
		month == 5  ||		// may
 8003836:	1dfb      	adds	r3, r7, #7
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	2b07      	cmp	r3, #7
 800383c:	d00b      	beq.n	8003856 <maxDaysInMonth+0x5e>
		month == 7  ||		// july
 800383e:	1dfb      	adds	r3, r7, #7
 8003840:	781b      	ldrb	r3, [r3, #0]
 8003842:	2b08      	cmp	r3, #8
 8003844:	d007      	beq.n	8003856 <maxDaysInMonth+0x5e>
		month == 8  ||		// august
 8003846:	1dfb      	adds	r3, r7, #7
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	2b0a      	cmp	r3, #10
 800384c:	d003      	beq.n	8003856 <maxDaysInMonth+0x5e>
		month == 10 ||		// october
 800384e:	1dfb      	adds	r3, r7, #7
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	2b0c      	cmp	r3, #12
 8003854:	d101      	bne.n	800385a <maxDaysInMonth+0x62>
		month == 12) {		// december
		return 31;
 8003856:	231f      	movs	r3, #31
 8003858:	e034      	b.n	80038c4 <maxDaysInMonth+0xcc>
	}
	else if (month == 4 ||	// april
 800385a:	1dfb      	adds	r3, r7, #7
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	2b04      	cmp	r3, #4
 8003860:	d00b      	beq.n	800387a <maxDaysInMonth+0x82>
 8003862:	1dfb      	adds	r3, r7, #7
 8003864:	781b      	ldrb	r3, [r3, #0]
 8003866:	2b06      	cmp	r3, #6
 8003868:	d007      	beq.n	800387a <maxDaysInMonth+0x82>
			 month == 6 ||	// june
 800386a:	1dfb      	adds	r3, r7, #7
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	2b09      	cmp	r3, #9
 8003870:	d003      	beq.n	800387a <maxDaysInMonth+0x82>
			 month == 9 ||	// september
 8003872:	1dfb      	adds	r3, r7, #7
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	2b0b      	cmp	r3, #11
 8003878:	d101      	bne.n	800387e <maxDaysInMonth+0x86>
			 month == 11) {	// november
		return 30;
 800387a:	231e      	movs	r3, #30
 800387c:	e022      	b.n	80038c4 <maxDaysInMonth+0xcc>
	}

	// february/leap year calculator
	// leap year for every 4th year, but every 100th year is not a leap year except on every 400th year
	// ex. 2020 is a leap year, 2100 is not a leap year, 2000 is a leap year.
	else if (year % 400 == 0) return 29;
 800387e:	1d3b      	adds	r3, r7, #4
 8003880:	881a      	ldrh	r2, [r3, #0]
 8003882:	23c8      	movs	r3, #200	; 0xc8
 8003884:	0059      	lsls	r1, r3, #1
 8003886:	0010      	movs	r0, r2
 8003888:	f7fc fccc 	bl	8000224 <__aeabi_uidivmod>
 800388c:	000b      	movs	r3, r1
 800388e:	b29b      	uxth	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <maxDaysInMonth+0xa0>
 8003894:	231d      	movs	r3, #29
 8003896:	e015      	b.n	80038c4 <maxDaysInMonth+0xcc>
	else if (year % 100 == 0) return 28;
 8003898:	1d3b      	adds	r3, r7, #4
 800389a:	881b      	ldrh	r3, [r3, #0]
 800389c:	2164      	movs	r1, #100	; 0x64
 800389e:	0018      	movs	r0, r3
 80038a0:	f7fc fcc0 	bl	8000224 <__aeabi_uidivmod>
 80038a4:	000b      	movs	r3, r1
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d101      	bne.n	80038b0 <maxDaysInMonth+0xb8>
 80038ac:	231c      	movs	r3, #28
 80038ae:	e009      	b.n	80038c4 <maxDaysInMonth+0xcc>
	else if (year % 4 == 0) return 29;
 80038b0:	1d3b      	adds	r3, r7, #4
 80038b2:	881b      	ldrh	r3, [r3, #0]
 80038b4:	2203      	movs	r2, #3
 80038b6:	4013      	ands	r3, r2
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d101      	bne.n	80038c2 <maxDaysInMonth+0xca>
 80038be:	231d      	movs	r3, #29
 80038c0:	e000      	b.n	80038c4 <maxDaysInMonth+0xcc>
	else return 28;
 80038c2:	231c      	movs	r3, #28
}
 80038c4:	0018      	movs	r0, r3
 80038c6:	46bd      	mov	sp, r7
 80038c8:	b002      	add	sp, #8
 80038ca:	bd80      	pop	{r7, pc}

080038cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80038cc:	b590      	push	{r4, r7, lr}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80038d2:	f003 f8d5 	bl	8006a80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80038d6:	f000 f881 	bl	80039dc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80038da:	f000 fcfd 	bl	80042d8 <MX_GPIO_Init>
  MX_ADC_Init();
 80038de:	f000 f905 	bl	8003aec <MX_ADC_Init>
  MX_RTC_Init();
 80038e2:	f000 f967 	bl	8003bb4 <MX_RTC_Init>
  MX_TIM21_Init();
 80038e6:	f000 fbab 	bl	8004040 <MX_TIM21_Init>
  MX_TIM22_Init();
 80038ea:	f000 fc41 	bl	8004170 <MX_TIM22_Init>
  MX_TIM2_Init();
 80038ee:	f000 fa53 	bl	8003d98 <MX_TIM2_Init>
  MX_TIM6_Init();
 80038f2:	f000 fb69 	bl	8003fc8 <MX_TIM6_Init>
  MX_TIM3_Init();
 80038f6:	f000 fadd 	bl	8003eb4 <MX_TIM3_Init>
  MX_SPI2_Init();
 80038fa:	f000 fa15 	bl	8003d28 <MX_SPI2_Init>
  MX_USB_PCD_Init();
 80038fe:	f000 fcc5 	bl	800428c <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */
	// rtc software calibration
	setRTCCalibration(-5, &hrtc);
 8003902:	4a2c      	ldr	r2, [pc, #176]	; (80039b4 <main+0xe8>)
 8003904:	2305      	movs	r3, #5
 8003906:	425b      	negs	r3, r3
 8003908:	0011      	movs	r1, r2
 800390a:	0018      	movs	r0, r3
 800390c:	f7ff fe72 	bl	80035f4 <setRTCCalibration>

  	// initialization for display
	TFT_startup(&hspi2);
 8003910:	4b29      	ldr	r3, [pc, #164]	; (80039b8 <main+0xec>)
 8003912:	0018      	movs	r0, r3
 8003914:	f7fe fa22 	bl	8001d5c <TFT_startup>
	clearScreen(ST77XX_BLACK, &hspi2);
 8003918:	4b27      	ldr	r3, [pc, #156]	; (80039b8 <main+0xec>)
 800391a:	0019      	movs	r1, r3
 800391c:	2000      	movs	r0, #0
 800391e:	f7fe fd85 	bl	800242c <clearScreen>

	// initialization for ui and hardware
	initFace();
 8003922:	f003 f84d 	bl	80069c0 <initFace>
	setClockAlarm(&hrtc);
 8003926:	4b23      	ldr	r3, [pc, #140]	; (80039b4 <main+0xe8>)
 8003928:	0018      	movs	r0, r3
 800392a:	f7ff fc5f 	bl	80031ec <setClockAlarm>
	runTimerStopwatchBase(&htim21);		// running time bases
 800392e:	4b23      	ldr	r3, [pc, #140]	; (80039bc <main+0xf0>)
 8003930:	0018      	movs	r0, r3
 8003932:	f001 fa43 	bl	8004dbc <runTimerStopwatchBase>
	runMotorBase(&htim2);
 8003936:	4b22      	ldr	r3, [pc, #136]	; (80039c0 <main+0xf4>)
 8003938:	0018      	movs	r0, r3
 800393a:	f001 fa95 	bl	8004e68 <runMotorBase>
	runADCSampler(&htim22);
 800393e:	4b21      	ldr	r3, [pc, #132]	; (80039c4 <main+0xf8>)
 8003940:	0018      	movs	r0, r3
 8003942:	f001 fa47 	bl	8004dd4 <runADCSampler>
	setDisplayBacklight(100, &htim3);
 8003946:	4b20      	ldr	r3, [pc, #128]	; (80039c8 <main+0xfc>)
 8003948:	0019      	movs	r1, r3
 800394a:	2064      	movs	r0, #100	; 0x64
 800394c:	f001 fa98 	bl	8004e80 <setDisplayBacklight>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		updateState(&hrtc, &htim21, &htim2, &htim6, &hspi2);
 8003950:	4c1e      	ldr	r4, [pc, #120]	; (80039cc <main+0x100>)
 8003952:	4a1b      	ldr	r2, [pc, #108]	; (80039c0 <main+0xf4>)
 8003954:	4919      	ldr	r1, [pc, #100]	; (80039bc <main+0xf0>)
 8003956:	4817      	ldr	r0, [pc, #92]	; (80039b4 <main+0xe8>)
 8003958:	4b17      	ldr	r3, [pc, #92]	; (80039b8 <main+0xec>)
 800395a:	9300      	str	r3, [sp, #0]
 800395c:	0023      	movs	r3, r4
 800395e:	f001 fb1f 	bl	8004fa0 <updateState>
		updateDisplay(&hrtc, &hspi2);
 8003962:	4a15      	ldr	r2, [pc, #84]	; (80039b8 <main+0xec>)
 8003964:	4b13      	ldr	r3, [pc, #76]	; (80039b4 <main+0xe8>)
 8003966:	0011      	movs	r1, r2
 8003968:	0018      	movs	r0, r3
 800396a:	f002 f903 	bl	8005b74 <updateDisplay>
		batteryManager(&hadc, &hspi2, &htim21, &htim3);
 800396e:	4b16      	ldr	r3, [pc, #88]	; (80039c8 <main+0xfc>)
 8003970:	4a12      	ldr	r2, [pc, #72]	; (80039bc <main+0xf0>)
 8003972:	4911      	ldr	r1, [pc, #68]	; (80039b8 <main+0xec>)
 8003974:	4816      	ldr	r0, [pc, #88]	; (80039d0 <main+0x104>)
 8003976:	f7ff fae3 	bl	8002f40 <batteryManager>

		if (isTimerDone || isAlarmDone) {
 800397a:	4b16      	ldr	r3, [pc, #88]	; (80039d4 <main+0x108>)
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	b2db      	uxtb	r3, r3
 8003980:	2b00      	cmp	r3, #0
 8003982:	d104      	bne.n	800398e <main+0xc2>
 8003984:	4b14      	ldr	r3, [pc, #80]	; (80039d8 <main+0x10c>)
 8003986:	781b      	ldrb	r3, [r3, #0]
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b00      	cmp	r3, #0
 800398c:	d010      	beq.n	80039b0 <main+0xe4>
			runMotor(&htim2);
 800398e:	4b0c      	ldr	r3, [pc, #48]	; (80039c0 <main+0xf4>)
 8003990:	0018      	movs	r0, r3
 8003992:	f001 fa31 	bl	8004df8 <runMotor>
			updateDisplay(&hrtc, &hspi2);
 8003996:	4a08      	ldr	r2, [pc, #32]	; (80039b8 <main+0xec>)
 8003998:	4b06      	ldr	r3, [pc, #24]	; (80039b4 <main+0xe8>)
 800399a:	0011      	movs	r1, r2
 800399c:	0018      	movs	r0, r3
 800399e:	f002 f8e9 	bl	8005b74 <updateDisplay>
			isTimerDone = isAlarmDone = 0;
 80039a2:	2100      	movs	r1, #0
 80039a4:	4b0c      	ldr	r3, [pc, #48]	; (80039d8 <main+0x10c>)
 80039a6:	1c0a      	adds	r2, r1, #0
 80039a8:	701a      	strb	r2, [r3, #0]
 80039aa:	4b0a      	ldr	r3, [pc, #40]	; (80039d4 <main+0x108>)
 80039ac:	1c0a      	adds	r2, r1, #0
 80039ae:	701a      	strb	r2, [r3, #0]
  \brief   Wait For Interrupt
  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 80039b0:	bf30      	wfi
		updateState(&hrtc, &htim21, &htim2, &htim6, &hspi2);
 80039b2:	e7cd      	b.n	8003950 <main+0x84>
 80039b4:	20000268 	.word	0x20000268
 80039b8:	20000198 	.word	0x20000198
 80039bc:	20000598 	.word	0x20000598
 80039c0:	2000028c 	.word	0x2000028c
 80039c4:	2000022c 	.word	0x2000022c
 80039c8:	200001f0 	.word	0x200001f0
 80039cc:	20000150 	.word	0x20000150
 80039d0:	2000053c 	.word	0x2000053c
 80039d4:	2000014c 	.word	0x2000014c
 80039d8:	2000013f 	.word	0x2000013f

080039dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80039dc:	b590      	push	{r4, r7, lr}
 80039de:	b09f      	sub	sp, #124	; 0x7c
 80039e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80039e2:	2440      	movs	r4, #64	; 0x40
 80039e4:	193b      	adds	r3, r7, r4
 80039e6:	0018      	movs	r0, r3
 80039e8:	2338      	movs	r3, #56	; 0x38
 80039ea:	001a      	movs	r2, r3
 80039ec:	2100      	movs	r1, #0
 80039ee:	f007 fc5e 	bl	800b2ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80039f2:	232c      	movs	r3, #44	; 0x2c
 80039f4:	18fb      	adds	r3, r7, r3
 80039f6:	0018      	movs	r0, r3
 80039f8:	2314      	movs	r3, #20
 80039fa:	001a      	movs	r2, r3
 80039fc:	2100      	movs	r1, #0
 80039fe:	f007 fc56 	bl	800b2ae <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a02:	1d3b      	adds	r3, r7, #4
 8003a04:	0018      	movs	r0, r3
 8003a06:	2328      	movs	r3, #40	; 0x28
 8003a08:	001a      	movs	r2, r3
 8003a0a:	2100      	movs	r1, #0
 8003a0c:	f007 fc4f 	bl	800b2ae <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a10:	4b33      	ldr	r3, [pc, #204]	; (8003ae0 <SystemClock_Config+0x104>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a33      	ldr	r2, [pc, #204]	; (8003ae4 <SystemClock_Config+0x108>)
 8003a16:	401a      	ands	r2, r3
 8003a18:	4b31      	ldr	r3, [pc, #196]	; (8003ae0 <SystemClock_Config+0x104>)
 8003a1a:	2180      	movs	r1, #128	; 0x80
 8003a1c:	0109      	lsls	r1, r1, #4
 8003a1e:	430a      	orrs	r2, r1
 8003a20:	601a      	str	r2, [r3, #0]
  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8003a22:	f004 fa6d 	bl	8007f00 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003a26:	4b30      	ldr	r3, [pc, #192]	; (8003ae8 <SystemClock_Config+0x10c>)
 8003a28:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a2a:	4b2f      	ldr	r3, [pc, #188]	; (8003ae8 <SystemClock_Config+0x10c>)
 8003a2c:	492d      	ldr	r1, [pc, #180]	; (8003ae4 <SystemClock_Config+0x108>)
 8003a2e:	400a      	ands	r2, r1
 8003a30:	651a      	str	r2, [r3, #80]	; 0x50
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 8003a32:	193b      	adds	r3, r7, r4
 8003a34:	2226      	movs	r2, #38	; 0x26
 8003a36:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003a38:	193b      	adds	r3, r7, r4
 8003a3a:	2280      	movs	r2, #128	; 0x80
 8003a3c:	0052      	lsls	r2, r2, #1
 8003a3e:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003a40:	0021      	movs	r1, r4
 8003a42:	187b      	adds	r3, r7, r1
 8003a44:	2201      	movs	r2, #1
 8003a46:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003a48:	187b      	adds	r3, r7, r1
 8003a4a:	2210      	movs	r2, #16
 8003a4c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003a4e:	187b      	adds	r3, r7, r1
 8003a50:	2201      	movs	r2, #1
 8003a52:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003a54:	187b      	adds	r3, r7, r1
 8003a56:	2202      	movs	r2, #2
 8003a58:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003a5a:	187b      	adds	r3, r7, r1
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8003a60:	187b      	adds	r3, r7, r1
 8003a62:	2280      	movs	r2, #128	; 0x80
 8003a64:	02d2      	lsls	r2, r2, #11
 8003a66:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8003a68:	187b      	adds	r3, r7, r1
 8003a6a:	2280      	movs	r2, #128	; 0x80
 8003a6c:	03d2      	lsls	r2, r2, #15
 8003a6e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a70:	187b      	adds	r3, r7, r1
 8003a72:	0018      	movs	r0, r3
 8003a74:	f004 fa52 	bl	8007f1c <HAL_RCC_OscConfig>
 8003a78:	1e03      	subs	r3, r0, #0
 8003a7a:	d001      	beq.n	8003a80 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8003a7c:	f000 fce6 	bl	800444c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003a80:	212c      	movs	r1, #44	; 0x2c
 8003a82:	187b      	adds	r3, r7, r1
 8003a84:	220f      	movs	r2, #15
 8003a86:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a88:	187b      	adds	r3, r7, r1
 8003a8a:	2203      	movs	r2, #3
 8003a8c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a8e:	187b      	adds	r3, r7, r1
 8003a90:	2200      	movs	r2, #0
 8003a92:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003a94:	187b      	adds	r3, r7, r1
 8003a96:	2200      	movs	r2, #0
 8003a98:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003a9a:	187b      	adds	r3, r7, r1
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003aa0:	187b      	adds	r3, r7, r1
 8003aa2:	2101      	movs	r1, #1
 8003aa4:	0018      	movs	r0, r3
 8003aa6:	f004 fe09 	bl	80086bc <HAL_RCC_ClockConfig>
 8003aaa:	1e03      	subs	r3, r0, #0
 8003aac:	d001      	beq.n	8003ab2 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8003aae:	f000 fccd 	bl	800444c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USB;
 8003ab2:	1d3b      	adds	r3, r7, #4
 8003ab4:	2260      	movs	r2, #96	; 0x60
 8003ab6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003ab8:	1d3b      	adds	r3, r7, #4
 8003aba:	2280      	movs	r2, #128	; 0x80
 8003abc:	0252      	lsls	r2, r2, #9
 8003abe:	605a      	str	r2, [r3, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8003ac0:	1d3b      	adds	r3, r7, #4
 8003ac2:	2280      	movs	r2, #128	; 0x80
 8003ac4:	04d2      	lsls	r2, r2, #19
 8003ac6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003ac8:	1d3b      	adds	r3, r7, #4
 8003aca:	0018      	movs	r0, r3
 8003acc:	f004 ffa4 	bl	8008a18 <HAL_RCCEx_PeriphCLKConfig>
 8003ad0:	1e03      	subs	r3, r0, #0
 8003ad2:	d001      	beq.n	8003ad8 <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8003ad4:	f000 fcba 	bl	800444c <Error_Handler>
  }
}
 8003ad8:	46c0      	nop			; (mov r8, r8)
 8003ada:	46bd      	mov	sp, r7
 8003adc:	b01f      	add	sp, #124	; 0x7c
 8003ade:	bd90      	pop	{r4, r7, pc}
 8003ae0:	40007000 	.word	0x40007000
 8003ae4:	ffffe7ff 	.word	0xffffe7ff
 8003ae8:	40021000 	.word	0x40021000

08003aec <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003af2:	003b      	movs	r3, r7
 8003af4:	0018      	movs	r0, r3
 8003af6:	2308      	movs	r3, #8
 8003af8:	001a      	movs	r2, r3
 8003afa:	2100      	movs	r1, #0
 8003afc:	f007 fbd7 	bl	800b2ae <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 8003b00:	4b2a      	ldr	r3, [pc, #168]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b02:	4a2b      	ldr	r2, [pc, #172]	; (8003bb0 <MX_ADC_Init+0xc4>)
 8003b04:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8003b06:	4b29      	ldr	r3, [pc, #164]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003b0c:	4b27      	ldr	r3, [pc, #156]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b0e:	2280      	movs	r2, #128	; 0x80
 8003b10:	05d2      	lsls	r2, r2, #23
 8003b12:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003b14:	4b25      	ldr	r3, [pc, #148]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_79CYCLES_5;
 8003b1a:	4b24      	ldr	r3, [pc, #144]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b1c:	2206      	movs	r2, #6
 8003b1e:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8003b20:	4b22      	ldr	r3, [pc, #136]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b22:	2201      	movs	r2, #1
 8003b24:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003b26:	4b21      	ldr	r3, [pc, #132]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8003b2c:	4b1f      	ldr	r3, [pc, #124]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b2e:	2220      	movs	r2, #32
 8003b30:	2100      	movs	r1, #0
 8003b32:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003b34:	4b1d      	ldr	r3, [pc, #116]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b36:	2221      	movs	r2, #33	; 0x21
 8003b38:	2100      	movs	r1, #0
 8003b3a:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003b3c:	4b1b      	ldr	r3, [pc, #108]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b3e:	2200      	movs	r2, #0
 8003b40:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003b42:	4b1a      	ldr	r3, [pc, #104]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b44:	22c2      	movs	r2, #194	; 0xc2
 8003b46:	32ff      	adds	r2, #255	; 0xff
 8003b48:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003b4a:	4b18      	ldr	r3, [pc, #96]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b4c:	222c      	movs	r2, #44	; 0x2c
 8003b4e:	2100      	movs	r1, #0
 8003b50:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003b52:	4b16      	ldr	r3, [pc, #88]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b54:	2204      	movs	r2, #4
 8003b56:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003b58:	4b14      	ldr	r3, [pc, #80]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8003b5e:	4b13      	ldr	r3, [pc, #76]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8003b64:	4b11      	ldr	r3, [pc, #68]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b66:	2200      	movs	r2, #0
 8003b68:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003b6a:	4b10      	ldr	r3, [pc, #64]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003b70:	4b0e      	ldr	r3, [pc, #56]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b72:	0018      	movs	r0, r3
 8003b74:	f003 f802 	bl	8006b7c <HAL_ADC_Init>
 8003b78:	1e03      	subs	r3, r0, #0
 8003b7a:	d001      	beq.n	8003b80 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8003b7c:	f000 fc66 	bl	800444c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003b80:	003b      	movs	r3, r7
 8003b82:	2201      	movs	r2, #1
 8003b84:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003b86:	003b      	movs	r3, r7
 8003b88:	2280      	movs	r2, #128	; 0x80
 8003b8a:	0152      	lsls	r2, r2, #5
 8003b8c:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003b8e:	003a      	movs	r2, r7
 8003b90:	4b06      	ldr	r3, [pc, #24]	; (8003bac <MX_ADC_Init+0xc0>)
 8003b92:	0011      	movs	r1, r2
 8003b94:	0018      	movs	r0, r3
 8003b96:	f003 fb6f 	bl	8007278 <HAL_ADC_ConfigChannel>
 8003b9a:	1e03      	subs	r3, r0, #0
 8003b9c:	d001      	beq.n	8003ba2 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8003b9e:	f000 fc55 	bl	800444c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8003ba2:	46c0      	nop			; (mov r8, r8)
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	b002      	add	sp, #8
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	46c0      	nop			; (mov r8, r8)
 8003bac:	2000053c 	.word	0x2000053c
 8003bb0:	40012400 	.word	0x40012400

08003bb4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b090      	sub	sp, #64	; 0x40
 8003bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003bba:	232c      	movs	r3, #44	; 0x2c
 8003bbc:	18fb      	adds	r3, r7, r3
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	2314      	movs	r3, #20
 8003bc2:	001a      	movs	r2, r3
 8003bc4:	2100      	movs	r1, #0
 8003bc6:	f007 fb72 	bl	800b2ae <memset>
  RTC_DateTypeDef sDate = {0};
 8003bca:	2328      	movs	r3, #40	; 0x28
 8003bcc:	18fb      	adds	r3, r7, r3
 8003bce:	2200      	movs	r2, #0
 8003bd0:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8003bd2:	003b      	movs	r3, r7
 8003bd4:	0018      	movs	r0, r3
 8003bd6:	2328      	movs	r3, #40	; 0x28
 8003bd8:	001a      	movs	r2, r3
 8003bda:	2100      	movs	r1, #0
 8003bdc:	f007 fb67 	bl	800b2ae <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8003be0:	4b4f      	ldr	r3, [pc, #316]	; (8003d20 <MX_RTC_Init+0x16c>)
 8003be2:	4a50      	ldr	r2, [pc, #320]	; (8003d24 <MX_RTC_Init+0x170>)
 8003be4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003be6:	4b4e      	ldr	r3, [pc, #312]	; (8003d20 <MX_RTC_Init+0x16c>)
 8003be8:	2200      	movs	r2, #0
 8003bea:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003bec:	4b4c      	ldr	r3, [pc, #304]	; (8003d20 <MX_RTC_Init+0x16c>)
 8003bee:	227f      	movs	r2, #127	; 0x7f
 8003bf0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003bf2:	4b4b      	ldr	r3, [pc, #300]	; (8003d20 <MX_RTC_Init+0x16c>)
 8003bf4:	22ff      	movs	r2, #255	; 0xff
 8003bf6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003bf8:	4b49      	ldr	r3, [pc, #292]	; (8003d20 <MX_RTC_Init+0x16c>)
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003bfe:	4b48      	ldr	r3, [pc, #288]	; (8003d20 <MX_RTC_Init+0x16c>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003c04:	4b46      	ldr	r3, [pc, #280]	; (8003d20 <MX_RTC_Init+0x16c>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003c0a:	4b45      	ldr	r3, [pc, #276]	; (8003d20 <MX_RTC_Init+0x16c>)
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003c10:	4b43      	ldr	r3, [pc, #268]	; (8003d20 <MX_RTC_Init+0x16c>)
 8003c12:	0018      	movs	r0, r3
 8003c14:	f005 f874 	bl	8008d00 <HAL_RTC_Init>
 8003c18:	1e03      	subs	r3, r0, #0
 8003c1a:	d001      	beq.n	8003c20 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8003c1c:	f000 fc16 	bl	800444c <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 8003c20:	212c      	movs	r1, #44	; 0x2c
 8003c22:	187b      	adds	r3, r7, r1
 8003c24:	2200      	movs	r2, #0
 8003c26:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8003c28:	187b      	adds	r3, r7, r1
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8003c2e:	187b      	adds	r3, r7, r1
 8003c30:	2200      	movs	r2, #0
 8003c32:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003c34:	187b      	adds	r3, r7, r1
 8003c36:	2200      	movs	r2, #0
 8003c38:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003c3a:	187b      	adds	r3, r7, r1
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8003c40:	1879      	adds	r1, r7, r1
 8003c42:	4b37      	ldr	r3, [pc, #220]	; (8003d20 <MX_RTC_Init+0x16c>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	0018      	movs	r0, r3
 8003c48:	f005 f8f8 	bl	8008e3c <HAL_RTC_SetTime>
 8003c4c:	1e03      	subs	r3, r0, #0
 8003c4e:	d001      	beq.n	8003c54 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8003c50:	f000 fbfc 	bl	800444c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 8003c54:	2128      	movs	r1, #40	; 0x28
 8003c56:	187b      	adds	r3, r7, r1
 8003c58:	2207      	movs	r2, #7
 8003c5a:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_DECEMBER;
 8003c5c:	187b      	adds	r3, r7, r1
 8003c5e:	2212      	movs	r2, #18
 8003c60:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8003c62:	187b      	adds	r3, r7, r1
 8003c64:	2201      	movs	r2, #1
 8003c66:	709a      	strb	r2, [r3, #2]
  sDate.Year = 19;
 8003c68:	187b      	adds	r3, r7, r1
 8003c6a:	2213      	movs	r2, #19
 8003c6c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8003c6e:	1879      	adds	r1, r7, r1
 8003c70:	4b2b      	ldr	r3, [pc, #172]	; (8003d20 <MX_RTC_Init+0x16c>)
 8003c72:	2200      	movs	r2, #0
 8003c74:	0018      	movs	r0, r3
 8003c76:	f005 fa01 	bl	800907c <HAL_RTC_SetDate>
 8003c7a:	1e03      	subs	r3, r0, #0
 8003c7c:	d001      	beq.n	8003c82 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8003c7e:	f000 fbe5 	bl	800444c <Error_Handler>
  }
  /** Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0;
 8003c82:	003b      	movs	r3, r7
 8003c84:	2200      	movs	r2, #0
 8003c86:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8003c88:	003b      	movs	r3, r7
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8003c8e:	003b      	movs	r3, r7
 8003c90:	2200      	movs	r2, #0
 8003c92:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8003c94:	003b      	movs	r3, r7
 8003c96:	2200      	movs	r2, #0
 8003c98:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003c9a:	003b      	movs	r3, r7
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003ca0:	003b      	movs	r3, r7
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003ca6:	003b      	movs	r3, r7
 8003ca8:	2200      	movs	r2, #0
 8003caa:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8003cac:	003b      	movs	r3, r7
 8003cae:	2200      	movs	r2, #0
 8003cb0:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8003cb2:	003b      	movs	r3, r7
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8003cb8:	003b      	movs	r3, r7
 8003cba:	2220      	movs	r2, #32
 8003cbc:	2101      	movs	r1, #1
 8003cbe:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8003cc0:	003b      	movs	r3, r7
 8003cc2:	2280      	movs	r2, #128	; 0x80
 8003cc4:	0052      	lsls	r2, r2, #1
 8003cc6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8003cc8:	0039      	movs	r1, r7
 8003cca:	4b15      	ldr	r3, [pc, #84]	; (8003d20 <MX_RTC_Init+0x16c>)
 8003ccc:	2200      	movs	r2, #0
 8003cce:	0018      	movs	r0, r3
 8003cd0:	f005 fad0 	bl	8009274 <HAL_RTC_SetAlarm_IT>
 8003cd4:	1e03      	subs	r3, r0, #0
 8003cd6:	d001      	beq.n	8003cdc <MX_RTC_Init+0x128>
  {
    Error_Handler();
 8003cd8:	f000 fbb8 	bl	800444c <Error_Handler>
  }
  /** Enable the Alarm B 
  */
  sAlarm.AlarmDateWeekDay = 1;
 8003cdc:	003b      	movs	r3, r7
 8003cde:	2220      	movs	r2, #32
 8003ce0:	2101      	movs	r1, #1
 8003ce2:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_B;
 8003ce4:	003b      	movs	r3, r7
 8003ce6:	2280      	movs	r2, #128	; 0x80
 8003ce8:	0092      	lsls	r2, r2, #2
 8003cea:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8003cec:	0039      	movs	r1, r7
 8003cee:	4b0c      	ldr	r3, [pc, #48]	; (8003d20 <MX_RTC_Init+0x16c>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	0018      	movs	r0, r3
 8003cf4:	f005 fabe 	bl	8009274 <HAL_RTC_SetAlarm_IT>
 8003cf8:	1e03      	subs	r3, r0, #0
 8003cfa:	d001      	beq.n	8003d00 <MX_RTC_Init+0x14c>
  {
    Error_Handler();
 8003cfc:	f000 fba6 	bl	800444c <Error_Handler>
  }
  /** Enable Calibrartion 
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_1HZ) != HAL_OK)
 8003d00:	2380      	movs	r3, #128	; 0x80
 8003d02:	031a      	lsls	r2, r3, #12
 8003d04:	4b06      	ldr	r3, [pc, #24]	; (8003d20 <MX_RTC_Init+0x16c>)
 8003d06:	0011      	movs	r1, r2
 8003d08:	0018      	movs	r0, r3
 8003d0a:	f005 fde7 	bl	80098dc <HAL_RTCEx_SetCalibrationOutPut>
 8003d0e:	1e03      	subs	r3, r0, #0
 8003d10:	d001      	beq.n	8003d16 <MX_RTC_Init+0x162>
  {
    Error_Handler();
 8003d12:	f000 fb9b 	bl	800444c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003d16:	46c0      	nop			; (mov r8, r8)
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	b010      	add	sp, #64	; 0x40
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	46c0      	nop			; (mov r8, r8)
 8003d20:	20000268 	.word	0x20000268
 8003d24:	40002800 	.word	0x40002800

08003d28 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003d2c:	4b18      	ldr	r3, [pc, #96]	; (8003d90 <MX_SPI2_Init+0x68>)
 8003d2e:	4a19      	ldr	r2, [pc, #100]	; (8003d94 <MX_SPI2_Init+0x6c>)
 8003d30:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003d32:	4b17      	ldr	r3, [pc, #92]	; (8003d90 <MX_SPI2_Init+0x68>)
 8003d34:	2282      	movs	r2, #130	; 0x82
 8003d36:	0052      	lsls	r2, r2, #1
 8003d38:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003d3a:	4b15      	ldr	r3, [pc, #84]	; (8003d90 <MX_SPI2_Init+0x68>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003d40:	4b13      	ldr	r3, [pc, #76]	; (8003d90 <MX_SPI2_Init+0x68>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d46:	4b12      	ldr	r3, [pc, #72]	; (8003d90 <MX_SPI2_Init+0x68>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003d4c:	4b10      	ldr	r3, [pc, #64]	; (8003d90 <MX_SPI2_Init+0x68>)
 8003d4e:	2200      	movs	r2, #0
 8003d50:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8003d52:	4b0f      	ldr	r3, [pc, #60]	; (8003d90 <MX_SPI2_Init+0x68>)
 8003d54:	2280      	movs	r2, #128	; 0x80
 8003d56:	02d2      	lsls	r2, r2, #11
 8003d58:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d5a:	4b0d      	ldr	r3, [pc, #52]	; (8003d90 <MX_SPI2_Init+0x68>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003d60:	4b0b      	ldr	r3, [pc, #44]	; (8003d90 <MX_SPI2_Init+0x68>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003d66:	4b0a      	ldr	r3, [pc, #40]	; (8003d90 <MX_SPI2_Init+0x68>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d6c:	4b08      	ldr	r3, [pc, #32]	; (8003d90 <MX_SPI2_Init+0x68>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003d72:	4b07      	ldr	r3, [pc, #28]	; (8003d90 <MX_SPI2_Init+0x68>)
 8003d74:	2207      	movs	r2, #7
 8003d76:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003d78:	4b05      	ldr	r3, [pc, #20]	; (8003d90 <MX_SPI2_Init+0x68>)
 8003d7a:	0018      	movs	r0, r3
 8003d7c:	f005 fdf6 	bl	800996c <HAL_SPI_Init>
 8003d80:	1e03      	subs	r3, r0, #0
 8003d82:	d001      	beq.n	8003d88 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003d84:	f000 fb62 	bl	800444c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003d88:	46c0      	nop			; (mov r8, r8)
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	46c0      	nop			; (mov r8, r8)
 8003d90:	20000198 	.word	0x20000198
 8003d94:	40003800 	.word	0x40003800

08003d98 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b08a      	sub	sp, #40	; 0x28
 8003d9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d9e:	2318      	movs	r3, #24
 8003da0:	18fb      	adds	r3, r7, r3
 8003da2:	0018      	movs	r0, r3
 8003da4:	2310      	movs	r3, #16
 8003da6:	001a      	movs	r2, r3
 8003da8:	2100      	movs	r1, #0
 8003daa:	f007 fa80 	bl	800b2ae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003dae:	2310      	movs	r3, #16
 8003db0:	18fb      	adds	r3, r7, r3
 8003db2:	0018      	movs	r0, r3
 8003db4:	2308      	movs	r3, #8
 8003db6:	001a      	movs	r2, r3
 8003db8:	2100      	movs	r1, #0
 8003dba:	f007 fa78 	bl	800b2ae <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003dbe:	003b      	movs	r3, r7
 8003dc0:	0018      	movs	r0, r3
 8003dc2:	2310      	movs	r3, #16
 8003dc4:	001a      	movs	r2, r3
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	f007 fa71 	bl	800b2ae <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003dcc:	4b37      	ldr	r3, [pc, #220]	; (8003eac <MX_TIM2_Init+0x114>)
 8003dce:	2280      	movs	r2, #128	; 0x80
 8003dd0:	05d2      	lsls	r2, r2, #23
 8003dd2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003dd4:	4b35      	ldr	r3, [pc, #212]	; (8003eac <MX_TIM2_Init+0x114>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003dda:	4b34      	ldr	r3, [pc, #208]	; (8003eac <MX_TIM2_Init+0x114>)
 8003ddc:	2200      	movs	r2, #0
 8003dde:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0x3FFF;
 8003de0:	4b32      	ldr	r3, [pc, #200]	; (8003eac <MX_TIM2_Init+0x114>)
 8003de2:	4a33      	ldr	r2, [pc, #204]	; (8003eb0 <MX_TIM2_Init+0x118>)
 8003de4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003de6:	4b31      	ldr	r3, [pc, #196]	; (8003eac <MX_TIM2_Init+0x114>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003dec:	4b2f      	ldr	r3, [pc, #188]	; (8003eac <MX_TIM2_Init+0x114>)
 8003dee:	2200      	movs	r2, #0
 8003df0:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003df2:	4b2e      	ldr	r3, [pc, #184]	; (8003eac <MX_TIM2_Init+0x114>)
 8003df4:	0018      	movs	r0, r3
 8003df6:	f006 fa7f 	bl	800a2f8 <HAL_TIM_Base_Init>
 8003dfa:	1e03      	subs	r3, r0, #0
 8003dfc:	d001      	beq.n	8003e02 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8003dfe:	f000 fb25 	bl	800444c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8003e02:	2118      	movs	r1, #24
 8003e04:	187b      	adds	r3, r7, r1
 8003e06:	2280      	movs	r2, #128	; 0x80
 8003e08:	0192      	lsls	r2, r2, #6
 8003e0a:	601a      	str	r2, [r3, #0]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8003e0c:	187b      	adds	r3, r7, r1
 8003e0e:	2200      	movs	r2, #0
 8003e10:	605a      	str	r2, [r3, #4]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8003e12:	187b      	adds	r3, r7, r1
 8003e14:	2200      	movs	r2, #0
 8003e16:	609a      	str	r2, [r3, #8]
  sClockSourceConfig.ClockFilter = 0;
 8003e18:	187b      	adds	r3, r7, r1
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003e1e:	187a      	adds	r2, r7, r1
 8003e20:	4b22      	ldr	r3, [pc, #136]	; (8003eac <MX_TIM2_Init+0x114>)
 8003e22:	0011      	movs	r1, r2
 8003e24:	0018      	movs	r0, r3
 8003e26:	f006 fe45 	bl	800aab4 <HAL_TIM_ConfigClockSource>
 8003e2a:	1e03      	subs	r3, r0, #0
 8003e2c:	d001      	beq.n	8003e32 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003e2e:	f000 fb0d 	bl	800444c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8003e32:	4b1e      	ldr	r3, [pc, #120]	; (8003eac <MX_TIM2_Init+0x114>)
 8003e34:	0018      	movs	r0, r3
 8003e36:	f006 faf1 	bl	800a41c <HAL_TIM_OC_Init>
 8003e3a:	1e03      	subs	r3, r0, #0
 8003e3c:	d001      	beq.n	8003e42 <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8003e3e:	f000 fb05 	bl	800444c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e42:	2110      	movs	r1, #16
 8003e44:	187b      	adds	r3, r7, r1
 8003e46:	2200      	movs	r2, #0
 8003e48:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e4a:	187b      	adds	r3, r7, r1
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003e50:	187a      	adds	r2, r7, r1
 8003e52:	4b16      	ldr	r3, [pc, #88]	; (8003eac <MX_TIM2_Init+0x114>)
 8003e54:	0011      	movs	r1, r2
 8003e56:	0018      	movs	r0, r3
 8003e58:	f007 f921 	bl	800b09e <HAL_TIMEx_MasterConfigSynchronization>
 8003e5c:	1e03      	subs	r3, r0, #0
 8003e5e:	d001      	beq.n	8003e64 <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8003e60:	f000 faf4 	bl	800444c <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim2, TIM2_ETR_LSE) != HAL_OK)
 8003e64:	4b11      	ldr	r3, [pc, #68]	; (8003eac <MX_TIM2_Init+0x114>)
 8003e66:	2105      	movs	r1, #5
 8003e68:	0018      	movs	r0, r3
 8003e6a:	f007 f95b 	bl	800b124 <HAL_TIMEx_RemapConfig>
 8003e6e:	1e03      	subs	r3, r0, #0
 8003e70:	d001      	beq.n	8003e76 <MX_TIM2_Init+0xde>
  {
    Error_Handler();
 8003e72:	f000 faeb 	bl	800444c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003e76:	003b      	movs	r3, r7
 8003e78:	2200      	movs	r2, #0
 8003e7a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8003e7c:	003b      	movs	r3, r7
 8003e7e:	2200      	movs	r2, #0
 8003e80:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003e82:	003b      	movs	r3, r7
 8003e84:	2200      	movs	r2, #0
 8003e86:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003e88:	003b      	movs	r3, r7
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003e8e:	0039      	movs	r1, r7
 8003e90:	4b06      	ldr	r3, [pc, #24]	; (8003eac <MX_TIM2_Init+0x114>)
 8003e92:	2204      	movs	r2, #4
 8003e94:	0018      	movs	r0, r3
 8003e96:	f006 fd07 	bl	800a8a8 <HAL_TIM_OC_ConfigChannel>
 8003e9a:	1e03      	subs	r3, r0, #0
 8003e9c:	d001      	beq.n	8003ea2 <MX_TIM2_Init+0x10a>
  {
    Error_Handler();
 8003e9e:	f000 fad5 	bl	800444c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003ea2:	46c0      	nop			; (mov r8, r8)
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	b00a      	add	sp, #40	; 0x28
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	46c0      	nop			; (mov r8, r8)
 8003eac:	2000028c 	.word	0x2000028c
 8003eb0:	00003fff 	.word	0x00003fff

08003eb4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b08a      	sub	sp, #40	; 0x28
 8003eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003eba:	2318      	movs	r3, #24
 8003ebc:	18fb      	adds	r3, r7, r3
 8003ebe:	0018      	movs	r0, r3
 8003ec0:	2310      	movs	r3, #16
 8003ec2:	001a      	movs	r2, r3
 8003ec4:	2100      	movs	r1, #0
 8003ec6:	f007 f9f2 	bl	800b2ae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003eca:	2310      	movs	r3, #16
 8003ecc:	18fb      	adds	r3, r7, r3
 8003ece:	0018      	movs	r0, r3
 8003ed0:	2308      	movs	r3, #8
 8003ed2:	001a      	movs	r2, r3
 8003ed4:	2100      	movs	r1, #0
 8003ed6:	f007 f9ea 	bl	800b2ae <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003eda:	003b      	movs	r3, r7
 8003edc:	0018      	movs	r0, r3
 8003ede:	2310      	movs	r3, #16
 8003ee0:	001a      	movs	r2, r3
 8003ee2:	2100      	movs	r1, #0
 8003ee4:	f007 f9e3 	bl	800b2ae <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003ee8:	4b34      	ldr	r3, [pc, #208]	; (8003fbc <MX_TIM3_Init+0x108>)
 8003eea:	4a35      	ldr	r2, [pc, #212]	; (8003fc0 <MX_TIM3_Init+0x10c>)
 8003eec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003eee:	4b33      	ldr	r3, [pc, #204]	; (8003fbc <MX_TIM3_Init+0x108>)
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ef4:	4b31      	ldr	r3, [pc, #196]	; (8003fbc <MX_TIM3_Init+0x108>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF;
 8003efa:	4b30      	ldr	r3, [pc, #192]	; (8003fbc <MX_TIM3_Init+0x108>)
 8003efc:	4a31      	ldr	r2, [pc, #196]	; (8003fc4 <MX_TIM3_Init+0x110>)
 8003efe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f00:	4b2e      	ldr	r3, [pc, #184]	; (8003fbc <MX_TIM3_Init+0x108>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f06:	4b2d      	ldr	r3, [pc, #180]	; (8003fbc <MX_TIM3_Init+0x108>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003f0c:	4b2b      	ldr	r3, [pc, #172]	; (8003fbc <MX_TIM3_Init+0x108>)
 8003f0e:	0018      	movs	r0, r3
 8003f10:	f006 f9f2 	bl	800a2f8 <HAL_TIM_Base_Init>
 8003f14:	1e03      	subs	r3, r0, #0
 8003f16:	d001      	beq.n	8003f1c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003f18:	f000 fa98 	bl	800444c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f1c:	2118      	movs	r1, #24
 8003f1e:	187b      	adds	r3, r7, r1
 8003f20:	2280      	movs	r2, #128	; 0x80
 8003f22:	0152      	lsls	r2, r2, #5
 8003f24:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003f26:	187a      	adds	r2, r7, r1
 8003f28:	4b24      	ldr	r3, [pc, #144]	; (8003fbc <MX_TIM3_Init+0x108>)
 8003f2a:	0011      	movs	r1, r2
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	f006 fdc1 	bl	800aab4 <HAL_TIM_ConfigClockSource>
 8003f32:	1e03      	subs	r3, r0, #0
 8003f34:	d001      	beq.n	8003f3a <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8003f36:	f000 fa89 	bl	800444c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003f3a:	4b20      	ldr	r3, [pc, #128]	; (8003fbc <MX_TIM3_Init+0x108>)
 8003f3c:	0018      	movs	r0, r3
 8003f3e:	f006 fb45 	bl	800a5cc <HAL_TIM_PWM_Init>
 8003f42:	1e03      	subs	r3, r0, #0
 8003f44:	d001      	beq.n	8003f4a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8003f46:	f000 fa81 	bl	800444c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f4a:	2110      	movs	r1, #16
 8003f4c:	187b      	adds	r3, r7, r1
 8003f4e:	2200      	movs	r2, #0
 8003f50:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f52:	187b      	adds	r3, r7, r1
 8003f54:	2200      	movs	r2, #0
 8003f56:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003f58:	187a      	adds	r2, r7, r1
 8003f5a:	4b18      	ldr	r3, [pc, #96]	; (8003fbc <MX_TIM3_Init+0x108>)
 8003f5c:	0011      	movs	r1, r2
 8003f5e:	0018      	movs	r0, r3
 8003f60:	f007 f89d 	bl	800b09e <HAL_TIMEx_MasterConfigSynchronization>
 8003f64:	1e03      	subs	r3, r0, #0
 8003f66:	d001      	beq.n	8003f6c <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8003f68:	f000 fa70 	bl	800444c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003f6c:	003b      	movs	r3, r7
 8003f6e:	2260      	movs	r2, #96	; 0x60
 8003f70:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8003f72:	003b      	movs	r3, r7
 8003f74:	2200      	movs	r2, #0
 8003f76:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003f78:	003b      	movs	r3, r7
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003f7e:	003b      	movs	r3, r7
 8003f80:	2200      	movs	r2, #0
 8003f82:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f84:	0039      	movs	r1, r7
 8003f86:	4b0d      	ldr	r3, [pc, #52]	; (8003fbc <MX_TIM3_Init+0x108>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	0018      	movs	r0, r3
 8003f8c:	f006 fcda 	bl	800a944 <HAL_TIM_PWM_ConfigChannel>
 8003f90:	1e03      	subs	r3, r0, #0
 8003f92:	d001      	beq.n	8003f98 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8003f94:	f000 fa5a 	bl	800444c <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim3, TIM3_TI1_GPIO) != HAL_OK)
 8003f98:	4b08      	ldr	r3, [pc, #32]	; (8003fbc <MX_TIM3_Init+0x108>)
 8003f9a:	2104      	movs	r1, #4
 8003f9c:	0018      	movs	r0, r3
 8003f9e:	f007 f8c1 	bl	800b124 <HAL_TIMEx_RemapConfig>
 8003fa2:	1e03      	subs	r3, r0, #0
 8003fa4:	d001      	beq.n	8003faa <MX_TIM3_Init+0xf6>
  {
    Error_Handler();
 8003fa6:	f000 fa51 	bl	800444c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003faa:	4b04      	ldr	r3, [pc, #16]	; (8003fbc <MX_TIM3_Init+0x108>)
 8003fac:	0018      	movs	r0, r3
 8003fae:	f000 fbaf 	bl	8004710 <HAL_TIM_MspPostInit>

}
 8003fb2:	46c0      	nop			; (mov r8, r8)
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	b00a      	add	sp, #40	; 0x28
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	46c0      	nop			; (mov r8, r8)
 8003fbc:	200001f0 	.word	0x200001f0
 8003fc0:	40000400 	.word	0x40000400
 8003fc4:	0000ffff 	.word	0x0000ffff

08003fc8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b082      	sub	sp, #8
 8003fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003fce:	003b      	movs	r3, r7
 8003fd0:	0018      	movs	r0, r3
 8003fd2:	2308      	movs	r3, #8
 8003fd4:	001a      	movs	r2, r3
 8003fd6:	2100      	movs	r1, #0
 8003fd8:	f007 f969 	bl	800b2ae <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003fdc:	4b15      	ldr	r3, [pc, #84]	; (8004034 <MX_TIM6_Init+0x6c>)
 8003fde:	4a16      	ldr	r2, [pc, #88]	; (8004038 <MX_TIM6_Init+0x70>)
 8003fe0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0x40;
 8003fe2:	4b14      	ldr	r3, [pc, #80]	; (8004034 <MX_TIM6_Init+0x6c>)
 8003fe4:	2240      	movs	r2, #64	; 0x40
 8003fe6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fe8:	4b12      	ldr	r3, [pc, #72]	; (8004034 <MX_TIM6_Init+0x6c>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8003fee:	4b11      	ldr	r3, [pc, #68]	; (8004034 <MX_TIM6_Init+0x6c>)
 8003ff0:	4a12      	ldr	r2, [pc, #72]	; (800403c <MX_TIM6_Init+0x74>)
 8003ff2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ff4:	4b0f      	ldr	r3, [pc, #60]	; (8004034 <MX_TIM6_Init+0x6c>)
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003ffa:	4b0e      	ldr	r3, [pc, #56]	; (8004034 <MX_TIM6_Init+0x6c>)
 8003ffc:	0018      	movs	r0, r3
 8003ffe:	f006 f97b 	bl	800a2f8 <HAL_TIM_Base_Init>
 8004002:	1e03      	subs	r3, r0, #0
 8004004:	d001      	beq.n	800400a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8004006:	f000 fa21 	bl	800444c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800400a:	003b      	movs	r3, r7
 800400c:	2200      	movs	r2, #0
 800400e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004010:	003b      	movs	r3, r7
 8004012:	2200      	movs	r2, #0
 8004014:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004016:	003a      	movs	r2, r7
 8004018:	4b06      	ldr	r3, [pc, #24]	; (8004034 <MX_TIM6_Init+0x6c>)
 800401a:	0011      	movs	r1, r2
 800401c:	0018      	movs	r0, r3
 800401e:	f007 f83e 	bl	800b09e <HAL_TIMEx_MasterConfigSynchronization>
 8004022:	1e03      	subs	r3, r0, #0
 8004024:	d001      	beq.n	800402a <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8004026:	f000 fa11 	bl	800444c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800402a:	46c0      	nop			; (mov r8, r8)
 800402c:	46bd      	mov	sp, r7
 800402e:	b002      	add	sp, #8
 8004030:	bd80      	pop	{r7, pc}
 8004032:	46c0      	nop			; (mov r8, r8)
 8004034:	20000150 	.word	0x20000150
 8004038:	40001000 	.word	0x40001000
 800403c:	0000ffff 	.word	0x0000ffff

08004040 <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b08a      	sub	sp, #40	; 0x28
 8004044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004046:	2318      	movs	r3, #24
 8004048:	18fb      	adds	r3, r7, r3
 800404a:	0018      	movs	r0, r3
 800404c:	2310      	movs	r3, #16
 800404e:	001a      	movs	r2, r3
 8004050:	2100      	movs	r1, #0
 8004052:	f007 f92c 	bl	800b2ae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004056:	2310      	movs	r3, #16
 8004058:	18fb      	adds	r3, r7, r3
 800405a:	0018      	movs	r0, r3
 800405c:	2308      	movs	r3, #8
 800405e:	001a      	movs	r2, r3
 8004060:	2100      	movs	r1, #0
 8004062:	f007 f924 	bl	800b2ae <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004066:	003b      	movs	r3, r7
 8004068:	0018      	movs	r0, r3
 800406a:	2310      	movs	r3, #16
 800406c:	001a      	movs	r2, r3
 800406e:	2100      	movs	r1, #0
 8004070:	f007 f91d 	bl	800b2ae <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 8004074:	4b3b      	ldr	r3, [pc, #236]	; (8004164 <MX_TIM21_Init+0x124>)
 8004076:	4a3c      	ldr	r2, [pc, #240]	; (8004168 <MX_TIM21_Init+0x128>)
 8004078:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 0;
 800407a:	4b3a      	ldr	r3, [pc, #232]	; (8004164 <MX_TIM21_Init+0x124>)
 800407c:	2200      	movs	r2, #0
 800407e:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004080:	4b38      	ldr	r3, [pc, #224]	; (8004164 <MX_TIM21_Init+0x124>)
 8004082:	2200      	movs	r2, #0
 8004084:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 0x7FFF;
 8004086:	4b37      	ldr	r3, [pc, #220]	; (8004164 <MX_TIM21_Init+0x124>)
 8004088:	4a38      	ldr	r2, [pc, #224]	; (800416c <MX_TIM21_Init+0x12c>)
 800408a:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800408c:	4b35      	ldr	r3, [pc, #212]	; (8004164 <MX_TIM21_Init+0x124>)
 800408e:	2200      	movs	r2, #0
 8004090:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004092:	4b34      	ldr	r3, [pc, #208]	; (8004164 <MX_TIM21_Init+0x124>)
 8004094:	2200      	movs	r2, #0
 8004096:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8004098:	4b32      	ldr	r3, [pc, #200]	; (8004164 <MX_TIM21_Init+0x124>)
 800409a:	0018      	movs	r0, r3
 800409c:	f006 f92c 	bl	800a2f8 <HAL_TIM_Base_Init>
 80040a0:	1e03      	subs	r3, r0, #0
 80040a2:	d001      	beq.n	80040a8 <MX_TIM21_Init+0x68>
  {
    Error_Handler();
 80040a4:	f000 f9d2 	bl	800444c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 80040a8:	2118      	movs	r1, #24
 80040aa:	187b      	adds	r3, r7, r1
 80040ac:	2280      	movs	r2, #128	; 0x80
 80040ae:	0192      	lsls	r2, r2, #6
 80040b0:	601a      	str	r2, [r3, #0]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 80040b2:	187b      	adds	r3, r7, r1
 80040b4:	2200      	movs	r2, #0
 80040b6:	605a      	str	r2, [r3, #4]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 80040b8:	187b      	adds	r3, r7, r1
 80040ba:	2200      	movs	r2, #0
 80040bc:	609a      	str	r2, [r3, #8]
  sClockSourceConfig.ClockFilter = 0;
 80040be:	187b      	adds	r3, r7, r1
 80040c0:	2200      	movs	r2, #0
 80040c2:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 80040c4:	187a      	adds	r2, r7, r1
 80040c6:	4b27      	ldr	r3, [pc, #156]	; (8004164 <MX_TIM21_Init+0x124>)
 80040c8:	0011      	movs	r1, r2
 80040ca:	0018      	movs	r0, r3
 80040cc:	f006 fcf2 	bl	800aab4 <HAL_TIM_ConfigClockSource>
 80040d0:	1e03      	subs	r3, r0, #0
 80040d2:	d001      	beq.n	80040d8 <MX_TIM21_Init+0x98>
  {
    Error_Handler();
 80040d4:	f000 f9ba 	bl	800444c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim21) != HAL_OK)
 80040d8:	4b22      	ldr	r3, [pc, #136]	; (8004164 <MX_TIM21_Init+0x124>)
 80040da:	0018      	movs	r0, r3
 80040dc:	f006 f99e 	bl	800a41c <HAL_TIM_OC_Init>
 80040e0:	1e03      	subs	r3, r0, #0
 80040e2:	d001      	beq.n	80040e8 <MX_TIM21_Init+0xa8>
  {
    Error_Handler();
 80040e4:	f000 f9b2 	bl	800444c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040e8:	2110      	movs	r1, #16
 80040ea:	187b      	adds	r3, r7, r1
 80040ec:	2200      	movs	r2, #0
 80040ee:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80040f0:	187b      	adds	r3, r7, r1
 80040f2:	2200      	movs	r2, #0
 80040f4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 80040f6:	187a      	adds	r2, r7, r1
 80040f8:	4b1a      	ldr	r3, [pc, #104]	; (8004164 <MX_TIM21_Init+0x124>)
 80040fa:	0011      	movs	r1, r2
 80040fc:	0018      	movs	r0, r3
 80040fe:	f006 ffce 	bl	800b09e <HAL_TIMEx_MasterConfigSynchronization>
 8004102:	1e03      	subs	r3, r0, #0
 8004104:	d001      	beq.n	800410a <MX_TIM21_Init+0xca>
  {
    Error_Handler();
 8004106:	f000 f9a1 	bl	800444c <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim21, TIM21_ETR_LSE) != HAL_OK)
 800410a:	4b16      	ldr	r3, [pc, #88]	; (8004164 <MX_TIM21_Init+0x124>)
 800410c:	2103      	movs	r1, #3
 800410e:	0018      	movs	r0, r3
 8004110:	f007 f808 	bl	800b124 <HAL_TIMEx_RemapConfig>
 8004114:	1e03      	subs	r3, r0, #0
 8004116:	d001      	beq.n	800411c <MX_TIM21_Init+0xdc>
  {
    Error_Handler();
 8004118:	f000 f998 	bl	800444c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800411c:	003b      	movs	r3, r7
 800411e:	2200      	movs	r2, #0
 8004120:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8004122:	003b      	movs	r3, r7
 8004124:	2200      	movs	r2, #0
 8004126:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004128:	003b      	movs	r3, r7
 800412a:	2200      	movs	r2, #0
 800412c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800412e:	003b      	movs	r3, r7
 8004130:	2200      	movs	r2, #0
 8004132:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004134:	0039      	movs	r1, r7
 8004136:	4b0b      	ldr	r3, [pc, #44]	; (8004164 <MX_TIM21_Init+0x124>)
 8004138:	2200      	movs	r2, #0
 800413a:	0018      	movs	r0, r3
 800413c:	f006 fbb4 	bl	800a8a8 <HAL_TIM_OC_ConfigChannel>
 8004140:	1e03      	subs	r3, r0, #0
 8004142:	d001      	beq.n	8004148 <MX_TIM21_Init+0x108>
  {
    Error_Handler();
 8004144:	f000 f982 	bl	800444c <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004148:	0039      	movs	r1, r7
 800414a:	4b06      	ldr	r3, [pc, #24]	; (8004164 <MX_TIM21_Init+0x124>)
 800414c:	2204      	movs	r2, #4
 800414e:	0018      	movs	r0, r3
 8004150:	f006 fbaa 	bl	800a8a8 <HAL_TIM_OC_ConfigChannel>
 8004154:	1e03      	subs	r3, r0, #0
 8004156:	d001      	beq.n	800415c <MX_TIM21_Init+0x11c>
  {
    Error_Handler();
 8004158:	f000 f978 	bl	800444c <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */

}
 800415c:	46c0      	nop			; (mov r8, r8)
 800415e:	46bd      	mov	sp, r7
 8004160:	b00a      	add	sp, #40	; 0x28
 8004162:	bd80      	pop	{r7, pc}
 8004164:	20000598 	.word	0x20000598
 8004168:	40010800 	.word	0x40010800
 800416c:	00007fff 	.word	0x00007fff

08004170 <MX_TIM22_Init>:
  * @brief TIM22 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM22_Init(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b08a      	sub	sp, #40	; 0x28
 8004174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004176:	2318      	movs	r3, #24
 8004178:	18fb      	adds	r3, r7, r3
 800417a:	0018      	movs	r0, r3
 800417c:	2310      	movs	r3, #16
 800417e:	001a      	movs	r2, r3
 8004180:	2100      	movs	r1, #0
 8004182:	f007 f894 	bl	800b2ae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004186:	2310      	movs	r3, #16
 8004188:	18fb      	adds	r3, r7, r3
 800418a:	0018      	movs	r0, r3
 800418c:	2308      	movs	r3, #8
 800418e:	001a      	movs	r2, r3
 8004190:	2100      	movs	r1, #0
 8004192:	f007 f88c 	bl	800b2ae <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004196:	003b      	movs	r3, r7
 8004198:	0018      	movs	r0, r3
 800419a:	2310      	movs	r3, #16
 800419c:	001a      	movs	r2, r3
 800419e:	2100      	movs	r1, #0
 80041a0:	f007 f885 	bl	800b2ae <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 80041a4:	4b37      	ldr	r3, [pc, #220]	; (8004284 <MX_TIM22_Init+0x114>)
 80041a6:	4a38      	ldr	r2, [pc, #224]	; (8004288 <MX_TIM22_Init+0x118>)
 80041a8:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 0x400;
 80041aa:	4b36      	ldr	r3, [pc, #216]	; (8004284 <MX_TIM22_Init+0x114>)
 80041ac:	2280      	movs	r2, #128	; 0x80
 80041ae:	00d2      	lsls	r2, r2, #3
 80041b0:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041b2:	4b34      	ldr	r3, [pc, #208]	; (8004284 <MX_TIM22_Init+0x114>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 31;
 80041b8:	4b32      	ldr	r3, [pc, #200]	; (8004284 <MX_TIM22_Init+0x114>)
 80041ba:	221f      	movs	r2, #31
 80041bc:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041be:	4b31      	ldr	r3, [pc, #196]	; (8004284 <MX_TIM22_Init+0x114>)
 80041c0:	2200      	movs	r2, #0
 80041c2:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041c4:	4b2f      	ldr	r3, [pc, #188]	; (8004284 <MX_TIM22_Init+0x114>)
 80041c6:	2200      	movs	r2, #0
 80041c8:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 80041ca:	4b2e      	ldr	r3, [pc, #184]	; (8004284 <MX_TIM22_Init+0x114>)
 80041cc:	0018      	movs	r0, r3
 80041ce:	f006 f893 	bl	800a2f8 <HAL_TIM_Base_Init>
 80041d2:	1e03      	subs	r3, r0, #0
 80041d4:	d001      	beq.n	80041da <MX_TIM22_Init+0x6a>
  {
    Error_Handler();
 80041d6:	f000 f939 	bl	800444c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 80041da:	2118      	movs	r1, #24
 80041dc:	187b      	adds	r3, r7, r1
 80041de:	2280      	movs	r2, #128	; 0x80
 80041e0:	0192      	lsls	r2, r2, #6
 80041e2:	601a      	str	r2, [r3, #0]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 80041e4:	187b      	adds	r3, r7, r1
 80041e6:	2200      	movs	r2, #0
 80041e8:	605a      	str	r2, [r3, #4]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 80041ea:	187b      	adds	r3, r7, r1
 80041ec:	2200      	movs	r2, #0
 80041ee:	609a      	str	r2, [r3, #8]
  sClockSourceConfig.ClockFilter = 0;
 80041f0:	187b      	adds	r3, r7, r1
 80041f2:	2200      	movs	r2, #0
 80041f4:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 80041f6:	187a      	adds	r2, r7, r1
 80041f8:	4b22      	ldr	r3, [pc, #136]	; (8004284 <MX_TIM22_Init+0x114>)
 80041fa:	0011      	movs	r1, r2
 80041fc:	0018      	movs	r0, r3
 80041fe:	f006 fc59 	bl	800aab4 <HAL_TIM_ConfigClockSource>
 8004202:	1e03      	subs	r3, r0, #0
 8004204:	d001      	beq.n	800420a <MX_TIM22_Init+0x9a>
  {
    Error_Handler();
 8004206:	f000 f921 	bl	800444c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim22) != HAL_OK)
 800420a:	4b1e      	ldr	r3, [pc, #120]	; (8004284 <MX_TIM22_Init+0x114>)
 800420c:	0018      	movs	r0, r3
 800420e:	f006 f905 	bl	800a41c <HAL_TIM_OC_Init>
 8004212:	1e03      	subs	r3, r0, #0
 8004214:	d001      	beq.n	800421a <MX_TIM22_Init+0xaa>
  {
    Error_Handler();
 8004216:	f000 f919 	bl	800444c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800421a:	2110      	movs	r1, #16
 800421c:	187b      	adds	r3, r7, r1
 800421e:	2200      	movs	r2, #0
 8004220:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004222:	187b      	adds	r3, r7, r1
 8004224:	2200      	movs	r2, #0
 8004226:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 8004228:	187a      	adds	r2, r7, r1
 800422a:	4b16      	ldr	r3, [pc, #88]	; (8004284 <MX_TIM22_Init+0x114>)
 800422c:	0011      	movs	r1, r2
 800422e:	0018      	movs	r0, r3
 8004230:	f006 ff35 	bl	800b09e <HAL_TIMEx_MasterConfigSynchronization>
 8004234:	1e03      	subs	r3, r0, #0
 8004236:	d001      	beq.n	800423c <MX_TIM22_Init+0xcc>
  {
    Error_Handler();
 8004238:	f000 f908 	bl	800444c <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim22, TIM22_ETR_LSE) != HAL_OK)
 800423c:	4b11      	ldr	r3, [pc, #68]	; (8004284 <MX_TIM22_Init+0x114>)
 800423e:	2103      	movs	r1, #3
 8004240:	0018      	movs	r0, r3
 8004242:	f006 ff6f 	bl	800b124 <HAL_TIMEx_RemapConfig>
 8004246:	1e03      	subs	r3, r0, #0
 8004248:	d001      	beq.n	800424e <MX_TIM22_Init+0xde>
  {
    Error_Handler();
 800424a:	f000 f8ff 	bl	800444c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800424e:	003b      	movs	r3, r7
 8004250:	2200      	movs	r2, #0
 8004252:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8004254:	003b      	movs	r3, r7
 8004256:	2200      	movs	r2, #0
 8004258:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800425a:	003b      	movs	r3, r7
 800425c:	2200      	movs	r2, #0
 800425e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004260:	003b      	movs	r3, r7
 8004262:	2200      	movs	r2, #0
 8004264:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004266:	0039      	movs	r1, r7
 8004268:	4b06      	ldr	r3, [pc, #24]	; (8004284 <MX_TIM22_Init+0x114>)
 800426a:	2200      	movs	r2, #0
 800426c:	0018      	movs	r0, r3
 800426e:	f006 fb1b 	bl	800a8a8 <HAL_TIM_OC_ConfigChannel>
 8004272:	1e03      	subs	r3, r0, #0
 8004274:	d001      	beq.n	800427a <MX_TIM22_Init+0x10a>
  {
    Error_Handler();
 8004276:	f000 f8e9 	bl	800444c <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */

}
 800427a:	46c0      	nop			; (mov r8, r8)
 800427c:	46bd      	mov	sp, r7
 800427e:	b00a      	add	sp, #40	; 0x28
 8004280:	bd80      	pop	{r7, pc}
 8004282:	46c0      	nop			; (mov r8, r8)
 8004284:	2000022c 	.word	0x2000022c
 8004288:	40011400 	.word	0x40011400

0800428c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8004290:	4b0f      	ldr	r3, [pc, #60]	; (80042d0 <MX_USB_PCD_Init+0x44>)
 8004292:	4a10      	ldr	r2, [pc, #64]	; (80042d4 <MX_USB_PCD_Init+0x48>)
 8004294:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8004296:	4b0e      	ldr	r3, [pc, #56]	; (80042d0 <MX_USB_PCD_Init+0x44>)
 8004298:	2208      	movs	r2, #8
 800429a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800429c:	4b0c      	ldr	r3, [pc, #48]	; (80042d0 <MX_USB_PCD_Init+0x44>)
 800429e:	2202      	movs	r2, #2
 80042a0:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80042a2:	4b0b      	ldr	r3, [pc, #44]	; (80042d0 <MX_USB_PCD_Init+0x44>)
 80042a4:	2202      	movs	r2, #2
 80042a6:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80042a8:	4b09      	ldr	r3, [pc, #36]	; (80042d0 <MX_USB_PCD_Init+0x44>)
 80042aa:	2200      	movs	r2, #0
 80042ac:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80042ae:	4b08      	ldr	r3, [pc, #32]	; (80042d0 <MX_USB_PCD_Init+0x44>)
 80042b0:	2200      	movs	r2, #0
 80042b2:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80042b4:	4b06      	ldr	r3, [pc, #24]	; (80042d0 <MX_USB_PCD_Init+0x44>)
 80042b6:	2200      	movs	r2, #0
 80042b8:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80042ba:	4b05      	ldr	r3, [pc, #20]	; (80042d0 <MX_USB_PCD_Init+0x44>)
 80042bc:	0018      	movs	r0, r3
 80042be:	f003 fcdb 	bl	8007c78 <HAL_PCD_Init>
 80042c2:	1e03      	subs	r3, r0, #0
 80042c4:	d001      	beq.n	80042ca <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 80042c6:	f000 f8c1 	bl	800444c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80042ca:	46c0      	nop			; (mov r8, r8)
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	200002c8 	.word	0x200002c8
 80042d4:	40005c00 	.word	0x40005c00

080042d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80042d8:	b590      	push	{r4, r7, lr}
 80042da:	b089      	sub	sp, #36	; 0x24
 80042dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042de:	240c      	movs	r4, #12
 80042e0:	193b      	adds	r3, r7, r4
 80042e2:	0018      	movs	r0, r3
 80042e4:	2314      	movs	r3, #20
 80042e6:	001a      	movs	r2, r3
 80042e8:	2100      	movs	r1, #0
 80042ea:	f006 ffe0 	bl	800b2ae <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80042ee:	4b52      	ldr	r3, [pc, #328]	; (8004438 <MX_GPIO_Init+0x160>)
 80042f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042f2:	4b51      	ldr	r3, [pc, #324]	; (8004438 <MX_GPIO_Init+0x160>)
 80042f4:	2104      	movs	r1, #4
 80042f6:	430a      	orrs	r2, r1
 80042f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80042fa:	4b4f      	ldr	r3, [pc, #316]	; (8004438 <MX_GPIO_Init+0x160>)
 80042fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042fe:	2204      	movs	r2, #4
 8004300:	4013      	ands	r3, r2
 8004302:	60bb      	str	r3, [r7, #8]
 8004304:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004306:	4b4c      	ldr	r3, [pc, #304]	; (8004438 <MX_GPIO_Init+0x160>)
 8004308:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800430a:	4b4b      	ldr	r3, [pc, #300]	; (8004438 <MX_GPIO_Init+0x160>)
 800430c:	2101      	movs	r1, #1
 800430e:	430a      	orrs	r2, r1
 8004310:	62da      	str	r2, [r3, #44]	; 0x2c
 8004312:	4b49      	ldr	r3, [pc, #292]	; (8004438 <MX_GPIO_Init+0x160>)
 8004314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004316:	2201      	movs	r2, #1
 8004318:	4013      	ands	r3, r2
 800431a:	607b      	str	r3, [r7, #4]
 800431c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800431e:	4b46      	ldr	r3, [pc, #280]	; (8004438 <MX_GPIO_Init+0x160>)
 8004320:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004322:	4b45      	ldr	r3, [pc, #276]	; (8004438 <MX_GPIO_Init+0x160>)
 8004324:	2102      	movs	r1, #2
 8004326:	430a      	orrs	r2, r1
 8004328:	62da      	str	r2, [r3, #44]	; 0x2c
 800432a:	4b43      	ldr	r3, [pc, #268]	; (8004438 <MX_GPIO_Init+0x160>)
 800432c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432e:	2202      	movs	r2, #2
 8004330:	4013      	ands	r3, r2
 8004332:	603b      	str	r3, [r7, #0]
 8004334:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8004336:	23a0      	movs	r3, #160	; 0xa0
 8004338:	05db      	lsls	r3, r3, #23
 800433a:	2200      	movs	r2, #0
 800433c:	21f2      	movs	r1, #242	; 0xf2
 800433e:	0018      	movs	r0, r3
 8004340:	f003 fc4e 	bl	8007be0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8004344:	23a0      	movs	r3, #160	; 0xa0
 8004346:	05db      	lsls	r3, r3, #23
 8004348:	2201      	movs	r2, #1
 800434a:	2104      	movs	r1, #4
 800434c:	0018      	movs	r0, r3
 800434e:	f003 fc47 	bl	8007be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8004352:	2380      	movs	r3, #128	; 0x80
 8004354:	01db      	lsls	r3, r3, #7
 8004356:	4839      	ldr	r0, [pc, #228]	; (800443c <MX_GPIO_Init+0x164>)
 8004358:	2200      	movs	r2, #0
 800435a:	0019      	movs	r1, r3
 800435c:	f003 fc40 	bl	8007be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8004360:	4b37      	ldr	r3, [pc, #220]	; (8004440 <MX_GPIO_Init+0x168>)
 8004362:	2201      	movs	r2, #1
 8004364:	2180      	movs	r1, #128	; 0x80
 8004366:	0018      	movs	r0, r3
 8004368:	f003 fc3a 	bl	8007be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 PA4 PA5 
                           PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5 
 800436c:	193b      	adds	r3, r7, r4
 800436e:	22f6      	movs	r2, #246	; 0xf6
 8004370:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004372:	193b      	adds	r3, r7, r4
 8004374:	2201      	movs	r2, #1
 8004376:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004378:	193b      	adds	r3, r7, r4
 800437a:	2200      	movs	r2, #0
 800437c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800437e:	193b      	adds	r3, r7, r4
 8004380:	2200      	movs	r2, #0
 8004382:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004384:	193a      	adds	r2, r7, r4
 8004386:	23a0      	movs	r3, #160	; 0xa0
 8004388:	05db      	lsls	r3, r3, #23
 800438a:	0011      	movs	r1, r2
 800438c:	0018      	movs	r0, r3
 800438e:	f003 faa9 	bl	80078e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11;
 8004392:	193b      	adds	r3, r7, r4
 8004394:	4a2b      	ldr	r2, [pc, #172]	; (8004444 <MX_GPIO_Init+0x16c>)
 8004396:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004398:	193b      	adds	r3, r7, r4
 800439a:	4a2b      	ldr	r2, [pc, #172]	; (8004448 <MX_GPIO_Init+0x170>)
 800439c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800439e:	193b      	adds	r3, r7, r4
 80043a0:	2200      	movs	r2, #0
 80043a2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043a4:	193b      	adds	r3, r7, r4
 80043a6:	4a25      	ldr	r2, [pc, #148]	; (800443c <MX_GPIO_Init+0x164>)
 80043a8:	0019      	movs	r1, r3
 80043aa:	0010      	movs	r0, r2
 80043ac:	f003 fa9a 	bl	80078e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80043b0:	0021      	movs	r1, r4
 80043b2:	187b      	adds	r3, r7, r1
 80043b4:	2280      	movs	r2, #128	; 0x80
 80043b6:	01d2      	lsls	r2, r2, #7
 80043b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043ba:	187b      	adds	r3, r7, r1
 80043bc:	2201      	movs	r2, #1
 80043be:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043c0:	187b      	adds	r3, r7, r1
 80043c2:	2200      	movs	r2, #0
 80043c4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043c6:	187b      	adds	r3, r7, r1
 80043c8:	2200      	movs	r2, #0
 80043ca:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043cc:	000c      	movs	r4, r1
 80043ce:	187b      	adds	r3, r7, r1
 80043d0:	4a1a      	ldr	r2, [pc, #104]	; (800443c <MX_GPIO_Init+0x164>)
 80043d2:	0019      	movs	r1, r3
 80043d4:	0010      	movs	r0, r2
 80043d6:	f003 fa85 	bl	80078e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80043da:	0021      	movs	r1, r4
 80043dc:	187b      	adds	r3, r7, r1
 80043de:	2280      	movs	r2, #128	; 0x80
 80043e0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043e2:	187b      	adds	r3, r7, r1
 80043e4:	2201      	movs	r2, #1
 80043e6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043e8:	187b      	adds	r3, r7, r1
 80043ea:	2200      	movs	r2, #0
 80043ec:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043ee:	187b      	adds	r3, r7, r1
 80043f0:	2200      	movs	r2, #0
 80043f2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043f4:	187b      	adds	r3, r7, r1
 80043f6:	4a12      	ldr	r2, [pc, #72]	; (8004440 <MX_GPIO_Init+0x168>)
 80043f8:	0019      	movs	r1, r3
 80043fa:	0010      	movs	r0, r2
 80043fc:	f003 fa72 	bl	80078e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8004400:	2200      	movs	r2, #0
 8004402:	2100      	movs	r1, #0
 8004404:	2005      	movs	r0, #5
 8004406:	f003 f9d3 	bl	80077b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800440a:	2005      	movs	r0, #5
 800440c:	f003 f9e5 	bl	80077da <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8004410:	2200      	movs	r2, #0
 8004412:	2100      	movs	r1, #0
 8004414:	2006      	movs	r0, #6
 8004416:	f003 f9cb 	bl	80077b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 800441a:	2006      	movs	r0, #6
 800441c:	f003 f9dd 	bl	80077da <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8004420:	2200      	movs	r2, #0
 8004422:	2100      	movs	r1, #0
 8004424:	2007      	movs	r0, #7
 8004426:	f003 f9c3 	bl	80077b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800442a:	2007      	movs	r0, #7
 800442c:	f003 f9d5 	bl	80077da <HAL_NVIC_EnableIRQ>

}
 8004430:	46c0      	nop			; (mov r8, r8)
 8004432:	46bd      	mov	sp, r7
 8004434:	b009      	add	sp, #36	; 0x24
 8004436:	bd90      	pop	{r4, r7, pc}
 8004438:	40021000 	.word	0x40021000
 800443c:	50000400 	.word	0x50000400
 8004440:	50000800 	.word	0x50000800
 8004444:	00000c06 	.word	0x00000c06
 8004448:	10110000 	.word	0x10110000

0800444c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004450:	46c0      	nop			; (mov r8, r8)
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
	...

08004458 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800445c:	4b07      	ldr	r3, [pc, #28]	; (800447c <HAL_MspInit+0x24>)
 800445e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004460:	4b06      	ldr	r3, [pc, #24]	; (800447c <HAL_MspInit+0x24>)
 8004462:	2101      	movs	r1, #1
 8004464:	430a      	orrs	r2, r1
 8004466:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8004468:	4b04      	ldr	r3, [pc, #16]	; (800447c <HAL_MspInit+0x24>)
 800446a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800446c:	4b03      	ldr	r3, [pc, #12]	; (800447c <HAL_MspInit+0x24>)
 800446e:	2180      	movs	r1, #128	; 0x80
 8004470:	0549      	lsls	r1, r1, #21
 8004472:	430a      	orrs	r2, r1
 8004474:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004476:	46c0      	nop			; (mov r8, r8)
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}
 800447c:	40021000 	.word	0x40021000

08004480 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b088      	sub	sp, #32
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004488:	230c      	movs	r3, #12
 800448a:	18fb      	adds	r3, r7, r3
 800448c:	0018      	movs	r0, r3
 800448e:	2314      	movs	r3, #20
 8004490:	001a      	movs	r2, r3
 8004492:	2100      	movs	r1, #0
 8004494:	f006 ff0b 	bl	800b2ae <memset>
  if(hadc->Instance==ADC1)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a19      	ldr	r2, [pc, #100]	; (8004504 <HAL_ADC_MspInit+0x84>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d12b      	bne.n	80044fa <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80044a2:	4b19      	ldr	r3, [pc, #100]	; (8004508 <HAL_ADC_MspInit+0x88>)
 80044a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044a6:	4b18      	ldr	r3, [pc, #96]	; (8004508 <HAL_ADC_MspInit+0x88>)
 80044a8:	2180      	movs	r1, #128	; 0x80
 80044aa:	0089      	lsls	r1, r1, #2
 80044ac:	430a      	orrs	r2, r1
 80044ae:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044b0:	4b15      	ldr	r3, [pc, #84]	; (8004508 <HAL_ADC_MspInit+0x88>)
 80044b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044b4:	4b14      	ldr	r3, [pc, #80]	; (8004508 <HAL_ADC_MspInit+0x88>)
 80044b6:	2101      	movs	r1, #1
 80044b8:	430a      	orrs	r2, r1
 80044ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80044bc:	4b12      	ldr	r3, [pc, #72]	; (8004508 <HAL_ADC_MspInit+0x88>)
 80044be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c0:	2201      	movs	r2, #1
 80044c2:	4013      	ands	r3, r2
 80044c4:	60bb      	str	r3, [r7, #8]
 80044c6:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration    
    PA0     ------> ADC_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80044c8:	210c      	movs	r1, #12
 80044ca:	187b      	adds	r3, r7, r1
 80044cc:	2201      	movs	r2, #1
 80044ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80044d0:	187b      	adds	r3, r7, r1
 80044d2:	2203      	movs	r2, #3
 80044d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044d6:	187b      	adds	r3, r7, r1
 80044d8:	2200      	movs	r2, #0
 80044da:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044dc:	187a      	adds	r2, r7, r1
 80044de:	23a0      	movs	r3, #160	; 0xa0
 80044e0:	05db      	lsls	r3, r3, #23
 80044e2:	0011      	movs	r1, r2
 80044e4:	0018      	movs	r0, r3
 80044e6:	f003 f9fd 	bl	80078e4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 80044ea:	2200      	movs	r2, #0
 80044ec:	2100      	movs	r1, #0
 80044ee:	200c      	movs	r0, #12
 80044f0:	f003 f95e 	bl	80077b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 80044f4:	200c      	movs	r0, #12
 80044f6:	f003 f970 	bl	80077da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80044fa:	46c0      	nop			; (mov r8, r8)
 80044fc:	46bd      	mov	sp, r7
 80044fe:	b008      	add	sp, #32
 8004500:	bd80      	pop	{r7, pc}
 8004502:	46c0      	nop			; (mov r8, r8)
 8004504:	40012400 	.word	0x40012400
 8004508:	40021000 	.word	0x40021000

0800450c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b088      	sub	sp, #32
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004514:	230c      	movs	r3, #12
 8004516:	18fb      	adds	r3, r7, r3
 8004518:	0018      	movs	r0, r3
 800451a:	2314      	movs	r3, #20
 800451c:	001a      	movs	r2, r3
 800451e:	2100      	movs	r1, #0
 8004520:	f006 fec5 	bl	800b2ae <memset>
  if(hrtc->Instance==RTC)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a14      	ldr	r2, [pc, #80]	; (800457c <HAL_RTC_MspInit+0x70>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d121      	bne.n	8004572 <HAL_RTC_MspInit+0x66>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800452e:	4b14      	ldr	r3, [pc, #80]	; (8004580 <HAL_RTC_MspInit+0x74>)
 8004530:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004532:	4b13      	ldr	r3, [pc, #76]	; (8004580 <HAL_RTC_MspInit+0x74>)
 8004534:	2180      	movs	r1, #128	; 0x80
 8004536:	02c9      	lsls	r1, r1, #11
 8004538:	430a      	orrs	r2, r1
 800453a:	651a      	str	r2, [r3, #80]	; 0x50
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800453c:	4b10      	ldr	r3, [pc, #64]	; (8004580 <HAL_RTC_MspInit+0x74>)
 800453e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004540:	4b0f      	ldr	r3, [pc, #60]	; (8004580 <HAL_RTC_MspInit+0x74>)
 8004542:	2104      	movs	r1, #4
 8004544:	430a      	orrs	r2, r1
 8004546:	62da      	str	r2, [r3, #44]	; 0x2c
 8004548:	4b0d      	ldr	r3, [pc, #52]	; (8004580 <HAL_RTC_MspInit+0x74>)
 800454a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800454c:	2204      	movs	r2, #4
 800454e:	4013      	ands	r3, r2
 8004550:	60bb      	str	r3, [r7, #8]
 8004552:	68bb      	ldr	r3, [r7, #8]
    /**RTC GPIO Configuration    
    PC13     ------> RTC_OUT_CALIB 
    */
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004554:	230c      	movs	r3, #12
 8004556:	18fb      	adds	r3, r7, r3
 8004558:	4a0a      	ldr	r2, [pc, #40]	; (8004584 <HAL_RTC_MspInit+0x78>)
 800455a:	0019      	movs	r1, r3
 800455c:	0010      	movs	r0, r2
 800455e:	f003 f9c1 	bl	80078e4 <HAL_GPIO_Init>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8004562:	2200      	movs	r2, #0
 8004564:	2100      	movs	r1, #0
 8004566:	2002      	movs	r0, #2
 8004568:	f003 f922 	bl	80077b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 800456c:	2002      	movs	r0, #2
 800456e:	f003 f934 	bl	80077da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004572:	46c0      	nop			; (mov r8, r8)
 8004574:	46bd      	mov	sp, r7
 8004576:	b008      	add	sp, #32
 8004578:	bd80      	pop	{r7, pc}
 800457a:	46c0      	nop			; (mov r8, r8)
 800457c:	40002800 	.word	0x40002800
 8004580:	40021000 	.word	0x40021000
 8004584:	50000800 	.word	0x50000800

08004588 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b088      	sub	sp, #32
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004590:	230c      	movs	r3, #12
 8004592:	18fb      	adds	r3, r7, r3
 8004594:	0018      	movs	r0, r3
 8004596:	2314      	movs	r3, #20
 8004598:	001a      	movs	r2, r3
 800459a:	2100      	movs	r1, #0
 800459c:	f006 fe87 	bl	800b2ae <memset>
  if(hspi->Instance==SPI2)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a1c      	ldr	r2, [pc, #112]	; (8004618 <HAL_SPI_MspInit+0x90>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d131      	bne.n	800460e <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80045aa:	4b1c      	ldr	r3, [pc, #112]	; (800461c <HAL_SPI_MspInit+0x94>)
 80045ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045ae:	4b1b      	ldr	r3, [pc, #108]	; (800461c <HAL_SPI_MspInit+0x94>)
 80045b0:	2180      	movs	r1, #128	; 0x80
 80045b2:	01c9      	lsls	r1, r1, #7
 80045b4:	430a      	orrs	r2, r1
 80045b6:	639a      	str	r2, [r3, #56]	; 0x38
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045b8:	4b18      	ldr	r3, [pc, #96]	; (800461c <HAL_SPI_MspInit+0x94>)
 80045ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045bc:	4b17      	ldr	r3, [pc, #92]	; (800461c <HAL_SPI_MspInit+0x94>)
 80045be:	2102      	movs	r1, #2
 80045c0:	430a      	orrs	r2, r1
 80045c2:	62da      	str	r2, [r3, #44]	; 0x2c
 80045c4:	4b15      	ldr	r3, [pc, #84]	; (800461c <HAL_SPI_MspInit+0x94>)
 80045c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c8:	2202      	movs	r2, #2
 80045ca:	4013      	ands	r3, r2
 80045cc:	60bb      	str	r3, [r7, #8]
 80045ce:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80045d0:	210c      	movs	r1, #12
 80045d2:	187b      	adds	r3, r7, r1
 80045d4:	22b0      	movs	r2, #176	; 0xb0
 80045d6:	0212      	lsls	r2, r2, #8
 80045d8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045da:	187b      	adds	r3, r7, r1
 80045dc:	2202      	movs	r2, #2
 80045de:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e0:	187b      	adds	r3, r7, r1
 80045e2:	2200      	movs	r2, #0
 80045e4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045e6:	187b      	adds	r3, r7, r1
 80045e8:	2203      	movs	r2, #3
 80045ea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80045ec:	187b      	adds	r3, r7, r1
 80045ee:	2200      	movs	r2, #0
 80045f0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045f2:	187b      	adds	r3, r7, r1
 80045f4:	4a0a      	ldr	r2, [pc, #40]	; (8004620 <HAL_SPI_MspInit+0x98>)
 80045f6:	0019      	movs	r1, r3
 80045f8:	0010      	movs	r0, r2
 80045fa:	f003 f973 	bl	80078e4 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80045fe:	2200      	movs	r2, #0
 8004600:	2100      	movs	r1, #0
 8004602:	201a      	movs	r0, #26
 8004604:	f003 f8d4 	bl	80077b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004608:	201a      	movs	r0, #26
 800460a:	f003 f8e6 	bl	80077da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800460e:	46c0      	nop			; (mov r8, r8)
 8004610:	46bd      	mov	sp, r7
 8004612:	b008      	add	sp, #32
 8004614:	bd80      	pop	{r7, pc}
 8004616:	46c0      	nop			; (mov r8, r8)
 8004618:	40003800 	.word	0x40003800
 800461c:	40021000 	.word	0x40021000
 8004620:	50000400 	.word	0x50000400

08004624 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	2380      	movs	r3, #128	; 0x80
 8004632:	05db      	lsls	r3, r3, #23
 8004634:	429a      	cmp	r2, r3
 8004636:	d10e      	bne.n	8004656 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004638:	4b30      	ldr	r3, [pc, #192]	; (80046fc <HAL_TIM_Base_MspInit+0xd8>)
 800463a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800463c:	4b2f      	ldr	r3, [pc, #188]	; (80046fc <HAL_TIM_Base_MspInit+0xd8>)
 800463e:	2101      	movs	r1, #1
 8004640:	430a      	orrs	r2, r1
 8004642:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004644:	2200      	movs	r2, #0
 8004646:	2100      	movs	r1, #0
 8004648:	200f      	movs	r0, #15
 800464a:	f003 f8b1 	bl	80077b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800464e:	200f      	movs	r0, #15
 8004650:	f003 f8c3 	bl	80077da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }

}
 8004654:	e04e      	b.n	80046f4 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM3)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a29      	ldr	r2, [pc, #164]	; (8004700 <HAL_TIM_Base_MspInit+0xdc>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d10e      	bne.n	800467e <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004660:	4b26      	ldr	r3, [pc, #152]	; (80046fc <HAL_TIM_Base_MspInit+0xd8>)
 8004662:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004664:	4b25      	ldr	r3, [pc, #148]	; (80046fc <HAL_TIM_Base_MspInit+0xd8>)
 8004666:	2102      	movs	r1, #2
 8004668:	430a      	orrs	r2, r1
 800466a:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800466c:	2200      	movs	r2, #0
 800466e:	2100      	movs	r1, #0
 8004670:	2010      	movs	r0, #16
 8004672:	f003 f89d 	bl	80077b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004676:	2010      	movs	r0, #16
 8004678:	f003 f8af 	bl	80077da <HAL_NVIC_EnableIRQ>
}
 800467c:	e03a      	b.n	80046f4 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM6)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a20      	ldr	r2, [pc, #128]	; (8004704 <HAL_TIM_Base_MspInit+0xe0>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d10e      	bne.n	80046a6 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004688:	4b1c      	ldr	r3, [pc, #112]	; (80046fc <HAL_TIM_Base_MspInit+0xd8>)
 800468a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800468c:	4b1b      	ldr	r3, [pc, #108]	; (80046fc <HAL_TIM_Base_MspInit+0xd8>)
 800468e:	2110      	movs	r1, #16
 8004690:	430a      	orrs	r2, r1
 8004692:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004694:	2200      	movs	r2, #0
 8004696:	2100      	movs	r1, #0
 8004698:	2011      	movs	r0, #17
 800469a:	f003 f889 	bl	80077b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800469e:	2011      	movs	r0, #17
 80046a0:	f003 f89b 	bl	80077da <HAL_NVIC_EnableIRQ>
}
 80046a4:	e026      	b.n	80046f4 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM21)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a17      	ldr	r2, [pc, #92]	; (8004708 <HAL_TIM_Base_MspInit+0xe4>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d10e      	bne.n	80046ce <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM21_CLK_ENABLE();
 80046b0:	4b12      	ldr	r3, [pc, #72]	; (80046fc <HAL_TIM_Base_MspInit+0xd8>)
 80046b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046b4:	4b11      	ldr	r3, [pc, #68]	; (80046fc <HAL_TIM_Base_MspInit+0xd8>)
 80046b6:	2104      	movs	r1, #4
 80046b8:	430a      	orrs	r2, r1
 80046ba:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 80046bc:	2200      	movs	r2, #0
 80046be:	2100      	movs	r1, #0
 80046c0:	2014      	movs	r0, #20
 80046c2:	f003 f875 	bl	80077b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 80046c6:	2014      	movs	r0, #20
 80046c8:	f003 f887 	bl	80077da <HAL_NVIC_EnableIRQ>
}
 80046cc:	e012      	b.n	80046f4 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM22)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a0e      	ldr	r2, [pc, #56]	; (800470c <HAL_TIM_Base_MspInit+0xe8>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d10d      	bne.n	80046f4 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM22_CLK_ENABLE();
 80046d8:	4b08      	ldr	r3, [pc, #32]	; (80046fc <HAL_TIM_Base_MspInit+0xd8>)
 80046da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046dc:	4b07      	ldr	r3, [pc, #28]	; (80046fc <HAL_TIM_Base_MspInit+0xd8>)
 80046de:	2120      	movs	r1, #32
 80046e0:	430a      	orrs	r2, r1
 80046e2:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM22_IRQn, 0, 0);
 80046e4:	2200      	movs	r2, #0
 80046e6:	2100      	movs	r1, #0
 80046e8:	2016      	movs	r0, #22
 80046ea:	f003 f861 	bl	80077b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM22_IRQn);
 80046ee:	2016      	movs	r0, #22
 80046f0:	f003 f873 	bl	80077da <HAL_NVIC_EnableIRQ>
}
 80046f4:	46c0      	nop			; (mov r8, r8)
 80046f6:	46bd      	mov	sp, r7
 80046f8:	b002      	add	sp, #8
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	40021000 	.word	0x40021000
 8004700:	40000400 	.word	0x40000400
 8004704:	40001000 	.word	0x40001000
 8004708:	40010800 	.word	0x40010800
 800470c:	40011400 	.word	0x40011400

08004710 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b088      	sub	sp, #32
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004718:	230c      	movs	r3, #12
 800471a:	18fb      	adds	r3, r7, r3
 800471c:	0018      	movs	r0, r3
 800471e:	2314      	movs	r3, #20
 8004720:	001a      	movs	r2, r3
 8004722:	2100      	movs	r1, #0
 8004724:	f006 fdc3 	bl	800b2ae <memset>
  if(htim->Instance==TIM3)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a14      	ldr	r2, [pc, #80]	; (8004780 <HAL_TIM_MspPostInit+0x70>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d121      	bne.n	8004776 <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004732:	4b14      	ldr	r3, [pc, #80]	; (8004784 <HAL_TIM_MspPostInit+0x74>)
 8004734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004736:	4b13      	ldr	r3, [pc, #76]	; (8004784 <HAL_TIM_MspPostInit+0x74>)
 8004738:	2104      	movs	r1, #4
 800473a:	430a      	orrs	r2, r1
 800473c:	62da      	str	r2, [r3, #44]	; 0x2c
 800473e:	4b11      	ldr	r3, [pc, #68]	; (8004784 <HAL_TIM_MspPostInit+0x74>)
 8004740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004742:	2204      	movs	r2, #4
 8004744:	4013      	ands	r3, r2
 8004746:	60bb      	str	r3, [r7, #8]
 8004748:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PC6     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800474a:	210c      	movs	r1, #12
 800474c:	187b      	adds	r3, r7, r1
 800474e:	2240      	movs	r2, #64	; 0x40
 8004750:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004752:	187b      	adds	r3, r7, r1
 8004754:	2202      	movs	r2, #2
 8004756:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004758:	187b      	adds	r3, r7, r1
 800475a:	2200      	movs	r2, #0
 800475c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800475e:	187b      	adds	r3, r7, r1
 8004760:	2200      	movs	r2, #0
 8004762:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004764:	187b      	adds	r3, r7, r1
 8004766:	2202      	movs	r2, #2
 8004768:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800476a:	187b      	adds	r3, r7, r1
 800476c:	4a06      	ldr	r2, [pc, #24]	; (8004788 <HAL_TIM_MspPostInit+0x78>)
 800476e:	0019      	movs	r1, r3
 8004770:	0010      	movs	r0, r2
 8004772:	f003 f8b7 	bl	80078e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004776:	46c0      	nop			; (mov r8, r8)
 8004778:	46bd      	mov	sp, r7
 800477a:	b008      	add	sp, #32
 800477c:	bd80      	pop	{r7, pc}
 800477e:	46c0      	nop			; (mov r8, r8)
 8004780:	40000400 	.word	0x40000400
 8004784:	40021000 	.word	0x40021000
 8004788:	50000800 	.word	0x50000800

0800478c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b082      	sub	sp, #8
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a06      	ldr	r2, [pc, #24]	; (80047b4 <HAL_PCD_MspInit+0x28>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d106      	bne.n	80047ac <HAL_PCD_MspInit+0x20>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800479e:	4b06      	ldr	r3, [pc, #24]	; (80047b8 <HAL_PCD_MspInit+0x2c>)
 80047a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047a2:	4b05      	ldr	r3, [pc, #20]	; (80047b8 <HAL_PCD_MspInit+0x2c>)
 80047a4:	2180      	movs	r1, #128	; 0x80
 80047a6:	0409      	lsls	r1, r1, #16
 80047a8:	430a      	orrs	r2, r1
 80047aa:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 80047ac:	46c0      	nop			; (mov r8, r8)
 80047ae:	46bd      	mov	sp, r7
 80047b0:	b002      	add	sp, #8
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	40005c00 	.word	0x40005c00
 80047b8:	40021000 	.word	0x40021000

080047bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80047c0:	46c0      	nop			; (mov r8, r8)
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}

080047c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80047c6:	b580      	push	{r7, lr}
 80047c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80047ca:	e7fe      	b.n	80047ca <HardFault_Handler+0x4>

080047cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80047d0:	46c0      	nop			; (mov r8, r8)
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}

080047d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80047d6:	b580      	push	{r7, lr}
 80047d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047da:	46c0      	nop			; (mov r8, r8)
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}

080047e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047e4:	f002 f996 	bl	8006b14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047e8:	46c0      	nop			; (mov r8, r8)
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
	...

080047f0 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80047f4:	4b03      	ldr	r3, [pc, #12]	; (8004804 <RTC_IRQHandler+0x14>)
 80047f6:	0018      	movs	r0, r3
 80047f8:	f004 ff28 	bl	800964c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 80047fc:	46c0      	nop			; (mov r8, r8)
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
 8004802:	46c0      	nop			; (mov r8, r8)
 8004804:	20000268 	.word	0x20000268

08004808 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800480c:	2002      	movs	r0, #2
 800480e:	f003 fa17 	bl	8007c40 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8004812:	46c0      	nop			; (mov r8, r8)
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}

08004818 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800481c:	2004      	movs	r0, #4
 800481e:	f003 fa0f 	bl	8007c40 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8004822:	46c0      	nop			; (mov r8, r8)
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800482c:	2380      	movs	r3, #128	; 0x80
 800482e:	00db      	lsls	r3, r3, #3
 8004830:	0018      	movs	r0, r3
 8004832:	f003 fa05 	bl	8007c40 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8004836:	2380      	movs	r3, #128	; 0x80
 8004838:	011b      	lsls	r3, r3, #4
 800483a:	0018      	movs	r0, r3
 800483c:	f003 fa00 	bl	8007c40 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8004840:	46c0      	nop			; (mov r8, r8)
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
	...

08004848 <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC, COMP1 and COMP2 interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 800484c:	4b03      	ldr	r3, [pc, #12]	; (800485c <ADC1_COMP_IRQHandler+0x14>)
 800484e:	0018      	movs	r0, r3
 8004850:	f002 fc3e 	bl	80070d0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 8004854:	46c0      	nop			; (mov r8, r8)
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	46c0      	nop			; (mov r8, r8)
 800485c:	2000053c 	.word	0x2000053c

08004860 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004864:	4b03      	ldr	r3, [pc, #12]	; (8004874 <TIM2_IRQHandler+0x14>)
 8004866:	0018      	movs	r0, r3
 8004868:	f005 ff36 	bl	800a6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800486c:	46c0      	nop			; (mov r8, r8)
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	46c0      	nop			; (mov r8, r8)
 8004874:	2000028c 	.word	0x2000028c

08004878 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800487c:	4b03      	ldr	r3, [pc, #12]	; (800488c <TIM3_IRQHandler+0x14>)
 800487e:	0018      	movs	r0, r3
 8004880:	f005 ff2a 	bl	800a6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004884:	46c0      	nop			; (mov r8, r8)
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	46c0      	nop			; (mov r8, r8)
 800488c:	200001f0 	.word	0x200001f0

08004890 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004894:	4b03      	ldr	r3, [pc, #12]	; (80048a4 <TIM6_DAC_IRQHandler+0x14>)
 8004896:	0018      	movs	r0, r3
 8004898:	f005 ff1e 	bl	800a6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800489c:	46c0      	nop			; (mov r8, r8)
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	46c0      	nop			; (mov r8, r8)
 80048a4:	20000150 	.word	0x20000150

080048a8 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 80048ac:	4b03      	ldr	r3, [pc, #12]	; (80048bc <TIM21_IRQHandler+0x14>)
 80048ae:	0018      	movs	r0, r3
 80048b0:	f005 ff12 	bl	800a6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 80048b4:	46c0      	nop			; (mov r8, r8)
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}
 80048ba:	46c0      	nop			; (mov r8, r8)
 80048bc:	20000598 	.word	0x20000598

080048c0 <TIM22_IRQHandler>:

/**
  * @brief This function handles TIM22 global interrupt.
  */
void TIM22_IRQHandler(void)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM22_IRQn 0 */

  /* USER CODE END TIM22_IRQn 0 */
  HAL_TIM_IRQHandler(&htim22);
 80048c4:	4b03      	ldr	r3, [pc, #12]	; (80048d4 <TIM22_IRQHandler+0x14>)
 80048c6:	0018      	movs	r0, r3
 80048c8:	f005 ff06 	bl	800a6d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM22_IRQn 1 */

  /* USER CODE END TIM22_IRQn 1 */
}
 80048cc:	46c0      	nop			; (mov r8, r8)
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	46c0      	nop			; (mov r8, r8)
 80048d4:	2000022c 	.word	0x2000022c

080048d8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80048dc:	4b03      	ldr	r3, [pc, #12]	; (80048ec <SPI2_IRQHandler+0x14>)
 80048de:	0018      	movs	r0, r3
 80048e0:	f005 fa8a 	bl	8009df8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80048e4:	46c0      	nop			; (mov r8, r8)
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	46c0      	nop			; (mov r8, r8)
 80048ec:	20000198 	.word	0x20000198

080048f0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b084      	sub	sp, #16
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80048f8:	4b11      	ldr	r3, [pc, #68]	; (8004940 <_sbrk+0x50>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d102      	bne.n	8004906 <_sbrk+0x16>
		heap_end = &end;
 8004900:	4b0f      	ldr	r3, [pc, #60]	; (8004940 <_sbrk+0x50>)
 8004902:	4a10      	ldr	r2, [pc, #64]	; (8004944 <_sbrk+0x54>)
 8004904:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004906:	4b0e      	ldr	r3, [pc, #56]	; (8004940 <_sbrk+0x50>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800490c:	4b0c      	ldr	r3, [pc, #48]	; (8004940 <_sbrk+0x50>)
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	18d3      	adds	r3, r2, r3
 8004914:	466a      	mov	r2, sp
 8004916:	4293      	cmp	r3, r2
 8004918:	d907      	bls.n	800492a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800491a:	f006 fc95 	bl	800b248 <__errno>
 800491e:	0003      	movs	r3, r0
 8004920:	220c      	movs	r2, #12
 8004922:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8004924:	2301      	movs	r3, #1
 8004926:	425b      	negs	r3, r3
 8004928:	e006      	b.n	8004938 <_sbrk+0x48>
	}

	heap_end += incr;
 800492a:	4b05      	ldr	r3, [pc, #20]	; (8004940 <_sbrk+0x50>)
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	18d2      	adds	r2, r2, r3
 8004932:	4b03      	ldr	r3, [pc, #12]	; (8004940 <_sbrk+0x50>)
 8004934:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8004936:	68fb      	ldr	r3, [r7, #12]
}
 8004938:	0018      	movs	r0, r3
 800493a:	46bd      	mov	sp, r7
 800493c:	b004      	add	sp, #16
 800493e:	bd80      	pop	{r7, pc}
 8004940:	200000f4 	.word	0x200000f4
 8004944:	200005e0 	.word	0x200005e0

08004948 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 800494c:	4b17      	ldr	r3, [pc, #92]	; (80049ac <SystemInit+0x64>)
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	4b16      	ldr	r3, [pc, #88]	; (80049ac <SystemInit+0x64>)
 8004952:	2180      	movs	r1, #128	; 0x80
 8004954:	0049      	lsls	r1, r1, #1
 8004956:	430a      	orrs	r2, r1
 8004958:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 800495a:	4b14      	ldr	r3, [pc, #80]	; (80049ac <SystemInit+0x64>)
 800495c:	68da      	ldr	r2, [r3, #12]
 800495e:	4b13      	ldr	r3, [pc, #76]	; (80049ac <SystemInit+0x64>)
 8004960:	4913      	ldr	r1, [pc, #76]	; (80049b0 <SystemInit+0x68>)
 8004962:	400a      	ands	r2, r1
 8004964:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8004966:	4b11      	ldr	r3, [pc, #68]	; (80049ac <SystemInit+0x64>)
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	4b10      	ldr	r3, [pc, #64]	; (80049ac <SystemInit+0x64>)
 800496c:	4911      	ldr	r1, [pc, #68]	; (80049b4 <SystemInit+0x6c>)
 800496e:	400a      	ands	r2, r1
 8004970:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8004972:	4b0e      	ldr	r3, [pc, #56]	; (80049ac <SystemInit+0x64>)
 8004974:	689a      	ldr	r2, [r3, #8]
 8004976:	4b0d      	ldr	r3, [pc, #52]	; (80049ac <SystemInit+0x64>)
 8004978:	2101      	movs	r1, #1
 800497a:	438a      	bics	r2, r1
 800497c:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800497e:	4b0b      	ldr	r3, [pc, #44]	; (80049ac <SystemInit+0x64>)
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	4b0a      	ldr	r3, [pc, #40]	; (80049ac <SystemInit+0x64>)
 8004984:	490c      	ldr	r1, [pc, #48]	; (80049b8 <SystemInit+0x70>)
 8004986:	400a      	ands	r2, r1
 8004988:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 800498a:	4b08      	ldr	r3, [pc, #32]	; (80049ac <SystemInit+0x64>)
 800498c:	68da      	ldr	r2, [r3, #12]
 800498e:	4b07      	ldr	r3, [pc, #28]	; (80049ac <SystemInit+0x64>)
 8004990:	490a      	ldr	r1, [pc, #40]	; (80049bc <SystemInit+0x74>)
 8004992:	400a      	ands	r2, r1
 8004994:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004996:	4b05      	ldr	r3, [pc, #20]	; (80049ac <SystemInit+0x64>)
 8004998:	2200      	movs	r2, #0
 800499a:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800499c:	4b08      	ldr	r3, [pc, #32]	; (80049c0 <SystemInit+0x78>)
 800499e:	2280      	movs	r2, #128	; 0x80
 80049a0:	0512      	lsls	r2, r2, #20
 80049a2:	609a      	str	r2, [r3, #8]
#endif
}
 80049a4:	46c0      	nop			; (mov r8, r8)
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	46c0      	nop			; (mov r8, r8)
 80049ac:	40021000 	.word	0x40021000
 80049b0:	88ff400c 	.word	0x88ff400c
 80049b4:	fef6fff6 	.word	0xfef6fff6
 80049b8:	fffbffff 	.word	0xfffbffff
 80049bc:	ff02ffff 	.word	0xff02ffff
 80049c0:	e000ed00 	.word	0xe000ed00

080049c4 <HAL_TIM_PeriodElapsedCallback>:
static uint32_t stopwatchStartMarker = 0;
static uint32_t stopwatchPauseMarker = 0;
static uint8_t motorStateCounter = 0;

// called for a bunch of timers when timer has to circle back (arr->0, 0->arr)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b082      	sub	sp, #8
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
	// button's timer
	if (htim->Instance == TIM6) {
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a16      	ldr	r2, [pc, #88]	; (8004a2c <HAL_TIM_PeriodElapsedCallback+0x68>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d11e      	bne.n	8004a14 <HAL_TIM_PeriodElapsedCallback+0x50>
		// stop timer, renable button interrupts, and clear pending
		HAL_TIM_Base_Stop_IT(htim);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	0018      	movs	r0, r3
 80049da:	f005 fcfd 	bl	800a3d8 <HAL_TIM_Base_Stop_IT>
		HAL_NVIC_ClearPendingIRQ(EXTI2_3_IRQn);
 80049de:	2006      	movs	r0, #6
 80049e0:	f002 ff28 	bl	8007834 <HAL_NVIC_ClearPendingIRQ>
		HAL_NVIC_ClearPendingIRQ(EXTI4_15_IRQn);
 80049e4:	2007      	movs	r0, #7
 80049e6:	f002 ff25 	bl	8007834 <HAL_NVIC_ClearPendingIRQ>
		__HAL_GPIO_EXTI_CLEAR_IT(BUTTON1);
 80049ea:	4b11      	ldr	r3, [pc, #68]	; (8004a30 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80049ec:	2202      	movs	r2, #2
 80049ee:	615a      	str	r2, [r3, #20]
		__HAL_GPIO_EXTI_CLEAR_IT(BUTTON2);
 80049f0:	4b0f      	ldr	r3, [pc, #60]	; (8004a30 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80049f2:	2204      	movs	r2, #4
 80049f4:	615a      	str	r2, [r3, #20]
		__HAL_GPIO_EXTI_CLEAR_IT(BUTTON3);
 80049f6:	4b0e      	ldr	r3, [pc, #56]	; (8004a30 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80049f8:	2280      	movs	r2, #128	; 0x80
 80049fa:	00d2      	lsls	r2, r2, #3
 80049fc:	615a      	str	r2, [r3, #20]
		__HAL_GPIO_EXTI_CLEAR_IT(BUTTON4);
 80049fe:	4b0c      	ldr	r3, [pc, #48]	; (8004a30 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8004a00:	2280      	movs	r2, #128	; 0x80
 8004a02:	0112      	lsls	r2, r2, #4
 8004a04:	615a      	str	r2, [r3, #20]

		HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8004a06:	2006      	movs	r0, #6
 8004a08:	f002 fee7 	bl	80077da <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8004a0c:	2007      	movs	r0, #7
 8004a0e:	f002 fee4 	bl	80077da <HAL_NVIC_EnableIRQ>
	// sampler's timer
	else if (htim->Instance == TIM22) {
		// set flag to start ADC sample
		canSampleBattery = 1;
	}
}
 8004a12:	e007      	b.n	8004a24 <HAL_TIM_PeriodElapsedCallback+0x60>
	else if (htim->Instance == TIM22) {
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a06      	ldr	r2, [pc, #24]	; (8004a34 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d102      	bne.n	8004a24 <HAL_TIM_PeriodElapsedCallback+0x60>
		canSampleBattery = 1;
 8004a1e:	4b06      	ldr	r3, [pc, #24]	; (8004a38 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8004a20:	2201      	movs	r2, #1
 8004a22:	701a      	strb	r2, [r3, #0]
}
 8004a24:	46c0      	nop			; (mov r8, r8)
 8004a26:	46bd      	mov	sp, r7
 8004a28:	b002      	add	sp, #8
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	40001000 	.word	0x40001000
 8004a30:	40010400 	.word	0x40010400
 8004a34:	40011400 	.word	0x40011400
 8004a38:	2000013e 	.word	0x2000013e

08004a3c <HAL_TIM_OC_DelayElapsedCallback>:

// called for a bunch of timers when channel value = counter value
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b082      	sub	sp, #8
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM21) {
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a44      	ldr	r2, [pc, #272]	; (8004b5c <HAL_TIM_OC_DelayElapsedCallback+0x120>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d139      	bne.n	8004ac2 <HAL_TIM_OC_DelayElapsedCallback+0x86>
		// timer's channel
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	7e1b      	ldrb	r3, [r3, #24]
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d122      	bne.n	8004a9c <HAL_TIM_OC_DelayElapsedCallback+0x60>
			updateFace.timer = 1;		// set update screen flag
 8004a56:	4b42      	ldr	r3, [pc, #264]	; (8004b60 <HAL_TIM_OC_DelayElapsedCallback+0x124>)
 8004a58:	2201      	movs	r2, #1
 8004a5a:	705a      	strb	r2, [r3, #1]

			// decrement value if non-zero, else set done flag
			if (timerCounter != 1) --timerCounter;
 8004a5c:	4b41      	ldr	r3, [pc, #260]	; (8004b64 <HAL_TIM_OC_DelayElapsedCallback+0x128>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d005      	beq.n	8004a70 <HAL_TIM_OC_DelayElapsedCallback+0x34>
 8004a64:	4b3f      	ldr	r3, [pc, #252]	; (8004b64 <HAL_TIM_OC_DelayElapsedCallback+0x128>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	1e5a      	subs	r2, r3, #1
 8004a6a:	4b3e      	ldr	r3, [pc, #248]	; (8004b64 <HAL_TIM_OC_DelayElapsedCallback+0x128>)
 8004a6c:	601a      	str	r2, [r3, #0]
				stopMotor(htim);
				break;
			default: break;
		}
	}
}
 8004a6e:	e070      	b.n	8004b52 <HAL_TIM_OC_DelayElapsedCallback+0x116>
				--timerCounter;
 8004a70:	4b3c      	ldr	r3, [pc, #240]	; (8004b64 <HAL_TIM_OC_DelayElapsedCallback+0x128>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	1e5a      	subs	r2, r3, #1
 8004a76:	4b3b      	ldr	r3, [pc, #236]	; (8004b64 <HAL_TIM_OC_DelayElapsedCallback+0x128>)
 8004a78:	601a      	str	r2, [r3, #0]
				isTimerDone = 1;
 8004a7a:	4b3b      	ldr	r3, [pc, #236]	; (8004b68 <HAL_TIM_OC_DelayElapsedCallback+0x12c>)
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	701a      	strb	r2, [r3, #0]
				stopTimer(htim);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	0018      	movs	r0, r3
 8004a84:	f000 f8e8 	bl	8004c58 <stopTimer>
				updateFace.timer = 1;
 8004a88:	4b35      	ldr	r3, [pc, #212]	; (8004b60 <HAL_TIM_OC_DelayElapsedCallback+0x124>)
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_TogglePin(LED2_PORT, LED2_PIN);
 8004a8e:	23a0      	movs	r3, #160	; 0xa0
 8004a90:	05db      	lsls	r3, r3, #23
 8004a92:	2140      	movs	r1, #64	; 0x40
 8004a94:	0018      	movs	r0, r3
 8004a96:	f003 f8c0 	bl	8007c1a <HAL_GPIO_TogglePin>
}
 8004a9a:	e05a      	b.n	8004b52 <HAL_TIM_OC_DelayElapsedCallback+0x116>
		else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	7e1b      	ldrb	r3, [r3, #24]
 8004aa0:	2b02      	cmp	r3, #2
 8004aa2:	d156      	bne.n	8004b52 <HAL_TIM_OC_DelayElapsedCallback+0x116>
			updateFace.stopwatch = 1;
 8004aa4:	4b2e      	ldr	r3, [pc, #184]	; (8004b60 <HAL_TIM_OC_DelayElapsedCallback+0x124>)
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	70da      	strb	r2, [r3, #3]
			++stopwatchCounter;
 8004aaa:	4b30      	ldr	r3, [pc, #192]	; (8004b6c <HAL_TIM_OC_DelayElapsedCallback+0x130>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	1c5a      	adds	r2, r3, #1
 8004ab0:	4b2e      	ldr	r3, [pc, #184]	; (8004b6c <HAL_TIM_OC_DelayElapsedCallback+0x130>)
 8004ab2:	601a      	str	r2, [r3, #0]
			HAL_GPIO_TogglePin(LED2_PORT, LED2_PIN);
 8004ab4:	23a0      	movs	r3, #160	; 0xa0
 8004ab6:	05db      	lsls	r3, r3, #23
 8004ab8:	2140      	movs	r1, #64	; 0x40
 8004aba:	0018      	movs	r0, r3
 8004abc:	f003 f8ad 	bl	8007c1a <HAL_GPIO_TogglePin>
}
 8004ac0:	e047      	b.n	8004b52 <HAL_TIM_OC_DelayElapsedCallback+0x116>
	else if (htim->Instance == TIM2) {
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	2380      	movs	r3, #128	; 0x80
 8004ac8:	05db      	lsls	r3, r3, #23
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d13e      	bne.n	8004b4c <HAL_TIM_OC_DelayElapsedCallback+0x110>
		++motorStateCounter;
 8004ace:	4b28      	ldr	r3, [pc, #160]	; (8004b70 <HAL_TIM_OC_DelayElapsedCallback+0x134>)
 8004ad0:	781b      	ldrb	r3, [r3, #0]
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	b2da      	uxtb	r2, r3
 8004ad6:	4b26      	ldr	r3, [pc, #152]	; (8004b70 <HAL_TIM_OC_DelayElapsedCallback+0x134>)
 8004ad8:	701a      	strb	r2, [r3, #0]
		switch(motorStateCounter) {
 8004ada:	4b25      	ldr	r3, [pc, #148]	; (8004b70 <HAL_TIM_OC_DelayElapsedCallback+0x134>)
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	2b06      	cmp	r3, #6
 8004ae0:	d836      	bhi.n	8004b50 <HAL_TIM_OC_DelayElapsedCallback+0x114>
 8004ae2:	009a      	lsls	r2, r3, #2
 8004ae4:	4b23      	ldr	r3, [pc, #140]	; (8004b74 <HAL_TIM_OC_DelayElapsedCallback+0x138>)
 8004ae6:	18d3      	adds	r3, r2, r3
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	469f      	mov	pc, r3
			case 1: HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_SET); break;
 8004aec:	23a0      	movs	r3, #160	; 0xa0
 8004aee:	05db      	lsls	r3, r3, #23
 8004af0:	2201      	movs	r2, #1
 8004af2:	2110      	movs	r1, #16
 8004af4:	0018      	movs	r0, r3
 8004af6:	f003 f873 	bl	8007be0 <HAL_GPIO_WritePin>
 8004afa:	e02a      	b.n	8004b52 <HAL_TIM_OC_DelayElapsedCallback+0x116>
			case 2: HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_RESET); break;
 8004afc:	23a0      	movs	r3, #160	; 0xa0
 8004afe:	05db      	lsls	r3, r3, #23
 8004b00:	2200      	movs	r2, #0
 8004b02:	2110      	movs	r1, #16
 8004b04:	0018      	movs	r0, r3
 8004b06:	f003 f86b 	bl	8007be0 <HAL_GPIO_WritePin>
 8004b0a:	e022      	b.n	8004b52 <HAL_TIM_OC_DelayElapsedCallback+0x116>
			case 3: HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_SET); break;
 8004b0c:	23a0      	movs	r3, #160	; 0xa0
 8004b0e:	05db      	lsls	r3, r3, #23
 8004b10:	2201      	movs	r2, #1
 8004b12:	2110      	movs	r1, #16
 8004b14:	0018      	movs	r0, r3
 8004b16:	f003 f863 	bl	8007be0 <HAL_GPIO_WritePin>
 8004b1a:	e01a      	b.n	8004b52 <HAL_TIM_OC_DelayElapsedCallback+0x116>
			case 4: HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_RESET); break;
 8004b1c:	23a0      	movs	r3, #160	; 0xa0
 8004b1e:	05db      	lsls	r3, r3, #23
 8004b20:	2200      	movs	r2, #0
 8004b22:	2110      	movs	r1, #16
 8004b24:	0018      	movs	r0, r3
 8004b26:	f003 f85b 	bl	8007be0 <HAL_GPIO_WritePin>
 8004b2a:	e012      	b.n	8004b52 <HAL_TIM_OC_DelayElapsedCallback+0x116>
			case 5: HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_SET); break;
 8004b2c:	23a0      	movs	r3, #160	; 0xa0
 8004b2e:	05db      	lsls	r3, r3, #23
 8004b30:	2201      	movs	r2, #1
 8004b32:	2110      	movs	r1, #16
 8004b34:	0018      	movs	r0, r3
 8004b36:	f003 f853 	bl	8007be0 <HAL_GPIO_WritePin>
 8004b3a:	e00a      	b.n	8004b52 <HAL_TIM_OC_DelayElapsedCallback+0x116>
				HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_RESET); break;
 8004b3c:	23a0      	movs	r3, #160	; 0xa0
 8004b3e:	05db      	lsls	r3, r3, #23
 8004b40:	2200      	movs	r2, #0
 8004b42:	2110      	movs	r1, #16
 8004b44:	0018      	movs	r0, r3
 8004b46:	f003 f84b 	bl	8007be0 <HAL_GPIO_WritePin>
 8004b4a:	e002      	b.n	8004b52 <HAL_TIM_OC_DelayElapsedCallback+0x116>
	}
 8004b4c:	46c0      	nop			; (mov r8, r8)
 8004b4e:	e000      	b.n	8004b52 <HAL_TIM_OC_DelayElapsedCallback+0x116>
			default: break;
 8004b50:	46c0      	nop			; (mov r8, r8)
}
 8004b52:	46c0      	nop			; (mov r8, r8)
 8004b54:	46bd      	mov	sp, r7
 8004b56:	b002      	add	sp, #8
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	46c0      	nop			; (mov r8, r8)
 8004b5c:	40010800 	.word	0x40010800
 8004b60:	20000140 	.word	0x20000140
 8004b64:	20000148 	.word	0x20000148
 8004b68:	2000014c 	.word	0x2000014c
 8004b6c:	20000194 	.word	0x20000194
 8004b70:	20000108 	.word	0x20000108
 8004b74:	0800c3c4 	.word	0x0800c3c4

08004b78 <runTimer>:

// ---- important timer functions  ----
void runTimer(TIM_HandleTypeDef *htim) {
 8004b78:	b590      	push	{r4, r7, lr}
 8004b7a:	b089      	sub	sp, #36	; 0x24
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
	TIM_OC_InitTypeDef sConfig = {0};
 8004b80:	2408      	movs	r4, #8
 8004b82:	193b      	adds	r3, r7, r4
 8004b84:	0018      	movs	r0, r3
 8004b86:	2310      	movs	r3, #16
 8004b88:	001a      	movs	r2, r3
 8004b8a:	2100      	movs	r1, #0
 8004b8c:	f006 fb8f 	bl	800b2ae <memset>
	sConfig.OCMode = TIM_OCMODE_TIMING;
 8004b90:	193b      	adds	r3, r7, r4
 8004b92:	2200      	movs	r2, #0
 8004b94:	601a      	str	r2, [r3, #0]
	sConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004b96:	193b      	adds	r3, r7, r4
 8004b98:	2200      	movs	r2, #0
 8004b9a:	609a      	str	r2, [r3, #8]
	sConfig.OCFastMode = TIM_OCFAST_DISABLE;
 8004b9c:	193b      	adds	r3, r7, r4
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	60da      	str	r2, [r3, #12]

	// calculating pulse/OC trigger
	if (isTimerPaused == 0) {		// 1st run, hasn't been paused yet
 8004ba2:	4b1e      	ldr	r3, [pc, #120]	; (8004c1c <runTimer+0xa4>)
 8004ba4:	781b      	ldrb	r3, [r3, #0]
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d106      	bne.n	8004bba <runTimer+0x42>
		sConfig.Pulse = htim->Instance->CNT;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004bb2:	2308      	movs	r3, #8
 8004bb4:	18fb      	adds	r3, r7, r3
 8004bb6:	605a      	str	r2, [r3, #4]
 8004bb8:	e020      	b.n	8004bfc <runTimer+0x84>
	}
	else {		// unpausing
		uint32_t temp = htim->Instance->CNT;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc0:	61fb      	str	r3, [r7, #28]

		// count needed to get from pause marker to start marker - basically how many steps it would've taken to get to next cycle
		// shifted to account for negative behavior
		uint32_t diff = ((int)(timerStartMarker-timerPauseMarker)+0x8000) % 0x8000;
 8004bc2:	4b17      	ldr	r3, [pc, #92]	; (8004c20 <runTimer+0xa8>)
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	4b17      	ldr	r3, [pc, #92]	; (8004c24 <runTimer+0xac>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	2280      	movs	r2, #128	; 0x80
 8004bce:	0212      	lsls	r2, r2, #8
 8004bd0:	4694      	mov	ip, r2
 8004bd2:	4463      	add	r3, ip
 8004bd4:	4a14      	ldr	r2, [pc, #80]	; (8004c28 <runTimer+0xb0>)
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	d503      	bpl.n	8004be2 <runTimer+0x6a>
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	4a13      	ldr	r2, [pc, #76]	; (8004c2c <runTimer+0xb4>)
 8004bde:	4313      	orrs	r3, r2
 8004be0:	3301      	adds	r3, #1
 8004be2:	61bb      	str	r3, [r7, #24]
		sConfig.Pulse = (temp+diff) % 0x8000;
 8004be4:	69fa      	ldr	r2, [r7, #28]
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	18d3      	adds	r3, r2, r3
 8004bea:	045b      	lsls	r3, r3, #17
 8004bec:	0c5a      	lsrs	r2, r3, #17
 8004bee:	2108      	movs	r1, #8
 8004bf0:	187b      	adds	r3, r7, r1
 8004bf2:	605a      	str	r2, [r3, #4]
		timerStartMarker = sConfig.Pulse;		// set new start marker
 8004bf4:	187b      	adds	r3, r7, r1
 8004bf6:	685a      	ldr	r2, [r3, #4]
 8004bf8:	4b09      	ldr	r3, [pc, #36]	; (8004c20 <runTimer+0xa8>)
 8004bfa:	601a      	str	r2, [r3, #0]
	}

	HAL_TIM_OC_ConfigChannel(htim, &sConfig, TIM_CHANNEL_1);
 8004bfc:	2308      	movs	r3, #8
 8004bfe:	18f9      	adds	r1, r7, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	0018      	movs	r0, r3
 8004c06:	f005 fe4f 	bl	800a8a8 <HAL_TIM_OC_ConfigChannel>
	HAL_TIM_OC_Start_IT(htim, TIM_CHANNEL_1);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	0018      	movs	r0, r3
 8004c10:	f005 fc38 	bl	800a484 <HAL_TIM_OC_Start_IT>
}
 8004c14:	46c0      	nop			; (mov r8, r8)
 8004c16:	46bd      	mov	sp, r7
 8004c18:	b009      	add	sp, #36	; 0x24
 8004c1a:	bd90      	pop	{r4, r7, pc}
 8004c1c:	20000192 	.word	0x20000192
 8004c20:	200000f8 	.word	0x200000f8
 8004c24:	200000fc 	.word	0x200000fc
 8004c28:	80007fff 	.word	0x80007fff
 8004c2c:	ffff8000 	.word	0xffff8000

08004c30 <pauseTimer>:

void pauseTimer(TIM_HandleTypeDef *htim) {
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
	// stop timer, but hold marker so you can track milliseconds to next second
	HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_1);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2100      	movs	r1, #0
 8004c3c:	0018      	movs	r0, r3
 8004c3e:	f005 fc73 	bl	800a528 <HAL_TIM_OC_Stop_IT>
	timerPauseMarker = htim->Instance->CNT;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c48:	4b02      	ldr	r3, [pc, #8]	; (8004c54 <pauseTimer+0x24>)
 8004c4a:	601a      	str	r2, [r3, #0]
}
 8004c4c:	46c0      	nop			; (mov r8, r8)
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	b002      	add	sp, #8
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	200000fc 	.word	0x200000fc

08004c58 <stopTimer>:

void stopTimer(TIM_HandleTypeDef *htim) {
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b082      	sub	sp, #8
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
	// clear everything
	HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_1);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2100      	movs	r1, #0
 8004c64:	0018      	movs	r0, r3
 8004c66:	f005 fc5f 	bl	800a528 <HAL_TIM_OC_Stop_IT>
	timerStartMarker = 0;
 8004c6a:	4b05      	ldr	r3, [pc, #20]	; (8004c80 <stopTimer+0x28>)
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	601a      	str	r2, [r3, #0]
	timerPauseMarker = 0;
 8004c70:	4b04      	ldr	r3, [pc, #16]	; (8004c84 <stopTimer+0x2c>)
 8004c72:	2200      	movs	r2, #0
 8004c74:	601a      	str	r2, [r3, #0]
}
 8004c76:	46c0      	nop			; (mov r8, r8)
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	b002      	add	sp, #8
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	46c0      	nop			; (mov r8, r8)
 8004c80:	200000f8 	.word	0x200000f8
 8004c84:	200000fc 	.word	0x200000fc

08004c88 <runStopwatch>:

void runStopwatch(TIM_HandleTypeDef *htim) {
 8004c88:	b590      	push	{r4, r7, lr}
 8004c8a:	b089      	sub	sp, #36	; 0x24
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
	TIM_OC_InitTypeDef sConfig = {0};
 8004c90:	2408      	movs	r4, #8
 8004c92:	193b      	adds	r3, r7, r4
 8004c94:	0018      	movs	r0, r3
 8004c96:	2310      	movs	r3, #16
 8004c98:	001a      	movs	r2, r3
 8004c9a:	2100      	movs	r1, #0
 8004c9c:	f006 fb07 	bl	800b2ae <memset>
	sConfig.OCMode = TIM_OCMODE_TIMING;
 8004ca0:	193b      	adds	r3, r7, r4
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	601a      	str	r2, [r3, #0]
	sConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004ca6:	193b      	adds	r3, r7, r4
 8004ca8:	2200      	movs	r2, #0
 8004caa:	609a      	str	r2, [r3, #8]
	sConfig.OCFastMode = TIM_OCFAST_DISABLE;
 8004cac:	193b      	adds	r3, r7, r4
 8004cae:	2200      	movs	r2, #0
 8004cb0:	60da      	str	r2, [r3, #12]

	// calculating pulse/OC trigger
	if (isStopwatchPaused == 0) {		// 1st run, hasn't been paused yet
 8004cb2:	4b22      	ldr	r3, [pc, #136]	; (8004d3c <runStopwatch+0xb4>)
 8004cb4:	781b      	ldrb	r3, [r3, #0]
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d10d      	bne.n	8004cd8 <runStopwatch+0x50>
		stopwatchCounter = 0;
 8004cbc:	4b20      	ldr	r3, [pc, #128]	; (8004d40 <runStopwatch+0xb8>)
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	601a      	str	r2, [r3, #0]
		sConfig.Pulse = htim->Instance->CNT;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004cc8:	2108      	movs	r1, #8
 8004cca:	187b      	adds	r3, r7, r1
 8004ccc:	605a      	str	r2, [r3, #4]
		stopwatchStartMarker = sConfig.Pulse;		// set new start marker
 8004cce:	187b      	adds	r3, r7, r1
 8004cd0:	685a      	ldr	r2, [r3, #4]
 8004cd2:	4b1c      	ldr	r3, [pc, #112]	; (8004d44 <runStopwatch+0xbc>)
 8004cd4:	601a      	str	r2, [r3, #0]
 8004cd6:	e020      	b.n	8004d1a <runStopwatch+0x92>
	}
	else {		// unpausing
		uint32_t temp = htim->Instance->CNT;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cde:	61fb      	str	r3, [r7, #28]

		// count needed to get from pause marker to start marker - basically how many steps it would've taken to get to next cycle
		// shifted to account for negative behavior
		uint32_t diff = ((int)(stopwatchStartMarker-stopwatchPauseMarker)+0x8000) % 0x8000;
 8004ce0:	4b18      	ldr	r3, [pc, #96]	; (8004d44 <runStopwatch+0xbc>)
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	4b18      	ldr	r3, [pc, #96]	; (8004d48 <runStopwatch+0xc0>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	2280      	movs	r2, #128	; 0x80
 8004cec:	0212      	lsls	r2, r2, #8
 8004cee:	4694      	mov	ip, r2
 8004cf0:	4463      	add	r3, ip
 8004cf2:	4a16      	ldr	r2, [pc, #88]	; (8004d4c <runStopwatch+0xc4>)
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	d503      	bpl.n	8004d00 <runStopwatch+0x78>
 8004cf8:	3b01      	subs	r3, #1
 8004cfa:	4a15      	ldr	r2, [pc, #84]	; (8004d50 <runStopwatch+0xc8>)
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	3301      	adds	r3, #1
 8004d00:	61bb      	str	r3, [r7, #24]
		sConfig.Pulse = (temp+diff) % 0x8000;
 8004d02:	69fa      	ldr	r2, [r7, #28]
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	18d3      	adds	r3, r2, r3
 8004d08:	045b      	lsls	r3, r3, #17
 8004d0a:	0c5a      	lsrs	r2, r3, #17
 8004d0c:	2108      	movs	r1, #8
 8004d0e:	187b      	adds	r3, r7, r1
 8004d10:	605a      	str	r2, [r3, #4]
		stopwatchStartMarker = sConfig.Pulse;		// set new start marker
 8004d12:	187b      	adds	r3, r7, r1
 8004d14:	685a      	ldr	r2, [r3, #4]
 8004d16:	4b0b      	ldr	r3, [pc, #44]	; (8004d44 <runStopwatch+0xbc>)
 8004d18:	601a      	str	r2, [r3, #0]
	}

	HAL_TIM_OC_ConfigChannel(htim, &sConfig, TIM_CHANNEL_2);
 8004d1a:	2308      	movs	r3, #8
 8004d1c:	18f9      	adds	r1, r7, r3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2204      	movs	r2, #4
 8004d22:	0018      	movs	r0, r3
 8004d24:	f005 fdc0 	bl	800a8a8 <HAL_TIM_OC_ConfigChannel>
	HAL_TIM_OC_Start_IT(htim, TIM_CHANNEL_2);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2104      	movs	r1, #4
 8004d2c:	0018      	movs	r0, r3
 8004d2e:	f005 fba9 	bl	800a484 <HAL_TIM_OC_Start_IT>
}
 8004d32:	46c0      	nop			; (mov r8, r8)
 8004d34:	46bd      	mov	sp, r7
 8004d36:	b009      	add	sp, #36	; 0x24
 8004d38:	bd90      	pop	{r4, r7, pc}
 8004d3a:	46c0      	nop			; (mov r8, r8)
 8004d3c:	20000191 	.word	0x20000191
 8004d40:	20000194 	.word	0x20000194
 8004d44:	20000100 	.word	0x20000100
 8004d48:	20000104 	.word	0x20000104
 8004d4c:	80007fff 	.word	0x80007fff
 8004d50:	ffff8000 	.word	0xffff8000

08004d54 <pauseStopwatch>:

void pauseStopwatch(TIM_HandleTypeDef *htim) {
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b082      	sub	sp, #8
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
	// save marker to hold milliseconds
	HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_2);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2104      	movs	r1, #4
 8004d60:	0018      	movs	r0, r3
 8004d62:	f005 fbe1 	bl	800a528 <HAL_TIM_OC_Stop_IT>
	stopwatchPauseMarker = htim->Instance->CNT;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d6c:	4b02      	ldr	r3, [pc, #8]	; (8004d78 <pauseStopwatch+0x24>)
 8004d6e:	601a      	str	r2, [r3, #0]
}
 8004d70:	46c0      	nop			; (mov r8, r8)
 8004d72:	46bd      	mov	sp, r7
 8004d74:	b002      	add	sp, #8
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	20000104 	.word	0x20000104

08004d7c <clearStopwatch>:

void clearStopwatch(TIM_HandleTypeDef *htim) {
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b082      	sub	sp, #8
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
	// clear everything
	HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_2);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2104      	movs	r1, #4
 8004d88:	0018      	movs	r0, r3
 8004d8a:	f005 fbcd 	bl	800a528 <HAL_TIM_OC_Stop_IT>
	stopwatchPauseMarker = htim->Instance->CNT;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d94:	4b06      	ldr	r3, [pc, #24]	; (8004db0 <clearStopwatch+0x34>)
 8004d96:	601a      	str	r2, [r3, #0]
	stopwatchStartMarker = htim->Instance->CNT;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d9e:	4b05      	ldr	r3, [pc, #20]	; (8004db4 <clearStopwatch+0x38>)
 8004da0:	601a      	str	r2, [r3, #0]

	stopwatchCounter = 0;
 8004da2:	4b05      	ldr	r3, [pc, #20]	; (8004db8 <clearStopwatch+0x3c>)
 8004da4:	2200      	movs	r2, #0
 8004da6:	601a      	str	r2, [r3, #0]
}
 8004da8:	46c0      	nop			; (mov r8, r8)
 8004daa:	46bd      	mov	sp, r7
 8004dac:	b002      	add	sp, #8
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	20000104 	.word	0x20000104
 8004db4:	20000100 	.word	0x20000100
 8004db8:	20000194 	.word	0x20000194

08004dbc <runTimerStopwatchBase>:

void runTimerStopwatchBase(TIM_HandleTypeDef *htim) {HAL_TIM_Base_Start(htim);}
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b082      	sub	sp, #8
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	0018      	movs	r0, r3
 8004dc8:	f005 fac2 	bl	800a350 <HAL_TIM_Base_Start>
 8004dcc:	46c0      	nop			; (mov r8, r8)
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	b002      	add	sp, #8
 8004dd2:	bd80      	pop	{r7, pc}

08004dd4 <runADCSampler>:
void stopTimerStopwatchBase(TIM_HandleTypeDef *htim) {HAL_TIM_Base_Stop(htim);}
// ---- end of important timer functions ----

// ---- motor and other things that use timer ----
// uses LSE timer TIM22
void runADCSampler(TIM_HandleTypeDef *htim) {
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b082      	sub	sp, #8
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(htim);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	0018      	movs	r0, r3
 8004de0:	f005 fad8 	bl	800a394 <HAL_TIM_Base_Start_IT>
	canSampleBattery = 1;			// set flag to let ADC run at the start
 8004de4:	4b03      	ldr	r3, [pc, #12]	; (8004df4 <runADCSampler+0x20>)
 8004de6:	2201      	movs	r2, #1
 8004de8:	701a      	strb	r2, [r3, #0]
}
 8004dea:	46c0      	nop			; (mov r8, r8)
 8004dec:	46bd      	mov	sp, r7
 8004dee:	b002      	add	sp, #8
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	46c0      	nop			; (mov r8, r8)
 8004df4:	2000013e 	.word	0x2000013e

08004df8 <runMotor>:

// running motor for vibration. runs for a finite amount of time
// uses LSE timer TIM2 CH2
void runMotor(TIM_HandleTypeDef *htim) {
 8004df8:	b590      	push	{r4, r7, lr}
 8004dfa:	b087      	sub	sp, #28
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
	TIM_OC_InitTypeDef sConfig = {0};
 8004e00:	2408      	movs	r4, #8
 8004e02:	193b      	adds	r3, r7, r4
 8004e04:	0018      	movs	r0, r3
 8004e06:	2310      	movs	r3, #16
 8004e08:	001a      	movs	r2, r3
 8004e0a:	2100      	movs	r1, #0
 8004e0c:	f006 fa4f 	bl	800b2ae <memset>
	sConfig.OCMode = TIM_OCMODE_TIMING;
 8004e10:	0021      	movs	r1, r4
 8004e12:	187b      	adds	r3, r7, r1
 8004e14:	2200      	movs	r2, #0
 8004e16:	601a      	str	r2, [r3, #0]
	sConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004e18:	187b      	adds	r3, r7, r1
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	609a      	str	r2, [r3, #8]
	sConfig.OCFastMode = TIM_OCFAST_DISABLE;
 8004e1e:	187b      	adds	r3, r7, r1
 8004e20:	2200      	movs	r2, #0
 8004e22:	60da      	str	r2, [r3, #12]
	sConfig.Pulse = htim->Instance->CNT;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e2a:	000c      	movs	r4, r1
 8004e2c:	187b      	adds	r3, r7, r1
 8004e2e:	605a      	str	r2, [r3, #4]

	HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_PIN, GPIO_PIN_SET);
 8004e30:	23a0      	movs	r3, #160	; 0xa0
 8004e32:	05db      	lsls	r3, r3, #23
 8004e34:	2201      	movs	r2, #1
 8004e36:	2110      	movs	r1, #16
 8004e38:	0018      	movs	r0, r3
 8004e3a:	f002 fed1 	bl	8007be0 <HAL_GPIO_WritePin>
	HAL_TIM_OC_ConfigChannel(htim, &sConfig, TIM_CHANNEL_2);
 8004e3e:	0021      	movs	r1, r4
 8004e40:	1879      	adds	r1, r7, r1
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2204      	movs	r2, #4
 8004e46:	0018      	movs	r0, r3
 8004e48:	f005 fd2e 	bl	800a8a8 <HAL_TIM_OC_ConfigChannel>
	HAL_TIM_OC_Start_IT(htim, TIM_CHANNEL_2);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2104      	movs	r1, #4
 8004e50:	0018      	movs	r0, r3
 8004e52:	f005 fb17 	bl	800a484 <HAL_TIM_OC_Start_IT>

	motorStateCounter = 0;
 8004e56:	4b03      	ldr	r3, [pc, #12]	; (8004e64 <runMotor+0x6c>)
 8004e58:	2200      	movs	r2, #0
 8004e5a:	701a      	strb	r2, [r3, #0]
}
 8004e5c:	46c0      	nop			; (mov r8, r8)
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	b007      	add	sp, #28
 8004e62:	bd90      	pop	{r4, r7, pc}
 8004e64:	20000108 	.word	0x20000108

08004e68 <runMotorBase>:
	HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_2);
	motorStateCounter = 0;
}

// should use TIM2
void runMotorBase(TIM_HandleTypeDef *htim) {HAL_TIM_Base_Start(htim);}
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	0018      	movs	r0, r3
 8004e74:	f005 fa6c 	bl	800a350 <HAL_TIM_Base_Start>
 8004e78:	46c0      	nop			; (mov r8, r8)
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	b002      	add	sp, #8
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <setDisplayBacklight>:
void stopMotorBase(TIM_HandleTypeDef *htim) {HAL_TIM_Base_Stop(htim);}

// should change display brightness by changing PWM pulse width. input should be from 0-100
// uses 32MHz timer TIM3 CH1
void setDisplayBacklight(uint8_t intensity, TIM_HandleTypeDef *htim) {
 8004e80:	b5b0      	push	{r4, r5, r7, lr}
 8004e82:	b086      	sub	sp, #24
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	0002      	movs	r2, r0
 8004e88:	6039      	str	r1, [r7, #0]
 8004e8a:	1dfb      	adds	r3, r7, #7
 8004e8c:	701a      	strb	r2, [r3, #0]
	if (intensity > 100) return;		// bounds checking
 8004e8e:	1dfb      	adds	r3, r7, #7
 8004e90:	781b      	ldrb	r3, [r3, #0]
 8004e92:	2b64      	cmp	r3, #100	; 0x64
 8004e94:	d83a      	bhi.n	8004f0c <setDisplayBacklight+0x8c>

	TIM_OC_InitTypeDef sConfig = {0};
 8004e96:	2508      	movs	r5, #8
 8004e98:	197b      	adds	r3, r7, r5
 8004e9a:	0018      	movs	r0, r3
 8004e9c:	2310      	movs	r3, #16
 8004e9e:	001a      	movs	r2, r3
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	f006 fa04 	bl	800b2ae <memset>
	sConfig.OCMode = TIM_OCMODE_PWM1;
 8004ea6:	197b      	adds	r3, r7, r5
 8004ea8:	2260      	movs	r2, #96	; 0x60
 8004eaa:	601a      	str	r2, [r3, #0]
	sConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004eac:	197b      	adds	r3, r7, r5
 8004eae:	2200      	movs	r2, #0
 8004eb0:	609a      	str	r2, [r3, #8]
	sConfig.OCFastMode = TIM_OCFAST_DISABLE;
 8004eb2:	197b      	adds	r3, r7, r5
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	60da      	str	r2, [r3, #12]
	sConfig.Pulse = (htim->Instance->ARR-1)*((float)intensity/100);
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	0018      	movs	r0, r3
 8004ec2:	f7fb ffdf 	bl	8000e84 <__aeabi_ui2f>
 8004ec6:	1c04      	adds	r4, r0, #0
 8004ec8:	1dfb      	adds	r3, r7, #7
 8004eca:	781b      	ldrb	r3, [r3, #0]
 8004ecc:	0018      	movs	r0, r3
 8004ece:	f7fb ffd9 	bl	8000e84 <__aeabi_ui2f>
 8004ed2:	1c03      	adds	r3, r0, #0
 8004ed4:	490f      	ldr	r1, [pc, #60]	; (8004f14 <setDisplayBacklight+0x94>)
 8004ed6:	1c18      	adds	r0, r3, #0
 8004ed8:	f7fb fae6 	bl	80004a8 <__aeabi_fdiv>
 8004edc:	1c03      	adds	r3, r0, #0
 8004ede:	1c19      	adds	r1, r3, #0
 8004ee0:	1c20      	adds	r0, r4, #0
 8004ee2:	f7fb fcb9 	bl	8000858 <__aeabi_fmul>
 8004ee6:	1c03      	adds	r3, r0, #0
 8004ee8:	1c18      	adds	r0, r3, #0
 8004eea:	f7fb fac5 	bl	8000478 <__aeabi_f2uiz>
 8004eee:	0002      	movs	r2, r0
 8004ef0:	197b      	adds	r3, r7, r5
 8004ef2:	605a      	str	r2, [r3, #4]

	HAL_TIM_PWM_ConfigChannel(htim, &sConfig, TIM_CHANNEL_1);
 8004ef4:	1979      	adds	r1, r7, r5
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	0018      	movs	r0, r3
 8004efc:	f005 fd22 	bl	800a944 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_1);
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	2100      	movs	r1, #0
 8004f04:	0018      	movs	r0, r3
 8004f06:	f005 fb95 	bl	800a634 <HAL_TIM_PWM_Start_IT>
 8004f0a:	e000      	b.n	8004f0e <setDisplayBacklight+0x8e>
	if (intensity > 100) return;		// bounds checking
 8004f0c:	46c0      	nop			; (mov r8, r8)
}
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	b006      	add	sp, #24
 8004f12:	bdb0      	pop	{r4, r5, r7, pc}
 8004f14:	42c80000 	.word	0x42c80000

08004f18 <HAL_GPIO_EXTI_Callback>:
	"Nov",
	"Dec"
};

// callback for button interrupts.
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b082      	sub	sp, #8
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	0002      	movs	r2, r0
 8004f20:	1dbb      	adds	r3, r7, #6
 8004f22:	801a      	strh	r2, [r3, #0]
	// toggles LED whenever a button is pressed
	HAL_GPIO_TogglePin(LED3_PORT, LED3_PIN);
 8004f24:	23a0      	movs	r3, #160	; 0xa0
 8004f26:	05db      	lsls	r3, r3, #23
 8004f28:	2180      	movs	r1, #128	; 0x80
 8004f2a:	0018      	movs	r0, r3
 8004f2c:	f002 fe75 	bl	8007c1a <HAL_GPIO_TogglePin>

	// disables interrupts for software debouncing
	HAL_NVIC_DisableIRQ(EXTI2_3_IRQn);
 8004f30:	2006      	movs	r0, #6
 8004f32:	f002 fc62 	bl	80077fa <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);
 8004f36:	2007      	movs	r0, #7
 8004f38:	f002 fc5f 	bl	80077fa <HAL_NVIC_DisableIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_3_IRQn);
 8004f3c:	2006      	movs	r0, #6
 8004f3e:	f002 fc79 	bl	8007834 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI4_15_IRQn);
 8004f42:	2007      	movs	r0, #7
 8004f44:	f002 fc76 	bl	8007834 <HAL_NVIC_ClearPendingIRQ>

	// updates flags
	if (GPIO_Pin == BUTTON1) buttons.is1Pressed = 1;
 8004f48:	1dbb      	adds	r3, r7, #6
 8004f4a:	881b      	ldrh	r3, [r3, #0]
 8004f4c:	2b02      	cmp	r3, #2
 8004f4e:	d102      	bne.n	8004f56 <HAL_GPIO_EXTI_Callback+0x3e>
 8004f50:	4b11      	ldr	r3, [pc, #68]	; (8004f98 <HAL_GPIO_EXTI_Callback+0x80>)
 8004f52:	2201      	movs	r2, #1
 8004f54:	701a      	strb	r2, [r3, #0]
	if (GPIO_Pin == BUTTON2) buttons.is2Pressed = 1;
 8004f56:	1dbb      	adds	r3, r7, #6
 8004f58:	881b      	ldrh	r3, [r3, #0]
 8004f5a:	2b04      	cmp	r3, #4
 8004f5c:	d102      	bne.n	8004f64 <HAL_GPIO_EXTI_Callback+0x4c>
 8004f5e:	4b0e      	ldr	r3, [pc, #56]	; (8004f98 <HAL_GPIO_EXTI_Callback+0x80>)
 8004f60:	2201      	movs	r2, #1
 8004f62:	705a      	strb	r2, [r3, #1]
	if (GPIO_Pin == BUTTON3) buttons.is3Pressed = 1;
 8004f64:	1dbb      	adds	r3, r7, #6
 8004f66:	881a      	ldrh	r2, [r3, #0]
 8004f68:	2380      	movs	r3, #128	; 0x80
 8004f6a:	00db      	lsls	r3, r3, #3
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d102      	bne.n	8004f76 <HAL_GPIO_EXTI_Callback+0x5e>
 8004f70:	4b09      	ldr	r3, [pc, #36]	; (8004f98 <HAL_GPIO_EXTI_Callback+0x80>)
 8004f72:	2201      	movs	r2, #1
 8004f74:	709a      	strb	r2, [r3, #2]
	if (GPIO_Pin == BUTTON4) buttons.is4Pressed = 1;
 8004f76:	1dbb      	adds	r3, r7, #6
 8004f78:	881a      	ldrh	r2, [r3, #0]
 8004f7a:	2380      	movs	r3, #128	; 0x80
 8004f7c:	011b      	lsls	r3, r3, #4
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d102      	bne.n	8004f88 <HAL_GPIO_EXTI_Callback+0x70>
 8004f82:	4b05      	ldr	r3, [pc, #20]	; (8004f98 <HAL_GPIO_EXTI_Callback+0x80>)
 8004f84:	2201      	movs	r2, #1
 8004f86:	70da      	strb	r2, [r3, #3]

	// runs timer for software debouncing delay
	HAL_TIM_Base_Start_IT(&htim6);
 8004f88:	4b04      	ldr	r3, [pc, #16]	; (8004f9c <HAL_GPIO_EXTI_Callback+0x84>)
 8004f8a:	0018      	movs	r0, r3
 8004f8c:	f005 fa02 	bl	800a394 <HAL_TIM_Base_Start_IT>
}
 8004f90:	46c0      	nop			; (mov r8, r8)
 8004f92:	46bd      	mov	sp, r7
 8004f94:	b002      	add	sp, #8
 8004f96:	bd80      	pop	{r7, pc}
 8004f98:	2000018c 	.word	0x2000018c
 8004f9c:	20000150 	.word	0x20000150

08004fa0 <updateState>:

//
void updateState(RTC_HandleTypeDef *hrtc, TIM_HandleTypeDef *timerStopwatchTim, TIM_HandleTypeDef *motorBacklightTim, TIM_HandleTypeDef *buttonTim, SPI_HandleTypeDef *hspi) {
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	60f8      	str	r0, [r7, #12]
 8004fa8:	60b9      	str	r1, [r7, #8]
 8004faa:	607a      	str	r2, [r7, #4]
 8004fac:	603b      	str	r3, [r7, #0]
	if (buttons.is1Pressed || buttons.is2Pressed || buttons.is3Pressed || buttons.is4Pressed) {
 8004fae:	4bbf      	ldr	r3, [pc, #764]	; (80052ac <updateState+0x30c>)
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d10f      	bne.n	8004fd8 <updateState+0x38>
 8004fb8:	4bbc      	ldr	r3, [pc, #752]	; (80052ac <updateState+0x30c>)
 8004fba:	785b      	ldrb	r3, [r3, #1]
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d10a      	bne.n	8004fd8 <updateState+0x38>
 8004fc2:	4bba      	ldr	r3, [pc, #744]	; (80052ac <updateState+0x30c>)
 8004fc4:	789b      	ldrb	r3, [r3, #2]
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d105      	bne.n	8004fd8 <updateState+0x38>
 8004fcc:	4bb7      	ldr	r3, [pc, #732]	; (80052ac <updateState+0x30c>)
 8004fce:	78db      	ldrb	r3, [r3, #3]
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d100      	bne.n	8004fd8 <updateState+0x38>
 8004fd6:	e1ab      	b.n	8005330 <updateState+0x390>
		// button 1 changes the face on screen.
		if (buttons.is1Pressed) {
 8004fd8:	4bb4      	ldr	r3, [pc, #720]	; (80052ac <updateState+0x30c>)
 8004fda:	781b      	ldrb	r3, [r3, #0]
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d02d      	beq.n	800503e <updateState+0x9e>
			isFaceBeingChanged = 1;
 8004fe2:	4bb3      	ldr	r3, [pc, #716]	; (80052b0 <updateState+0x310>)
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	701a      	strb	r2, [r3, #0]
			faceOnDisplay = (faceOnDisplay + 1) % NUM_FACES;
 8004fe8:	4bb2      	ldr	r3, [pc, #712]	; (80052b4 <updateState+0x314>)
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	3301      	adds	r3, #1
 8004fee:	4ab2      	ldr	r2, [pc, #712]	; (80052b8 <updateState+0x318>)
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	d504      	bpl.n	8004ffe <updateState+0x5e>
 8004ff4:	3b01      	subs	r3, #1
 8004ff6:	2204      	movs	r2, #4
 8004ff8:	4252      	negs	r2, r2
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	3301      	adds	r3, #1
 8004ffe:	b2da      	uxtb	r2, r3
 8005000:	4bac      	ldr	r3, [pc, #688]	; (80052b4 <updateState+0x314>)
 8005002:	701a      	strb	r2, [r3, #0]
			switch (faceOnDisplay) {
 8005004:	4bab      	ldr	r3, [pc, #684]	; (80052b4 <updateState+0x314>)
 8005006:	781b      	ldrb	r3, [r3, #0]
 8005008:	2b01      	cmp	r3, #1
 800500a:	d00c      	beq.n	8005026 <updateState+0x86>
 800500c:	dc02      	bgt.n	8005014 <updateState+0x74>
 800500e:	2b00      	cmp	r3, #0
 8005010:	d005      	beq.n	800501e <updateState+0x7e>
				case faceClock: updateFace.clock = 1; break;
				case faceTimer: updateFace.timer = 1; break;
				case faceAlarm: updateFace.alarm = 1; break;
				case faceStopwatch: updateFace.stopwatch = 1; break;
				default: break;
 8005012:	e015      	b.n	8005040 <updateState+0xa0>
			switch (faceOnDisplay) {
 8005014:	2b02      	cmp	r3, #2
 8005016:	d00a      	beq.n	800502e <updateState+0x8e>
 8005018:	2b03      	cmp	r3, #3
 800501a:	d00c      	beq.n	8005036 <updateState+0x96>
				default: break;
 800501c:	e010      	b.n	8005040 <updateState+0xa0>
				case faceClock: updateFace.clock = 1; break;
 800501e:	4ba7      	ldr	r3, [pc, #668]	; (80052bc <updateState+0x31c>)
 8005020:	2201      	movs	r2, #1
 8005022:	701a      	strb	r2, [r3, #0]
 8005024:	e00c      	b.n	8005040 <updateState+0xa0>
				case faceTimer: updateFace.timer = 1; break;
 8005026:	4ba5      	ldr	r3, [pc, #660]	; (80052bc <updateState+0x31c>)
 8005028:	2201      	movs	r2, #1
 800502a:	705a      	strb	r2, [r3, #1]
 800502c:	e008      	b.n	8005040 <updateState+0xa0>
				case faceAlarm: updateFace.alarm = 1; break;
 800502e:	4ba3      	ldr	r3, [pc, #652]	; (80052bc <updateState+0x31c>)
 8005030:	2201      	movs	r2, #1
 8005032:	709a      	strb	r2, [r3, #2]
 8005034:	e004      	b.n	8005040 <updateState+0xa0>
				case faceStopwatch: updateFace.stopwatch = 1; break;
 8005036:	4ba1      	ldr	r3, [pc, #644]	; (80052bc <updateState+0x31c>)
 8005038:	2201      	movs	r2, #1
 800503a:	70da      	strb	r2, [r3, #3]
 800503c:	e000      	b.n	8005040 <updateState+0xa0>
			}
		}
 800503e:	46c0      	nop			; (mov r8, r8)

		// button combo: press 2 and 3 alternatively 5 times to reinit display.
		// needed since screen often turns white when its power supply is rustled, and there's no way to show the information
		static uint8_t s = 0;
		switch(s) {
 8005040:	4b9f      	ldr	r3, [pc, #636]	; (80052c0 <updateState+0x320>)
 8005042:	781b      	ldrb	r3, [r3, #0]
 8005044:	2b09      	cmp	r3, #9
 8005046:	d900      	bls.n	800504a <updateState+0xaa>
 8005048:	e11b      	b.n	8005282 <updateState+0x2e2>
 800504a:	009a      	lsls	r2, r3, #2
 800504c:	4b9d      	ldr	r3, [pc, #628]	; (80052c4 <updateState+0x324>)
 800504e:	18d3      	adds	r3, r2, r3
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	469f      	mov	pc, r3
			case 0:	if (buttons.is2Pressed) s++; break;
 8005054:	4b95      	ldr	r3, [pc, #596]	; (80052ac <updateState+0x30c>)
 8005056:	785b      	ldrb	r3, [r3, #1]
 8005058:	b2db      	uxtb	r3, r3
 800505a:	2b00      	cmp	r3, #0
 800505c:	d100      	bne.n	8005060 <updateState+0xc0>
 800505e:	e112      	b.n	8005286 <updateState+0x2e6>
 8005060:	4b97      	ldr	r3, [pc, #604]	; (80052c0 <updateState+0x320>)
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	3301      	adds	r3, #1
 8005066:	b2da      	uxtb	r2, r3
 8005068:	4b95      	ldr	r3, [pc, #596]	; (80052c0 <updateState+0x320>)
 800506a:	701a      	strb	r2, [r3, #0]
 800506c:	e10b      	b.n	8005286 <updateState+0x2e6>
			case 1: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 800506e:	4b8f      	ldr	r3, [pc, #572]	; (80052ac <updateState+0x30c>)
 8005070:	789b      	ldrb	r3, [r3, #2]
 8005072:	b2db      	uxtb	r3, r3
 8005074:	2b00      	cmp	r3, #0
 8005076:	d006      	beq.n	8005086 <updateState+0xe6>
 8005078:	4b91      	ldr	r3, [pc, #580]	; (80052c0 <updateState+0x320>)
 800507a:	781b      	ldrb	r3, [r3, #0]
 800507c:	3301      	adds	r3, #1
 800507e:	b2da      	uxtb	r2, r3
 8005080:	4b8f      	ldr	r3, [pc, #572]	; (80052c0 <updateState+0x320>)
 8005082:	701a      	strb	r2, [r3, #0]
 8005084:	e101      	b.n	800528a <updateState+0x2ea>
 8005086:	4b89      	ldr	r3, [pc, #548]	; (80052ac <updateState+0x30c>)
 8005088:	781b      	ldrb	r3, [r3, #0]
 800508a:	b2db      	uxtb	r3, r3
 800508c:	2b00      	cmp	r3, #0
 800508e:	d10a      	bne.n	80050a6 <updateState+0x106>
 8005090:	4b86      	ldr	r3, [pc, #536]	; (80052ac <updateState+0x30c>)
 8005092:	785b      	ldrb	r3, [r3, #1]
 8005094:	b2db      	uxtb	r3, r3
 8005096:	2b00      	cmp	r3, #0
 8005098:	d105      	bne.n	80050a6 <updateState+0x106>
 800509a:	4b84      	ldr	r3, [pc, #528]	; (80052ac <updateState+0x30c>)
 800509c:	78db      	ldrb	r3, [r3, #3]
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d100      	bne.n	80050a6 <updateState+0x106>
 80050a4:	e0f1      	b.n	800528a <updateState+0x2ea>
 80050a6:	4b86      	ldr	r3, [pc, #536]	; (80052c0 <updateState+0x320>)
 80050a8:	2200      	movs	r2, #0
 80050aa:	701a      	strb	r2, [r3, #0]
 80050ac:	e0ed      	b.n	800528a <updateState+0x2ea>
			case 2: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 80050ae:	4b7f      	ldr	r3, [pc, #508]	; (80052ac <updateState+0x30c>)
 80050b0:	785b      	ldrb	r3, [r3, #1]
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d006      	beq.n	80050c6 <updateState+0x126>
 80050b8:	4b81      	ldr	r3, [pc, #516]	; (80052c0 <updateState+0x320>)
 80050ba:	781b      	ldrb	r3, [r3, #0]
 80050bc:	3301      	adds	r3, #1
 80050be:	b2da      	uxtb	r2, r3
 80050c0:	4b7f      	ldr	r3, [pc, #508]	; (80052c0 <updateState+0x320>)
 80050c2:	701a      	strb	r2, [r3, #0]
 80050c4:	e0e3      	b.n	800528e <updateState+0x2ee>
 80050c6:	4b79      	ldr	r3, [pc, #484]	; (80052ac <updateState+0x30c>)
 80050c8:	781b      	ldrb	r3, [r3, #0]
 80050ca:	b2db      	uxtb	r3, r3
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d10a      	bne.n	80050e6 <updateState+0x146>
 80050d0:	4b76      	ldr	r3, [pc, #472]	; (80052ac <updateState+0x30c>)
 80050d2:	789b      	ldrb	r3, [r3, #2]
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d105      	bne.n	80050e6 <updateState+0x146>
 80050da:	4b74      	ldr	r3, [pc, #464]	; (80052ac <updateState+0x30c>)
 80050dc:	78db      	ldrb	r3, [r3, #3]
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d100      	bne.n	80050e6 <updateState+0x146>
 80050e4:	e0d3      	b.n	800528e <updateState+0x2ee>
 80050e6:	4b76      	ldr	r3, [pc, #472]	; (80052c0 <updateState+0x320>)
 80050e8:	2200      	movs	r2, #0
 80050ea:	701a      	strb	r2, [r3, #0]
 80050ec:	e0cf      	b.n	800528e <updateState+0x2ee>
			case 3: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 80050ee:	4b6f      	ldr	r3, [pc, #444]	; (80052ac <updateState+0x30c>)
 80050f0:	789b      	ldrb	r3, [r3, #2]
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d006      	beq.n	8005106 <updateState+0x166>
 80050f8:	4b71      	ldr	r3, [pc, #452]	; (80052c0 <updateState+0x320>)
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	3301      	adds	r3, #1
 80050fe:	b2da      	uxtb	r2, r3
 8005100:	4b6f      	ldr	r3, [pc, #444]	; (80052c0 <updateState+0x320>)
 8005102:	701a      	strb	r2, [r3, #0]
 8005104:	e0c5      	b.n	8005292 <updateState+0x2f2>
 8005106:	4b69      	ldr	r3, [pc, #420]	; (80052ac <updateState+0x30c>)
 8005108:	781b      	ldrb	r3, [r3, #0]
 800510a:	b2db      	uxtb	r3, r3
 800510c:	2b00      	cmp	r3, #0
 800510e:	d10a      	bne.n	8005126 <updateState+0x186>
 8005110:	4b66      	ldr	r3, [pc, #408]	; (80052ac <updateState+0x30c>)
 8005112:	785b      	ldrb	r3, [r3, #1]
 8005114:	b2db      	uxtb	r3, r3
 8005116:	2b00      	cmp	r3, #0
 8005118:	d105      	bne.n	8005126 <updateState+0x186>
 800511a:	4b64      	ldr	r3, [pc, #400]	; (80052ac <updateState+0x30c>)
 800511c:	78db      	ldrb	r3, [r3, #3]
 800511e:	b2db      	uxtb	r3, r3
 8005120:	2b00      	cmp	r3, #0
 8005122:	d100      	bne.n	8005126 <updateState+0x186>
 8005124:	e0b5      	b.n	8005292 <updateState+0x2f2>
 8005126:	4b66      	ldr	r3, [pc, #408]	; (80052c0 <updateState+0x320>)
 8005128:	2200      	movs	r2, #0
 800512a:	701a      	strb	r2, [r3, #0]
 800512c:	e0b1      	b.n	8005292 <updateState+0x2f2>
			case 4: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 800512e:	4b5f      	ldr	r3, [pc, #380]	; (80052ac <updateState+0x30c>)
 8005130:	785b      	ldrb	r3, [r3, #1]
 8005132:	b2db      	uxtb	r3, r3
 8005134:	2b00      	cmp	r3, #0
 8005136:	d006      	beq.n	8005146 <updateState+0x1a6>
 8005138:	4b61      	ldr	r3, [pc, #388]	; (80052c0 <updateState+0x320>)
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	3301      	adds	r3, #1
 800513e:	b2da      	uxtb	r2, r3
 8005140:	4b5f      	ldr	r3, [pc, #380]	; (80052c0 <updateState+0x320>)
 8005142:	701a      	strb	r2, [r3, #0]
 8005144:	e0a7      	b.n	8005296 <updateState+0x2f6>
 8005146:	4b59      	ldr	r3, [pc, #356]	; (80052ac <updateState+0x30c>)
 8005148:	781b      	ldrb	r3, [r3, #0]
 800514a:	b2db      	uxtb	r3, r3
 800514c:	2b00      	cmp	r3, #0
 800514e:	d10a      	bne.n	8005166 <updateState+0x1c6>
 8005150:	4b56      	ldr	r3, [pc, #344]	; (80052ac <updateState+0x30c>)
 8005152:	789b      	ldrb	r3, [r3, #2]
 8005154:	b2db      	uxtb	r3, r3
 8005156:	2b00      	cmp	r3, #0
 8005158:	d105      	bne.n	8005166 <updateState+0x1c6>
 800515a:	4b54      	ldr	r3, [pc, #336]	; (80052ac <updateState+0x30c>)
 800515c:	78db      	ldrb	r3, [r3, #3]
 800515e:	b2db      	uxtb	r3, r3
 8005160:	2b00      	cmp	r3, #0
 8005162:	d100      	bne.n	8005166 <updateState+0x1c6>
 8005164:	e097      	b.n	8005296 <updateState+0x2f6>
 8005166:	4b56      	ldr	r3, [pc, #344]	; (80052c0 <updateState+0x320>)
 8005168:	2200      	movs	r2, #0
 800516a:	701a      	strb	r2, [r3, #0]
 800516c:	e093      	b.n	8005296 <updateState+0x2f6>
			case 5: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 800516e:	4b4f      	ldr	r3, [pc, #316]	; (80052ac <updateState+0x30c>)
 8005170:	789b      	ldrb	r3, [r3, #2]
 8005172:	b2db      	uxtb	r3, r3
 8005174:	2b00      	cmp	r3, #0
 8005176:	d006      	beq.n	8005186 <updateState+0x1e6>
 8005178:	4b51      	ldr	r3, [pc, #324]	; (80052c0 <updateState+0x320>)
 800517a:	781b      	ldrb	r3, [r3, #0]
 800517c:	3301      	adds	r3, #1
 800517e:	b2da      	uxtb	r2, r3
 8005180:	4b4f      	ldr	r3, [pc, #316]	; (80052c0 <updateState+0x320>)
 8005182:	701a      	strb	r2, [r3, #0]
 8005184:	e089      	b.n	800529a <updateState+0x2fa>
 8005186:	4b49      	ldr	r3, [pc, #292]	; (80052ac <updateState+0x30c>)
 8005188:	781b      	ldrb	r3, [r3, #0]
 800518a:	b2db      	uxtb	r3, r3
 800518c:	2b00      	cmp	r3, #0
 800518e:	d10a      	bne.n	80051a6 <updateState+0x206>
 8005190:	4b46      	ldr	r3, [pc, #280]	; (80052ac <updateState+0x30c>)
 8005192:	785b      	ldrb	r3, [r3, #1]
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b00      	cmp	r3, #0
 8005198:	d105      	bne.n	80051a6 <updateState+0x206>
 800519a:	4b44      	ldr	r3, [pc, #272]	; (80052ac <updateState+0x30c>)
 800519c:	78db      	ldrb	r3, [r3, #3]
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d100      	bne.n	80051a6 <updateState+0x206>
 80051a4:	e079      	b.n	800529a <updateState+0x2fa>
 80051a6:	4b46      	ldr	r3, [pc, #280]	; (80052c0 <updateState+0x320>)
 80051a8:	2200      	movs	r2, #0
 80051aa:	701a      	strb	r2, [r3, #0]
 80051ac:	e075      	b.n	800529a <updateState+0x2fa>
			case 6: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 80051ae:	4b3f      	ldr	r3, [pc, #252]	; (80052ac <updateState+0x30c>)
 80051b0:	785b      	ldrb	r3, [r3, #1]
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d006      	beq.n	80051c6 <updateState+0x226>
 80051b8:	4b41      	ldr	r3, [pc, #260]	; (80052c0 <updateState+0x320>)
 80051ba:	781b      	ldrb	r3, [r3, #0]
 80051bc:	3301      	adds	r3, #1
 80051be:	b2da      	uxtb	r2, r3
 80051c0:	4b3f      	ldr	r3, [pc, #252]	; (80052c0 <updateState+0x320>)
 80051c2:	701a      	strb	r2, [r3, #0]
 80051c4:	e06b      	b.n	800529e <updateState+0x2fe>
 80051c6:	4b39      	ldr	r3, [pc, #228]	; (80052ac <updateState+0x30c>)
 80051c8:	781b      	ldrb	r3, [r3, #0]
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d109      	bne.n	80051e4 <updateState+0x244>
 80051d0:	4b36      	ldr	r3, [pc, #216]	; (80052ac <updateState+0x30c>)
 80051d2:	789b      	ldrb	r3, [r3, #2]
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d104      	bne.n	80051e4 <updateState+0x244>
 80051da:	4b34      	ldr	r3, [pc, #208]	; (80052ac <updateState+0x30c>)
 80051dc:	78db      	ldrb	r3, [r3, #3]
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d05c      	beq.n	800529e <updateState+0x2fe>
 80051e4:	4b36      	ldr	r3, [pc, #216]	; (80052c0 <updateState+0x320>)
 80051e6:	2200      	movs	r2, #0
 80051e8:	701a      	strb	r2, [r3, #0]
 80051ea:	e058      	b.n	800529e <updateState+0x2fe>
			case 7: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 80051ec:	4b2f      	ldr	r3, [pc, #188]	; (80052ac <updateState+0x30c>)
 80051ee:	789b      	ldrb	r3, [r3, #2]
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d006      	beq.n	8005204 <updateState+0x264>
 80051f6:	4b32      	ldr	r3, [pc, #200]	; (80052c0 <updateState+0x320>)
 80051f8:	781b      	ldrb	r3, [r3, #0]
 80051fa:	3301      	adds	r3, #1
 80051fc:	b2da      	uxtb	r2, r3
 80051fe:	4b30      	ldr	r3, [pc, #192]	; (80052c0 <updateState+0x320>)
 8005200:	701a      	strb	r2, [r3, #0]
 8005202:	e04e      	b.n	80052a2 <updateState+0x302>
 8005204:	4b29      	ldr	r3, [pc, #164]	; (80052ac <updateState+0x30c>)
 8005206:	781b      	ldrb	r3, [r3, #0]
 8005208:	b2db      	uxtb	r3, r3
 800520a:	2b00      	cmp	r3, #0
 800520c:	d109      	bne.n	8005222 <updateState+0x282>
 800520e:	4b27      	ldr	r3, [pc, #156]	; (80052ac <updateState+0x30c>)
 8005210:	785b      	ldrb	r3, [r3, #1]
 8005212:	b2db      	uxtb	r3, r3
 8005214:	2b00      	cmp	r3, #0
 8005216:	d104      	bne.n	8005222 <updateState+0x282>
 8005218:	4b24      	ldr	r3, [pc, #144]	; (80052ac <updateState+0x30c>)
 800521a:	78db      	ldrb	r3, [r3, #3]
 800521c:	b2db      	uxtb	r3, r3
 800521e:	2b00      	cmp	r3, #0
 8005220:	d03f      	beq.n	80052a2 <updateState+0x302>
 8005222:	4b27      	ldr	r3, [pc, #156]	; (80052c0 <updateState+0x320>)
 8005224:	2200      	movs	r2, #0
 8005226:	701a      	strb	r2, [r3, #0]
 8005228:	e03b      	b.n	80052a2 <updateState+0x302>
			case 8: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 800522a:	4b20      	ldr	r3, [pc, #128]	; (80052ac <updateState+0x30c>)
 800522c:	785b      	ldrb	r3, [r3, #1]
 800522e:	b2db      	uxtb	r3, r3
 8005230:	2b00      	cmp	r3, #0
 8005232:	d006      	beq.n	8005242 <updateState+0x2a2>
 8005234:	4b22      	ldr	r3, [pc, #136]	; (80052c0 <updateState+0x320>)
 8005236:	781b      	ldrb	r3, [r3, #0]
 8005238:	3301      	adds	r3, #1
 800523a:	b2da      	uxtb	r2, r3
 800523c:	4b20      	ldr	r3, [pc, #128]	; (80052c0 <updateState+0x320>)
 800523e:	701a      	strb	r2, [r3, #0]
 8005240:	e031      	b.n	80052a6 <updateState+0x306>
 8005242:	4b1a      	ldr	r3, [pc, #104]	; (80052ac <updateState+0x30c>)
 8005244:	781b      	ldrb	r3, [r3, #0]
 8005246:	b2db      	uxtb	r3, r3
 8005248:	2b00      	cmp	r3, #0
 800524a:	d109      	bne.n	8005260 <updateState+0x2c0>
 800524c:	4b17      	ldr	r3, [pc, #92]	; (80052ac <updateState+0x30c>)
 800524e:	789b      	ldrb	r3, [r3, #2]
 8005250:	b2db      	uxtb	r3, r3
 8005252:	2b00      	cmp	r3, #0
 8005254:	d104      	bne.n	8005260 <updateState+0x2c0>
 8005256:	4b15      	ldr	r3, [pc, #84]	; (80052ac <updateState+0x30c>)
 8005258:	78db      	ldrb	r3, [r3, #3]
 800525a:	b2db      	uxtb	r3, r3
 800525c:	2b00      	cmp	r3, #0
 800525e:	d022      	beq.n	80052a6 <updateState+0x306>
 8005260:	4b17      	ldr	r3, [pc, #92]	; (80052c0 <updateState+0x320>)
 8005262:	2200      	movs	r2, #0
 8005264:	701a      	strb	r2, [r3, #0]
 8005266:	e01e      	b.n	80052a6 <updateState+0x306>
			case 9: if (buttons.is3Pressed) {TFT_startup(hspi); s = 0;} break;
 8005268:	4b10      	ldr	r3, [pc, #64]	; (80052ac <updateState+0x30c>)
 800526a:	789b      	ldrb	r3, [r3, #2]
 800526c:	b2db      	uxtb	r3, r3
 800526e:	2b00      	cmp	r3, #0
 8005270:	d02a      	beq.n	80052c8 <updateState+0x328>
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	0018      	movs	r0, r3
 8005276:	f7fc fd71 	bl	8001d5c <TFT_startup>
 800527a:	4b11      	ldr	r3, [pc, #68]	; (80052c0 <updateState+0x320>)
 800527c:	2200      	movs	r2, #0
 800527e:	701a      	strb	r2, [r3, #0]
 8005280:	e022      	b.n	80052c8 <updateState+0x328>
			default: break;
 8005282:	46c0      	nop			; (mov r8, r8)
 8005284:	e021      	b.n	80052ca <updateState+0x32a>
			case 0:	if (buttons.is2Pressed) s++; break;
 8005286:	46c0      	nop			; (mov r8, r8)
 8005288:	e01f      	b.n	80052ca <updateState+0x32a>
			case 1: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 800528a:	46c0      	nop			; (mov r8, r8)
 800528c:	e01d      	b.n	80052ca <updateState+0x32a>
			case 2: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 800528e:	46c0      	nop			; (mov r8, r8)
 8005290:	e01b      	b.n	80052ca <updateState+0x32a>
			case 3: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 8005292:	46c0      	nop			; (mov r8, r8)
 8005294:	e019      	b.n	80052ca <updateState+0x32a>
			case 4: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 8005296:	46c0      	nop			; (mov r8, r8)
 8005298:	e017      	b.n	80052ca <updateState+0x32a>
			case 5: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 800529a:	46c0      	nop			; (mov r8, r8)
 800529c:	e015      	b.n	80052ca <updateState+0x32a>
			case 6: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 800529e:	46c0      	nop			; (mov r8, r8)
 80052a0:	e013      	b.n	80052ca <updateState+0x32a>
			case 7: if (buttons.is3Pressed) s++; else if (buttons.is1Pressed || buttons.is2Pressed || buttons.is4Pressed) s = 0; break;
 80052a2:	46c0      	nop			; (mov r8, r8)
 80052a4:	e011      	b.n	80052ca <updateState+0x32a>
			case 8: if (buttons.is2Pressed) s++; else if (buttons.is1Pressed || buttons.is3Pressed || buttons.is4Pressed) s = 0; break;
 80052a6:	46c0      	nop			; (mov r8, r8)
 80052a8:	e00f      	b.n	80052ca <updateState+0x32a>
 80052aa:	46c0      	nop			; (mov r8, r8)
 80052ac:	2000018c 	.word	0x2000018c
 80052b0:	20000068 	.word	0x20000068
 80052b4:	20000130 	.word	0x20000130
 80052b8:	80000003 	.word	0x80000003
 80052bc:	20000140 	.word	0x20000140
 80052c0:	20000131 	.word	0x20000131
 80052c4:	0800c3e0 	.word	0x0800c3e0
			case 9: if (buttons.is3Pressed) {TFT_startup(hspi); s = 0;} break;
 80052c8:	46c0      	nop			; (mov r8, r8)
		}

		// run helper functions when their face is on screen
		if (faceOnDisplay == faceClock) updateClockState(hrtc);
 80052ca:	4b1b      	ldr	r3, [pc, #108]	; (8005338 <updateState+0x398>)
 80052cc:	781b      	ldrb	r3, [r3, #0]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d104      	bne.n	80052dc <updateState+0x33c>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	0018      	movs	r0, r3
 80052d6:	f000 f833 	bl	8005340 <updateClockState>
 80052da:	e01d      	b.n	8005318 <updateState+0x378>
		else if (faceOnDisplay == faceTimer) updateTimerState(timerStopwatchTim, motorBacklightTim);
 80052dc:	4b16      	ldr	r3, [pc, #88]	; (8005338 <updateState+0x398>)
 80052de:	781b      	ldrb	r3, [r3, #0]
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d106      	bne.n	80052f2 <updateState+0x352>
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	0011      	movs	r1, r2
 80052ea:	0018      	movs	r0, r3
 80052ec:	f000 f978 	bl	80055e0 <updateTimerState>
 80052f0:	e012      	b.n	8005318 <updateState+0x378>
		else if (faceOnDisplay == faceAlarm) updateAlarmState(hrtc, motorBacklightTim);
 80052f2:	4b11      	ldr	r3, [pc, #68]	; (8005338 <updateState+0x398>)
 80052f4:	781b      	ldrb	r3, [r3, #0]
 80052f6:	2b02      	cmp	r3, #2
 80052f8:	d106      	bne.n	8005308 <updateState+0x368>
 80052fa:	687a      	ldr	r2, [r7, #4]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	0011      	movs	r1, r2
 8005300:	0018      	movs	r0, r3
 8005302:	f000 faa9 	bl	8005858 <updateAlarmState>
 8005306:	e007      	b.n	8005318 <updateState+0x378>
		else if (faceOnDisplay == faceStopwatch) updateStopwatchState(timerStopwatchTim);
 8005308:	4b0b      	ldr	r3, [pc, #44]	; (8005338 <updateState+0x398>)
 800530a:	781b      	ldrb	r3, [r3, #0]
 800530c:	2b03      	cmp	r3, #3
 800530e:	d103      	bne.n	8005318 <updateState+0x378>
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	0018      	movs	r0, r3
 8005314:	f000 fbcc 	bl	8005ab0 <updateStopwatchState>

		// flags cleared only when state code has finished executing once
		buttons.is1Pressed = buttons.is2Pressed = buttons.is3Pressed = buttons.is4Pressed = 0;
 8005318:	2200      	movs	r2, #0
 800531a:	4b08      	ldr	r3, [pc, #32]	; (800533c <updateState+0x39c>)
 800531c:	1c11      	adds	r1, r2, #0
 800531e:	70d9      	strb	r1, [r3, #3]
 8005320:	4b06      	ldr	r3, [pc, #24]	; (800533c <updateState+0x39c>)
 8005322:	1c11      	adds	r1, r2, #0
 8005324:	7099      	strb	r1, [r3, #2]
 8005326:	4b05      	ldr	r3, [pc, #20]	; (800533c <updateState+0x39c>)
 8005328:	1c11      	adds	r1, r2, #0
 800532a:	7059      	strb	r1, [r3, #1]
 800532c:	4b03      	ldr	r3, [pc, #12]	; (800533c <updateState+0x39c>)
 800532e:	701a      	strb	r2, [r3, #0]
	}
}
 8005330:	46c0      	nop			; (mov r8, r8)
 8005332:	46bd      	mov	sp, r7
 8005334:	b004      	add	sp, #16
 8005336:	bd80      	pop	{r7, pc}
 8005338:	20000130 	.word	0x20000130
 800533c:	2000018c 	.word	0x2000018c

08005340 <updateClockState>:
 *   button 2 changes value up
 *   button 3 changes value down
 *   button 4 changes field being set. changes between min, hr, year, month, and day. once it finishes cycling through it once,
 *     the clock is updated and we revert back to default mode.
 */
void updateClockState(RTC_HandleTypeDef *hrtc) {
 8005340:	b590      	push	{r4, r7, lr}
 8005342:	b083      	sub	sp, #12
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
	// check button pressed -> perform action
	if (buttons.is2Pressed && clockVars.isBeingSet) {
 8005348:	4b9f      	ldr	r3, [pc, #636]	; (80055c8 <updateClockState+0x288>)
 800534a:	785b      	ldrb	r3, [r3, #1]
 800534c:	b2db      	uxtb	r3, r3
 800534e:	2b00      	cmp	r3, #0
 8005350:	d065      	beq.n	800541e <updateClockState+0xde>
 8005352:	4b9e      	ldr	r3, [pc, #632]	; (80055cc <updateClockState+0x28c>)
 8005354:	781b      	ldrb	r3, [r3, #0]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d061      	beq.n	800541e <updateClockState+0xde>
		updateFace.clock = 1;
 800535a:	4b9d      	ldr	r3, [pc, #628]	; (80055d0 <updateClockState+0x290>)
 800535c:	2201      	movs	r2, #1
 800535e:	701a      	strb	r2, [r3, #0]
		switch (clockVars.fieldBeingSet) {
 8005360:	4b9a      	ldr	r3, [pc, #616]	; (80055cc <updateClockState+0x28c>)
 8005362:	785b      	ldrb	r3, [r3, #1]
 8005364:	2b05      	cmp	r3, #5
 8005366:	d85c      	bhi.n	8005422 <updateClockState+0xe2>
 8005368:	009a      	lsls	r2, r3, #2
 800536a:	4b9a      	ldr	r3, [pc, #616]	; (80055d4 <updateClockState+0x294>)
 800536c:	18d3      	adds	r3, r2, r3
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	469f      	mov	pc, r3
			case 1: clockVars.timeToSet->min = (clockVars.timeToSet->min+1) % 60; break;
 8005372:	4b96      	ldr	r3, [pc, #600]	; (80055cc <updateClockState+0x28c>)
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	785b      	ldrb	r3, [r3, #1]
 8005378:	3301      	adds	r3, #1
 800537a:	213c      	movs	r1, #60	; 0x3c
 800537c:	0018      	movs	r0, r3
 800537e:	f7fb f83b 	bl	80003f8 <__aeabi_idivmod>
 8005382:	000b      	movs	r3, r1
 8005384:	001a      	movs	r2, r3
 8005386:	4b91      	ldr	r3, [pc, #580]	; (80055cc <updateClockState+0x28c>)
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	b2d2      	uxtb	r2, r2
 800538c:	705a      	strb	r2, [r3, #1]
 800538e:	e049      	b.n	8005424 <updateClockState+0xe4>
			case 2: clockVars.timeToSet->hr = (clockVars.timeToSet->hr+1) % 24; break;
 8005390:	4b8e      	ldr	r3, [pc, #568]	; (80055cc <updateClockState+0x28c>)
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	781b      	ldrb	r3, [r3, #0]
 8005396:	3301      	adds	r3, #1
 8005398:	2118      	movs	r1, #24
 800539a:	0018      	movs	r0, r3
 800539c:	f7fb f82c 	bl	80003f8 <__aeabi_idivmod>
 80053a0:	000b      	movs	r3, r1
 80053a2:	001a      	movs	r2, r3
 80053a4:	4b89      	ldr	r3, [pc, #548]	; (80055cc <updateClockState+0x28c>)
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	b2d2      	uxtb	r2, r2
 80053aa:	701a      	strb	r2, [r3, #0]
 80053ac:	e03a      	b.n	8005424 <updateClockState+0xe4>
			case 3: clockVars.dateToSet->yr = (clockVars.dateToSet->yr + 1) % 10000; break;		// fit in 4 characters
 80053ae:	4b87      	ldr	r3, [pc, #540]	; (80055cc <updateClockState+0x28c>)
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	881b      	ldrh	r3, [r3, #0]
 80053b4:	3301      	adds	r3, #1
 80053b6:	4988      	ldr	r1, [pc, #544]	; (80055d8 <updateClockState+0x298>)
 80053b8:	0018      	movs	r0, r3
 80053ba:	f7fb f81d 	bl	80003f8 <__aeabi_idivmod>
 80053be:	000b      	movs	r3, r1
 80053c0:	001a      	movs	r2, r3
 80053c2:	4b82      	ldr	r3, [pc, #520]	; (80055cc <updateClockState+0x28c>)
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	b292      	uxth	r2, r2
 80053c8:	801a      	strh	r2, [r3, #0]
 80053ca:	e02b      	b.n	8005424 <updateClockState+0xe4>
			case 4: clockVars.dateToSet->month = (clockVars.dateToSet->month) % 12 + 1; break;
 80053cc:	4b7f      	ldr	r3, [pc, #508]	; (80055cc <updateClockState+0x28c>)
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	789b      	ldrb	r3, [r3, #2]
 80053d2:	210c      	movs	r1, #12
 80053d4:	0018      	movs	r0, r3
 80053d6:	f7fa ff25 	bl	8000224 <__aeabi_uidivmod>
 80053da:	000b      	movs	r3, r1
 80053dc:	b2da      	uxtb	r2, r3
 80053de:	4b7b      	ldr	r3, [pc, #492]	; (80055cc <updateClockState+0x28c>)
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	3201      	adds	r2, #1
 80053e4:	b2d2      	uxtb	r2, r2
 80053e6:	709a      	strb	r2, [r3, #2]
 80053e8:	e01c      	b.n	8005424 <updateClockState+0xe4>
			case 5: clockVars.dateToSet->date = ((clockVars.dateToSet->date) % maxDaysInMonth(clockVars.dateToSet->month, clockVars.dateToSet->yr)) + 1; break;
 80053ea:	4b78      	ldr	r3, [pc, #480]	; (80055cc <updateClockState+0x28c>)
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	78dc      	ldrb	r4, [r3, #3]
 80053f0:	4b76      	ldr	r3, [pc, #472]	; (80055cc <updateClockState+0x28c>)
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	789a      	ldrb	r2, [r3, #2]
 80053f6:	4b75      	ldr	r3, [pc, #468]	; (80055cc <updateClockState+0x28c>)
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	881b      	ldrh	r3, [r3, #0]
 80053fc:	0019      	movs	r1, r3
 80053fe:	0010      	movs	r0, r2
 8005400:	f7fe f9fa 	bl	80037f8 <maxDaysInMonth>
 8005404:	0003      	movs	r3, r0
 8005406:	0019      	movs	r1, r3
 8005408:	0020      	movs	r0, r4
 800540a:	f7fa ff0b 	bl	8000224 <__aeabi_uidivmod>
 800540e:	000b      	movs	r3, r1
 8005410:	b2da      	uxtb	r2, r3
 8005412:	4b6e      	ldr	r3, [pc, #440]	; (80055cc <updateClockState+0x28c>)
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	3201      	adds	r2, #1
 8005418:	b2d2      	uxtb	r2, r2
 800541a:	70da      	strb	r2, [r3, #3]
 800541c:	e002      	b.n	8005424 <updateClockState+0xe4>
			default: break;
		}
	}
 800541e:	46c0      	nop			; (mov r8, r8)
 8005420:	e000      	b.n	8005424 <updateClockState+0xe4>
			default: break;
 8005422:	46c0      	nop			; (mov r8, r8)
	// change fields down, do nothing if not setting clock
	if (buttons.is3Pressed && clockVars.isBeingSet) {
 8005424:	4b68      	ldr	r3, [pc, #416]	; (80055c8 <updateClockState+0x288>)
 8005426:	789b      	ldrb	r3, [r3, #2]
 8005428:	b2db      	uxtb	r3, r3
 800542a:	2b00      	cmp	r3, #0
 800542c:	d100      	bne.n	8005430 <updateClockState+0xf0>
 800542e:	e068      	b.n	8005502 <updateClockState+0x1c2>
 8005430:	4b66      	ldr	r3, [pc, #408]	; (80055cc <updateClockState+0x28c>)
 8005432:	781b      	ldrb	r3, [r3, #0]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d064      	beq.n	8005502 <updateClockState+0x1c2>
		updateFace.clock = 1;
 8005438:	4b65      	ldr	r3, [pc, #404]	; (80055d0 <updateClockState+0x290>)
 800543a:	2201      	movs	r2, #1
 800543c:	701a      	strb	r2, [r3, #0]
		switch (clockVars.fieldBeingSet) {
 800543e:	4b63      	ldr	r3, [pc, #396]	; (80055cc <updateClockState+0x28c>)
 8005440:	785b      	ldrb	r3, [r3, #1]
 8005442:	2b05      	cmp	r3, #5
 8005444:	d85f      	bhi.n	8005506 <updateClockState+0x1c6>
 8005446:	009a      	lsls	r2, r3, #2
 8005448:	4b64      	ldr	r3, [pc, #400]	; (80055dc <updateClockState+0x29c>)
 800544a:	18d3      	adds	r3, r2, r3
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	469f      	mov	pc, r3
			case 1:
				if (clockVars.timeToSet->min == 0) clockVars.timeToSet->min = 59;
 8005450:	4b5e      	ldr	r3, [pc, #376]	; (80055cc <updateClockState+0x28c>)
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	785b      	ldrb	r3, [r3, #1]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d104      	bne.n	8005464 <updateClockState+0x124>
 800545a:	4b5c      	ldr	r3, [pc, #368]	; (80055cc <updateClockState+0x28c>)
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	223b      	movs	r2, #59	; 0x3b
 8005460:	705a      	strb	r2, [r3, #1]
				else clockVars.timeToSet->min--;
				break;
 8005462:	e053      	b.n	800550c <updateClockState+0x1cc>
				else clockVars.timeToSet->min--;
 8005464:	4b59      	ldr	r3, [pc, #356]	; (80055cc <updateClockState+0x28c>)
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	785a      	ldrb	r2, [r3, #1]
 800546a:	3a01      	subs	r2, #1
 800546c:	b2d2      	uxtb	r2, r2
 800546e:	705a      	strb	r2, [r3, #1]
				break;
 8005470:	e04c      	b.n	800550c <updateClockState+0x1cc>
			case 2:
				if (clockVars.timeToSet->hr == 0) clockVars.timeToSet->hr = 23;
 8005472:	4b56      	ldr	r3, [pc, #344]	; (80055cc <updateClockState+0x28c>)
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	781b      	ldrb	r3, [r3, #0]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d104      	bne.n	8005486 <updateClockState+0x146>
 800547c:	4b53      	ldr	r3, [pc, #332]	; (80055cc <updateClockState+0x28c>)
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	2217      	movs	r2, #23
 8005482:	701a      	strb	r2, [r3, #0]
				else clockVars.timeToSet->hr--;
				break;
 8005484:	e042      	b.n	800550c <updateClockState+0x1cc>
				else clockVars.timeToSet->hr--;
 8005486:	4b51      	ldr	r3, [pc, #324]	; (80055cc <updateClockState+0x28c>)
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	781a      	ldrb	r2, [r3, #0]
 800548c:	3a01      	subs	r2, #1
 800548e:	b2d2      	uxtb	r2, r2
 8005490:	701a      	strb	r2, [r3, #0]
				break;
 8005492:	e03b      	b.n	800550c <updateClockState+0x1cc>
			case 3: if (clockVars.dateToSet->yr != 0) clockVars.dateToSet->yr--; break;		// limit to positive numbers
 8005494:	4b4d      	ldr	r3, [pc, #308]	; (80055cc <updateClockState+0x28c>)
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	881b      	ldrh	r3, [r3, #0]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d035      	beq.n	800550a <updateClockState+0x1ca>
 800549e:	4b4b      	ldr	r3, [pc, #300]	; (80055cc <updateClockState+0x28c>)
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	881a      	ldrh	r2, [r3, #0]
 80054a4:	3a01      	subs	r2, #1
 80054a6:	b292      	uxth	r2, r2
 80054a8:	801a      	strh	r2, [r3, #0]
 80054aa:	e02e      	b.n	800550a <updateClockState+0x1ca>
			case 4: //clockVars.dateToSet->month = clockVars.dateToSet->month == 1 ? 12 : clockVars.dateToSet->month-1; break;
				if (clockVars.dateToSet->month == 1) clockVars.dateToSet->month = 12;
 80054ac:	4b47      	ldr	r3, [pc, #284]	; (80055cc <updateClockState+0x28c>)
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	789b      	ldrb	r3, [r3, #2]
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d104      	bne.n	80054c0 <updateClockState+0x180>
 80054b6:	4b45      	ldr	r3, [pc, #276]	; (80055cc <updateClockState+0x28c>)
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	220c      	movs	r2, #12
 80054bc:	709a      	strb	r2, [r3, #2]
				else clockVars.dateToSet->month--;
				break;
 80054be:	e025      	b.n	800550c <updateClockState+0x1cc>
				else clockVars.dateToSet->month--;
 80054c0:	4b42      	ldr	r3, [pc, #264]	; (80055cc <updateClockState+0x28c>)
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	789a      	ldrb	r2, [r3, #2]
 80054c6:	3a01      	subs	r2, #1
 80054c8:	b2d2      	uxtb	r2, r2
 80054ca:	709a      	strb	r2, [r3, #2]
				break;
 80054cc:	e01e      	b.n	800550c <updateClockState+0x1cc>
			case 5:
				if (clockVars.dateToSet->date == 1) clockVars.dateToSet->date = maxDaysInMonth(clockVars.dateToSet->month, clockVars.dateToSet->yr);
 80054ce:	4b3f      	ldr	r3, [pc, #252]	; (80055cc <updateClockState+0x28c>)
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	78db      	ldrb	r3, [r3, #3]
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d10d      	bne.n	80054f4 <updateClockState+0x1b4>
 80054d8:	4b3c      	ldr	r3, [pc, #240]	; (80055cc <updateClockState+0x28c>)
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	789a      	ldrb	r2, [r3, #2]
 80054de:	4b3b      	ldr	r3, [pc, #236]	; (80055cc <updateClockState+0x28c>)
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	8819      	ldrh	r1, [r3, #0]
 80054e4:	4b39      	ldr	r3, [pc, #228]	; (80055cc <updateClockState+0x28c>)
 80054e6:	685c      	ldr	r4, [r3, #4]
 80054e8:	0010      	movs	r0, r2
 80054ea:	f7fe f985 	bl	80037f8 <maxDaysInMonth>
 80054ee:	0003      	movs	r3, r0
 80054f0:	70e3      	strb	r3, [r4, #3]
				else clockVars.dateToSet->date--;
				break;
 80054f2:	e00b      	b.n	800550c <updateClockState+0x1cc>
				else clockVars.dateToSet->date--;
 80054f4:	4b35      	ldr	r3, [pc, #212]	; (80055cc <updateClockState+0x28c>)
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	78da      	ldrb	r2, [r3, #3]
 80054fa:	3a01      	subs	r2, #1
 80054fc:	b2d2      	uxtb	r2, r2
 80054fe:	70da      	strb	r2, [r3, #3]
				break;
 8005500:	e004      	b.n	800550c <updateClockState+0x1cc>
			default: break;
		}
	}
 8005502:	46c0      	nop			; (mov r8, r8)
 8005504:	e002      	b.n	800550c <updateClockState+0x1cc>
			default: break;
 8005506:	46c0      	nop			; (mov r8, r8)
 8005508:	e000      	b.n	800550c <updateClockState+0x1cc>
			case 3: if (clockVars.dateToSet->yr != 0) clockVars.dateToSet->yr--; break;		// limit to positive numbers
 800550a:	46c0      	nop			; (mov r8, r8)
	// switches between setting mode and default mode. changes between different clock fields
	if (buttons.is4Pressed) {
 800550c:	4b2e      	ldr	r3, [pc, #184]	; (80055c8 <updateClockState+0x288>)
 800550e:	78db      	ldrb	r3, [r3, #3]
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d054      	beq.n	80055c0 <updateClockState+0x280>
		updateFace.clock = 1;
 8005516:	4b2e      	ldr	r3, [pc, #184]	; (80055d0 <updateClockState+0x290>)
 8005518:	2201      	movs	r2, #1
 800551a:	701a      	strb	r2, [r3, #0]
		clockVars.fieldBeingSet = (clockVars.fieldBeingSet + 1) % (NUM_CLOCKFIELDS + 1);
 800551c:	4b2b      	ldr	r3, [pc, #172]	; (80055cc <updateClockState+0x28c>)
 800551e:	785b      	ldrb	r3, [r3, #1]
 8005520:	3301      	adds	r3, #1
 8005522:	2106      	movs	r1, #6
 8005524:	0018      	movs	r0, r3
 8005526:	f7fa ff67 	bl	80003f8 <__aeabi_idivmod>
 800552a:	000b      	movs	r3, r1
 800552c:	b2da      	uxtb	r2, r3
 800552e:	4b27      	ldr	r3, [pc, #156]	; (80055cc <updateClockState+0x28c>)
 8005530:	705a      	strb	r2, [r3, #1]
		if (clockVars.fieldBeingSet != 0) {
 8005532:	4b26      	ldr	r3, [pc, #152]	; (80055cc <updateClockState+0x28c>)
 8005534:	785b      	ldrb	r3, [r3, #1]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d033      	beq.n	80055a2 <updateClockState+0x262>
			clockVars.isBeingSet = 1;
 800553a:	4b24      	ldr	r3, [pc, #144]	; (80055cc <updateClockState+0x28c>)
 800553c:	2201      	movs	r2, #1
 800553e:	701a      	strb	r2, [r3, #0]

			// should pull current time when first entering setting mode
			if (clockVars.fieldBeingSet == 1) {
 8005540:	4b22      	ldr	r3, [pc, #136]	; (80055cc <updateClockState+0x28c>)
 8005542:	785b      	ldrb	r3, [r3, #1]
 8005544:	2b01      	cmp	r3, #1
 8005546:	d10e      	bne.n	8005566 <updateClockState+0x226>
				getDateTime(clockVars.dateToSet, clockVars.timeToSet, hrtc);
 8005548:	4b20      	ldr	r3, [pc, #128]	; (80055cc <updateClockState+0x28c>)
 800554a:	6858      	ldr	r0, [r3, #4]
 800554c:	4b1f      	ldr	r3, [pc, #124]	; (80055cc <updateClockState+0x28c>)
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	0019      	movs	r1, r3
 8005554:	f7fe f80e 	bl	8003574 <getDateTime>
				HAL_RTC_DeactivateAlarm(hrtc, RTC_ALARM_B);
 8005558:	2380      	movs	r3, #128	; 0x80
 800555a:	009a      	lsls	r2, r3, #2
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	0011      	movs	r1, r2
 8005560:	0018      	movs	r0, r3
 8005562:	f003 ffd3 	bl	800950c <HAL_RTC_DeactivateAlarm>
			}

			if (clockVars.dateToSet->date > maxDaysInMonth(clockVars.dateToSet->month, clockVars.dateToSet->yr)) {
 8005566:	4b19      	ldr	r3, [pc, #100]	; (80055cc <updateClockState+0x28c>)
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	78dc      	ldrb	r4, [r3, #3]
 800556c:	4b17      	ldr	r3, [pc, #92]	; (80055cc <updateClockState+0x28c>)
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	789a      	ldrb	r2, [r3, #2]
 8005572:	4b16      	ldr	r3, [pc, #88]	; (80055cc <updateClockState+0x28c>)
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	881b      	ldrh	r3, [r3, #0]
 8005578:	0019      	movs	r1, r3
 800557a:	0010      	movs	r0, r2
 800557c:	f7fe f93c 	bl	80037f8 <maxDaysInMonth>
 8005580:	0003      	movs	r3, r0
 8005582:	429c      	cmp	r4, r3
 8005584:	d91c      	bls.n	80055c0 <updateClockState+0x280>
				clockVars.dateToSet->date = maxDaysInMonth(clockVars.dateToSet->month, clockVars.dateToSet->yr);
 8005586:	4b11      	ldr	r3, [pc, #68]	; (80055cc <updateClockState+0x28c>)
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	789a      	ldrb	r2, [r3, #2]
 800558c:	4b0f      	ldr	r3, [pc, #60]	; (80055cc <updateClockState+0x28c>)
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	8819      	ldrh	r1, [r3, #0]
 8005592:	4b0e      	ldr	r3, [pc, #56]	; (80055cc <updateClockState+0x28c>)
 8005594:	685c      	ldr	r4, [r3, #4]
 8005596:	0010      	movs	r0, r2
 8005598:	f7fe f92e 	bl	80037f8 <maxDaysInMonth>
 800559c:	0003      	movs	r3, r0
 800559e:	70e3      	strb	r3, [r4, #3]
			// second set to 0, weekday ignored
			setDateTime(clockVars.dateToSet, clockVars.timeToSet, hrtc);
			setClockAlarm(hrtc);
		}
	}
}
 80055a0:	e00e      	b.n	80055c0 <updateClockState+0x280>
			clockVars.isBeingSet = 0;
 80055a2:	4b0a      	ldr	r3, [pc, #40]	; (80055cc <updateClockState+0x28c>)
 80055a4:	2200      	movs	r2, #0
 80055a6:	701a      	strb	r2, [r3, #0]
			setDateTime(clockVars.dateToSet, clockVars.timeToSet, hrtc);
 80055a8:	4b08      	ldr	r3, [pc, #32]	; (80055cc <updateClockState+0x28c>)
 80055aa:	6858      	ldr	r0, [r3, #4]
 80055ac:	4b07      	ldr	r3, [pc, #28]	; (80055cc <updateClockState+0x28c>)
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	0019      	movs	r1, r3
 80055b4:	f7fd fdae 	bl	8003114 <setDateTime>
			setClockAlarm(hrtc);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	0018      	movs	r0, r3
 80055bc:	f7fd fe16 	bl	80031ec <setClockAlarm>
}
 80055c0:	46c0      	nop			; (mov r8, r8)
 80055c2:	46bd      	mov	sp, r7
 80055c4:	b003      	add	sp, #12
 80055c6:	bd90      	pop	{r4, r7, pc}
 80055c8:	2000018c 	.word	0x2000018c
 80055cc:	2000010c 	.word	0x2000010c
 80055d0:	20000140 	.word	0x20000140
 80055d4:	0800c408 	.word	0x0800c408
 80055d8:	00002710 	.word	0x00002710
 80055dc:	0800c420 	.word	0x0800c420

080055e0 <updateTimerState>:
 *   button 2 changes value up
 *   button 3 changes value down
 *   button 4 changes field being set. changes between sec, min, hr. returns to default mode after
 *     cycling through fields once.
 */
void updateTimerState(TIM_HandleTypeDef *timerStopwatchTim, TIM_HandleTypeDef *motorTim) {
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b082      	sub	sp, #8
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
	// check which button is pressed -> perform action
	if (buttons.is2Pressed) {
 80055ea:	4b93      	ldr	r3, [pc, #588]	; (8005838 <updateTimerState+0x258>)
 80055ec:	785b      	ldrb	r3, [r3, #1]
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d057      	beq.n	80056a4 <updateTimerState+0xc4>
		updateFace.timer = 1;
 80055f4:	4b91      	ldr	r3, [pc, #580]	; (800583c <updateTimerState+0x25c>)
 80055f6:	2201      	movs	r2, #1
 80055f8:	705a      	strb	r2, [r3, #1]
		if (timerVars.isBeingSet) {
 80055fa:	4b91      	ldr	r3, [pc, #580]	; (8005840 <updateTimerState+0x260>)
 80055fc:	781b      	ldrb	r3, [r3, #0]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d035      	beq.n	800566e <updateTimerState+0x8e>
			// set field up
			switch (timerVars.fieldBeingSet) {
 8005602:	4b8f      	ldr	r3, [pc, #572]	; (8005840 <updateTimerState+0x260>)
 8005604:	785b      	ldrb	r3, [r3, #1]
 8005606:	2b02      	cmp	r3, #2
 8005608:	d013      	beq.n	8005632 <updateTimerState+0x52>
 800560a:	2b03      	cmp	r3, #3
 800560c:	d020      	beq.n	8005650 <updateTimerState+0x70>
 800560e:	2b01      	cmp	r3, #1
 8005610:	d000      	beq.n	8005614 <updateTimerState+0x34>
				case 1: timerVars.timeToSet->sec = (timerVars.timeToSet->sec+1) % 60; break;
				case 2: timerVars.timeToSet->min = (timerVars.timeToSet->min+1) % 60; break;
				case 3: timerVars.timeToSet->hr = (timerVars.timeToSet->hr+1) % 100; break;
				default: break;
 8005612:	e10d      	b.n	8005830 <updateTimerState+0x250>
				case 1: timerVars.timeToSet->sec = (timerVars.timeToSet->sec+1) % 60; break;
 8005614:	4b8a      	ldr	r3, [pc, #552]	; (8005840 <updateTimerState+0x260>)
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	789b      	ldrb	r3, [r3, #2]
 800561a:	3301      	adds	r3, #1
 800561c:	213c      	movs	r1, #60	; 0x3c
 800561e:	0018      	movs	r0, r3
 8005620:	f7fa feea 	bl	80003f8 <__aeabi_idivmod>
 8005624:	000b      	movs	r3, r1
 8005626:	001a      	movs	r2, r3
 8005628:	4b85      	ldr	r3, [pc, #532]	; (8005840 <updateTimerState+0x260>)
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	b2d2      	uxtb	r2, r2
 800562e:	709a      	strb	r2, [r3, #2]
 8005630:	e0fe      	b.n	8005830 <updateTimerState+0x250>
				case 2: timerVars.timeToSet->min = (timerVars.timeToSet->min+1) % 60; break;
 8005632:	4b83      	ldr	r3, [pc, #524]	; (8005840 <updateTimerState+0x260>)
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	785b      	ldrb	r3, [r3, #1]
 8005638:	3301      	adds	r3, #1
 800563a:	213c      	movs	r1, #60	; 0x3c
 800563c:	0018      	movs	r0, r3
 800563e:	f7fa fedb 	bl	80003f8 <__aeabi_idivmod>
 8005642:	000b      	movs	r3, r1
 8005644:	001a      	movs	r2, r3
 8005646:	4b7e      	ldr	r3, [pc, #504]	; (8005840 <updateTimerState+0x260>)
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	b2d2      	uxtb	r2, r2
 800564c:	705a      	strb	r2, [r3, #1]
 800564e:	e0ef      	b.n	8005830 <updateTimerState+0x250>
				case 3: timerVars.timeToSet->hr = (timerVars.timeToSet->hr+1) % 100; break;
 8005650:	4b7b      	ldr	r3, [pc, #492]	; (8005840 <updateTimerState+0x260>)
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	781b      	ldrb	r3, [r3, #0]
 8005656:	3301      	adds	r3, #1
 8005658:	2164      	movs	r1, #100	; 0x64
 800565a:	0018      	movs	r0, r3
 800565c:	f7fa fecc 	bl	80003f8 <__aeabi_idivmod>
 8005660:	000b      	movs	r3, r1
 8005662:	001a      	movs	r2, r3
 8005664:	4b76      	ldr	r3, [pc, #472]	; (8005840 <updateTimerState+0x260>)
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	b2d2      	uxtb	r2, r2
 800566a:	701a      	strb	r2, [r3, #0]
 800566c:	e0e0      	b.n	8005830 <updateTimerState+0x250>
			}
		}
		else if (timerVars.isSet && isTimerRunning == 0 && timerCounter != 0) {
 800566e:	4b74      	ldr	r3, [pc, #464]	; (8005840 <updateTimerState+0x260>)
 8005670:	789b      	ldrb	r3, [r3, #2]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d100      	bne.n	8005678 <updateTimerState+0x98>
 8005676:	e0db      	b.n	8005830 <updateTimerState+0x250>
 8005678:	4b72      	ldr	r3, [pc, #456]	; (8005844 <updateTimerState+0x264>)
 800567a:	781b      	ldrb	r3, [r3, #0]
 800567c:	b2db      	uxtb	r3, r3
 800567e:	2b00      	cmp	r3, #0
 8005680:	d000      	beq.n	8005684 <updateTimerState+0xa4>
 8005682:	e0d5      	b.n	8005830 <updateTimerState+0x250>
 8005684:	4b70      	ldr	r3, [pc, #448]	; (8005848 <updateTimerState+0x268>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d100      	bne.n	800568e <updateTimerState+0xae>
 800568c:	e0d0      	b.n	8005830 <updateTimerState+0x250>
			// start timer
			runTimer(timerStopwatchTim);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	0018      	movs	r0, r3
 8005692:	f7ff fa71 	bl	8004b78 <runTimer>
			isTimerRunning = 1;
 8005696:	4b6b      	ldr	r3, [pc, #428]	; (8005844 <updateTimerState+0x264>)
 8005698:	2201      	movs	r2, #1
 800569a:	701a      	strb	r2, [r3, #0]
			isTimerPaused = 0;
 800569c:	4b6b      	ldr	r3, [pc, #428]	; (800584c <updateTimerState+0x26c>)
 800569e:	2200      	movs	r2, #0
 80056a0:	701a      	strb	r2, [r3, #0]
				timerVars.isBeingSet = 0;
				timerVars.isSet = 0;
			}
		}
	}
}
 80056a2:	e0c5      	b.n	8005830 <updateTimerState+0x250>
	else if (buttons.is3Pressed) {
 80056a4:	4b64      	ldr	r3, [pc, #400]	; (8005838 <updateTimerState+0x258>)
 80056a6:	789b      	ldrb	r3, [r3, #2]
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d05d      	beq.n	800576a <updateTimerState+0x18a>
		updateFace.timer = 1;
 80056ae:	4b63      	ldr	r3, [pc, #396]	; (800583c <updateTimerState+0x25c>)
 80056b0:	2201      	movs	r2, #1
 80056b2:	705a      	strb	r2, [r3, #1]
		if (timerVars.isBeingSet) {
 80056b4:	4b62      	ldr	r3, [pc, #392]	; (8005840 <updateTimerState+0x260>)
 80056b6:	781b      	ldrb	r3, [r3, #0]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d03b      	beq.n	8005734 <updateTimerState+0x154>
			switch (timerVars.fieldBeingSet) {
 80056bc:	4b60      	ldr	r3, [pc, #384]	; (8005840 <updateTimerState+0x260>)
 80056be:	785b      	ldrb	r3, [r3, #1]
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	d015      	beq.n	80056f0 <updateTimerState+0x110>
 80056c4:	2b03      	cmp	r3, #3
 80056c6:	d024      	beq.n	8005712 <updateTimerState+0x132>
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d000      	beq.n	80056ce <updateTimerState+0xee>
				default: break;
 80056cc:	e0b0      	b.n	8005830 <updateTimerState+0x250>
					if (timerVars.timeToSet->sec == 0) timerVars.timeToSet->sec = 59;
 80056ce:	4b5c      	ldr	r3, [pc, #368]	; (8005840 <updateTimerState+0x260>)
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	789b      	ldrb	r3, [r3, #2]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d104      	bne.n	80056e2 <updateTimerState+0x102>
 80056d8:	4b59      	ldr	r3, [pc, #356]	; (8005840 <updateTimerState+0x260>)
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	223b      	movs	r2, #59	; 0x3b
 80056de:	709a      	strb	r2, [r3, #2]
					break;
 80056e0:	e0a6      	b.n	8005830 <updateTimerState+0x250>
					else timerVars.timeToSet->sec--;
 80056e2:	4b57      	ldr	r3, [pc, #348]	; (8005840 <updateTimerState+0x260>)
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	789a      	ldrb	r2, [r3, #2]
 80056e8:	3a01      	subs	r2, #1
 80056ea:	b2d2      	uxtb	r2, r2
 80056ec:	709a      	strb	r2, [r3, #2]
					break;
 80056ee:	e09f      	b.n	8005830 <updateTimerState+0x250>
					if (timerVars.timeToSet->min == 0) timerVars.timeToSet->min = 59;
 80056f0:	4b53      	ldr	r3, [pc, #332]	; (8005840 <updateTimerState+0x260>)
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	785b      	ldrb	r3, [r3, #1]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d104      	bne.n	8005704 <updateTimerState+0x124>
 80056fa:	4b51      	ldr	r3, [pc, #324]	; (8005840 <updateTimerState+0x260>)
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	223b      	movs	r2, #59	; 0x3b
 8005700:	705a      	strb	r2, [r3, #1]
					break;
 8005702:	e095      	b.n	8005830 <updateTimerState+0x250>
					else timerVars.timeToSet->min--;
 8005704:	4b4e      	ldr	r3, [pc, #312]	; (8005840 <updateTimerState+0x260>)
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	785a      	ldrb	r2, [r3, #1]
 800570a:	3a01      	subs	r2, #1
 800570c:	b2d2      	uxtb	r2, r2
 800570e:	705a      	strb	r2, [r3, #1]
					break;
 8005710:	e08e      	b.n	8005830 <updateTimerState+0x250>
					if (timerVars.timeToSet->hr == 0) timerVars.timeToSet->hr = 99;		// no limit on hour, since we're not using day
 8005712:	4b4b      	ldr	r3, [pc, #300]	; (8005840 <updateTimerState+0x260>)
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	781b      	ldrb	r3, [r3, #0]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d104      	bne.n	8005726 <updateTimerState+0x146>
 800571c:	4b48      	ldr	r3, [pc, #288]	; (8005840 <updateTimerState+0x260>)
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	2263      	movs	r2, #99	; 0x63
 8005722:	701a      	strb	r2, [r3, #0]
					break;
 8005724:	e084      	b.n	8005830 <updateTimerState+0x250>
					else timerVars.timeToSet->hr--;
 8005726:	4b46      	ldr	r3, [pc, #280]	; (8005840 <updateTimerState+0x260>)
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	781a      	ldrb	r2, [r3, #0]
 800572c:	3a01      	subs	r2, #1
 800572e:	b2d2      	uxtb	r2, r2
 8005730:	701a      	strb	r2, [r3, #0]
					break;
 8005732:	e07d      	b.n	8005830 <updateTimerState+0x250>
		else if (timerVars.isSet && isTimerRunning && timerCounter != 0) {
 8005734:	4b42      	ldr	r3, [pc, #264]	; (8005840 <updateTimerState+0x260>)
 8005736:	789b      	ldrb	r3, [r3, #2]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d100      	bne.n	800573e <updateTimerState+0x15e>
 800573c:	e078      	b.n	8005830 <updateTimerState+0x250>
 800573e:	4b41      	ldr	r3, [pc, #260]	; (8005844 <updateTimerState+0x264>)
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	b2db      	uxtb	r3, r3
 8005744:	2b00      	cmp	r3, #0
 8005746:	d100      	bne.n	800574a <updateTimerState+0x16a>
 8005748:	e072      	b.n	8005830 <updateTimerState+0x250>
 800574a:	4b3f      	ldr	r3, [pc, #252]	; (8005848 <updateTimerState+0x268>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d100      	bne.n	8005754 <updateTimerState+0x174>
 8005752:	e06d      	b.n	8005830 <updateTimerState+0x250>
			pauseTimer(timerStopwatchTim);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	0018      	movs	r0, r3
 8005758:	f7ff fa6a 	bl	8004c30 <pauseTimer>
			isTimerRunning = 0;
 800575c:	4b39      	ldr	r3, [pc, #228]	; (8005844 <updateTimerState+0x264>)
 800575e:	2200      	movs	r2, #0
 8005760:	701a      	strb	r2, [r3, #0]
			isTimerPaused = 1;
 8005762:	4b3a      	ldr	r3, [pc, #232]	; (800584c <updateTimerState+0x26c>)
 8005764:	2201      	movs	r2, #1
 8005766:	701a      	strb	r2, [r3, #0]
}
 8005768:	e062      	b.n	8005830 <updateTimerState+0x250>
	else if (buttons.is4Pressed) {
 800576a:	4b33      	ldr	r3, [pc, #204]	; (8005838 <updateTimerState+0x258>)
 800576c:	78db      	ldrb	r3, [r3, #3]
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b00      	cmp	r3, #0
 8005772:	d05d      	beq.n	8005830 <updateTimerState+0x250>
		updateFace.timer = 1;
 8005774:	4b31      	ldr	r3, [pc, #196]	; (800583c <updateTimerState+0x25c>)
 8005776:	2201      	movs	r2, #1
 8005778:	705a      	strb	r2, [r3, #1]
		if (timerVars.isSet) {
 800577a:	4b31      	ldr	r3, [pc, #196]	; (8005840 <updateTimerState+0x260>)
 800577c:	789b      	ldrb	r3, [r3, #2]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00d      	beq.n	800579e <updateTimerState+0x1be>
			stopTimer(timerStopwatchTim);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	0018      	movs	r0, r3
 8005786:	f7ff fa67 	bl	8004c58 <stopTimer>
			timerVars.isSet = 0;
 800578a:	4b2d      	ldr	r3, [pc, #180]	; (8005840 <updateTimerState+0x260>)
 800578c:	2200      	movs	r2, #0
 800578e:	709a      	strb	r2, [r3, #2]
			isTimerRunning = 0;
 8005790:	4b2c      	ldr	r3, [pc, #176]	; (8005844 <updateTimerState+0x264>)
 8005792:	2200      	movs	r2, #0
 8005794:	701a      	strb	r2, [r3, #0]
			isTimerPaused = 0;
 8005796:	4b2d      	ldr	r3, [pc, #180]	; (800584c <updateTimerState+0x26c>)
 8005798:	2200      	movs	r2, #0
 800579a:	701a      	strb	r2, [r3, #0]
}
 800579c:	e048      	b.n	8005830 <updateTimerState+0x250>
			timerVars.fieldBeingSet = (timerVars.fieldBeingSet + 1) % (NUM_TIMERFIELDS + 1);
 800579e:	4b28      	ldr	r3, [pc, #160]	; (8005840 <updateTimerState+0x260>)
 80057a0:	785b      	ldrb	r3, [r3, #1]
 80057a2:	3301      	adds	r3, #1
 80057a4:	4a2a      	ldr	r2, [pc, #168]	; (8005850 <updateTimerState+0x270>)
 80057a6:	4013      	ands	r3, r2
 80057a8:	d504      	bpl.n	80057b4 <updateTimerState+0x1d4>
 80057aa:	3b01      	subs	r3, #1
 80057ac:	2204      	movs	r2, #4
 80057ae:	4252      	negs	r2, r2
 80057b0:	4313      	orrs	r3, r2
 80057b2:	3301      	adds	r3, #1
 80057b4:	b2da      	uxtb	r2, r3
 80057b6:	4b22      	ldr	r3, [pc, #136]	; (8005840 <updateTimerState+0x260>)
 80057b8:	705a      	strb	r2, [r3, #1]
			if (timerVars.fieldBeingSet != 0) {
 80057ba:	4b21      	ldr	r3, [pc, #132]	; (8005840 <updateTimerState+0x260>)
 80057bc:	785b      	ldrb	r3, [r3, #1]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d016      	beq.n	80057f0 <updateTimerState+0x210>
				timerVars.isBeingSet = 1;
 80057c2:	4b1f      	ldr	r3, [pc, #124]	; (8005840 <updateTimerState+0x260>)
 80057c4:	2201      	movs	r2, #1
 80057c6:	701a      	strb	r2, [r3, #0]
				timerVars.isSet = 0;
 80057c8:	4b1d      	ldr	r3, [pc, #116]	; (8005840 <updateTimerState+0x260>)
 80057ca:	2200      	movs	r2, #0
 80057cc:	709a      	strb	r2, [r3, #2]
				if (timerVars.fieldBeingSet == 1) {
 80057ce:	4b1c      	ldr	r3, [pc, #112]	; (8005840 <updateTimerState+0x260>)
 80057d0:	785b      	ldrb	r3, [r3, #1]
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d12c      	bne.n	8005830 <updateTimerState+0x250>
					timerVars.timeToSet->sec = 0;
 80057d6:	4b1a      	ldr	r3, [pc, #104]	; (8005840 <updateTimerState+0x260>)
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	709a      	strb	r2, [r3, #2]
					timerVars.timeToSet->min = 0;
 80057de:	4b18      	ldr	r3, [pc, #96]	; (8005840 <updateTimerState+0x260>)
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	705a      	strb	r2, [r3, #1]
					timerVars.timeToSet->hr = 0;
 80057e6:	4b16      	ldr	r3, [pc, #88]	; (8005840 <updateTimerState+0x260>)
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	2200      	movs	r2, #0
 80057ec:	701a      	strb	r2, [r3, #0]
}
 80057ee:	e01f      	b.n	8005830 <updateTimerState+0x250>
			else if (timeToSeconds(timerVars.timeToSet) != 0) {
 80057f0:	4b13      	ldr	r3, [pc, #76]	; (8005840 <updateTimerState+0x260>)
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	0018      	movs	r0, r3
 80057f6:	f7fd ff5d 	bl	80036b4 <timeToSeconds>
 80057fa:	1e03      	subs	r3, r0, #0
 80057fc:	d011      	beq.n	8005822 <updateTimerState+0x242>
				timerVars.isBeingSet = 0;
 80057fe:	4b10      	ldr	r3, [pc, #64]	; (8005840 <updateTimerState+0x260>)
 8005800:	2200      	movs	r2, #0
 8005802:	701a      	strb	r2, [r3, #0]
				timerVars.isSet = 1;
 8005804:	4b0e      	ldr	r3, [pc, #56]	; (8005840 <updateTimerState+0x260>)
 8005806:	2201      	movs	r2, #1
 8005808:	709a      	strb	r2, [r3, #2]
				isTimerDone = 0;
 800580a:	4b12      	ldr	r3, [pc, #72]	; (8005854 <updateTimerState+0x274>)
 800580c:	2200      	movs	r2, #0
 800580e:	701a      	strb	r2, [r3, #0]
				timerCounter = timeToSeconds(timerVars.timeToSet);
 8005810:	4b0b      	ldr	r3, [pc, #44]	; (8005840 <updateTimerState+0x260>)
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	0018      	movs	r0, r3
 8005816:	f7fd ff4d 	bl	80036b4 <timeToSeconds>
 800581a:	0002      	movs	r2, r0
 800581c:	4b0a      	ldr	r3, [pc, #40]	; (8005848 <updateTimerState+0x268>)
 800581e:	601a      	str	r2, [r3, #0]
}
 8005820:	e006      	b.n	8005830 <updateTimerState+0x250>
				timerVars.isBeingSet = 0;
 8005822:	4b07      	ldr	r3, [pc, #28]	; (8005840 <updateTimerState+0x260>)
 8005824:	2200      	movs	r2, #0
 8005826:	701a      	strb	r2, [r3, #0]
				timerVars.isSet = 0;
 8005828:	4b05      	ldr	r3, [pc, #20]	; (8005840 <updateTimerState+0x260>)
 800582a:	2200      	movs	r2, #0
 800582c:	709a      	strb	r2, [r3, #2]
}
 800582e:	e7ff      	b.n	8005830 <updateTimerState+0x250>
 8005830:	46c0      	nop			; (mov r8, r8)
 8005832:	46bd      	mov	sp, r7
 8005834:	b002      	add	sp, #8
 8005836:	bd80      	pop	{r7, pc}
 8005838:	2000018c 	.word	0x2000018c
 800583c:	20000140 	.word	0x20000140
 8005840:	20000118 	.word	0x20000118
 8005844:	20000190 	.word	0x20000190
 8005848:	20000148 	.word	0x20000148
 800584c:	20000192 	.word	0x20000192
 8005850:	80000003 	.word	0x80000003
 8005854:	2000014c 	.word	0x2000014c

08005858 <updateAlarmState>:
 *   button 2 changes value up
 *   button 3 changes value down
 *   button 4 changes field being set. changes between sec, min, hr. returns to default mode after
 *     cycling through fields once.
 */
void updateAlarmState(RTC_HandleTypeDef *hrtc, TIM_HandleTypeDef *motorTim) {
 8005858:	b5b0      	push	{r4, r5, r7, lr}
 800585a:	b086      	sub	sp, #24
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
 8005860:	6039      	str	r1, [r7, #0]
	// check button pressed -> perform action
	if (buttons.is2Pressed && alarmVars.isBeingSet) {
 8005862:	4b90      	ldr	r3, [pc, #576]	; (8005aa4 <updateAlarmState+0x24c>)
 8005864:	785b      	ldrb	r3, [r3, #1]
 8005866:	b2db      	uxtb	r3, r3
 8005868:	2b00      	cmp	r3, #0
 800586a:	d04f      	beq.n	800590c <updateAlarmState+0xb4>
 800586c:	4b8e      	ldr	r3, [pc, #568]	; (8005aa8 <updateAlarmState+0x250>)
 800586e:	781b      	ldrb	r3, [r3, #0]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d04b      	beq.n	800590c <updateAlarmState+0xb4>
		updateFace.alarm = 1;
 8005874:	4b8d      	ldr	r3, [pc, #564]	; (8005aac <updateAlarmState+0x254>)
 8005876:	2201      	movs	r2, #1
 8005878:	709a      	strb	r2, [r3, #2]

		// change fields up
		switch (alarmVars.fieldBeingSet) {
 800587a:	4b8b      	ldr	r3, [pc, #556]	; (8005aa8 <updateAlarmState+0x250>)
 800587c:	785b      	ldrb	r3, [r3, #1]
 800587e:	2b02      	cmp	r3, #2
 8005880:	d017      	beq.n	80058b2 <updateAlarmState+0x5a>
 8005882:	dc02      	bgt.n	800588a <updateAlarmState+0x32>
 8005884:	2b01      	cmp	r3, #1
 8005886:	d005      	beq.n	8005894 <updateAlarmState+0x3c>
			case 1: alarmVars.alarmToSet->sec = (alarmVars.alarmToSet->sec + 1) % 60; break;
			case 2: alarmVars.alarmToSet->min = (alarmVars.alarmToSet->min + 1) % 60; break;
			case 3: alarmVars.alarmToSet->hr = (alarmVars.alarmToSet->hr + 1) % 24; break;
			case 4: alarmVars.alarmToSet->weekday = (alarmVars.alarmToSet->weekday) % 7 + 1; break;
			default: break;
 8005888:	e041      	b.n	800590e <updateAlarmState+0xb6>
		switch (alarmVars.fieldBeingSet) {
 800588a:	2b03      	cmp	r3, #3
 800588c:	d020      	beq.n	80058d0 <updateAlarmState+0x78>
 800588e:	2b04      	cmp	r3, #4
 8005890:	d02d      	beq.n	80058ee <updateAlarmState+0x96>
			default: break;
 8005892:	e03c      	b.n	800590e <updateAlarmState+0xb6>
			case 1: alarmVars.alarmToSet->sec = (alarmVars.alarmToSet->sec + 1) % 60; break;
 8005894:	4b84      	ldr	r3, [pc, #528]	; (8005aa8 <updateAlarmState+0x250>)
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	789b      	ldrb	r3, [r3, #2]
 800589a:	3301      	adds	r3, #1
 800589c:	213c      	movs	r1, #60	; 0x3c
 800589e:	0018      	movs	r0, r3
 80058a0:	f7fa fdaa 	bl	80003f8 <__aeabi_idivmod>
 80058a4:	000b      	movs	r3, r1
 80058a6:	001a      	movs	r2, r3
 80058a8:	4b7f      	ldr	r3, [pc, #508]	; (8005aa8 <updateAlarmState+0x250>)
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	b2d2      	uxtb	r2, r2
 80058ae:	709a      	strb	r2, [r3, #2]
 80058b0:	e02d      	b.n	800590e <updateAlarmState+0xb6>
			case 2: alarmVars.alarmToSet->min = (alarmVars.alarmToSet->min + 1) % 60; break;
 80058b2:	4b7d      	ldr	r3, [pc, #500]	; (8005aa8 <updateAlarmState+0x250>)
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	785b      	ldrb	r3, [r3, #1]
 80058b8:	3301      	adds	r3, #1
 80058ba:	213c      	movs	r1, #60	; 0x3c
 80058bc:	0018      	movs	r0, r3
 80058be:	f7fa fd9b 	bl	80003f8 <__aeabi_idivmod>
 80058c2:	000b      	movs	r3, r1
 80058c4:	001a      	movs	r2, r3
 80058c6:	4b78      	ldr	r3, [pc, #480]	; (8005aa8 <updateAlarmState+0x250>)
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	b2d2      	uxtb	r2, r2
 80058cc:	705a      	strb	r2, [r3, #1]
 80058ce:	e01e      	b.n	800590e <updateAlarmState+0xb6>
			case 3: alarmVars.alarmToSet->hr = (alarmVars.alarmToSet->hr + 1) % 24; break;
 80058d0:	4b75      	ldr	r3, [pc, #468]	; (8005aa8 <updateAlarmState+0x250>)
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	781b      	ldrb	r3, [r3, #0]
 80058d6:	3301      	adds	r3, #1
 80058d8:	2118      	movs	r1, #24
 80058da:	0018      	movs	r0, r3
 80058dc:	f7fa fd8c 	bl	80003f8 <__aeabi_idivmod>
 80058e0:	000b      	movs	r3, r1
 80058e2:	001a      	movs	r2, r3
 80058e4:	4b70      	ldr	r3, [pc, #448]	; (8005aa8 <updateAlarmState+0x250>)
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	b2d2      	uxtb	r2, r2
 80058ea:	701a      	strb	r2, [r3, #0]
 80058ec:	e00f      	b.n	800590e <updateAlarmState+0xb6>
			case 4: alarmVars.alarmToSet->weekday = (alarmVars.alarmToSet->weekday) % 7 + 1; break;
 80058ee:	4b6e      	ldr	r3, [pc, #440]	; (8005aa8 <updateAlarmState+0x250>)
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	78db      	ldrb	r3, [r3, #3]
 80058f4:	2107      	movs	r1, #7
 80058f6:	0018      	movs	r0, r3
 80058f8:	f7fa fc94 	bl	8000224 <__aeabi_uidivmod>
 80058fc:	000b      	movs	r3, r1
 80058fe:	b2da      	uxtb	r2, r3
 8005900:	4b69      	ldr	r3, [pc, #420]	; (8005aa8 <updateAlarmState+0x250>)
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	3201      	adds	r2, #1
 8005906:	b2d2      	uxtb	r2, r2
 8005908:	70da      	strb	r2, [r3, #3]
 800590a:	e000      	b.n	800590e <updateAlarmState+0xb6>
		}
	}
 800590c:	46c0      	nop			; (mov r8, r8)
	if (buttons.is3Pressed && alarmVars.isBeingSet) {
 800590e:	4b65      	ldr	r3, [pc, #404]	; (8005aa4 <updateAlarmState+0x24c>)
 8005910:	789b      	ldrb	r3, [r3, #2]
 8005912:	b2db      	uxtb	r3, r3
 8005914:	2b00      	cmp	r3, #0
 8005916:	d057      	beq.n	80059c8 <updateAlarmState+0x170>
 8005918:	4b63      	ldr	r3, [pc, #396]	; (8005aa8 <updateAlarmState+0x250>)
 800591a:	781b      	ldrb	r3, [r3, #0]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d053      	beq.n	80059c8 <updateAlarmState+0x170>
		updateFace.alarm = 1;
 8005920:	4b62      	ldr	r3, [pc, #392]	; (8005aac <updateAlarmState+0x254>)
 8005922:	2201      	movs	r2, #1
 8005924:	709a      	strb	r2, [r3, #2]

		// change fields down
		switch (alarmVars.fieldBeingSet) {
 8005926:	4b60      	ldr	r3, [pc, #384]	; (8005aa8 <updateAlarmState+0x250>)
 8005928:	785b      	ldrb	r3, [r3, #1]
 800592a:	2b02      	cmp	r3, #2
 800592c:	d019      	beq.n	8005962 <updateAlarmState+0x10a>
 800592e:	dc02      	bgt.n	8005936 <updateAlarmState+0xde>
 8005930:	2b01      	cmp	r3, #1
 8005932:	d005      	beq.n	8005940 <updateAlarmState+0xe8>
				break;
			case 4:
				if (alarmVars.alarmToSet->weekday == RTC_WEEKDAY_MONDAY) alarmVars.alarmToSet->weekday = RTC_WEEKDAY_SUNDAY;
				else alarmVars.alarmToSet->weekday--;
				break;
			default: break;
 8005934:	e049      	b.n	80059ca <updateAlarmState+0x172>
		switch (alarmVars.fieldBeingSet) {
 8005936:	2b03      	cmp	r3, #3
 8005938:	d024      	beq.n	8005984 <updateAlarmState+0x12c>
 800593a:	2b04      	cmp	r3, #4
 800593c:	d033      	beq.n	80059a6 <updateAlarmState+0x14e>
			default: break;
 800593e:	e044      	b.n	80059ca <updateAlarmState+0x172>
				if (alarmVars.alarmToSet->sec == 0) alarmVars.alarmToSet->sec = 59;
 8005940:	4b59      	ldr	r3, [pc, #356]	; (8005aa8 <updateAlarmState+0x250>)
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	789b      	ldrb	r3, [r3, #2]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d104      	bne.n	8005954 <updateAlarmState+0xfc>
 800594a:	4b57      	ldr	r3, [pc, #348]	; (8005aa8 <updateAlarmState+0x250>)
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	223b      	movs	r2, #59	; 0x3b
 8005950:	709a      	strb	r2, [r3, #2]
				break;
 8005952:	e03a      	b.n	80059ca <updateAlarmState+0x172>
				else alarmVars.alarmToSet->sec--;
 8005954:	4b54      	ldr	r3, [pc, #336]	; (8005aa8 <updateAlarmState+0x250>)
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	789a      	ldrb	r2, [r3, #2]
 800595a:	3a01      	subs	r2, #1
 800595c:	b2d2      	uxtb	r2, r2
 800595e:	709a      	strb	r2, [r3, #2]
				break;
 8005960:	e033      	b.n	80059ca <updateAlarmState+0x172>
				if (alarmVars.alarmToSet->min == 0) alarmVars.alarmToSet->min = 59;
 8005962:	4b51      	ldr	r3, [pc, #324]	; (8005aa8 <updateAlarmState+0x250>)
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	785b      	ldrb	r3, [r3, #1]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d104      	bne.n	8005976 <updateAlarmState+0x11e>
 800596c:	4b4e      	ldr	r3, [pc, #312]	; (8005aa8 <updateAlarmState+0x250>)
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	223b      	movs	r2, #59	; 0x3b
 8005972:	705a      	strb	r2, [r3, #1]
				break;
 8005974:	e029      	b.n	80059ca <updateAlarmState+0x172>
				else alarmVars.alarmToSet->min--;
 8005976:	4b4c      	ldr	r3, [pc, #304]	; (8005aa8 <updateAlarmState+0x250>)
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	785a      	ldrb	r2, [r3, #1]
 800597c:	3a01      	subs	r2, #1
 800597e:	b2d2      	uxtb	r2, r2
 8005980:	705a      	strb	r2, [r3, #1]
				break;
 8005982:	e022      	b.n	80059ca <updateAlarmState+0x172>
				if (alarmVars.alarmToSet->hr == 0) alarmVars.alarmToSet->hr = 23;
 8005984:	4b48      	ldr	r3, [pc, #288]	; (8005aa8 <updateAlarmState+0x250>)
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	781b      	ldrb	r3, [r3, #0]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d104      	bne.n	8005998 <updateAlarmState+0x140>
 800598e:	4b46      	ldr	r3, [pc, #280]	; (8005aa8 <updateAlarmState+0x250>)
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	2217      	movs	r2, #23
 8005994:	701a      	strb	r2, [r3, #0]
				break;
 8005996:	e018      	b.n	80059ca <updateAlarmState+0x172>
				else alarmVars.alarmToSet->hr--;
 8005998:	4b43      	ldr	r3, [pc, #268]	; (8005aa8 <updateAlarmState+0x250>)
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	781a      	ldrb	r2, [r3, #0]
 800599e:	3a01      	subs	r2, #1
 80059a0:	b2d2      	uxtb	r2, r2
 80059a2:	701a      	strb	r2, [r3, #0]
				break;
 80059a4:	e011      	b.n	80059ca <updateAlarmState+0x172>
				if (alarmVars.alarmToSet->weekday == RTC_WEEKDAY_MONDAY) alarmVars.alarmToSet->weekday = RTC_WEEKDAY_SUNDAY;
 80059a6:	4b40      	ldr	r3, [pc, #256]	; (8005aa8 <updateAlarmState+0x250>)
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	78db      	ldrb	r3, [r3, #3]
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d104      	bne.n	80059ba <updateAlarmState+0x162>
 80059b0:	4b3d      	ldr	r3, [pc, #244]	; (8005aa8 <updateAlarmState+0x250>)
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	2207      	movs	r2, #7
 80059b6:	70da      	strb	r2, [r3, #3]
				break;
 80059b8:	e007      	b.n	80059ca <updateAlarmState+0x172>
				else alarmVars.alarmToSet->weekday--;
 80059ba:	4b3b      	ldr	r3, [pc, #236]	; (8005aa8 <updateAlarmState+0x250>)
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	78da      	ldrb	r2, [r3, #3]
 80059c0:	3a01      	subs	r2, #1
 80059c2:	b2d2      	uxtb	r2, r2
 80059c4:	70da      	strb	r2, [r3, #3]
				break;
 80059c6:	e000      	b.n	80059ca <updateAlarmState+0x172>
		}
	}
 80059c8:	46c0      	nop			; (mov r8, r8)
	if (buttons.is4Pressed) {
 80059ca:	4b36      	ldr	r3, [pc, #216]	; (8005aa4 <updateAlarmState+0x24c>)
 80059cc:	78db      	ldrb	r3, [r3, #3]
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d062      	beq.n	8005a9a <updateAlarmState+0x242>
		updateFace.alarm = 1;
 80059d4:	4b35      	ldr	r3, [pc, #212]	; (8005aac <updateAlarmState+0x254>)
 80059d6:	2201      	movs	r2, #1
 80059d8:	709a      	strb	r2, [r3, #2]

		if (alarmVars.isSet == 0) {
 80059da:	4b33      	ldr	r3, [pc, #204]	; (8005aa8 <updateAlarmState+0x250>)
 80059dc:	789b      	ldrb	r3, [r3, #2]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d151      	bne.n	8005a86 <updateAlarmState+0x22e>
			// toggle between fields
			alarmVars.fieldBeingSet = (alarmVars.fieldBeingSet + 1) % (NUM_ALARMFIELDS + 1);
 80059e2:	4b31      	ldr	r3, [pc, #196]	; (8005aa8 <updateAlarmState+0x250>)
 80059e4:	785b      	ldrb	r3, [r3, #1]
 80059e6:	3301      	adds	r3, #1
 80059e8:	2105      	movs	r1, #5
 80059ea:	0018      	movs	r0, r3
 80059ec:	f7fa fd04 	bl	80003f8 <__aeabi_idivmod>
 80059f0:	000b      	movs	r3, r1
 80059f2:	b2da      	uxtb	r2, r3
 80059f4:	4b2c      	ldr	r3, [pc, #176]	; (8005aa8 <updateAlarmState+0x250>)
 80059f6:	705a      	strb	r2, [r3, #1]
			if (alarmVars.fieldBeingSet != 0) {
 80059f8:	4b2b      	ldr	r3, [pc, #172]	; (8005aa8 <updateAlarmState+0x250>)
 80059fa:	785b      	ldrb	r3, [r3, #1]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d034      	beq.n	8005a6a <updateAlarmState+0x212>
				alarmVars.isBeingSet = 1;
 8005a00:	4b29      	ldr	r3, [pc, #164]	; (8005aa8 <updateAlarmState+0x250>)
 8005a02:	2201      	movs	r2, #1
 8005a04:	701a      	strb	r2, [r3, #0]
				if (alarmVars.fieldBeingSet == 1) {
 8005a06:	4b28      	ldr	r3, [pc, #160]	; (8005aa8 <updateAlarmState+0x250>)
 8005a08:	785b      	ldrb	r3, [r3, #1]
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d145      	bne.n	8005a9a <updateAlarmState+0x242>
					struct dates d = {0};
 8005a0e:	2510      	movs	r5, #16
 8005a10:	197b      	adds	r3, r7, r5
 8005a12:	0018      	movs	r0, r3
 8005a14:	2306      	movs	r3, #6
 8005a16:	001a      	movs	r2, r3
 8005a18:	2100      	movs	r1, #0
 8005a1a:	f005 fc48 	bl	800b2ae <memset>
					struct times t = {0};
 8005a1e:	240c      	movs	r4, #12
 8005a20:	193b      	adds	r3, r7, r4
 8005a22:	0018      	movs	r0, r3
 8005a24:	2303      	movs	r3, #3
 8005a26:	001a      	movs	r2, r3
 8005a28:	2100      	movs	r1, #0
 8005a2a:	f005 fc40 	bl	800b2ae <memset>
					getDateTime(&d, &t, hrtc);
 8005a2e:	687a      	ldr	r2, [r7, #4]
 8005a30:	0021      	movs	r1, r4
 8005a32:	000c      	movs	r4, r1
 8005a34:	1879      	adds	r1, r7, r1
 8005a36:	197b      	adds	r3, r7, r5
 8005a38:	0018      	movs	r0, r3
 8005a3a:	f7fd fd9b 	bl	8003574 <getDateTime>
					alarmVars.alarmToSet->sec = t.sec;
 8005a3e:	4b1a      	ldr	r3, [pc, #104]	; (8005aa8 <updateAlarmState+0x250>)
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	0021      	movs	r1, r4
 8005a44:	187a      	adds	r2, r7, r1
 8005a46:	7892      	ldrb	r2, [r2, #2]
 8005a48:	709a      	strb	r2, [r3, #2]
					alarmVars.alarmToSet->min = t.min;
 8005a4a:	4b17      	ldr	r3, [pc, #92]	; (8005aa8 <updateAlarmState+0x250>)
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	187a      	adds	r2, r7, r1
 8005a50:	7852      	ldrb	r2, [r2, #1]
 8005a52:	705a      	strb	r2, [r3, #1]
					alarmVars.alarmToSet->hr = t.hr;
 8005a54:	4b14      	ldr	r3, [pc, #80]	; (8005aa8 <updateAlarmState+0x250>)
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	187a      	adds	r2, r7, r1
 8005a5a:	7812      	ldrb	r2, [r2, #0]
 8005a5c:	701a      	strb	r2, [r3, #0]
					alarmVars.alarmToSet->weekday = d.weekday;
 8005a5e:	4b12      	ldr	r3, [pc, #72]	; (8005aa8 <updateAlarmState+0x250>)
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	197a      	adds	r2, r7, r5
 8005a64:	7912      	ldrb	r2, [r2, #4]
 8005a66:	70da      	strb	r2, [r3, #3]
			// stop and clear alarm hw
			alarmVars.isSet = 0;
			HAL_RTC_DeactivateAlarm(hrtc, RTC_ALARM_A);
		}
	}
}
 8005a68:	e017      	b.n	8005a9a <updateAlarmState+0x242>
				alarmVars.isBeingSet = 0;
 8005a6a:	4b0f      	ldr	r3, [pc, #60]	; (8005aa8 <updateAlarmState+0x250>)
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	701a      	strb	r2, [r3, #0]
				alarmVars.isSet = 1;
 8005a70:	4b0d      	ldr	r3, [pc, #52]	; (8005aa8 <updateAlarmState+0x250>)
 8005a72:	2201      	movs	r2, #1
 8005a74:	709a      	strb	r2, [r3, #2]
				setAlarm(alarmVars.alarmToSet, hrtc);
 8005a76:	4b0c      	ldr	r3, [pc, #48]	; (8005aa8 <updateAlarmState+0x250>)
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	0011      	movs	r1, r2
 8005a7e:	0018      	movs	r0, r3
 8005a80:	f7fd fb5e 	bl	8003140 <setAlarm>
}
 8005a84:	e009      	b.n	8005a9a <updateAlarmState+0x242>
			alarmVars.isSet = 0;
 8005a86:	4b08      	ldr	r3, [pc, #32]	; (8005aa8 <updateAlarmState+0x250>)
 8005a88:	2200      	movs	r2, #0
 8005a8a:	709a      	strb	r2, [r3, #2]
			HAL_RTC_DeactivateAlarm(hrtc, RTC_ALARM_A);
 8005a8c:	2380      	movs	r3, #128	; 0x80
 8005a8e:	005a      	lsls	r2, r3, #1
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	0011      	movs	r1, r2
 8005a94:	0018      	movs	r0, r3
 8005a96:	f003 fd39 	bl	800950c <HAL_RTC_DeactivateAlarm>
}
 8005a9a:	46c0      	nop			; (mov r8, r8)
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	b006      	add	sp, #24
 8005aa0:	bdb0      	pop	{r4, r5, r7, pc}
 8005aa2:	46c0      	nop			; (mov r8, r8)
 8005aa4:	2000018c 	.word	0x2000018c
 8005aa8:	20000120 	.word	0x20000120
 8005aac:	20000140 	.word	0x20000140

08005ab0 <updateStopwatchState>:
 * in not running mode:
 *   button 2 starts stopwatch and moves to running mode
 *   button 3 captures stopwatch for lap
 *   button 4 clears stopwatch and returns to default mode
 */
void updateStopwatchState(TIM_HandleTypeDef *timerStopwatchTim) {
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b082      	sub	sp, #8
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
	// start/stop
	if (buttons.is2Pressed) {
 8005ab8:	4b28      	ldr	r3, [pc, #160]	; (8005b5c <updateStopwatchState+0xac>)
 8005aba:	785b      	ldrb	r3, [r3, #1]
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d01c      	beq.n	8005afc <updateStopwatchState+0x4c>
		updateFace.stopwatch = 1;
 8005ac2:	4b27      	ldr	r3, [pc, #156]	; (8005b60 <updateStopwatchState+0xb0>)
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	70da      	strb	r2, [r3, #3]

		if (isStopwatchRunning == 0) {
 8005ac8:	4b26      	ldr	r3, [pc, #152]	; (8005b64 <updateStopwatchState+0xb4>)
 8005aca:	781b      	ldrb	r3, [r3, #0]
 8005acc:	b2db      	uxtb	r3, r3
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d10a      	bne.n	8005ae8 <updateStopwatchState+0x38>
			runStopwatch(timerStopwatchTim);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	0018      	movs	r0, r3
 8005ad6:	f7ff f8d7 	bl	8004c88 <runStopwatch>
			isStopwatchRunning = 1;
 8005ada:	4b22      	ldr	r3, [pc, #136]	; (8005b64 <updateStopwatchState+0xb4>)
 8005adc:	2201      	movs	r2, #1
 8005ade:	701a      	strb	r2, [r3, #0]
			isStopwatchPaused = 0;
 8005ae0:	4b21      	ldr	r3, [pc, #132]	; (8005b68 <updateStopwatchState+0xb8>)
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	701a      	strb	r2, [r3, #0]
 8005ae6:	e009      	b.n	8005afc <updateStopwatchState+0x4c>
		}
		else {
			pauseStopwatch(timerStopwatchTim);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	0018      	movs	r0, r3
 8005aec:	f7ff f932 	bl	8004d54 <pauseStopwatch>
			isStopwatchRunning = 0;
 8005af0:	4b1c      	ldr	r3, [pc, #112]	; (8005b64 <updateStopwatchState+0xb4>)
 8005af2:	2200      	movs	r2, #0
 8005af4:	701a      	strb	r2, [r3, #0]
			isStopwatchPaused = 1;
 8005af6:	4b1c      	ldr	r3, [pc, #112]	; (8005b68 <updateStopwatchState+0xb8>)
 8005af8:	2201      	movs	r2, #1
 8005afa:	701a      	strb	r2, [r3, #0]
		}
	}
	if (buttons.is3Pressed && stopwatchCounter != 0) {
 8005afc:	4b17      	ldr	r3, [pc, #92]	; (8005b5c <updateStopwatchState+0xac>)
 8005afe:	789b      	ldrb	r3, [r3, #2]
 8005b00:	b2db      	uxtb	r3, r3
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d00e      	beq.n	8005b24 <updateStopwatchState+0x74>
 8005b06:	4b19      	ldr	r3, [pc, #100]	; (8005b6c <updateStopwatchState+0xbc>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d00a      	beq.n	8005b24 <updateStopwatchState+0x74>
		updateFace.stopwatch = 1;
 8005b0e:	4b14      	ldr	r3, [pc, #80]	; (8005b60 <updateStopwatchState+0xb0>)
 8005b10:	2201      	movs	r2, #1
 8005b12:	70da      	strb	r2, [r3, #3]

		// pull data and set lap
		stopwatchVars.lapPrev = stopwatchVars.lapCurrent;
 8005b14:	4b16      	ldr	r3, [pc, #88]	; (8005b70 <updateStopwatchState+0xc0>)
 8005b16:	685a      	ldr	r2, [r3, #4]
 8005b18:	4b15      	ldr	r3, [pc, #84]	; (8005b70 <updateStopwatchState+0xc0>)
 8005b1a:	601a      	str	r2, [r3, #0]
		stopwatchVars.lapCurrent = stopwatchCounter;
 8005b1c:	4b13      	ldr	r3, [pc, #76]	; (8005b6c <updateStopwatchState+0xbc>)
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	4b13      	ldr	r3, [pc, #76]	; (8005b70 <updateStopwatchState+0xc0>)
 8005b22:	605a      	str	r2, [r3, #4]
	}
	if (buttons.is4Pressed) {
 8005b24:	4b0d      	ldr	r3, [pc, #52]	; (8005b5c <updateStopwatchState+0xac>)
 8005b26:	78db      	ldrb	r3, [r3, #3]
 8005b28:	b2db      	uxtb	r3, r3
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d012      	beq.n	8005b54 <updateStopwatchState+0xa4>
		updateFace.stopwatch = 1;
 8005b2e:	4b0c      	ldr	r3, [pc, #48]	; (8005b60 <updateStopwatchState+0xb0>)
 8005b30:	2201      	movs	r2, #1
 8005b32:	70da      	strb	r2, [r3, #3]

		// clear stopwatch hw
		clearStopwatch(timerStopwatchTim);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	0018      	movs	r0, r3
 8005b38:	f7ff f920 	bl	8004d7c <clearStopwatch>
		stopwatchVars.lapCurrent = 0;
 8005b3c:	4b0c      	ldr	r3, [pc, #48]	; (8005b70 <updateStopwatchState+0xc0>)
 8005b3e:	2200      	movs	r2, #0
 8005b40:	605a      	str	r2, [r3, #4]
		stopwatchVars.lapPrev = 0;
 8005b42:	4b0b      	ldr	r3, [pc, #44]	; (8005b70 <updateStopwatchState+0xc0>)
 8005b44:	2200      	movs	r2, #0
 8005b46:	601a      	str	r2, [r3, #0]
		isStopwatchRunning = 0;
 8005b48:	4b06      	ldr	r3, [pc, #24]	; (8005b64 <updateStopwatchState+0xb4>)
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	701a      	strb	r2, [r3, #0]
		isStopwatchPaused = 0;
 8005b4e:	4b06      	ldr	r3, [pc, #24]	; (8005b68 <updateStopwatchState+0xb8>)
 8005b50:	2200      	movs	r2, #0
 8005b52:	701a      	strb	r2, [r3, #0]
	}
}
 8005b54:	46c0      	nop			; (mov r8, r8)
 8005b56:	46bd      	mov	sp, r7
 8005b58:	b002      	add	sp, #8
 8005b5a:	bd80      	pop	{r7, pc}
 8005b5c:	2000018c 	.word	0x2000018c
 8005b60:	20000140 	.word	0x20000140
 8005b64:	20000144 	.word	0x20000144
 8005b68:	20000191 	.word	0x20000191
 8005b6c:	20000194 	.word	0x20000194
 8005b70:	20000128 	.word	0x20000128

08005b74 <updateDisplay>:

// primary function for making changes to display
void updateDisplay(RTC_HandleTypeDef *hrtc, SPI_HandleTypeDef *hspi) {
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b082      	sub	sp, #8
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	6039      	str	r1, [r7, #0]
	// change faces
	if (isFaceBeingChanged == 1) {
 8005b7e:	4b7a      	ldr	r3, [pc, #488]	; (8005d68 <updateDisplay+0x1f4>)
 8005b80:	781b      	ldrb	r3, [r3, #0]
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d160      	bne.n	8005c48 <updateDisplay+0xd4>
		isFaceBeingChanged = 0;
 8005b86:	4b78      	ldr	r3, [pc, #480]	; (8005d68 <updateDisplay+0x1f4>)
 8005b88:	2200      	movs	r2, #0
 8005b8a:	701a      	strb	r2, [r3, #0]

		// drawing titles and boxes that won't be rewritten during normal operation within
		// a specific face (titles and buttons)
		if (faceOnDisplay == faceClock) {
 8005b8c:	4b77      	ldr	r3, [pc, #476]	; (8005d6c <updateDisplay+0x1f8>)
 8005b8e:	781b      	ldrb	r3, [r3, #0]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d10b      	bne.n	8005bac <updateDisplay+0x38>
			clearScreen(ST77XX_CYAN, hspi);
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	4a76      	ldr	r2, [pc, #472]	; (8005d70 <updateDisplay+0x1fc>)
 8005b98:	0019      	movs	r1, r3
 8005b9a:	0010      	movs	r0, r2
 8005b9c:	f7fc fc46 	bl	800242c <clearScreen>
			drawTitle("clock", hspi);
 8005ba0:	683a      	ldr	r2, [r7, #0]
 8005ba2:	4b74      	ldr	r3, [pc, #464]	; (8005d74 <updateDisplay+0x200>)
 8005ba4:	0011      	movs	r1, r2
 8005ba6:	0018      	movs	r0, r3
 8005ba8:	f000 fc3a 	bl	8006420 <drawTitle>
		}
		if (faceOnDisplay == faceTimer) {
 8005bac:	4b6f      	ldr	r3, [pc, #444]	; (8005d6c <updateDisplay+0x1f8>)
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d112      	bne.n	8005bda <updateDisplay+0x66>
			clearScreen(ST77XX_GREEN, hspi);
 8005bb4:	683a      	ldr	r2, [r7, #0]
 8005bb6:	23fc      	movs	r3, #252	; 0xfc
 8005bb8:	00db      	lsls	r3, r3, #3
 8005bba:	0011      	movs	r1, r2
 8005bbc:	0018      	movs	r0, r3
 8005bbe:	f7fc fc35 	bl	800242c <clearScreen>
			drawTopClock(hrtc, hspi);
 8005bc2:	683a      	ldr	r2, [r7, #0]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	0011      	movs	r1, r2
 8005bc8:	0018      	movs	r0, r3
 8005bca:	f000 fd91 	bl	80066f0 <drawTopClock>
			drawTitle("timer", hspi);
 8005bce:	683a      	ldr	r2, [r7, #0]
 8005bd0:	4b69      	ldr	r3, [pc, #420]	; (8005d78 <updateDisplay+0x204>)
 8005bd2:	0011      	movs	r1, r2
 8005bd4:	0018      	movs	r0, r3
 8005bd6:	f000 fc23 	bl	8006420 <drawTitle>
		}
		if (faceOnDisplay == faceAlarm) {
 8005bda:	4b64      	ldr	r3, [pc, #400]	; (8005d6c <updateDisplay+0x1f8>)
 8005bdc:	781b      	ldrb	r3, [r3, #0]
 8005bde:	2b02      	cmp	r3, #2
 8005be0:	d111      	bne.n	8005c06 <updateDisplay+0x92>
			clearScreen(ST77XX_MAGENTA, hspi);
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	4a65      	ldr	r2, [pc, #404]	; (8005d7c <updateDisplay+0x208>)
 8005be6:	0019      	movs	r1, r3
 8005be8:	0010      	movs	r0, r2
 8005bea:	f7fc fc1f 	bl	800242c <clearScreen>
			drawTopClock(hrtc, hspi);
 8005bee:	683a      	ldr	r2, [r7, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	0011      	movs	r1, r2
 8005bf4:	0018      	movs	r0, r3
 8005bf6:	f000 fd7b 	bl	80066f0 <drawTopClock>
			drawTitle("alarm", hspi);
 8005bfa:	683a      	ldr	r2, [r7, #0]
 8005bfc:	4b60      	ldr	r3, [pc, #384]	; (8005d80 <updateDisplay+0x20c>)
 8005bfe:	0011      	movs	r1, r2
 8005c00:	0018      	movs	r0, r3
 8005c02:	f000 fc0d 	bl	8006420 <drawTitle>
		}
		if (faceOnDisplay == faceStopwatch) {
 8005c06:	4b59      	ldr	r3, [pc, #356]	; (8005d6c <updateDisplay+0x1f8>)
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	2b03      	cmp	r3, #3
 8005c0c:	d111      	bne.n	8005c32 <updateDisplay+0xbe>
			clearScreen(ST77XX_YELLOW, hspi);
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	4a5c      	ldr	r2, [pc, #368]	; (8005d84 <updateDisplay+0x210>)
 8005c12:	0019      	movs	r1, r3
 8005c14:	0010      	movs	r0, r2
 8005c16:	f7fc fc09 	bl	800242c <clearScreen>
			drawTopClock(hrtc, hspi);
 8005c1a:	683a      	ldr	r2, [r7, #0]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	0011      	movs	r1, r2
 8005c20:	0018      	movs	r0, r3
 8005c22:	f000 fd65 	bl	80066f0 <drawTopClock>
			drawTitle("stopwatch", hspi);
 8005c26:	683a      	ldr	r2, [r7, #0]
 8005c28:	4b57      	ldr	r3, [pc, #348]	; (8005d88 <updateDisplay+0x214>)
 8005c2a:	0011      	movs	r1, r2
 8005c2c:	0018      	movs	r0, r3
 8005c2e:	f000 fbf7 	bl	8006420 <drawTitle>
		}

		drawBattery(battPercentage, hspi);
 8005c32:	4b56      	ldr	r3, [pc, #344]	; (8005d8c <updateDisplay+0x218>)
 8005c34:	881b      	ldrh	r3, [r3, #0]
 8005c36:	683a      	ldr	r2, [r7, #0]
 8005c38:	0011      	movs	r1, r2
 8005c3a:	0018      	movs	r0, r3
 8005c3c:	f000 fc64 	bl	8006508 <drawBattery>
		drawButtons(hspi);
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	0018      	movs	r0, r3
 8005c44:	f000 fba6 	bl	8006394 <drawButtons>
	}


	if (updateFace.clock || updateFace.timer || updateFace.alarm || updateFace.stopwatch) {
 8005c48:	4b51      	ldr	r3, [pc, #324]	; (8005d90 <updateDisplay+0x21c>)
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d10f      	bne.n	8005c72 <updateDisplay+0xfe>
 8005c52:	4b4f      	ldr	r3, [pc, #316]	; (8005d90 <updateDisplay+0x21c>)
 8005c54:	785b      	ldrb	r3, [r3, #1]
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d10a      	bne.n	8005c72 <updateDisplay+0xfe>
 8005c5c:	4b4c      	ldr	r3, [pc, #304]	; (8005d90 <updateDisplay+0x21c>)
 8005c5e:	789b      	ldrb	r3, [r3, #2]
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d105      	bne.n	8005c72 <updateDisplay+0xfe>
 8005c66:	4b4a      	ldr	r3, [pc, #296]	; (8005d90 <updateDisplay+0x21c>)
 8005c68:	78db      	ldrb	r3, [r3, #3]
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d100      	bne.n	8005c72 <updateDisplay+0xfe>
 8005c70:	e076      	b.n	8005d60 <updateDisplay+0x1ec>
		// update clock face
		if (faceOnDisplay == faceClock) {
 8005c72:	4b3e      	ldr	r3, [pc, #248]	; (8005d6c <updateDisplay+0x1f8>)
 8005c74:	781b      	ldrb	r3, [r3, #0]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d10f      	bne.n	8005c9a <updateDisplay+0x126>
			if (updateFace.clock == 1) {
 8005c7a:	4b45      	ldr	r3, [pc, #276]	; (8005d90 <updateDisplay+0x21c>)
 8005c7c:	781b      	ldrb	r3, [r3, #0]
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d161      	bne.n	8005d48 <updateDisplay+0x1d4>
				setBackgroundColor(ST77XX_CYAN);
 8005c84:	4b3a      	ldr	r3, [pc, #232]	; (8005d70 <updateDisplay+0x1fc>)
 8005c86:	0018      	movs	r0, r3
 8005c88:	f7fd f910 	bl	8002eac <setBackgroundColor>
				updateClockDisplay(hrtc, hspi);
 8005c8c:	683a      	ldr	r2, [r7, #0]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	0011      	movs	r1, r2
 8005c92:	0018      	movs	r0, r3
 8005c94:	f000 f87e 	bl	8005d94 <updateClockDisplay>
 8005c98:	e056      	b.n	8005d48 <updateDisplay+0x1d4>
			}
		}
		// update timer face
		else if (faceOnDisplay == faceTimer) {
 8005c9a:	4b34      	ldr	r3, [pc, #208]	; (8005d6c <updateDisplay+0x1f8>)
 8005c9c:	781b      	ldrb	r3, [r3, #0]
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d119      	bne.n	8005cd6 <updateDisplay+0x162>
			if (updateFace.timer == 1) {
 8005ca2:	4b3b      	ldr	r3, [pc, #236]	; (8005d90 <updateDisplay+0x21c>)
 8005ca4:	785b      	ldrb	r3, [r3, #1]
 8005ca6:	b2db      	uxtb	r3, r3
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d108      	bne.n	8005cbe <updateDisplay+0x14a>
				setBackgroundColor(ST77XX_GREEN);
 8005cac:	23fc      	movs	r3, #252	; 0xfc
 8005cae:	00db      	lsls	r3, r3, #3
 8005cb0:	0018      	movs	r0, r3
 8005cb2:	f7fd f8fb 	bl	8002eac <setBackgroundColor>
				updateTimerDisplay(hspi);
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	0018      	movs	r0, r3
 8005cba:	f000 f915 	bl	8005ee8 <updateTimerDisplay>
			}
			if (updateFace.clock == 1) drawTopClock(hrtc, hspi);
 8005cbe:	4b34      	ldr	r3, [pc, #208]	; (8005d90 <updateDisplay+0x21c>)
 8005cc0:	781b      	ldrb	r3, [r3, #0]
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d13f      	bne.n	8005d48 <updateDisplay+0x1d4>
 8005cc8:	683a      	ldr	r2, [r7, #0]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	0011      	movs	r1, r2
 8005cce:	0018      	movs	r0, r3
 8005cd0:	f000 fd0e 	bl	80066f0 <drawTopClock>
 8005cd4:	e038      	b.n	8005d48 <updateDisplay+0x1d4>
		}
		// update alarm face
		else if (faceOnDisplay == faceAlarm) {
 8005cd6:	4b25      	ldr	r3, [pc, #148]	; (8005d6c <updateDisplay+0x1f8>)
 8005cd8:	781b      	ldrb	r3, [r3, #0]
 8005cda:	2b02      	cmp	r3, #2
 8005cdc:	d118      	bne.n	8005d10 <updateDisplay+0x19c>
			if (updateFace.alarm == 1) {
 8005cde:	4b2c      	ldr	r3, [pc, #176]	; (8005d90 <updateDisplay+0x21c>)
 8005ce0:	789b      	ldrb	r3, [r3, #2]
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d107      	bne.n	8005cf8 <updateDisplay+0x184>
				setBackgroundColor(ST77XX_MAGENTA);
 8005ce8:	4b24      	ldr	r3, [pc, #144]	; (8005d7c <updateDisplay+0x208>)
 8005cea:	0018      	movs	r0, r3
 8005cec:	f7fd f8de 	bl	8002eac <setBackgroundColor>
				updateAlarmDisplay(hspi);
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	0018      	movs	r0, r3
 8005cf4:	f000 f9f8 	bl	80060e8 <updateAlarmDisplay>
			}
			if (updateFace.clock == 1) drawTopClock(hrtc, hspi);
 8005cf8:	4b25      	ldr	r3, [pc, #148]	; (8005d90 <updateDisplay+0x21c>)
 8005cfa:	781b      	ldrb	r3, [r3, #0]
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	2b01      	cmp	r3, #1
 8005d00:	d122      	bne.n	8005d48 <updateDisplay+0x1d4>
 8005d02:	683a      	ldr	r2, [r7, #0]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	0011      	movs	r1, r2
 8005d08:	0018      	movs	r0, r3
 8005d0a:	f000 fcf1 	bl	80066f0 <drawTopClock>
 8005d0e:	e01b      	b.n	8005d48 <updateDisplay+0x1d4>
		}
		// update stopwatch face
		else if (faceOnDisplay == faceStopwatch) {
 8005d10:	4b16      	ldr	r3, [pc, #88]	; (8005d6c <updateDisplay+0x1f8>)
 8005d12:	781b      	ldrb	r3, [r3, #0]
 8005d14:	2b03      	cmp	r3, #3
 8005d16:	d117      	bne.n	8005d48 <updateDisplay+0x1d4>
			if (updateFace.stopwatch == 1) {
 8005d18:	4b1d      	ldr	r3, [pc, #116]	; (8005d90 <updateDisplay+0x21c>)
 8005d1a:	78db      	ldrb	r3, [r3, #3]
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d107      	bne.n	8005d32 <updateDisplay+0x1be>
				setBackgroundColor(ST77XX_YELLOW);
 8005d22:	4b18      	ldr	r3, [pc, #96]	; (8005d84 <updateDisplay+0x210>)
 8005d24:	0018      	movs	r0, r3
 8005d26:	f7fd f8c1 	bl	8002eac <setBackgroundColor>
				updateStopwatchDisplay(hspi);
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	0018      	movs	r0, r3
 8005d2e:	f000 faa9 	bl	8006284 <updateStopwatchDisplay>
			}
			if (updateFace.clock == 1) drawTopClock(hrtc, hspi);
 8005d32:	4b17      	ldr	r3, [pc, #92]	; (8005d90 <updateDisplay+0x21c>)
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	b2db      	uxtb	r3, r3
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d105      	bne.n	8005d48 <updateDisplay+0x1d4>
 8005d3c:	683a      	ldr	r2, [r7, #0]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	0011      	movs	r1, r2
 8005d42:	0018      	movs	r0, r3
 8005d44:	f000 fcd4 	bl	80066f0 <drawTopClock>
		}

		updateFace.clock = updateFace.timer = updateFace.alarm = updateFace.stopwatch = 0;
 8005d48:	2200      	movs	r2, #0
 8005d4a:	4b11      	ldr	r3, [pc, #68]	; (8005d90 <updateDisplay+0x21c>)
 8005d4c:	1c11      	adds	r1, r2, #0
 8005d4e:	70d9      	strb	r1, [r3, #3]
 8005d50:	4b0f      	ldr	r3, [pc, #60]	; (8005d90 <updateDisplay+0x21c>)
 8005d52:	1c11      	adds	r1, r2, #0
 8005d54:	7099      	strb	r1, [r3, #2]
 8005d56:	4b0e      	ldr	r3, [pc, #56]	; (8005d90 <updateDisplay+0x21c>)
 8005d58:	1c11      	adds	r1, r2, #0
 8005d5a:	7059      	strb	r1, [r3, #1]
 8005d5c:	4b0c      	ldr	r3, [pc, #48]	; (8005d90 <updateDisplay+0x21c>)
 8005d5e:	701a      	strb	r2, [r3, #0]
	}
}
 8005d60:	46c0      	nop			; (mov r8, r8)
 8005d62:	46bd      	mov	sp, r7
 8005d64:	b002      	add	sp, #8
 8005d66:	bd80      	pop	{r7, pc}
 8005d68:	20000068 	.word	0x20000068
 8005d6c:	20000130 	.word	0x20000130
 8005d70:	000007ff 	.word	0x000007ff
 8005d74:	0800bbe0 	.word	0x0800bbe0
 8005d78:	0800bbe8 	.word	0x0800bbe8
 8005d7c:	0000f81f 	.word	0x0000f81f
 8005d80:	0800bbf0 	.word	0x0800bbf0
 8005d84:	0000ffe0 	.word	0x0000ffe0
 8005d88:	0800bbf8 	.word	0x0800bbf8
 8005d8c:	2000013c 	.word	0x2000013c
 8005d90:	20000140 	.word	0x20000140

08005d94 <updateClockDisplay>:

// helper function for drawing all elements for clock display
void updateClockDisplay(RTC_HandleTypeDef *hrtc, SPI_HandleTypeDef *hspi) {
 8005d94:	b5b0      	push	{r4, r5, r7, lr}
 8005d96:	b088      	sub	sp, #32
 8005d98:	af02      	add	r7, sp, #8
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]
	struct dates currentDate = {0};
 8005d9e:	2310      	movs	r3, #16
 8005da0:	18fb      	adds	r3, r7, r3
 8005da2:	0018      	movs	r0, r3
 8005da4:	2306      	movs	r3, #6
 8005da6:	001a      	movs	r2, r3
 8005da8:	2100      	movs	r1, #0
 8005daa:	f005 fa80 	bl	800b2ae <memset>
	struct times currentTime = {0};
 8005dae:	230c      	movs	r3, #12
 8005db0:	18fb      	adds	r3, r7, r3
 8005db2:	0018      	movs	r0, r3
 8005db4:	2303      	movs	r3, #3
 8005db6:	001a      	movs	r2, r3
 8005db8:	2100      	movs	r1, #0
 8005dba:	f005 fa78 	bl	800b2ae <memset>

	setTextColor(ST77XX_BLACK);
 8005dbe:	2000      	movs	r0, #0
 8005dc0:	f7fd f8ae 	bl	8002f20 <setTextColor>
	if (clockVars.isBeingSet == 0) {
 8005dc4:	4b3c      	ldr	r3, [pc, #240]	; (8005eb8 <updateClockDisplay+0x124>)
 8005dc6:	781b      	ldrb	r3, [r3, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d11c      	bne.n	8005e06 <updateClockDisplay+0x72>
		getDateTime(&currentDate, &currentTime, hrtc);
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	240c      	movs	r4, #12
 8005dd0:	1939      	adds	r1, r7, r4
 8005dd2:	2510      	movs	r5, #16
 8005dd4:	197b      	adds	r3, r7, r5
 8005dd6:	0018      	movs	r0, r3
 8005dd8:	f7fd fbcc 	bl	8003574 <getDateTime>
		drawClock(&currentDate, &currentTime, hspi);
 8005ddc:	683a      	ldr	r2, [r7, #0]
 8005dde:	1939      	adds	r1, r7, r4
 8005de0:	197b      	adds	r3, r7, r5
 8005de2:	0018      	movs	r0, r3
 8005de4:	f000 fbea 	bl	80065bc <drawClock>

		setTextSize(1);
 8005de8:	2001      	movs	r0, #1
 8005dea:	f7fd f889 	bl	8002f00 <setTextSize>
		// clear line that says "setting ___"
		clearTextLine(44, hspi);
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	0019      	movs	r1, r3
 8005df2:	202c      	movs	r0, #44	; 0x2c
 8005df4:	f7fd f83a 	bl	8002e6c <clearTextLine>

		// draw button text
		drawButtonText("", "", "set", hspi);
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	4a30      	ldr	r2, [pc, #192]	; (8005ebc <updateClockDisplay+0x128>)
 8005dfc:	4930      	ldr	r1, [pc, #192]	; (8005ec0 <updateClockDisplay+0x12c>)
 8005dfe:	4830      	ldr	r0, [pc, #192]	; (8005ec0 <updateClockDisplay+0x12c>)
 8005e00:	f000 fae2 	bl	80063c8 <drawButtonText>
			default: break;
		}

		drawClock(clockVars.dateToSet, clockVars.timeToSet, hspi);
	}
}
 8005e04:	e054      	b.n	8005eb0 <updateClockDisplay+0x11c>
	else if (clockVars.isBeingSet == 1) {
 8005e06:	4b2c      	ldr	r3, [pc, #176]	; (8005eb8 <updateClockDisplay+0x124>)
 8005e08:	781b      	ldrb	r3, [r3, #0]
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d150      	bne.n	8005eb0 <updateClockDisplay+0x11c>
		if (clockVars.fieldBeingSet == 1) drawButtonText("up", "down", "change", hspi);
 8005e0e:	4b2a      	ldr	r3, [pc, #168]	; (8005eb8 <updateClockDisplay+0x124>)
 8005e10:	785b      	ldrb	r3, [r3, #1]
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d105      	bne.n	8005e22 <updateClockDisplay+0x8e>
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	4a2a      	ldr	r2, [pc, #168]	; (8005ec4 <updateClockDisplay+0x130>)
 8005e1a:	492b      	ldr	r1, [pc, #172]	; (8005ec8 <updateClockDisplay+0x134>)
 8005e1c:	482b      	ldr	r0, [pc, #172]	; (8005ecc <updateClockDisplay+0x138>)
 8005e1e:	f000 fad3 	bl	80063c8 <drawButtonText>
		setTextSize(1);
 8005e22:	2001      	movs	r0, #1
 8005e24:	f7fd f86c 	bl	8002f00 <setTextSize>
		switch (clockVars.fieldBeingSet) {
 8005e28:	4b23      	ldr	r3, [pc, #140]	; (8005eb8 <updateClockDisplay+0x124>)
 8005e2a:	785b      	ldrb	r3, [r3, #1]
 8005e2c:	2b05      	cmp	r3, #5
 8005e2e:	d836      	bhi.n	8005e9e <updateClockDisplay+0x10a>
 8005e30:	009a      	lsls	r2, r3, #2
 8005e32:	4b27      	ldr	r3, [pc, #156]	; (8005ed0 <updateClockDisplay+0x13c>)
 8005e34:	18d3      	adds	r3, r2, r3
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	469f      	mov	pc, r3
			case 1:	drawCenteredTextWithPadding(WIDTH/2, 44, 17, "setting minute...", hspi); break;
 8005e3a:	4a26      	ldr	r2, [pc, #152]	; (8005ed4 <updateClockDisplay+0x140>)
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	9300      	str	r3, [sp, #0]
 8005e40:	0013      	movs	r3, r2
 8005e42:	2211      	movs	r2, #17
 8005e44:	212c      	movs	r1, #44	; 0x2c
 8005e46:	2040      	movs	r0, #64	; 0x40
 8005e48:	f7fc ff38 	bl	8002cbc <drawCenteredTextWithPadding>
 8005e4c:	e028      	b.n	8005ea0 <updateClockDisplay+0x10c>
			case 2:	drawCenteredTextWithPadding(WIDTH/2, 44, 17, "setting hour...", hspi);	break;
 8005e4e:	4a22      	ldr	r2, [pc, #136]	; (8005ed8 <updateClockDisplay+0x144>)
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	9300      	str	r3, [sp, #0]
 8005e54:	0013      	movs	r3, r2
 8005e56:	2211      	movs	r2, #17
 8005e58:	212c      	movs	r1, #44	; 0x2c
 8005e5a:	2040      	movs	r0, #64	; 0x40
 8005e5c:	f7fc ff2e 	bl	8002cbc <drawCenteredTextWithPadding>
 8005e60:	e01e      	b.n	8005ea0 <updateClockDisplay+0x10c>
			case 3: drawCenteredTextWithPadding(WIDTH/2, 44, 17, "setting year...", hspi); break;
 8005e62:	4a1e      	ldr	r2, [pc, #120]	; (8005edc <updateClockDisplay+0x148>)
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	9300      	str	r3, [sp, #0]
 8005e68:	0013      	movs	r3, r2
 8005e6a:	2211      	movs	r2, #17
 8005e6c:	212c      	movs	r1, #44	; 0x2c
 8005e6e:	2040      	movs	r0, #64	; 0x40
 8005e70:	f7fc ff24 	bl	8002cbc <drawCenteredTextWithPadding>
 8005e74:	e014      	b.n	8005ea0 <updateClockDisplay+0x10c>
			case 4: drawCenteredTextWithPadding(WIDTH/2, 44, 17, "setting month...", hspi); break;
 8005e76:	4a1a      	ldr	r2, [pc, #104]	; (8005ee0 <updateClockDisplay+0x14c>)
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	9300      	str	r3, [sp, #0]
 8005e7c:	0013      	movs	r3, r2
 8005e7e:	2211      	movs	r2, #17
 8005e80:	212c      	movs	r1, #44	; 0x2c
 8005e82:	2040      	movs	r0, #64	; 0x40
 8005e84:	f7fc ff1a 	bl	8002cbc <drawCenteredTextWithPadding>
 8005e88:	e00a      	b.n	8005ea0 <updateClockDisplay+0x10c>
			case 5: drawCenteredTextWithPadding(WIDTH/2, 44, 17, "setting date...", hspi); break;
 8005e8a:	4a16      	ldr	r2, [pc, #88]	; (8005ee4 <updateClockDisplay+0x150>)
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	9300      	str	r3, [sp, #0]
 8005e90:	0013      	movs	r3, r2
 8005e92:	2211      	movs	r2, #17
 8005e94:	212c      	movs	r1, #44	; 0x2c
 8005e96:	2040      	movs	r0, #64	; 0x40
 8005e98:	f7fc ff10 	bl	8002cbc <drawCenteredTextWithPadding>
 8005e9c:	e000      	b.n	8005ea0 <updateClockDisplay+0x10c>
			default: break;
 8005e9e:	46c0      	nop			; (mov r8, r8)
		drawClock(clockVars.dateToSet, clockVars.timeToSet, hspi);
 8005ea0:	4b05      	ldr	r3, [pc, #20]	; (8005eb8 <updateClockDisplay+0x124>)
 8005ea2:	6858      	ldr	r0, [r3, #4]
 8005ea4:	4b04      	ldr	r3, [pc, #16]	; (8005eb8 <updateClockDisplay+0x124>)
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	683a      	ldr	r2, [r7, #0]
 8005eaa:	0019      	movs	r1, r3
 8005eac:	f000 fb86 	bl	80065bc <drawClock>
}
 8005eb0:	46c0      	nop			; (mov r8, r8)
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	b006      	add	sp, #24
 8005eb6:	bdb0      	pop	{r4, r5, r7, pc}
 8005eb8:	2000010c 	.word	0x2000010c
 8005ebc:	0800bc04 	.word	0x0800bc04
 8005ec0:	0800bb64 	.word	0x0800bb64
 8005ec4:	0800bc08 	.word	0x0800bc08
 8005ec8:	0800bc10 	.word	0x0800bc10
 8005ecc:	0800bc18 	.word	0x0800bc18
 8005ed0:	0800c438 	.word	0x0800c438
 8005ed4:	0800bc1c 	.word	0x0800bc1c
 8005ed8:	0800bc30 	.word	0x0800bc30
 8005edc:	0800bc40 	.word	0x0800bc40
 8005ee0:	0800bc50 	.word	0x0800bc50
 8005ee4:	0800bc64 	.word	0x0800bc64

08005ee8 <updateTimerDisplay>:

// helper function for drawing all elements for timer display
void updateTimerDisplay(SPI_HandleTypeDef *hspi) {
 8005ee8:	b590      	push	{r4, r7, lr}
 8005eea:	b087      	sub	sp, #28
 8005eec:	af02      	add	r7, sp, #8
 8005eee:	6078      	str	r0, [r7, #4]
	struct times currentTimer = {0};
 8005ef0:	230c      	movs	r3, #12
 8005ef2:	18fb      	adds	r3, r7, r3
 8005ef4:	0018      	movs	r0, r3
 8005ef6:	2303      	movs	r3, #3
 8005ef8:	001a      	movs	r2, r3
 8005efa:	2100      	movs	r1, #0
 8005efc:	f005 f9d7 	bl	800b2ae <memset>

	setTextColor(ST77XX_BLACK);
 8005f00:	2000      	movs	r0, #0
 8005f02:	f7fd f80d 	bl	8002f20 <setTextColor>
	if (timerVars.isBeingSet == 0) {
 8005f06:	4b64      	ldr	r3, [pc, #400]	; (8006098 <updateTimerDisplay+0x1b0>)
 8005f08:	781b      	ldrb	r3, [r3, #0]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d000      	beq.n	8005f10 <updateTimerDisplay+0x28>
 8005f0e:	e087      	b.n	8006020 <updateTimerDisplay+0x138>
		if (timerVars.isSet == 0) {
 8005f10:	4b61      	ldr	r3, [pc, #388]	; (8006098 <updateTimerDisplay+0x1b0>)
 8005f12:	789b      	ldrb	r3, [r3, #2]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d11f      	bne.n	8005f58 <updateTimerDisplay+0x70>
			setTextSize(2);
 8005f18:	2002      	movs	r0, #2
 8005f1a:	f7fc fff1 	bl	8002f00 <setTextSize>
			clearTextLine(68, hspi);	// clear timer time text
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	0019      	movs	r1, r3
 8005f22:	2044      	movs	r0, #68	; 0x44
 8005f24:	f7fc ffa2 	bl	8002e6c <clearTextLine>

			// write "timer unset"
			setTextSize(1);
 8005f28:	2001      	movs	r0, #1
 8005f2a:	f7fc ffe9 	bl	8002f00 <setTextSize>
			clearTextLine(52, hspi);	// clear setting ___ text
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	0019      	movs	r1, r3
 8005f32:	2034      	movs	r0, #52	; 0x34
 8005f34:	f7fc ff9a 	bl	8002e6c <clearTextLine>
			drawCenteredTextWithPadding(WIDTH/2, 84, 12, "timer unset", hspi);
 8005f38:	4a58      	ldr	r2, [pc, #352]	; (800609c <updateTimerDisplay+0x1b4>)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	9300      	str	r3, [sp, #0]
 8005f3e:	0013      	movs	r3, r2
 8005f40:	220c      	movs	r2, #12
 8005f42:	2154      	movs	r1, #84	; 0x54
 8005f44:	2040      	movs	r0, #64	; 0x40
 8005f46:	f7fc feb9 	bl	8002cbc <drawCenteredTextWithPadding>

			// draw button text
			drawButtonText("", "", "set", hspi);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a54      	ldr	r2, [pc, #336]	; (80060a0 <updateTimerDisplay+0x1b8>)
 8005f4e:	4955      	ldr	r1, [pc, #340]	; (80060a4 <updateTimerDisplay+0x1bc>)
 8005f50:	4854      	ldr	r0, [pc, #336]	; (80060a4 <updateTimerDisplay+0x1bc>)
 8005f52:	f000 fa39 	bl	80063c8 <drawButtonText>
			default: break;
		}

		drawTimer(timerVars.timeToSet, hspi);
	}
}
 8005f56:	e09b      	b.n	8006090 <updateTimerDisplay+0x1a8>
		else if (isTimerDone == 0) {
 8005f58:	4b53      	ldr	r3, [pc, #332]	; (80060a8 <updateTimerDisplay+0x1c0>)
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d143      	bne.n	8005fea <updateTimerDisplay+0x102>
			secondsToTime(&currentTimer, timerCounter);
 8005f62:	4b52      	ldr	r3, [pc, #328]	; (80060ac <updateTimerDisplay+0x1c4>)
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	240c      	movs	r4, #12
 8005f68:	193b      	adds	r3, r7, r4
 8005f6a:	0011      	movs	r1, r2
 8005f6c:	0018      	movs	r0, r3
 8005f6e:	f7fd fbc0 	bl	80036f2 <secondsToTime>
			drawTimer(&currentTimer, hspi);
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	193b      	adds	r3, r7, r4
 8005f76:	0011      	movs	r1, r2
 8005f78:	0018      	movs	r0, r3
 8005f7a:	f000 fc1b 	bl	80067b4 <drawTimer>
			setTextSize(1);
 8005f7e:	2001      	movs	r0, #1
 8005f80:	f7fc ffbe 	bl	8002f00 <setTextSize>
			clearTextLine(52, hspi);	// clear setting ___ text
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	0019      	movs	r1, r3
 8005f88:	2034      	movs	r0, #52	; 0x34
 8005f8a:	f7fc ff6f 	bl	8002e6c <clearTextLine>
			if (isTimerPaused == 1) {
 8005f8e:	4b48      	ldr	r3, [pc, #288]	; (80060b0 <updateTimerDisplay+0x1c8>)
 8005f90:	781b      	ldrb	r3, [r3, #0]
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d109      	bne.n	8005fac <updateTimerDisplay+0xc4>
				drawCenteredTextWithPadding(WIDTH/2, 84, 12, "timer paused", hspi);
 8005f98:	4a46      	ldr	r2, [pc, #280]	; (80060b4 <updateTimerDisplay+0x1cc>)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	9300      	str	r3, [sp, #0]
 8005f9e:	0013      	movs	r3, r2
 8005fa0:	220c      	movs	r2, #12
 8005fa2:	2154      	movs	r1, #84	; 0x54
 8005fa4:	2040      	movs	r0, #64	; 0x40
 8005fa6:	f7fc fe89 	bl	8002cbc <drawCenteredTextWithPadding>
 8005faa:	e017      	b.n	8005fdc <updateTimerDisplay+0xf4>
			else if (isTimerRunning == 0 && timerCounter != 0) {
 8005fac:	4b42      	ldr	r3, [pc, #264]	; (80060b8 <updateTimerDisplay+0x1d0>)
 8005fae:	781b      	ldrb	r3, [r3, #0]
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d10d      	bne.n	8005fd2 <updateTimerDisplay+0xea>
 8005fb6:	4b3d      	ldr	r3, [pc, #244]	; (80060ac <updateTimerDisplay+0x1c4>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d009      	beq.n	8005fd2 <updateTimerDisplay+0xea>
				drawCenteredTextWithPadding(WIDTH/2, 84, 12, "timer set!", hspi);
 8005fbe:	4a3f      	ldr	r2, [pc, #252]	; (80060bc <updateTimerDisplay+0x1d4>)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	9300      	str	r3, [sp, #0]
 8005fc4:	0013      	movs	r3, r2
 8005fc6:	220c      	movs	r2, #12
 8005fc8:	2154      	movs	r1, #84	; 0x54
 8005fca:	2040      	movs	r0, #64	; 0x40
 8005fcc:	f7fc fe76 	bl	8002cbc <drawCenteredTextWithPadding>
 8005fd0:	e004      	b.n	8005fdc <updateTimerDisplay+0xf4>
				clearTextLine(84, hspi);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	0019      	movs	r1, r3
 8005fd6:	2054      	movs	r0, #84	; 0x54
 8005fd8:	f7fc ff48 	bl	8002e6c <clearTextLine>
			drawButtonText("run", "pause", "clear", hspi);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4a38      	ldr	r2, [pc, #224]	; (80060c0 <updateTimerDisplay+0x1d8>)
 8005fe0:	4938      	ldr	r1, [pc, #224]	; (80060c4 <updateTimerDisplay+0x1dc>)
 8005fe2:	4839      	ldr	r0, [pc, #228]	; (80060c8 <updateTimerDisplay+0x1e0>)
 8005fe4:	f000 f9f0 	bl	80063c8 <drawButtonText>
}
 8005fe8:	e052      	b.n	8006090 <updateTimerDisplay+0x1a8>
			secondsToTime(&currentTimer, timerCounter);
 8005fea:	4b30      	ldr	r3, [pc, #192]	; (80060ac <updateTimerDisplay+0x1c4>)
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	240c      	movs	r4, #12
 8005ff0:	193b      	adds	r3, r7, r4
 8005ff2:	0011      	movs	r1, r2
 8005ff4:	0018      	movs	r0, r3
 8005ff6:	f7fd fb7c 	bl	80036f2 <secondsToTime>
			drawTimer(&currentTimer, hspi);
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	193b      	adds	r3, r7, r4
 8005ffe:	0011      	movs	r1, r2
 8006000:	0018      	movs	r0, r3
 8006002:	f000 fbd7 	bl	80067b4 <drawTimer>
			setTextSize(1);
 8006006:	2001      	movs	r0, #1
 8006008:	f7fc ff7a 	bl	8002f00 <setTextSize>
			drawCenteredTextWithPadding(WIDTH/2, 84, 12, "timer done!", hspi);
 800600c:	4a2f      	ldr	r2, [pc, #188]	; (80060cc <updateTimerDisplay+0x1e4>)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	9300      	str	r3, [sp, #0]
 8006012:	0013      	movs	r3, r2
 8006014:	220c      	movs	r2, #12
 8006016:	2154      	movs	r1, #84	; 0x54
 8006018:	2040      	movs	r0, #64	; 0x40
 800601a:	f7fc fe4f 	bl	8002cbc <drawCenteredTextWithPadding>
}
 800601e:	e037      	b.n	8006090 <updateTimerDisplay+0x1a8>
	else if (timerVars.isBeingSet == 1) {
 8006020:	4b1d      	ldr	r3, [pc, #116]	; (8006098 <updateTimerDisplay+0x1b0>)
 8006022:	781b      	ldrb	r3, [r3, #0]
 8006024:	2b01      	cmp	r3, #1
 8006026:	d133      	bne.n	8006090 <updateTimerDisplay+0x1a8>
		drawButtonText("up", "down", "change", hspi);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a29      	ldr	r2, [pc, #164]	; (80060d0 <updateTimerDisplay+0x1e8>)
 800602c:	4929      	ldr	r1, [pc, #164]	; (80060d4 <updateTimerDisplay+0x1ec>)
 800602e:	482a      	ldr	r0, [pc, #168]	; (80060d8 <updateTimerDisplay+0x1f0>)
 8006030:	f000 f9ca 	bl	80063c8 <drawButtonText>
		switch (timerVars.fieldBeingSet) {
 8006034:	4b18      	ldr	r3, [pc, #96]	; (8006098 <updateTimerDisplay+0x1b0>)
 8006036:	785b      	ldrb	r3, [r3, #1]
 8006038:	2b02      	cmp	r3, #2
 800603a:	d00e      	beq.n	800605a <updateTimerDisplay+0x172>
 800603c:	2b03      	cmp	r3, #3
 800603e:	d016      	beq.n	800606e <updateTimerDisplay+0x186>
 8006040:	2b01      	cmp	r3, #1
 8006042:	d000      	beq.n	8006046 <updateTimerDisplay+0x15e>
			default: break;
 8006044:	e01d      	b.n	8006082 <updateTimerDisplay+0x19a>
			case 1: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting second...", hspi); break;
 8006046:	4a25      	ldr	r2, [pc, #148]	; (80060dc <updateTimerDisplay+0x1f4>)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	9300      	str	r3, [sp, #0]
 800604c:	0013      	movs	r3, r2
 800604e:	2211      	movs	r2, #17
 8006050:	2134      	movs	r1, #52	; 0x34
 8006052:	2040      	movs	r0, #64	; 0x40
 8006054:	f7fc fe32 	bl	8002cbc <drawCenteredTextWithPadding>
 8006058:	e013      	b.n	8006082 <updateTimerDisplay+0x19a>
			case 2: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting minute...", hspi); break;
 800605a:	4a21      	ldr	r2, [pc, #132]	; (80060e0 <updateTimerDisplay+0x1f8>)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	9300      	str	r3, [sp, #0]
 8006060:	0013      	movs	r3, r2
 8006062:	2211      	movs	r2, #17
 8006064:	2134      	movs	r1, #52	; 0x34
 8006066:	2040      	movs	r0, #64	; 0x40
 8006068:	f7fc fe28 	bl	8002cbc <drawCenteredTextWithPadding>
 800606c:	e009      	b.n	8006082 <updateTimerDisplay+0x19a>
			case 3: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting hour...", hspi); break;
 800606e:	4a1d      	ldr	r2, [pc, #116]	; (80060e4 <updateTimerDisplay+0x1fc>)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	9300      	str	r3, [sp, #0]
 8006074:	0013      	movs	r3, r2
 8006076:	2211      	movs	r2, #17
 8006078:	2134      	movs	r1, #52	; 0x34
 800607a:	2040      	movs	r0, #64	; 0x40
 800607c:	f7fc fe1e 	bl	8002cbc <drawCenteredTextWithPadding>
 8006080:	46c0      	nop			; (mov r8, r8)
		drawTimer(timerVars.timeToSet, hspi);
 8006082:	4b05      	ldr	r3, [pc, #20]	; (8006098 <updateTimerDisplay+0x1b0>)
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	0011      	movs	r1, r2
 800608a:	0018      	movs	r0, r3
 800608c:	f000 fb92 	bl	80067b4 <drawTimer>
}
 8006090:	46c0      	nop			; (mov r8, r8)
 8006092:	46bd      	mov	sp, r7
 8006094:	b005      	add	sp, #20
 8006096:	bd90      	pop	{r4, r7, pc}
 8006098:	20000118 	.word	0x20000118
 800609c:	0800bc74 	.word	0x0800bc74
 80060a0:	0800bc04 	.word	0x0800bc04
 80060a4:	0800bb64 	.word	0x0800bb64
 80060a8:	2000014c 	.word	0x2000014c
 80060ac:	20000148 	.word	0x20000148
 80060b0:	20000192 	.word	0x20000192
 80060b4:	0800bc80 	.word	0x0800bc80
 80060b8:	20000190 	.word	0x20000190
 80060bc:	0800bc90 	.word	0x0800bc90
 80060c0:	0800bc9c 	.word	0x0800bc9c
 80060c4:	0800bca4 	.word	0x0800bca4
 80060c8:	0800bcac 	.word	0x0800bcac
 80060cc:	0800bcb0 	.word	0x0800bcb0
 80060d0:	0800bc08 	.word	0x0800bc08
 80060d4:	0800bc10 	.word	0x0800bc10
 80060d8:	0800bc18 	.word	0x0800bc18
 80060dc:	0800bcbc 	.word	0x0800bcbc
 80060e0:	0800bc1c 	.word	0x0800bc1c
 80060e4:	0800bc30 	.word	0x0800bc30

080060e8 <updateAlarmDisplay>:

// helper function for drawing all elements for alarm display
void updateAlarmDisplay(SPI_HandleTypeDef *hspi) {
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b084      	sub	sp, #16
 80060ec:	af02      	add	r7, sp, #8
 80060ee:	6078      	str	r0, [r7, #4]
	setTextColor(ST77XX_BLACK);
 80060f0:	2000      	movs	r0, #0
 80060f2:	f7fc ff15 	bl	8002f20 <setTextColor>
	if (alarmVars.isBeingSet == 0) {
 80060f6:	4b54      	ldr	r3, [pc, #336]	; (8006248 <updateAlarmDisplay+0x160>)
 80060f8:	781b      	ldrb	r3, [r3, #0]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d157      	bne.n	80061ae <updateAlarmDisplay+0xc6>
		setTextSize(1);
 80060fe:	2001      	movs	r0, #1
 8006100:	f7fc fefe 	bl	8002f00 <setTextSize>
		clearTextLine(52, hspi);	// clear "setting..." text
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	0019      	movs	r1, r3
 8006108:	2034      	movs	r0, #52	; 0x34
 800610a:	f7fc feaf 	bl	8002e6c <clearTextLine>
		clearTextLine(60, hspi);	// clear am/pm text
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	0019      	movs	r1, r3
 8006112:	203c      	movs	r0, #60	; 0x3c
 8006114:	f7fc feaa 	bl	8002e6c <clearTextLine>
		if (alarmVars.isSet == 0) {
 8006118:	4b4b      	ldr	r3, [pc, #300]	; (8006248 <updateAlarmDisplay+0x160>)
 800611a:	789b      	ldrb	r3, [r3, #2]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d11a      	bne.n	8006156 <updateAlarmDisplay+0x6e>
			setTextSize(3);
 8006120:	2003      	movs	r0, #3
 8006122:	f7fc feed 	bl	8002f00 <setTextSize>
			clearTextLine(68, hspi);	// clear alarm time text
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	0019      	movs	r1, r3
 800612a:	2044      	movs	r0, #68	; 0x44
 800612c:	f7fc fe9e 	bl	8002e6c <clearTextLine>

			setTextSize(1);
 8006130:	2001      	movs	r0, #1
 8006132:	f7fc fee5 	bl	8002f00 <setTextSize>
			drawCenteredTextWithPadding(WIDTH/2, 100, 11, "alarm unset", hspi);
 8006136:	4a45      	ldr	r2, [pc, #276]	; (800624c <updateAlarmDisplay+0x164>)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	9300      	str	r3, [sp, #0]
 800613c:	0013      	movs	r3, r2
 800613e:	220b      	movs	r2, #11
 8006140:	2164      	movs	r1, #100	; 0x64
 8006142:	2040      	movs	r0, #64	; 0x40
 8006144:	f7fc fdba 	bl	8002cbc <drawCenteredTextWithPadding>

			// draw button text
			drawButtonText("", "", "set", hspi);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	4a41      	ldr	r2, [pc, #260]	; (8006250 <updateAlarmDisplay+0x168>)
 800614c:	4941      	ldr	r1, [pc, #260]	; (8006254 <updateAlarmDisplay+0x16c>)
 800614e:	4841      	ldr	r0, [pc, #260]	; (8006254 <updateAlarmDisplay+0x16c>)
 8006150:	f000 f93a 	bl	80063c8 <drawButtonText>
		drawButtonText("up", "down", "change", hspi);

		// draw alarm
		drawAlarm(alarmVars.alarmToSet, hspi);
	}
}
 8006154:	e074      	b.n	8006240 <updateAlarmDisplay+0x158>
		else if (isAlarmDone == 0) {
 8006156:	4b40      	ldr	r3, [pc, #256]	; (8006258 <updateAlarmDisplay+0x170>)
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	b2db      	uxtb	r3, r3
 800615c:	2b00      	cmp	r3, #0
 800615e:	d119      	bne.n	8006194 <updateAlarmDisplay+0xac>
			setTextSize(1);
 8006160:	2001      	movs	r0, #1
 8006162:	f7fc fecd 	bl	8002f00 <setTextSize>
			drawCenteredTextWithPadding(WIDTH/2, 100, 11, "alarm set", hspi);
 8006166:	4a3d      	ldr	r2, [pc, #244]	; (800625c <updateAlarmDisplay+0x174>)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	9300      	str	r3, [sp, #0]
 800616c:	0013      	movs	r3, r2
 800616e:	220b      	movs	r2, #11
 8006170:	2164      	movs	r1, #100	; 0x64
 8006172:	2040      	movs	r0, #64	; 0x40
 8006174:	f7fc fda2 	bl	8002cbc <drawCenteredTextWithPadding>
			drawAlarm(alarmVars.alarmToSet, hspi);
 8006178:	4b33      	ldr	r3, [pc, #204]	; (8006248 <updateAlarmDisplay+0x160>)
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	0011      	movs	r1, r2
 8006180:	0018      	movs	r0, r3
 8006182:	f000 fb3d 	bl	8006800 <drawAlarm>
			drawButtonText("", "", "clear", hspi);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	4a35      	ldr	r2, [pc, #212]	; (8006260 <updateAlarmDisplay+0x178>)
 800618a:	4932      	ldr	r1, [pc, #200]	; (8006254 <updateAlarmDisplay+0x16c>)
 800618c:	4831      	ldr	r0, [pc, #196]	; (8006254 <updateAlarmDisplay+0x16c>)
 800618e:	f000 f91b 	bl	80063c8 <drawButtonText>
}
 8006192:	e055      	b.n	8006240 <updateAlarmDisplay+0x158>
			setTextSize(1);
 8006194:	2001      	movs	r0, #1
 8006196:	f7fc feb3 	bl	8002f00 <setTextSize>
			drawCenteredTextWithPadding(WIDTH/2, 100, 11, "alarm done!", hspi);
 800619a:	4a32      	ldr	r2, [pc, #200]	; (8006264 <updateAlarmDisplay+0x17c>)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	9300      	str	r3, [sp, #0]
 80061a0:	0013      	movs	r3, r2
 80061a2:	220b      	movs	r2, #11
 80061a4:	2164      	movs	r1, #100	; 0x64
 80061a6:	2040      	movs	r0, #64	; 0x40
 80061a8:	f7fc fd88 	bl	8002cbc <drawCenteredTextWithPadding>
}
 80061ac:	e048      	b.n	8006240 <updateAlarmDisplay+0x158>
	else if (alarmVars.isBeingSet == 1) {
 80061ae:	4b26      	ldr	r3, [pc, #152]	; (8006248 <updateAlarmDisplay+0x160>)
 80061b0:	781b      	ldrb	r3, [r3, #0]
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d144      	bne.n	8006240 <updateAlarmDisplay+0x158>
		setTextSize(1);
 80061b6:	2001      	movs	r0, #1
 80061b8:	f7fc fea2 	bl	8002f00 <setTextSize>
		switch (alarmVars.fieldBeingSet) {
 80061bc:	4b22      	ldr	r3, [pc, #136]	; (8006248 <updateAlarmDisplay+0x160>)
 80061be:	785b      	ldrb	r3, [r3, #1]
 80061c0:	2b02      	cmp	r3, #2
 80061c2:	d012      	beq.n	80061ea <updateAlarmDisplay+0x102>
 80061c4:	dc02      	bgt.n	80061cc <updateAlarmDisplay+0xe4>
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d005      	beq.n	80061d6 <updateAlarmDisplay+0xee>
			default: break;
 80061ca:	e02c      	b.n	8006226 <updateAlarmDisplay+0x13e>
		switch (alarmVars.fieldBeingSet) {
 80061cc:	2b03      	cmp	r3, #3
 80061ce:	d016      	beq.n	80061fe <updateAlarmDisplay+0x116>
 80061d0:	2b04      	cmp	r3, #4
 80061d2:	d01e      	beq.n	8006212 <updateAlarmDisplay+0x12a>
			default: break;
 80061d4:	e027      	b.n	8006226 <updateAlarmDisplay+0x13e>
			case 1: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting second...", hspi); break;
 80061d6:	4a24      	ldr	r2, [pc, #144]	; (8006268 <updateAlarmDisplay+0x180>)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	9300      	str	r3, [sp, #0]
 80061dc:	0013      	movs	r3, r2
 80061de:	2211      	movs	r2, #17
 80061e0:	2134      	movs	r1, #52	; 0x34
 80061e2:	2040      	movs	r0, #64	; 0x40
 80061e4:	f7fc fd6a 	bl	8002cbc <drawCenteredTextWithPadding>
 80061e8:	e01d      	b.n	8006226 <updateAlarmDisplay+0x13e>
			case 2: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting minute...", hspi); break;
 80061ea:	4a20      	ldr	r2, [pc, #128]	; (800626c <updateAlarmDisplay+0x184>)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	9300      	str	r3, [sp, #0]
 80061f0:	0013      	movs	r3, r2
 80061f2:	2211      	movs	r2, #17
 80061f4:	2134      	movs	r1, #52	; 0x34
 80061f6:	2040      	movs	r0, #64	; 0x40
 80061f8:	f7fc fd60 	bl	8002cbc <drawCenteredTextWithPadding>
 80061fc:	e013      	b.n	8006226 <updateAlarmDisplay+0x13e>
			case 3: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting hour...", hspi); break;
 80061fe:	4a1c      	ldr	r2, [pc, #112]	; (8006270 <updateAlarmDisplay+0x188>)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	9300      	str	r3, [sp, #0]
 8006204:	0013      	movs	r3, r2
 8006206:	2211      	movs	r2, #17
 8006208:	2134      	movs	r1, #52	; 0x34
 800620a:	2040      	movs	r0, #64	; 0x40
 800620c:	f7fc fd56 	bl	8002cbc <drawCenteredTextWithPadding>
 8006210:	e009      	b.n	8006226 <updateAlarmDisplay+0x13e>
			case 4: drawCenteredTextWithPadding(WIDTH/2, 52, 17, "setting day...", hspi); break;
 8006212:	4a18      	ldr	r2, [pc, #96]	; (8006274 <updateAlarmDisplay+0x18c>)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	9300      	str	r3, [sp, #0]
 8006218:	0013      	movs	r3, r2
 800621a:	2211      	movs	r2, #17
 800621c:	2134      	movs	r1, #52	; 0x34
 800621e:	2040      	movs	r0, #64	; 0x40
 8006220:	f7fc fd4c 	bl	8002cbc <drawCenteredTextWithPadding>
 8006224:	46c0      	nop			; (mov r8, r8)
		drawButtonText("up", "down", "change", hspi);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a13      	ldr	r2, [pc, #76]	; (8006278 <updateAlarmDisplay+0x190>)
 800622a:	4914      	ldr	r1, [pc, #80]	; (800627c <updateAlarmDisplay+0x194>)
 800622c:	4814      	ldr	r0, [pc, #80]	; (8006280 <updateAlarmDisplay+0x198>)
 800622e:	f000 f8cb 	bl	80063c8 <drawButtonText>
		drawAlarm(alarmVars.alarmToSet, hspi);
 8006232:	4b05      	ldr	r3, [pc, #20]	; (8006248 <updateAlarmDisplay+0x160>)
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	0011      	movs	r1, r2
 800623a:	0018      	movs	r0, r3
 800623c:	f000 fae0 	bl	8006800 <drawAlarm>
}
 8006240:	46c0      	nop			; (mov r8, r8)
 8006242:	46bd      	mov	sp, r7
 8006244:	b002      	add	sp, #8
 8006246:	bd80      	pop	{r7, pc}
 8006248:	20000120 	.word	0x20000120
 800624c:	0800bcd0 	.word	0x0800bcd0
 8006250:	0800bc04 	.word	0x0800bc04
 8006254:	0800bb64 	.word	0x0800bb64
 8006258:	2000013f 	.word	0x2000013f
 800625c:	0800bcdc 	.word	0x0800bcdc
 8006260:	0800bc9c 	.word	0x0800bc9c
 8006264:	0800bce8 	.word	0x0800bce8
 8006268:	0800bcbc 	.word	0x0800bcbc
 800626c:	0800bc1c 	.word	0x0800bc1c
 8006270:	0800bc30 	.word	0x0800bc30
 8006274:	0800bcf4 	.word	0x0800bcf4
 8006278:	0800bc08 	.word	0x0800bc08
 800627c:	0800bc10 	.word	0x0800bc10
 8006280:	0800bc18 	.word	0x0800bc18

08006284 <updateStopwatchDisplay>:

// helper function for drawing all elements for stopwatch display
void updateStopwatchDisplay(SPI_HandleTypeDef *hspi) {
 8006284:	b580      	push	{r7, lr}
 8006286:	b082      	sub	sp, #8
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
	setTextColor(ST77XX_BLACK);
 800628c:	2000      	movs	r0, #0
 800628e:	f7fc fe47 	bl	8002f20 <setTextColor>
	drawStopwatch(stopwatchCounter, hspi);
 8006292:	4b16      	ldr	r3, [pc, #88]	; (80062ec <updateStopwatchDisplay+0x68>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	0011      	movs	r1, r2
 800629a:	0018      	movs	r0, r3
 800629c:	f000 fb20 	bl	80068e0 <drawStopwatch>
	drawStopwatchLap(stopwatchVars.lapCurrent-stopwatchVars.lapPrev, hspi);
 80062a0:	4b13      	ldr	r3, [pc, #76]	; (80062f0 <updateStopwatchDisplay+0x6c>)
 80062a2:	685a      	ldr	r2, [r3, #4]
 80062a4:	4b12      	ldr	r3, [pc, #72]	; (80062f0 <updateStopwatchDisplay+0x6c>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	1ad3      	subs	r3, r2, r3
 80062aa:	687a      	ldr	r2, [r7, #4]
 80062ac:	0011      	movs	r1, r2
 80062ae:	0018      	movs	r0, r3
 80062b0:	f000 fb4e 	bl	8006950 <drawStopwatchLap>

	if (isStopwatchRunning == 0) drawButtonText("run", "lap", "clear", hspi);
 80062b4:	4b0f      	ldr	r3, [pc, #60]	; (80062f4 <updateStopwatchDisplay+0x70>)
 80062b6:	781b      	ldrb	r3, [r3, #0]
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d106      	bne.n	80062cc <updateStopwatchDisplay+0x48>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	4a0d      	ldr	r2, [pc, #52]	; (80062f8 <updateStopwatchDisplay+0x74>)
 80062c2:	490e      	ldr	r1, [pc, #56]	; (80062fc <updateStopwatchDisplay+0x78>)
 80062c4:	480e      	ldr	r0, [pc, #56]	; (8006300 <updateStopwatchDisplay+0x7c>)
 80062c6:	f000 f87f 	bl	80063c8 <drawButtonText>
	else if (isStopwatchRunning == 1) drawButtonText("pause", "lap", "clear", hspi);
}
 80062ca:	e00a      	b.n	80062e2 <updateStopwatchDisplay+0x5e>
	else if (isStopwatchRunning == 1) drawButtonText("pause", "lap", "clear", hspi);
 80062cc:	4b09      	ldr	r3, [pc, #36]	; (80062f4 <updateStopwatchDisplay+0x70>)
 80062ce:	781b      	ldrb	r3, [r3, #0]
 80062d0:	b2db      	uxtb	r3, r3
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d105      	bne.n	80062e2 <updateStopwatchDisplay+0x5e>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a07      	ldr	r2, [pc, #28]	; (80062f8 <updateStopwatchDisplay+0x74>)
 80062da:	4908      	ldr	r1, [pc, #32]	; (80062fc <updateStopwatchDisplay+0x78>)
 80062dc:	4809      	ldr	r0, [pc, #36]	; (8006304 <updateStopwatchDisplay+0x80>)
 80062de:	f000 f873 	bl	80063c8 <drawButtonText>
}
 80062e2:	46c0      	nop			; (mov r8, r8)
 80062e4:	46bd      	mov	sp, r7
 80062e6:	b002      	add	sp, #8
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	46c0      	nop			; (mov r8, r8)
 80062ec:	20000194 	.word	0x20000194
 80062f0:	20000128 	.word	0x20000128
 80062f4:	20000144 	.word	0x20000144
 80062f8:	0800bc9c 	.word	0x0800bc9c
 80062fc:	0800bd04 	.word	0x0800bd04
 8006300:	0800bcac 	.word	0x0800bcac
 8006304:	0800bca4 	.word	0x0800bca4

08006308 <drawButton>:

// ---- drawing functions related specifically to the user interface ----
// draws a 10x10 box representing a button onto the screen
void drawButton(uint8_t x_center, uint8_t y_center, SPI_HandleTypeDef *hspi) {
 8006308:	b580      	push	{r7, lr}
 800630a:	b084      	sub	sp, #16
 800630c:	af02      	add	r7, sp, #8
 800630e:	603a      	str	r2, [r7, #0]
 8006310:	1dfb      	adds	r3, r7, #7
 8006312:	1c02      	adds	r2, r0, #0
 8006314:	701a      	strb	r2, [r3, #0]
 8006316:	1dbb      	adds	r3, r7, #6
 8006318:	1c0a      	adds	r2, r1, #0
 800631a:	701a      	strb	r2, [r3, #0]
	// bounds checking. probably already done in draw/fillRect
	if (x_center-5 < 0 || x_center+5 > WIDTH || y_center-5 < 0 || y_center+5 > HEIGHT) return;
 800631c:	1dfb      	adds	r3, r7, #7
 800631e:	781b      	ldrb	r3, [r3, #0]
 8006320:	3b05      	subs	r3, #5
 8006322:	2b00      	cmp	r3, #0
 8006324:	db2f      	blt.n	8006386 <drawButton+0x7e>
 8006326:	1dfb      	adds	r3, r7, #7
 8006328:	781b      	ldrb	r3, [r3, #0]
 800632a:	3305      	adds	r3, #5
 800632c:	2b80      	cmp	r3, #128	; 0x80
 800632e:	dc2a      	bgt.n	8006386 <drawButton+0x7e>
 8006330:	1dbb      	adds	r3, r7, #6
 8006332:	781b      	ldrb	r3, [r3, #0]
 8006334:	3b05      	subs	r3, #5
 8006336:	2b00      	cmp	r3, #0
 8006338:	db25      	blt.n	8006386 <drawButton+0x7e>
 800633a:	1dbb      	adds	r3, r7, #6
 800633c:	781b      	ldrb	r3, [r3, #0]
 800633e:	3305      	adds	r3, #5
 8006340:	2ba0      	cmp	r3, #160	; 0xa0
 8006342:	dc20      	bgt.n	8006386 <drawButton+0x7e>

	// draw rect size 8 with 1 pixel border
	// parameters give center position of graphic
	drawRect(x_center-5, y_center-5, 10, 10, ST77XX_BLACK, hspi);
 8006344:	1dfb      	adds	r3, r7, #7
 8006346:	781b      	ldrb	r3, [r3, #0]
 8006348:	3b05      	subs	r3, #5
 800634a:	b2d8      	uxtb	r0, r3
 800634c:	1dbb      	adds	r3, r7, #6
 800634e:	781b      	ldrb	r3, [r3, #0]
 8006350:	3b05      	subs	r3, #5
 8006352:	b2d9      	uxtb	r1, r3
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	9301      	str	r3, [sp, #4]
 8006358:	2300      	movs	r3, #0
 800635a:	9300      	str	r3, [sp, #0]
 800635c:	230a      	movs	r3, #10
 800635e:	220a      	movs	r2, #10
 8006360:	f7fb ff5d 	bl	800221e <drawRect>
	fillRect(x_center-4, y_center-4, 8, 8, ST77XX_WHITE, hspi);
 8006364:	1dfb      	adds	r3, r7, #7
 8006366:	781b      	ldrb	r3, [r3, #0]
 8006368:	3b04      	subs	r3, #4
 800636a:	b2d8      	uxtb	r0, r3
 800636c:	1dbb      	adds	r3, r7, #6
 800636e:	781b      	ldrb	r3, [r3, #0]
 8006370:	3b04      	subs	r3, #4
 8006372:	b2d9      	uxtb	r1, r3
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	9301      	str	r3, [sp, #4]
 8006378:	4b05      	ldr	r3, [pc, #20]	; (8006390 <drawButton+0x88>)
 800637a:	9300      	str	r3, [sp, #0]
 800637c:	2308      	movs	r3, #8
 800637e:	2208      	movs	r2, #8
 8006380:	f7fb ffa5 	bl	80022ce <fillRect>
 8006384:	e000      	b.n	8006388 <drawButton+0x80>
	if (x_center-5 < 0 || x_center+5 > WIDTH || y_center-5 < 0 || y_center+5 > HEIGHT) return;
 8006386:	46c0      	nop			; (mov r8, r8)
}
 8006388:	46bd      	mov	sp, r7
 800638a:	b002      	add	sp, #8
 800638c:	bd80      	pop	{r7, pc}
 800638e:	46c0      	nop			; (mov r8, r8)
 8006390:	0000ffff 	.word	0x0000ffff

08006394 <drawButtons>:

// draws 3 buttons to represent important ui buttons and tell the user their action
void drawButtons(SPI_HandleTypeDef *hspi) {
 8006394:	b580      	push	{r7, lr}
 8006396:	b082      	sub	sp, #8
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
	// 3 buttons. positioned so their text boxes, which are centered over button, can have equal spacing left and right
	drawButton(22, HEIGHT-15, hspi);		// button 1
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	001a      	movs	r2, r3
 80063a0:	2191      	movs	r1, #145	; 0x91
 80063a2:	2016      	movs	r0, #22
 80063a4:	f7ff ffb0 	bl	8006308 <drawButton>
	drawButton(64, HEIGHT-15, hspi);		// button 2
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	001a      	movs	r2, r3
 80063ac:	2191      	movs	r1, #145	; 0x91
 80063ae:	2040      	movs	r0, #64	; 0x40
 80063b0:	f7ff ffaa 	bl	8006308 <drawButton>
	drawButton(106, HEIGHT-15, hspi);		// button 3
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	001a      	movs	r2, r3
 80063b8:	2191      	movs	r1, #145	; 0x91
 80063ba:	206a      	movs	r0, #106	; 0x6a
 80063bc:	f7ff ffa4 	bl	8006308 <drawButton>
}
 80063c0:	46c0      	nop			; (mov r8, r8)
 80063c2:	46bd      	mov	sp, r7
 80063c4:	b002      	add	sp, #8
 80063c6:	bd80      	pop	{r7, pc}

080063c8 <drawButtonText>:

// draws text that goes a few pixels over the button
void drawButtonText(const char *str1, const char *str2, const char *str3, SPI_HandleTypeDef *hspi) {
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b086      	sub	sp, #24
 80063cc:	af02      	add	r7, sp, #8
 80063ce:	60f8      	str	r0, [r7, #12]
 80063d0:	60b9      	str	r1, [r7, #8]
 80063d2:	607a      	str	r2, [r7, #4]
 80063d4:	603b      	str	r3, [r7, #0]
	setTextSize(1);
 80063d6:	2001      	movs	r0, #1
 80063d8:	f7fc fd92 	bl	8002f00 <setTextSize>
	setTextColor(ST77XX_BLACK);
 80063dc:	2000      	movs	r0, #0
 80063de:	f7fc fd9f 	bl	8002f20 <setTextColor>
	drawCenteredTextWithPadding(22, HEIGHT-28, 7, str1, hspi);		// button 1
 80063e2:	68fa      	ldr	r2, [r7, #12]
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	9300      	str	r3, [sp, #0]
 80063e8:	0013      	movs	r3, r2
 80063ea:	2207      	movs	r2, #7
 80063ec:	2184      	movs	r1, #132	; 0x84
 80063ee:	2016      	movs	r0, #22
 80063f0:	f7fc fc64 	bl	8002cbc <drawCenteredTextWithPadding>
	drawCenteredTextWithPadding(64, HEIGHT-28, 7, str2, hspi);		// button 2
 80063f4:	68ba      	ldr	r2, [r7, #8]
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	9300      	str	r3, [sp, #0]
 80063fa:	0013      	movs	r3, r2
 80063fc:	2207      	movs	r2, #7
 80063fe:	2184      	movs	r1, #132	; 0x84
 8006400:	2040      	movs	r0, #64	; 0x40
 8006402:	f7fc fc5b 	bl	8002cbc <drawCenteredTextWithPadding>
	drawCenteredTextWithPadding(106, HEIGHT-28, 7, str3, hspi);		// button 3
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	9300      	str	r3, [sp, #0]
 800640c:	0013      	movs	r3, r2
 800640e:	2207      	movs	r2, #7
 8006410:	2184      	movs	r1, #132	; 0x84
 8006412:	206a      	movs	r0, #106	; 0x6a
 8006414:	f7fc fc52 	bl	8002cbc <drawCenteredTextWithPadding>
}
 8006418:	46c0      	nop			; (mov r8, r8)
 800641a:	46bd      	mov	sp, r7
 800641c:	b004      	add	sp, #16
 800641e:	bd80      	pop	{r7, pc}

08006420 <drawTitle>:

// draws big text on top of the display
void drawTitle(char *str, SPI_HandleTypeDef *hspi) {
 8006420:	b580      	push	{r7, lr}
 8006422:	b084      	sub	sp, #16
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
	uint8_t strSize = strlen(str);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	0018      	movs	r0, r3
 800642e:	f7f9 fe6b 	bl	8000108 <strlen>
 8006432:	0002      	movs	r2, r0
 8006434:	210f      	movs	r1, #15
 8006436:	187b      	adds	r3, r7, r1
 8006438:	701a      	strb	r2, [r3, #0]

	// drawing title
	// bounds checking
	if (12*strSize < WIDTH) {			// about string size = 10 for width = 128
 800643a:	187b      	adds	r3, r7, r1
 800643c:	781a      	ldrb	r2, [r3, #0]
 800643e:	0013      	movs	r3, r2
 8006440:	005b      	lsls	r3, r3, #1
 8006442:	189b      	adds	r3, r3, r2
 8006444:	009b      	lsls	r3, r3, #2
 8006446:	2b7f      	cmp	r3, #127	; 0x7f
 8006448:	dc14      	bgt.n	8006474 <drawTitle+0x54>
		setTextSize(2);
 800644a:	2002      	movs	r0, #2
 800644c:	f7fc fd58 	bl	8002f00 <setTextSize>
		setCursor((WIDTH-12*strSize)/2, 10);
 8006450:	230f      	movs	r3, #15
 8006452:	18fb      	adds	r3, r7, r3
 8006454:	781a      	ldrb	r2, [r3, #0]
 8006456:	0013      	movs	r3, r2
 8006458:	0092      	lsls	r2, r2, #2
 800645a:	1a9b      	subs	r3, r3, r2
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	3380      	adds	r3, #128	; 0x80
 8006460:	2b00      	cmp	r3, #0
 8006462:	da00      	bge.n	8006466 <drawTitle+0x46>
 8006464:	3301      	adds	r3, #1
 8006466:	105b      	asrs	r3, r3, #1
 8006468:	b2db      	uxtb	r3, r3
 800646a:	210a      	movs	r1, #10
 800646c:	0018      	movs	r0, r3
 800646e:	f7fc fd2d 	bl	8002ecc <setCursor>
 8006472:	e039      	b.n	80064e8 <drawTitle+0xc8>
	}
	else if (6*strSize < WIDTH) {		// about string size = 21 for width = 128
 8006474:	230f      	movs	r3, #15
 8006476:	18fb      	adds	r3, r7, r3
 8006478:	781a      	ldrb	r2, [r3, #0]
 800647a:	0013      	movs	r3, r2
 800647c:	005b      	lsls	r3, r3, #1
 800647e:	189b      	adds	r3, r3, r2
 8006480:	005b      	lsls	r3, r3, #1
 8006482:	2b7f      	cmp	r3, #127	; 0x7f
 8006484:	dc14      	bgt.n	80064b0 <drawTitle+0x90>
		setTextSize(1);
 8006486:	2001      	movs	r0, #1
 8006488:	f7fc fd3a 	bl	8002f00 <setTextSize>
		setCursor((WIDTH-6*strSize)/2, 10);
 800648c:	230f      	movs	r3, #15
 800648e:	18fb      	adds	r3, r7, r3
 8006490:	781a      	ldrb	r2, [r3, #0]
 8006492:	0013      	movs	r3, r2
 8006494:	0092      	lsls	r2, r2, #2
 8006496:	1a9b      	subs	r3, r3, r2
 8006498:	005b      	lsls	r3, r3, #1
 800649a:	3380      	adds	r3, #128	; 0x80
 800649c:	2b00      	cmp	r3, #0
 800649e:	da00      	bge.n	80064a2 <drawTitle+0x82>
 80064a0:	3301      	adds	r3, #1
 80064a2:	105b      	asrs	r3, r3, #1
 80064a4:	b2db      	uxtb	r3, r3
 80064a6:	210a      	movs	r1, #10
 80064a8:	0018      	movs	r0, r3
 80064aa:	f7fc fd0f 	bl	8002ecc <setCursor>
 80064ae:	e01b      	b.n	80064e8 <drawTitle+0xc8>
	}
	else {
		setTextSize(1);
 80064b0:	2001      	movs	r0, #1
 80064b2:	f7fc fd25 	bl	8002f00 <setTextSize>
		sprintf(str, "it's too long");		// should not need to worry about null access, since this string is shorter than case above
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	4b12      	ldr	r3, [pc, #72]	; (8006504 <drawTitle+0xe4>)
 80064ba:	0010      	movs	r0, r2
 80064bc:	0019      	movs	r1, r3
 80064be:	230e      	movs	r3, #14
 80064c0:	001a      	movs	r2, r3
 80064c2:	f004 feeb 	bl	800b29c <memcpy>
		setCursor((WIDTH-6*strSize)/2, 10);
 80064c6:	230f      	movs	r3, #15
 80064c8:	18fb      	adds	r3, r7, r3
 80064ca:	781a      	ldrb	r2, [r3, #0]
 80064cc:	0013      	movs	r3, r2
 80064ce:	0092      	lsls	r2, r2, #2
 80064d0:	1a9b      	subs	r3, r3, r2
 80064d2:	005b      	lsls	r3, r3, #1
 80064d4:	3380      	adds	r3, #128	; 0x80
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	da00      	bge.n	80064dc <drawTitle+0xbc>
 80064da:	3301      	adds	r3, #1
 80064dc:	105b      	asrs	r3, r3, #1
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	210a      	movs	r1, #10
 80064e2:	0018      	movs	r0, r3
 80064e4:	f7fc fcf2 	bl	8002ecc <setCursor>
	}

	setTextColor(ST77XX_BLACK);
 80064e8:	2000      	movs	r0, #0
 80064ea:	f7fc fd19 	bl	8002f20 <setTextColor>
	drawText(str, hspi);
 80064ee:	683a      	ldr	r2, [r7, #0]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	0011      	movs	r1, r2
 80064f4:	0018      	movs	r0, r3
 80064f6:	f7fc fb01 	bl	8002afc <drawText>
}
 80064fa:	46c0      	nop			; (mov r8, r8)
 80064fc:	46bd      	mov	sp, r7
 80064fe:	b004      	add	sp, #16
 8006500:	bd80      	pop	{r7, pc}
 8006502:	46c0      	nop			; (mov r8, r8)
 8006504:	0800bd08 	.word	0x0800bd08

08006508 <drawBattery>:

// draws a battery graphic to represent current battery level
void drawBattery(uint16_t batteryLevel, SPI_HandleTypeDef *hspi) {
 8006508:	b590      	push	{r4, r7, lr}
 800650a:	b087      	sub	sp, #28
 800650c:	af02      	add	r7, sp, #8
 800650e:	0002      	movs	r2, r0
 8006510:	6039      	str	r1, [r7, #0]
 8006512:	1dbb      	adds	r3, r7, #6
 8006514:	801a      	strh	r2, [r3, #0]
	// doesn't move and is used on an empty screen, so shouldn't need to clear then print
	char str[5];

	// drawing battery symbol. hard coded to be 6x13, upper left corner on (49,26)
	drawVLine(49, 28, 10, ST77XX_BLACK, hspi);		// left col
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	9300      	str	r3, [sp, #0]
 800651a:	2300      	movs	r3, #0
 800651c:	220a      	movs	r2, #10
 800651e:	211c      	movs	r1, #28
 8006520:	2031      	movs	r0, #49	; 0x31
 8006522:	f7fb fd8b 	bl	800203c <drawVLine>
	drawVLine(54, 28, 10, ST77XX_BLACK, hspi);		// right col
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	9300      	str	r3, [sp, #0]
 800652a:	2300      	movs	r3, #0
 800652c:	220a      	movs	r2, #10
 800652e:	211c      	movs	r1, #28
 8006530:	2036      	movs	r0, #54	; 0x36
 8006532:	f7fb fd83 	bl	800203c <drawVLine>
	drawHLine(50, 38, 4, ST77XX_BLACK, hspi);		// bottom
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	9300      	str	r3, [sp, #0]
 800653a:	2300      	movs	r3, #0
 800653c:	2204      	movs	r2, #4
 800653e:	2126      	movs	r1, #38	; 0x26
 8006540:	2032      	movs	r0, #50	; 0x32
 8006542:	f7fb fcd5 	bl	8001ef0 <drawHLine>
	drawHLine(50, 27, 4, ST77XX_BLACK, hspi);		// top bottom level
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	9300      	str	r3, [sp, #0]
 800654a:	2300      	movs	r3, #0
 800654c:	2204      	movs	r2, #4
 800654e:	211b      	movs	r1, #27
 8006550:	2032      	movs	r0, #50	; 0x32
 8006552:	f7fb fccd 	bl	8001ef0 <drawHLine>
	drawHLine(51, 26, 2, ST77XX_BLACK, hspi);		// top upper level
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	9300      	str	r3, [sp, #0]
 800655a:	2300      	movs	r3, #0
 800655c:	2202      	movs	r2, #2
 800655e:	211a      	movs	r1, #26
 8006560:	2033      	movs	r0, #51	; 0x33
 8006562:	f7fb fcc5 	bl	8001ef0 <drawHLine>

	// start filling in green/red box depending on battery level
	uint16_t color = ST77XX_GREEN;
 8006566:	230e      	movs	r3, #14
 8006568:	18fb      	adds	r3, r7, r3
 800656a:	22fc      	movs	r2, #252	; 0xfc
 800656c:	00d2      	lsls	r2, r2, #3
 800656e:	801a      	strh	r2, [r3, #0]
//	if (batteryLevel < 20) color = ST77XX_RED;
//	fillRect(50, 28+(100-batteryLevel)/10, 4, (batteryLevel+9)/10, color, hspi);	// +9 to avoid having to use float and round()
//	fillRect(50, 28, 4, (100-batteryLevel)/10, ST77XX_WHITE, hspi);

	// draw numerical text
	setTextSize(1);
 8006570:	2001      	movs	r0, #1
 8006572:	f7fc fcc5 	bl	8002f00 <setTextSize>
	if (batteryLevel >= 20) color = ST77XX_BLACK;		// reusing variable for more obfuscated code.
 8006576:	1dbb      	adds	r3, r7, #6
 8006578:	881b      	ldrh	r3, [r3, #0]
 800657a:	2b13      	cmp	r3, #19
 800657c:	d903      	bls.n	8006586 <drawBattery+0x7e>
 800657e:	230e      	movs	r3, #14
 8006580:	18fb      	adds	r3, r7, r3
 8006582:	2200      	movs	r2, #0
 8006584:	801a      	strh	r2, [r3, #0]
	setTextColor(color);
 8006586:	230e      	movs	r3, #14
 8006588:	18fb      	adds	r3, r7, r3
 800658a:	881b      	ldrh	r3, [r3, #0]
 800658c:	0018      	movs	r0, r3
 800658e:	f7fc fcc7 	bl	8002f20 <setTextColor>
	sprintf(str, "%3X%%", batteryLevel);
 8006592:	1dbb      	adds	r3, r7, #6
 8006594:	881a      	ldrh	r2, [r3, #0]
 8006596:	4908      	ldr	r1, [pc, #32]	; (80065b8 <drawBattery+0xb0>)
 8006598:	2408      	movs	r4, #8
 800659a:	193b      	adds	r3, r7, r4
 800659c:	0018      	movs	r0, r3
 800659e:	f004 ff0d 	bl	800b3bc <siprintf>
	drawTextAt(55, 31, str, hspi);
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	193a      	adds	r2, r7, r4
 80065a6:	211f      	movs	r1, #31
 80065a8:	2037      	movs	r0, #55	; 0x37
 80065aa:	f7fc fadd 	bl	8002b68 <drawTextAt>
}
 80065ae:	46c0      	nop			; (mov r8, r8)
 80065b0:	46bd      	mov	sp, r7
 80065b2:	b005      	add	sp, #20
 80065b4:	bd90      	pop	{r4, r7, pc}
 80065b6:	46c0      	nop			; (mov r8, r8)
 80065b8:	0800bd18 	.word	0x0800bd18

080065bc <drawClock>:

// draw time and date on screen
void drawClock(struct dates *d, struct times *t, SPI_HandleTypeDef *hspi) {
 80065bc:	b5b0      	push	{r4, r5, r7, lr}
 80065be:	b090      	sub	sp, #64	; 0x40
 80065c0:	af02      	add	r7, sp, #8
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	607a      	str	r2, [r7, #4]
	// notes on paper.
	char str[40];

	// no need to draw padding for those that always have the same length
	// drawing hr and min, 12-hr format
	if (t->hr % 12 == 0) sprintf(str, "%2d:%02d", 12, t->min);
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	781b      	ldrb	r3, [r3, #0]
 80065cc:	210c      	movs	r1, #12
 80065ce:	0018      	movs	r0, r3
 80065d0:	f7f9 fe28 	bl	8000224 <__aeabi_uidivmod>
 80065d4:	000b      	movs	r3, r1
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d108      	bne.n	80065ee <drawClock+0x32>
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	785b      	ldrb	r3, [r3, #1]
 80065e0:	493c      	ldr	r1, [pc, #240]	; (80066d4 <drawClock+0x118>)
 80065e2:	2210      	movs	r2, #16
 80065e4:	18b8      	adds	r0, r7, r2
 80065e6:	220c      	movs	r2, #12
 80065e8:	f004 fee8 	bl	800b3bc <siprintf>
 80065ec:	e00f      	b.n	800660e <drawClock+0x52>
	else sprintf(str, "%2d:%02d", t->hr%12, t->min);
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	210c      	movs	r1, #12
 80065f4:	0018      	movs	r0, r3
 80065f6:	f7f9 fe15 	bl	8000224 <__aeabi_uidivmod>
 80065fa:	000b      	movs	r3, r1
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	001a      	movs	r2, r3
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	785b      	ldrb	r3, [r3, #1]
 8006604:	4933      	ldr	r1, [pc, #204]	; (80066d4 <drawClock+0x118>)
 8006606:	2010      	movs	r0, #16
 8006608:	1838      	adds	r0, r7, r0
 800660a:	f004 fed7 	bl	800b3bc <siprintf>
	setTextSize(3);
 800660e:	2003      	movs	r0, #3
 8006610:	f7fc fc76 	bl	8002f00 <setTextSize>
	setTextColor(ST77XX_BLACK);
 8006614:	2000      	movs	r0, #0
 8006616:	f7fc fc83 	bl	8002f20 <setTextColor>
	drawCenteredText(52, 60, str, hspi);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2410      	movs	r4, #16
 800661e:	193a      	adds	r2, r7, r4
 8006620:	213c      	movs	r1, #60	; 0x3c
 8006622:	2034      	movs	r0, #52	; 0x34
 8006624:	f7fc fae8 	bl	8002bf8 <drawCenteredText>

	// drawing sec
	sprintf(str, "%02d", t->sec);
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	789b      	ldrb	r3, [r3, #2]
 800662c:	001a      	movs	r2, r3
 800662e:	492a      	ldr	r1, [pc, #168]	; (80066d8 <drawClock+0x11c>)
 8006630:	193b      	adds	r3, r7, r4
 8006632:	0018      	movs	r0, r3
 8006634:	f004 fec2 	bl	800b3bc <siprintf>
	setTextSize(2);
 8006638:	2002      	movs	r0, #2
 800663a:	f7fc fc61 	bl	8002f00 <setTextSize>
	drawCenteredText(109, 68, str, hspi);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	193a      	adds	r2, r7, r4
 8006642:	2144      	movs	r1, #68	; 0x44
 8006644:	206d      	movs	r0, #109	; 0x6d
 8006646:	f7fc fad7 	bl	8002bf8 <drawCenteredText>

	// drawing AM/PM text
	setTextSize(1);
 800664a:	2001      	movs	r0, #1
 800664c:	f7fc fc58 	bl	8002f00 <setTextSize>
	if (t->hr < 12) drawCenteredText(103, 60, "AM", hspi);
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	781b      	ldrb	r3, [r3, #0]
 8006654:	2b0b      	cmp	r3, #11
 8006656:	d806      	bhi.n	8006666 <drawClock+0xaa>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	4a20      	ldr	r2, [pc, #128]	; (80066dc <drawClock+0x120>)
 800665c:	213c      	movs	r1, #60	; 0x3c
 800665e:	2067      	movs	r0, #103	; 0x67
 8006660:	f7fc faca 	bl	8002bf8 <drawCenteredText>
 8006664:	e005      	b.n	8006672 <drawClock+0xb6>
	else drawCenteredText(103, 60, "PM", hspi);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4a1d      	ldr	r2, [pc, #116]	; (80066e0 <drawClock+0x124>)
 800666a:	213c      	movs	r1, #60	; 0x3c
 800666c:	2067      	movs	r0, #103	; 0x67
 800666e:	f7fc fac3 	bl	8002bf8 <drawCenteredText>

	// drawing date
	setTextSize(1);
 8006672:	2001      	movs	r0, #1
 8006674:	f7fc fc44 	bl	8002f00 <setTextSize>
	sprintf(str, "%s %d %04d", monthNames[d->month], d->date, d->yr);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	789b      	ldrb	r3, [r3, #2]
 800667c:	001a      	movs	r2, r3
 800667e:	4b19      	ldr	r3, [pc, #100]	; (80066e4 <drawClock+0x128>)
 8006680:	0092      	lsls	r2, r2, #2
 8006682:	58d2      	ldr	r2, [r2, r3]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	78db      	ldrb	r3, [r3, #3]
 8006688:	001c      	movs	r4, r3
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	881b      	ldrh	r3, [r3, #0]
 800668e:	4916      	ldr	r1, [pc, #88]	; (80066e8 <drawClock+0x12c>)
 8006690:	2510      	movs	r5, #16
 8006692:	1978      	adds	r0, r7, r5
 8006694:	9300      	str	r3, [sp, #0]
 8006696:	0023      	movs	r3, r4
 8006698:	f004 fe90 	bl	800b3bc <siprintf>
	drawCenteredTextWithPadding(WIDTH/2, 84, 11, str, hspi);
 800669c:	197a      	adds	r2, r7, r5
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	9300      	str	r3, [sp, #0]
 80066a2:	0013      	movs	r3, r2
 80066a4:	220b      	movs	r2, #11
 80066a6:	2154      	movs	r1, #84	; 0x54
 80066a8:	2040      	movs	r0, #64	; 0x40
 80066aa:	f7fc fb07 	bl	8002cbc <drawCenteredTextWithPadding>

	// drawing weekday
	drawCenteredTextWithPadding(WIDTH/2, 92, 9, weekdayNames[d->weekday], hspi);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	791b      	ldrb	r3, [r3, #4]
 80066b2:	001a      	movs	r2, r3
 80066b4:	4b0d      	ldr	r3, [pc, #52]	; (80066ec <drawClock+0x130>)
 80066b6:	0092      	lsls	r2, r2, #2
 80066b8:	58d2      	ldr	r2, [r2, r3]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	9300      	str	r3, [sp, #0]
 80066be:	0013      	movs	r3, r2
 80066c0:	2209      	movs	r2, #9
 80066c2:	215c      	movs	r1, #92	; 0x5c
 80066c4:	2040      	movs	r0, #64	; 0x40
 80066c6:	f7fc faf9 	bl	8002cbc <drawCenteredTextWithPadding>
}
 80066ca:	46c0      	nop			; (mov r8, r8)
 80066cc:	46bd      	mov	sp, r7
 80066ce:	b00e      	add	sp, #56	; 0x38
 80066d0:	bdb0      	pop	{r4, r5, r7, pc}
 80066d2:	46c0      	nop			; (mov r8, r8)
 80066d4:	0800bd20 	.word	0x0800bd20
 80066d8:	0800bd2c 	.word	0x0800bd2c
 80066dc:	0800bd34 	.word	0x0800bd34
 80066e0:	0800bd38 	.word	0x0800bd38
 80066e4:	20000034 	.word	0x20000034
 80066e8:	0800bd3c 	.word	0x0800bd3c
 80066ec:	20000014 	.word	0x20000014

080066f0 <drawTopClock>:

// drawing current time on top of screen when other faces are displayed
void drawTopClock(RTC_HandleTypeDef *hrtc, SPI_HandleTypeDef *hspi) {
 80066f0:	b590      	push	{r4, r7, lr}
 80066f2:	b08f      	sub	sp, #60	; 0x3c
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
 80066f8:	6039      	str	r1, [r7, #0]
	char str[40];
	struct times currentTime = {0};
 80066fa:	240c      	movs	r4, #12
 80066fc:	193b      	adds	r3, r7, r4
 80066fe:	0018      	movs	r0, r3
 8006700:	2303      	movs	r3, #3
 8006702:	001a      	movs	r2, r3
 8006704:	2100      	movs	r1, #0
 8006706:	f004 fdd2 	bl	800b2ae <memset>
	getTime(&currentTime, hrtc);
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	193b      	adds	r3, r7, r4
 800670e:	0011      	movs	r1, r2
 8006710:	0018      	movs	r0, r3
 8006712:	f7fc ff0b 	bl	800352c <getTime>

	if (currentTime.hr % 12 == 0) sprintf(str, "%2d:%02d", 12, currentTime.min);
 8006716:	193b      	adds	r3, r7, r4
 8006718:	781b      	ldrb	r3, [r3, #0]
 800671a:	210c      	movs	r1, #12
 800671c:	0018      	movs	r0, r3
 800671e:	f7f9 fd81 	bl	8000224 <__aeabi_uidivmod>
 8006722:	000b      	movs	r3, r1
 8006724:	b2db      	uxtb	r3, r3
 8006726:	2b00      	cmp	r3, #0
 8006728:	d109      	bne.n	800673e <drawTopClock+0x4e>
 800672a:	230c      	movs	r3, #12
 800672c:	18fb      	adds	r3, r7, r3
 800672e:	785b      	ldrb	r3, [r3, #1]
 8006730:	491d      	ldr	r1, [pc, #116]	; (80067a8 <drawTopClock+0xb8>)
 8006732:	2210      	movs	r2, #16
 8006734:	18b8      	adds	r0, r7, r2
 8006736:	220c      	movs	r2, #12
 8006738:	f004 fe40 	bl	800b3bc <siprintf>
 800673c:	e010      	b.n	8006760 <drawTopClock+0x70>
	else sprintf(str, "%2d:%02d", currentTime.hr%12, currentTime.min);
 800673e:	240c      	movs	r4, #12
 8006740:	193b      	adds	r3, r7, r4
 8006742:	781b      	ldrb	r3, [r3, #0]
 8006744:	210c      	movs	r1, #12
 8006746:	0018      	movs	r0, r3
 8006748:	f7f9 fd6c 	bl	8000224 <__aeabi_uidivmod>
 800674c:	000b      	movs	r3, r1
 800674e:	b2db      	uxtb	r3, r3
 8006750:	001a      	movs	r2, r3
 8006752:	193b      	adds	r3, r7, r4
 8006754:	785b      	ldrb	r3, [r3, #1]
 8006756:	4914      	ldr	r1, [pc, #80]	; (80067a8 <drawTopClock+0xb8>)
 8006758:	2010      	movs	r0, #16
 800675a:	1838      	adds	r0, r7, r0
 800675c:	f004 fe2e 	bl	800b3bc <siprintf>
	setTextSize(1);
 8006760:	2001      	movs	r0, #1
 8006762:	f7fc fbcd 	bl	8002f00 <setTextSize>
	setTextColor(ST77XX_BLACK);
 8006766:	2000      	movs	r0, #0
 8006768:	f7fc fbda 	bl	8002f20 <setTextColor>
	drawTextAt(WIDTH/2-21, 1, str, hspi);
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	2210      	movs	r2, #16
 8006770:	18ba      	adds	r2, r7, r2
 8006772:	2101      	movs	r1, #1
 8006774:	202b      	movs	r0, #43	; 0x2b
 8006776:	f7fc f9f7 	bl	8002b68 <drawTextAt>

	if (currentTime.hr < 12) drawTextAt(WIDTH/2+9, 1, "AM", hspi);
 800677a:	230c      	movs	r3, #12
 800677c:	18fb      	adds	r3, r7, r3
 800677e:	781b      	ldrb	r3, [r3, #0]
 8006780:	2b0b      	cmp	r3, #11
 8006782:	d806      	bhi.n	8006792 <drawTopClock+0xa2>
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	4a09      	ldr	r2, [pc, #36]	; (80067ac <drawTopClock+0xbc>)
 8006788:	2101      	movs	r1, #1
 800678a:	2049      	movs	r0, #73	; 0x49
 800678c:	f7fc f9ec 	bl	8002b68 <drawTextAt>
	else drawTextAt(WIDTH/2+9, 1, "PM", hspi);
}
 8006790:	e005      	b.n	800679e <drawTopClock+0xae>
	else drawTextAt(WIDTH/2+9, 1, "PM", hspi);
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	4a06      	ldr	r2, [pc, #24]	; (80067b0 <drawTopClock+0xc0>)
 8006796:	2101      	movs	r1, #1
 8006798:	2049      	movs	r0, #73	; 0x49
 800679a:	f7fc f9e5 	bl	8002b68 <drawTextAt>
}
 800679e:	46c0      	nop			; (mov r8, r8)
 80067a0:	46bd      	mov	sp, r7
 80067a2:	b00f      	add	sp, #60	; 0x3c
 80067a4:	bd90      	pop	{r4, r7, pc}
 80067a6:	46c0      	nop			; (mov r8, r8)
 80067a8:	0800bd20 	.word	0x0800bd20
 80067ac:	0800bd34 	.word	0x0800bd34
 80067b0:	0800bd38 	.word	0x0800bd38

080067b4 <drawTimer>:

// drawing timer on screen
void drawTimer(struct times *t, SPI_HandleTypeDef *hspi) {
 80067b4:	b5b0      	push	{r4, r5, r7, lr}
 80067b6:	b08e      	sub	sp, #56	; 0x38
 80067b8:	af02      	add	r7, sp, #8
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
	char str[40];

	// only drawing hr:min:sec of timer
	setTextSize(2);
 80067be:	2002      	movs	r0, #2
 80067c0:	f7fc fb9e 	bl	8002f00 <setTextSize>
	setTextColor(ST77XX_BLACK);
 80067c4:	2000      	movs	r0, #0
 80067c6:	f7fc fbab 	bl	8002f20 <setTextColor>
	sprintf(str, "%2d:%2d:%2d", t->hr, t->min, t->sec);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	001a      	movs	r2, r3
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	785b      	ldrb	r3, [r3, #1]
 80067d4:	001c      	movs	r4, r3
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	789b      	ldrb	r3, [r3, #2]
 80067da:	4908      	ldr	r1, [pc, #32]	; (80067fc <drawTimer+0x48>)
 80067dc:	2508      	movs	r5, #8
 80067de:	1978      	adds	r0, r7, r5
 80067e0:	9300      	str	r3, [sp, #0]
 80067e2:	0023      	movs	r3, r4
 80067e4:	f004 fdea 	bl	800b3bc <siprintf>
	drawCenteredText(WIDTH/2, HEIGHT/2-12, str, hspi);		// about y=68
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	197a      	adds	r2, r7, r5
 80067ec:	2144      	movs	r1, #68	; 0x44
 80067ee:	2040      	movs	r0, #64	; 0x40
 80067f0:	f7fc fa02 	bl	8002bf8 <drawCenteredText>

	// leaving room to draw "timer set!/unset" text
}
 80067f4:	46c0      	nop			; (mov r8, r8)
 80067f6:	46bd      	mov	sp, r7
 80067f8:	b00c      	add	sp, #48	; 0x30
 80067fa:	bdb0      	pop	{r4, r5, r7, pc}
 80067fc:	0800bd48 	.word	0x0800bd48

08006800 <drawAlarm>:

// drawing alarm on screen
void drawAlarm(struct alarmTimes *a, SPI_HandleTypeDef *hspi) {
 8006800:	b590      	push	{r4, r7, lr}
 8006802:	b08f      	sub	sp, #60	; 0x3c
 8006804:	af02      	add	r7, sp, #8
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
	char str[40];

	// drawing hr:min:sec
	setTextSize(2);
 800680a:	2002      	movs	r0, #2
 800680c:	f7fc fb78 	bl	8002f00 <setTextSize>
	setTextColor(ST77XX_BLACK);
 8006810:	2000      	movs	r0, #0
 8006812:	f7fc fb85 	bl	8002f20 <setTextColor>
	if (a->hr % 12 == 0) sprintf(str, "%2d:%2d:%2d", 12, a->min, a->sec);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	781b      	ldrb	r3, [r3, #0]
 800681a:	210c      	movs	r1, #12
 800681c:	0018      	movs	r0, r3
 800681e:	f7f9 fd01 	bl	8000224 <__aeabi_uidivmod>
 8006822:	000b      	movs	r3, r1
 8006824:	b2db      	uxtb	r3, r3
 8006826:	2b00      	cmp	r3, #0
 8006828:	d10d      	bne.n	8006846 <drawAlarm+0x46>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	785b      	ldrb	r3, [r3, #1]
 800682e:	001a      	movs	r2, r3
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	789b      	ldrb	r3, [r3, #2]
 8006834:	4926      	ldr	r1, [pc, #152]	; (80068d0 <drawAlarm+0xd0>)
 8006836:	2008      	movs	r0, #8
 8006838:	1838      	adds	r0, r7, r0
 800683a:	9300      	str	r3, [sp, #0]
 800683c:	0013      	movs	r3, r2
 800683e:	220c      	movs	r2, #12
 8006840:	f004 fdbc 	bl	800b3bc <siprintf>
 8006844:	e014      	b.n	8006870 <drawAlarm+0x70>
	else sprintf(str, "%2d:%2d:%2d", a->hr%12, a->min, a->sec);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	781b      	ldrb	r3, [r3, #0]
 800684a:	210c      	movs	r1, #12
 800684c:	0018      	movs	r0, r3
 800684e:	f7f9 fce9 	bl	8000224 <__aeabi_uidivmod>
 8006852:	000b      	movs	r3, r1
 8006854:	b2db      	uxtb	r3, r3
 8006856:	001a      	movs	r2, r3
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	785b      	ldrb	r3, [r3, #1]
 800685c:	001c      	movs	r4, r3
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	789b      	ldrb	r3, [r3, #2]
 8006862:	491b      	ldr	r1, [pc, #108]	; (80068d0 <drawAlarm+0xd0>)
 8006864:	2008      	movs	r0, #8
 8006866:	1838      	adds	r0, r7, r0
 8006868:	9300      	str	r3, [sp, #0]
 800686a:	0023      	movs	r3, r4
 800686c:	f004 fda6 	bl	800b3bc <siprintf>
	drawCenteredText(WIDTH/2, 68, str, hspi);
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	2208      	movs	r2, #8
 8006874:	18ba      	adds	r2, r7, r2
 8006876:	2144      	movs	r1, #68	; 0x44
 8006878:	2040      	movs	r0, #64	; 0x40
 800687a:	f7fc f9bd 	bl	8002bf8 <drawCenteredText>

	setTextSize(1);
 800687e:	2001      	movs	r0, #1
 8006880:	f7fc fb3e 	bl	8002f00 <setTextSize>
	if (a->hr < 12) drawCenteredText(100, 60, "AM", hspi);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	781b      	ldrb	r3, [r3, #0]
 8006888:	2b0b      	cmp	r3, #11
 800688a:	d806      	bhi.n	800689a <drawAlarm+0x9a>
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	4a11      	ldr	r2, [pc, #68]	; (80068d4 <drawAlarm+0xd4>)
 8006890:	213c      	movs	r1, #60	; 0x3c
 8006892:	2064      	movs	r0, #100	; 0x64
 8006894:	f7fc f9b0 	bl	8002bf8 <drawCenteredText>
 8006898:	e005      	b.n	80068a6 <drawAlarm+0xa6>
	else drawCenteredText(100, 60, "PM", hspi);
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	4a0e      	ldr	r2, [pc, #56]	; (80068d8 <drawAlarm+0xd8>)
 800689e:	213c      	movs	r1, #60	; 0x3c
 80068a0:	2064      	movs	r0, #100	; 0x64
 80068a2:	f7fc f9a9 	bl	8002bf8 <drawCenteredText>


	// drawing weekday
	setTextSize(1);
 80068a6:	2001      	movs	r0, #1
 80068a8:	f7fc fb2a 	bl	8002f00 <setTextSize>
	drawCenteredTextWithPadding(WIDTH/2, 84, 9, weekdayNames[a->weekday], hspi);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	78db      	ldrb	r3, [r3, #3]
 80068b0:	001a      	movs	r2, r3
 80068b2:	4b0a      	ldr	r3, [pc, #40]	; (80068dc <drawAlarm+0xdc>)
 80068b4:	0092      	lsls	r2, r2, #2
 80068b6:	58d2      	ldr	r2, [r2, r3]
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	9300      	str	r3, [sp, #0]
 80068bc:	0013      	movs	r3, r2
 80068be:	2209      	movs	r2, #9
 80068c0:	2154      	movs	r1, #84	; 0x54
 80068c2:	2040      	movs	r0, #64	; 0x40
 80068c4:	f7fc f9fa 	bl	8002cbc <drawCenteredTextWithPadding>
}
 80068c8:	46c0      	nop			; (mov r8, r8)
 80068ca:	46bd      	mov	sp, r7
 80068cc:	b00d      	add	sp, #52	; 0x34
 80068ce:	bd90      	pop	{r4, r7, pc}
 80068d0:	0800bd48 	.word	0x0800bd48
 80068d4:	0800bd34 	.word	0x0800bd34
 80068d8:	0800bd38 	.word	0x0800bd38
 80068dc:	20000014 	.word	0x20000014

080068e0 <drawStopwatch>:

// drawing stopwatch on screen
void drawStopwatch(uint32_t seconds, SPI_HandleTypeDef *hspi) {
 80068e0:	b5b0      	push	{r4, r5, r7, lr}
 80068e2:	b090      	sub	sp, #64	; 0x40
 80068e4:	af02      	add	r7, sp, #8
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	6039      	str	r1, [r7, #0]
	struct times t = {0};
 80068ea:	2134      	movs	r1, #52	; 0x34
 80068ec:	000c      	movs	r4, r1
 80068ee:	187b      	adds	r3, r7, r1
 80068f0:	0018      	movs	r0, r3
 80068f2:	2303      	movs	r3, #3
 80068f4:	001a      	movs	r2, r3
 80068f6:	2100      	movs	r1, #0
 80068f8:	f004 fcd9 	bl	800b2ae <memset>
	char str[40];

	secondsToTime(&t, seconds);
 80068fc:	687a      	ldr	r2, [r7, #4]
 80068fe:	0021      	movs	r1, r4
 8006900:	000c      	movs	r4, r1
 8006902:	187b      	adds	r3, r7, r1
 8006904:	0011      	movs	r1, r2
 8006906:	0018      	movs	r0, r3
 8006908:	f7fc fef3 	bl	80036f2 <secondsToTime>

	// drawing hr:min:sec
	setTextSize(2);
 800690c:	2002      	movs	r0, #2
 800690e:	f7fc faf7 	bl	8002f00 <setTextSize>
	setTextColor(ST77XX_BLACK);
 8006912:	2000      	movs	r0, #0
 8006914:	f7fc fb04 	bl	8002f20 <setTextColor>
	sprintf(str, "%2d:%2d:%2d", t.hr, t.min, t.sec);
 8006918:	0021      	movs	r1, r4
 800691a:	187b      	adds	r3, r7, r1
 800691c:	781b      	ldrb	r3, [r3, #0]
 800691e:	001a      	movs	r2, r3
 8006920:	187b      	adds	r3, r7, r1
 8006922:	785b      	ldrb	r3, [r3, #1]
 8006924:	001c      	movs	r4, r3
 8006926:	187b      	adds	r3, r7, r1
 8006928:	789b      	ldrb	r3, [r3, #2]
 800692a:	4908      	ldr	r1, [pc, #32]	; (800694c <drawStopwatch+0x6c>)
 800692c:	250c      	movs	r5, #12
 800692e:	1978      	adds	r0, r7, r5
 8006930:	9300      	str	r3, [sp, #0]
 8006932:	0023      	movs	r3, r4
 8006934:	f004 fd42 	bl	800b3bc <siprintf>
	drawCenteredText(WIDTH/2, 68, str, hspi);
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	197a      	adds	r2, r7, r5
 800693c:	2144      	movs	r1, #68	; 0x44
 800693e:	2040      	movs	r0, #64	; 0x40
 8006940:	f7fc f95a 	bl	8002bf8 <drawCenteredText>

	// leaving room for lap text
}
 8006944:	46c0      	nop			; (mov r8, r8)
 8006946:	46bd      	mov	sp, r7
 8006948:	b00e      	add	sp, #56	; 0x38
 800694a:	bdb0      	pop	{r4, r5, r7, pc}
 800694c:	0800bd48 	.word	0x0800bd48

08006950 <drawStopwatchLap>:

// drawing lap text
void drawStopwatchLap(uint32_t seconds, SPI_HandleTypeDef *hspi) {
 8006950:	b5b0      	push	{r4, r5, r7, lr}
 8006952:	b090      	sub	sp, #64	; 0x40
 8006954:	af02      	add	r7, sp, #8
 8006956:	6078      	str	r0, [r7, #4]
 8006958:	6039      	str	r1, [r7, #0]
	struct times t = {0};
 800695a:	2134      	movs	r1, #52	; 0x34
 800695c:	000c      	movs	r4, r1
 800695e:	187b      	adds	r3, r7, r1
 8006960:	0018      	movs	r0, r3
 8006962:	2303      	movs	r3, #3
 8006964:	001a      	movs	r2, r3
 8006966:	2100      	movs	r1, #0
 8006968:	f004 fca1 	bl	800b2ae <memset>
	char str[40];

	secondsToTime(&t, seconds);		// converting
 800696c:	687a      	ldr	r2, [r7, #4]
 800696e:	0021      	movs	r1, r4
 8006970:	000c      	movs	r4, r1
 8006972:	187b      	adds	r3, r7, r1
 8006974:	0011      	movs	r1, r2
 8006976:	0018      	movs	r0, r3
 8006978:	f7fc febb 	bl	80036f2 <secondsToTime>

	// drawing hr:min:sec
	setTextSize(1);
 800697c:	2001      	movs	r0, #1
 800697e:	f7fc fabf 	bl	8002f00 <setTextSize>
	setTextColor(ST77XX_BLACK);
 8006982:	2000      	movs	r0, #0
 8006984:	f7fc facc 	bl	8002f20 <setTextColor>
	sprintf(str, "lap: %2d:%2d:%2d", t.hr, t.min, t.sec);
 8006988:	0021      	movs	r1, r4
 800698a:	187b      	adds	r3, r7, r1
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	001a      	movs	r2, r3
 8006990:	187b      	adds	r3, r7, r1
 8006992:	785b      	ldrb	r3, [r3, #1]
 8006994:	001c      	movs	r4, r3
 8006996:	187b      	adds	r3, r7, r1
 8006998:	789b      	ldrb	r3, [r3, #2]
 800699a:	4908      	ldr	r1, [pc, #32]	; (80069bc <drawStopwatchLap+0x6c>)
 800699c:	250c      	movs	r5, #12
 800699e:	1978      	adds	r0, r7, r5
 80069a0:	9300      	str	r3, [sp, #0]
 80069a2:	0023      	movs	r3, r4
 80069a4:	f004 fd0a 	bl	800b3bc <siprintf>
	drawCenteredText(WIDTH/2, 84, str, hspi);
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	197a      	adds	r2, r7, r5
 80069ac:	2154      	movs	r1, #84	; 0x54
 80069ae:	2040      	movs	r0, #64	; 0x40
 80069b0:	f7fc f922 	bl	8002bf8 <drawCenteredText>
}
 80069b4:	46c0      	nop			; (mov r8, r8)
 80069b6:	46bd      	mov	sp, r7
 80069b8:	b00e      	add	sp, #56	; 0x38
 80069ba:	bdb0      	pop	{r4, r5, r7, pc}
 80069bc:	0800bd54 	.word	0x0800bd54

080069c0 <initFace>:
// ---- end of drawing functions ----

// initializes variables. should be called at the start of program
void initFace() {
 80069c0:	b580      	push	{r7, lr}
 80069c2:	af00      	add	r7, sp, #0
	faceOnDisplay = faceClock;
 80069c4:	4b14      	ldr	r3, [pc, #80]	; (8006a18 <initFace+0x58>)
 80069c6:	2200      	movs	r2, #0
 80069c8:	701a      	strb	r2, [r3, #0]
	updateFace.clock = 1;
 80069ca:	4b14      	ldr	r3, [pc, #80]	; (8006a1c <initFace+0x5c>)
 80069cc:	2201      	movs	r2, #1
 80069ce:	701a      	strb	r2, [r3, #0]

	// initializing pointers
	clockVars.dateToSet = (struct dates *)calloc(1, sizeof(struct dates *));
 80069d0:	2104      	movs	r1, #4
 80069d2:	2001      	movs	r0, #1
 80069d4:	f004 fc2e 	bl	800b234 <calloc>
 80069d8:	0003      	movs	r3, r0
 80069da:	001a      	movs	r2, r3
 80069dc:	4b10      	ldr	r3, [pc, #64]	; (8006a20 <initFace+0x60>)
 80069de:	605a      	str	r2, [r3, #4]
	clockVars.timeToSet = (struct times *)calloc(1, sizeof(struct times *));
 80069e0:	2104      	movs	r1, #4
 80069e2:	2001      	movs	r0, #1
 80069e4:	f004 fc26 	bl	800b234 <calloc>
 80069e8:	0003      	movs	r3, r0
 80069ea:	001a      	movs	r2, r3
 80069ec:	4b0c      	ldr	r3, [pc, #48]	; (8006a20 <initFace+0x60>)
 80069ee:	609a      	str	r2, [r3, #8]
	timerVars.timeToSet = (struct times *)calloc(1, sizeof(struct times *));
 80069f0:	2104      	movs	r1, #4
 80069f2:	2001      	movs	r0, #1
 80069f4:	f004 fc1e 	bl	800b234 <calloc>
 80069f8:	0003      	movs	r3, r0
 80069fa:	001a      	movs	r2, r3
 80069fc:	4b09      	ldr	r3, [pc, #36]	; (8006a24 <initFace+0x64>)
 80069fe:	605a      	str	r2, [r3, #4]
	alarmVars.alarmToSet = (struct alarmTimes *)calloc(1, sizeof(struct alarmTimes *));
 8006a00:	2104      	movs	r1, #4
 8006a02:	2001      	movs	r0, #1
 8006a04:	f004 fc16 	bl	800b234 <calloc>
 8006a08:	0003      	movs	r3, r0
 8006a0a:	001a      	movs	r2, r3
 8006a0c:	4b06      	ldr	r3, [pc, #24]	; (8006a28 <initFace+0x68>)
 8006a0e:	605a      	str	r2, [r3, #4]
}
 8006a10:	46c0      	nop			; (mov r8, r8)
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	46c0      	nop			; (mov r8, r8)
 8006a18:	20000130 	.word	0x20000130
 8006a1c:	20000140 	.word	0x20000140
 8006a20:	2000010c 	.word	0x2000010c
 8006a24:	20000118 	.word	0x20000118
 8006a28:	20000120 	.word	0x20000120

08006a2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8006a2c:	480d      	ldr	r0, [pc, #52]	; (8006a64 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8006a2e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8006a30:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006a32:	e003      	b.n	8006a3c <LoopCopyDataInit>

08006a34 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006a34:	4b0c      	ldr	r3, [pc, #48]	; (8006a68 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8006a36:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006a38:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006a3a:	3104      	adds	r1, #4

08006a3c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8006a3c:	480b      	ldr	r0, [pc, #44]	; (8006a6c <LoopForever+0xa>)
  ldr  r3, =_edata
 8006a3e:	4b0c      	ldr	r3, [pc, #48]	; (8006a70 <LoopForever+0xe>)
  adds  r2, r0, r1
 8006a40:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006a42:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006a44:	d3f6      	bcc.n	8006a34 <CopyDataInit>
  ldr  r2, =_sbss
 8006a46:	4a0b      	ldr	r2, [pc, #44]	; (8006a74 <LoopForever+0x12>)
  b  LoopFillZerobss
 8006a48:	e002      	b.n	8006a50 <LoopFillZerobss>

08006a4a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8006a4a:	2300      	movs	r3, #0
  str  r3, [r2]
 8006a4c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006a4e:	3204      	adds	r2, #4

08006a50 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8006a50:	4b09      	ldr	r3, [pc, #36]	; (8006a78 <LoopForever+0x16>)
  cmp  r2, r3
 8006a52:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006a54:	d3f9      	bcc.n	8006a4a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8006a56:	f7fd ff77 	bl	8004948 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006a5a:	f004 fbfb 	bl	800b254 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006a5e:	f7fc ff35 	bl	80038cc <main>

08006a62 <LoopForever>:

LoopForever:
    b LoopForever
 8006a62:	e7fe      	b.n	8006a62 <LoopForever>
   ldr   r0, =_estack
 8006a64:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8006a68:	0800c48c 	.word	0x0800c48c
  ldr  r0, =_sdata
 8006a6c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006a70:	200000d0 	.word	0x200000d0
  ldr  r2, =_sbss
 8006a74:	200000d0 	.word	0x200000d0
  ldr  r3, = _ebss
 8006a78:	200005dc 	.word	0x200005dc

08006a7c <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006a7c:	e7fe      	b.n	8006a7c <DMA1_Channel1_IRQHandler>
	...

08006a80 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b082      	sub	sp, #8
 8006a84:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006a86:	1dfb      	adds	r3, r7, #7
 8006a88:	2200      	movs	r2, #0
 8006a8a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8006a8c:	4b0b      	ldr	r3, [pc, #44]	; (8006abc <HAL_Init+0x3c>)
 8006a8e:	681a      	ldr	r2, [r3, #0]
 8006a90:	4b0a      	ldr	r3, [pc, #40]	; (8006abc <HAL_Init+0x3c>)
 8006a92:	2140      	movs	r1, #64	; 0x40
 8006a94:	430a      	orrs	r2, r1
 8006a96:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006a98:	2000      	movs	r0, #0
 8006a9a:	f000 f811 	bl	8006ac0 <HAL_InitTick>
 8006a9e:	1e03      	subs	r3, r0, #0
 8006aa0:	d003      	beq.n	8006aaa <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8006aa2:	1dfb      	adds	r3, r7, #7
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	701a      	strb	r2, [r3, #0]
 8006aa8:	e001      	b.n	8006aae <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006aaa:	f7fd fcd5 	bl	8004458 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006aae:	1dfb      	adds	r3, r7, #7
 8006ab0:	781b      	ldrb	r3, [r3, #0]
}
 8006ab2:	0018      	movs	r0, r3
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	b002      	add	sp, #8
 8006ab8:	bd80      	pop	{r7, pc}
 8006aba:	46c0      	nop			; (mov r8, r8)
 8006abc:	40022000 	.word	0x40022000

08006ac0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006ac8:	230f      	movs	r3, #15
 8006aca:	18fb      	adds	r3, r7, r3
 8006acc:	2200      	movs	r2, #0
 8006ace:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8006ad0:	4b0f      	ldr	r3, [pc, #60]	; (8006b10 <HAL_InitTick+0x50>)
 8006ad2:	681a      	ldr	r2, [r3, #0]
 8006ad4:	23fa      	movs	r3, #250	; 0xfa
 8006ad6:	0099      	lsls	r1, r3, #2
 8006ad8:	0010      	movs	r0, r2
 8006ada:	f7f9 fb1d 	bl	8000118 <__udivsi3>
 8006ade:	0003      	movs	r3, r0
 8006ae0:	0018      	movs	r0, r3
 8006ae2:	f000 fe9a 	bl	800781a <HAL_SYSTICK_Config>
 8006ae6:	1e03      	subs	r3, r0, #0
 8006ae8:	d004      	beq.n	8006af4 <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 8006aea:	230f      	movs	r3, #15
 8006aec:	18fb      	adds	r3, r7, r3
 8006aee:	2201      	movs	r2, #1
 8006af0:	701a      	strb	r2, [r3, #0]
 8006af2:	e006      	b.n	8006b02 <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8006af4:	6879      	ldr	r1, [r7, #4]
 8006af6:	2301      	movs	r3, #1
 8006af8:	425b      	negs	r3, r3
 8006afa:	2200      	movs	r2, #0
 8006afc:	0018      	movs	r0, r3
 8006afe:	f000 fe57 	bl	80077b0 <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8006b02:	230f      	movs	r3, #15
 8006b04:	18fb      	adds	r3, r7, r3
 8006b06:	781b      	ldrb	r3, [r3, #0]
}
 8006b08:	0018      	movs	r0, r3
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	b004      	add	sp, #16
 8006b0e:	bd80      	pop	{r7, pc}
 8006b10:	20000010 	.word	0x20000010

08006b14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	af00      	add	r7, sp, #0
  uwTick++;
 8006b18:	4b03      	ldr	r3, [pc, #12]	; (8006b28 <HAL_IncTick+0x14>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	1c5a      	adds	r2, r3, #1
 8006b1e:	4b02      	ldr	r3, [pc, #8]	; (8006b28 <HAL_IncTick+0x14>)
 8006b20:	601a      	str	r2, [r3, #0]
}
 8006b22:	46c0      	nop			; (mov r8, r8)
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}
 8006b28:	200005d4 	.word	0x200005d4

08006b2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	af00      	add	r7, sp, #0
  return uwTick;
 8006b30:	4b02      	ldr	r3, [pc, #8]	; (8006b3c <HAL_GetTick+0x10>)
 8006b32:	681b      	ldr	r3, [r3, #0]
}
 8006b34:	0018      	movs	r0, r3
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}
 8006b3a:	46c0      	nop			; (mov r8, r8)
 8006b3c:	200005d4 	.word	0x200005d4

08006b40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b084      	sub	sp, #16
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006b48:	f7ff fff0 	bl	8006b2c <HAL_GetTick>
 8006b4c:	0003      	movs	r3, r0
 8006b4e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	3301      	adds	r3, #1
 8006b58:	d002      	beq.n	8006b60 <HAL_Delay+0x20>
  {
    wait++;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006b60:	46c0      	nop			; (mov r8, r8)
 8006b62:	f7ff ffe3 	bl	8006b2c <HAL_GetTick>
 8006b66:	0002      	movs	r2, r0
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	1ad3      	subs	r3, r2, r3
 8006b6c:	68fa      	ldr	r2, [r7, #12]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d8f7      	bhi.n	8006b62 <HAL_Delay+0x22>
  {
  }
}
 8006b72:	46c0      	nop			; (mov r8, r8)
 8006b74:	46bd      	mov	sp, r7
 8006b76:	b004      	add	sp, #16
 8006b78:	bd80      	pop	{r7, pc}
	...

08006b7c <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b082      	sub	sp, #8
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d101      	bne.n	8006b8e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	e159      	b.n	8006e42 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d10a      	bne.n	8006bac <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2250      	movs	r2, #80	; 0x50
 8006ba0:	2100      	movs	r1, #0
 8006ba2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	0018      	movs	r0, r3
 8006ba8:	f7fd fc6a 	bl	8004480 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bb0:	2210      	movs	r2, #16
 8006bb2:	4013      	ands	r3, r2
 8006bb4:	2b10      	cmp	r3, #16
 8006bb6:	d005      	beq.n	8006bc4 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	2204      	movs	r2, #4
 8006bc0:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8006bc2:	d00b      	beq.n	8006bdc <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bc8:	2210      	movs	r2, #16
 8006bca:	431a      	orrs	r2, r3
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2250      	movs	r2, #80	; 0x50
 8006bd4:	2100      	movs	r1, #0
 8006bd6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e132      	b.n	8006e42 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006be0:	4a9a      	ldr	r2, [pc, #616]	; (8006e4c <HAL_ADC_Init+0x2d0>)
 8006be2:	4013      	ands	r3, r2
 8006be4:	2202      	movs	r2, #2
 8006be6:	431a      	orrs	r2, r3
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	2203      	movs	r2, #3
 8006bf4:	4013      	ands	r3, r2
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	d108      	bne.n	8006c0c <HAL_ADC_Init+0x90>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	2201      	movs	r2, #1
 8006c02:	4013      	ands	r3, r2
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	d101      	bne.n	8006c0c <HAL_ADC_Init+0x90>
 8006c08:	2301      	movs	r3, #1
 8006c0a:	e000      	b.n	8006c0e <HAL_ADC_Init+0x92>
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d149      	bne.n	8006ca6 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	685a      	ldr	r2, [r3, #4]
 8006c16:	23c0      	movs	r3, #192	; 0xc0
 8006c18:	061b      	lsls	r3, r3, #24
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d00b      	beq.n	8006c36 <HAL_ADC_Init+0xba>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	685a      	ldr	r2, [r3, #4]
 8006c22:	2380      	movs	r3, #128	; 0x80
 8006c24:	05db      	lsls	r3, r3, #23
 8006c26:	429a      	cmp	r2, r3
 8006c28:	d005      	beq.n	8006c36 <HAL_ADC_Init+0xba>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	685a      	ldr	r2, [r3, #4]
 8006c2e:	2380      	movs	r3, #128	; 0x80
 8006c30:	061b      	lsls	r3, r3, #24
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d111      	bne.n	8006c5a <HAL_ADC_Init+0xde>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	691a      	ldr	r2, [r3, #16]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	0092      	lsls	r2, r2, #2
 8006c42:	0892      	lsrs	r2, r2, #2
 8006c44:	611a      	str	r2, [r3, #16]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	6919      	ldr	r1, [r3, #16]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	685a      	ldr	r2, [r3, #4]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	430a      	orrs	r2, r1
 8006c56:	611a      	str	r2, [r3, #16]
 8006c58:	e014      	b.n	8006c84 <HAL_ADC_Init+0x108>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	691a      	ldr	r2, [r3, #16]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	0092      	lsls	r2, r2, #2
 8006c66:	0892      	lsrs	r2, r2, #2
 8006c68:	611a      	str	r2, [r3, #16]
 8006c6a:	4b79      	ldr	r3, [pc, #484]	; (8006e50 <HAL_ADC_Init+0x2d4>)
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	4b78      	ldr	r3, [pc, #480]	; (8006e50 <HAL_ADC_Init+0x2d4>)
 8006c70:	4978      	ldr	r1, [pc, #480]	; (8006e54 <HAL_ADC_Init+0x2d8>)
 8006c72:	400a      	ands	r2, r1
 8006c74:	601a      	str	r2, [r3, #0]
 8006c76:	4b76      	ldr	r3, [pc, #472]	; (8006e50 <HAL_ADC_Init+0x2d4>)
 8006c78:	6819      	ldr	r1, [r3, #0]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	685a      	ldr	r2, [r3, #4]
 8006c7e:	4b74      	ldr	r3, [pc, #464]	; (8006e50 <HAL_ADC_Init+0x2d4>)
 8006c80:	430a      	orrs	r2, r1
 8006c82:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	68da      	ldr	r2, [r3, #12]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	2118      	movs	r1, #24
 8006c90:	438a      	bics	r2, r1
 8006c92:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	68d9      	ldr	r1, [r3, #12]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	689a      	ldr	r2, [r3, #8]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	430a      	orrs	r2, r1
 8006ca4:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8006ca6:	4b6a      	ldr	r3, [pc, #424]	; (8006e50 <HAL_ADC_Init+0x2d4>)
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	4b69      	ldr	r3, [pc, #420]	; (8006e50 <HAL_ADC_Init+0x2d4>)
 8006cac:	496a      	ldr	r1, [pc, #424]	; (8006e58 <HAL_ADC_Init+0x2dc>)
 8006cae:	400a      	ands	r2, r1
 8006cb0:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8006cb2:	4b67      	ldr	r3, [pc, #412]	; (8006e50 <HAL_ADC_Init+0x2d4>)
 8006cb4:	6819      	ldr	r1, [r3, #0]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cba:	065a      	lsls	r2, r3, #25
 8006cbc:	4b64      	ldr	r3, [pc, #400]	; (8006e50 <HAL_ADC_Init+0x2d4>)
 8006cbe:	430a      	orrs	r2, r1
 8006cc0:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	689a      	ldr	r2, [r3, #8]
 8006cc8:	2380      	movs	r3, #128	; 0x80
 8006cca:	055b      	lsls	r3, r3, #21
 8006ccc:	4013      	ands	r3, r2
 8006cce:	d108      	bne.n	8006ce2 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	689a      	ldr	r2, [r3, #8]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	2180      	movs	r1, #128	; 0x80
 8006cdc:	0549      	lsls	r1, r1, #21
 8006cde:	430a      	orrs	r2, r1
 8006ce0:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	68da      	ldr	r2, [r3, #12]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	495b      	ldr	r1, [pc, #364]	; (8006e5c <HAL_ADC_Init+0x2e0>)
 8006cee:	400a      	ands	r2, r1
 8006cf0:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	68d9      	ldr	r1, [r3, #12]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	691b      	ldr	r3, [r3, #16]
 8006d00:	2b02      	cmp	r3, #2
 8006d02:	d101      	bne.n	8006d08 <HAL_ADC_Init+0x18c>
 8006d04:	2304      	movs	r3, #4
 8006d06:	e000      	b.n	8006d0a <HAL_ADC_Init+0x18e>
 8006d08:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8006d0a:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2020      	movs	r0, #32
 8006d10:	5c1b      	ldrb	r3, [r3, r0]
 8006d12:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8006d14:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	202c      	movs	r0, #44	; 0x2c
 8006d1a:	5c1b      	ldrb	r3, [r3, r0]
 8006d1c:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8006d1e:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8006d24:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	699b      	ldr	r3, [r3, #24]
 8006d2a:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8006d2c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	69db      	ldr	r3, [r3, #28]
 8006d32:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8006d34:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	430a      	orrs	r2, r1
 8006d3c:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006d42:	23c2      	movs	r3, #194	; 0xc2
 8006d44:	33ff      	adds	r3, #255	; 0xff
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d00b      	beq.n	8006d62 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	68d9      	ldr	r1, [r3, #12]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8006d58:	431a      	orrs	r2, r3
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	430a      	orrs	r2, r1
 8006d60:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2221      	movs	r2, #33	; 0x21
 8006d66:	5c9b      	ldrb	r3, [r3, r2]
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d11a      	bne.n	8006da2 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2220      	movs	r2, #32
 8006d70:	5c9b      	ldrb	r3, [r3, r2]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d109      	bne.n	8006d8a <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	68da      	ldr	r2, [r3, #12]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	2180      	movs	r1, #128	; 0x80
 8006d82:	0249      	lsls	r1, r1, #9
 8006d84:	430a      	orrs	r2, r1
 8006d86:	60da      	str	r2, [r3, #12]
 8006d88:	e00b      	b.n	8006da2 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d8e:	2220      	movs	r2, #32
 8006d90:	431a      	orrs	r2, r3
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	431a      	orrs	r2, r3
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d11f      	bne.n	8006dea <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	691a      	ldr	r2, [r3, #16]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	492a      	ldr	r1, [pc, #168]	; (8006e60 <HAL_ADC_Init+0x2e4>)
 8006db6:	400a      	ands	r2, r1
 8006db8:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	6919      	ldr	r1, [r3, #16]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8006dc8:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8006dce:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	430a      	orrs	r2, r1
 8006dd6:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	691a      	ldr	r2, [r3, #16]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	2101      	movs	r1, #1
 8006de4:	430a      	orrs	r2, r1
 8006de6:	611a      	str	r2, [r3, #16]
 8006de8:	e00e      	b.n	8006e08 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	691b      	ldr	r3, [r3, #16]
 8006df0:	2201      	movs	r2, #1
 8006df2:	4013      	ands	r3, r2
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	d107      	bne.n	8006e08 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	691a      	ldr	r2, [r3, #16]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	2101      	movs	r1, #1
 8006e04:	438a      	bics	r2, r1
 8006e06:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	695a      	ldr	r2, [r3, #20]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	2107      	movs	r1, #7
 8006e14:	438a      	bics	r2, r1
 8006e16:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	6959      	ldr	r1, [r3, #20]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	430a      	orrs	r2, r1
 8006e28:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e34:	2203      	movs	r2, #3
 8006e36:	4393      	bics	r3, r2
 8006e38:	2201      	movs	r2, #1
 8006e3a:	431a      	orrs	r2, r3
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8006e40:	2300      	movs	r3, #0
}
 8006e42:	0018      	movs	r0, r3
 8006e44:	46bd      	mov	sp, r7
 8006e46:	b002      	add	sp, #8
 8006e48:	bd80      	pop	{r7, pc}
 8006e4a:	46c0      	nop			; (mov r8, r8)
 8006e4c:	fffffefd 	.word	0xfffffefd
 8006e50:	40012708 	.word	0x40012708
 8006e54:	ffc3ffff 	.word	0xffc3ffff
 8006e58:	fdffffff 	.word	0xfdffffff
 8006e5c:	fffe0219 	.word	0xfffe0219
 8006e60:	fffffc03 	.word	0xfffffc03

08006e64 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8006e64:	b590      	push	{r4, r7, lr}
 8006e66:	b085      	sub	sp, #20
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006e6c:	230f      	movs	r3, #15
 8006e6e:	18fb      	adds	r3, r7, r3
 8006e70:	2200      	movs	r2, #0
 8006e72:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	689b      	ldr	r3, [r3, #8]
 8006e7a:	2204      	movs	r2, #4
 8006e7c:	4013      	ands	r3, r2
 8006e7e:	d138      	bne.n	8006ef2 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2250      	movs	r2, #80	; 0x50
 8006e84:	5c9b      	ldrb	r3, [r3, r2]
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	d101      	bne.n	8006e8e <HAL_ADC_Start+0x2a>
 8006e8a:	2302      	movs	r3, #2
 8006e8c:	e038      	b.n	8006f00 <HAL_ADC_Start+0x9c>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2250      	movs	r2, #80	; 0x50
 8006e92:	2101      	movs	r1, #1
 8006e94:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	69db      	ldr	r3, [r3, #28]
 8006e9a:	2b01      	cmp	r3, #1
 8006e9c:	d007      	beq.n	8006eae <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8006e9e:	230f      	movs	r3, #15
 8006ea0:	18fc      	adds	r4, r7, r3
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	0018      	movs	r0, r3
 8006ea6:	f000 fa87 	bl	80073b8 <ADC_Enable>
 8006eaa:	0003      	movs	r3, r0
 8006eac:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006eae:	230f      	movs	r3, #15
 8006eb0:	18fb      	adds	r3, r7, r3
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d120      	bne.n	8006efa <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ebc:	4a12      	ldr	r2, [pc, #72]	; (8006f08 <HAL_ADC_Start+0xa4>)
 8006ebe:	4013      	ands	r3, r2
 8006ec0:	2280      	movs	r2, #128	; 0x80
 8006ec2:	0052      	lsls	r2, r2, #1
 8006ec4:	431a      	orrs	r2, r3
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2250      	movs	r2, #80	; 0x50
 8006ed4:	2100      	movs	r1, #0
 8006ed6:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	221c      	movs	r2, #28
 8006ede:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	689a      	ldr	r2, [r3, #8]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	2104      	movs	r1, #4
 8006eec:	430a      	orrs	r2, r1
 8006eee:	609a      	str	r2, [r3, #8]
 8006ef0:	e003      	b.n	8006efa <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006ef2:	230f      	movs	r3, #15
 8006ef4:	18fb      	adds	r3, r7, r3
 8006ef6:	2202      	movs	r2, #2
 8006ef8:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8006efa:	230f      	movs	r3, #15
 8006efc:	18fb      	adds	r3, r7, r3
 8006efe:	781b      	ldrb	r3, [r3, #0]
}
 8006f00:	0018      	movs	r0, r3
 8006f02:	46bd      	mov	sp, r7
 8006f04:	b005      	add	sp, #20
 8006f06:	bd90      	pop	{r4, r7, pc}
 8006f08:	fffff0fe 	.word	0xfffff0fe

08006f0c <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8006f0c:	b5b0      	push	{r4, r5, r7, lr}
 8006f0e:	b084      	sub	sp, #16
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f14:	230f      	movs	r3, #15
 8006f16:	18fb      	adds	r3, r7, r3
 8006f18:	2200      	movs	r2, #0
 8006f1a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2250      	movs	r2, #80	; 0x50
 8006f20:	5c9b      	ldrb	r3, [r3, r2]
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d101      	bne.n	8006f2a <HAL_ADC_Stop+0x1e>
 8006f26:	2302      	movs	r3, #2
 8006f28:	e02a      	b.n	8006f80 <HAL_ADC_Stop+0x74>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2250      	movs	r2, #80	; 0x50
 8006f2e:	2101      	movs	r1, #1
 8006f30:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8006f32:	250f      	movs	r5, #15
 8006f34:	197c      	adds	r4, r7, r5
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	0018      	movs	r0, r3
 8006f3a:	f000 fafd 	bl	8007538 <ADC_ConversionStop>
 8006f3e:	0003      	movs	r3, r0
 8006f40:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006f42:	197b      	adds	r3, r7, r5
 8006f44:	781b      	ldrb	r3, [r3, #0]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d113      	bne.n	8006f72 <HAL_ADC_Stop+0x66>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006f4a:	250f      	movs	r5, #15
 8006f4c:	197c      	adds	r4, r7, r5
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	0018      	movs	r0, r3
 8006f52:	f000 fa91 	bl	8007478 <ADC_Disable>
 8006f56:	0003      	movs	r3, r0
 8006f58:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006f5a:	197b      	adds	r3, r7, r5
 8006f5c:	781b      	ldrb	r3, [r3, #0]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d107      	bne.n	8006f72 <HAL_ADC_Stop+0x66>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f66:	4a08      	ldr	r2, [pc, #32]	; (8006f88 <HAL_ADC_Stop+0x7c>)
 8006f68:	4013      	ands	r3, r2
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	431a      	orrs	r2, r3
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2250      	movs	r2, #80	; 0x50
 8006f76:	2100      	movs	r1, #0
 8006f78:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8006f7a:	230f      	movs	r3, #15
 8006f7c:	18fb      	adds	r3, r7, r3
 8006f7e:	781b      	ldrb	r3, [r3, #0]
}
 8006f80:	0018      	movs	r0, r3
 8006f82:	46bd      	mov	sp, r7
 8006f84:	b004      	add	sp, #16
 8006f86:	bdb0      	pop	{r4, r5, r7, pc}
 8006f88:	fffffefe 	.word	0xfffffefe

08006f8c <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b084      	sub	sp, #16
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
 8006f94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006f96:	2300      	movs	r3, #0
 8006f98:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	695b      	ldr	r3, [r3, #20]
 8006fa2:	2b08      	cmp	r3, #8
 8006fa4:	d102      	bne.n	8006fac <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8006fa6:	2308      	movs	r3, #8
 8006fa8:	60fb      	str	r3, [r7, #12]
 8006faa:	e014      	b.n	8006fd6 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	68db      	ldr	r3, [r3, #12]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	4013      	ands	r3, r2
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d10b      	bne.n	8006fd2 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fbe:	2220      	movs	r2, #32
 8006fc0:	431a      	orrs	r2, r3
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2250      	movs	r2, #80	; 0x50
 8006fca:	2100      	movs	r1, #0
 8006fcc:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	e06c      	b.n	80070ac <HAL_ADC_PollForConversion+0x120>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8006fd2:	230c      	movs	r3, #12
 8006fd4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8006fd6:	f7ff fda9 	bl	8006b2c <HAL_GetTick>
 8006fda:	0003      	movs	r3, r0
 8006fdc:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8006fde:	e019      	b.n	8007014 <HAL_ADC_PollForConversion+0x88>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	d016      	beq.n	8007014 <HAL_ADC_PollForConversion+0x88>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d007      	beq.n	8006ffc <HAL_ADC_PollForConversion+0x70>
 8006fec:	f7ff fd9e 	bl	8006b2c <HAL_GetTick>
 8006ff0:	0002      	movs	r2, r0
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	1ad3      	subs	r3, r2, r3
 8006ff6:	683a      	ldr	r2, [r7, #0]
 8006ff8:	429a      	cmp	r2, r3
 8006ffa:	d20b      	bcs.n	8007014 <HAL_ADC_PollForConversion+0x88>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007000:	2204      	movs	r2, #4
 8007002:	431a      	orrs	r2, r3
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2250      	movs	r2, #80	; 0x50
 800700c:	2100      	movs	r1, #0
 800700e:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 8007010:	2303      	movs	r3, #3
 8007012:	e04b      	b.n	80070ac <HAL_ADC_PollForConversion+0x120>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	68fa      	ldr	r2, [r7, #12]
 800701c:	4013      	ands	r3, r2
 800701e:	d0df      	beq.n	8006fe0 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007024:	2280      	movs	r2, #128	; 0x80
 8007026:	0092      	lsls	r2, r2, #2
 8007028:	431a      	orrs	r2, r3
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	68da      	ldr	r2, [r3, #12]
 8007034:	23c0      	movs	r3, #192	; 0xc0
 8007036:	011b      	lsls	r3, r3, #4
 8007038:	4013      	ands	r3, r2
 800703a:	d12e      	bne.n	800709a <HAL_ADC_PollForConversion+0x10e>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2220      	movs	r2, #32
 8007040:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8007042:	2b00      	cmp	r3, #0
 8007044:	d129      	bne.n	800709a <HAL_ADC_PollForConversion+0x10e>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	2208      	movs	r2, #8
 800704e:	4013      	ands	r3, r2
 8007050:	2b08      	cmp	r3, #8
 8007052:	d122      	bne.n	800709a <HAL_ADC_PollForConversion+0x10e>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	2204      	movs	r2, #4
 800705c:	4013      	ands	r3, r2
 800705e:	d110      	bne.n	8007082 <HAL_ADC_PollForConversion+0xf6>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	685a      	ldr	r2, [r3, #4]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	210c      	movs	r1, #12
 800706c:	438a      	bics	r2, r1
 800706e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007074:	4a0f      	ldr	r2, [pc, #60]	; (80070b4 <HAL_ADC_PollForConversion+0x128>)
 8007076:	4013      	ands	r3, r2
 8007078:	2201      	movs	r2, #1
 800707a:	431a      	orrs	r2, r3
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	655a      	str	r2, [r3, #84]	; 0x54
 8007080:	e00b      	b.n	800709a <HAL_ADC_PollForConversion+0x10e>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007086:	2220      	movs	r2, #32
 8007088:	431a      	orrs	r2, r3
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007092:	2201      	movs	r2, #1
 8007094:	431a      	orrs	r2, r3
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	699b      	ldr	r3, [r3, #24]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d103      	bne.n	80070aa <HAL_ADC_PollForConversion+0x11e>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	220c      	movs	r2, #12
 80070a8:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 80070aa:	2300      	movs	r3, #0
}
 80070ac:	0018      	movs	r0, r3
 80070ae:	46bd      	mov	sp, r7
 80070b0:	b004      	add	sp, #16
 80070b2:	bd80      	pop	{r7, pc}
 80070b4:	fffffefe 	.word	0xfffffefe

080070b8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b082      	sub	sp, #8
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80070c6:	0018      	movs	r0, r3
 80070c8:	46bd      	mov	sp, r7
 80070ca:	b002      	add	sp, #8
 80070cc:	bd80      	pop	{r7, pc}
	...

080070d0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b082      	sub	sp, #8
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	2204      	movs	r2, #4
 80070e0:	4013      	ands	r3, r2
 80070e2:	2b04      	cmp	r3, #4
 80070e4:	d106      	bne.n	80070f4 <HAL_ADC_IRQHandler+0x24>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	2204      	movs	r2, #4
 80070ee:	4013      	ands	r3, r2
 80070f0:	2b04      	cmp	r3, #4
 80070f2:	d00d      	beq.n	8007110 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	2208      	movs	r2, #8
 80070fc:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80070fe:	2b08      	cmp	r3, #8
 8007100:	d154      	bne.n	80071ac <HAL_ADC_IRQHandler+0xdc>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	2208      	movs	r2, #8
 800710a:	4013      	ands	r3, r2
 800710c:	2b08      	cmp	r3, #8
 800710e:	d14d      	bne.n	80071ac <HAL_ADC_IRQHandler+0xdc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007114:	2210      	movs	r2, #16
 8007116:	4013      	ands	r3, r2
 8007118:	d106      	bne.n	8007128 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800711e:	2280      	movs	r2, #128	; 0x80
 8007120:	0092      	lsls	r2, r2, #2
 8007122:	431a      	orrs	r2, r3
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	655a      	str	r2, [r3, #84]	; 0x54
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68da      	ldr	r2, [r3, #12]
 800712e:	23c0      	movs	r3, #192	; 0xc0
 8007130:	011b      	lsls	r3, r3, #4
 8007132:	4013      	ands	r3, r2
 8007134:	d12e      	bne.n	8007194 <HAL_ADC_IRQHandler+0xc4>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2220      	movs	r2, #32
 800713a:	5c9b      	ldrb	r3, [r3, r2]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800713c:	2b00      	cmp	r3, #0
 800713e:	d129      	bne.n	8007194 <HAL_ADC_IRQHandler+0xc4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	2208      	movs	r2, #8
 8007148:	4013      	ands	r3, r2
 800714a:	2b08      	cmp	r3, #8
 800714c:	d122      	bne.n	8007194 <HAL_ADC_IRQHandler+0xc4>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	2204      	movs	r2, #4
 8007156:	4013      	ands	r3, r2
 8007158:	d110      	bne.n	800717c <HAL_ADC_IRQHandler+0xac>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	685a      	ldr	r2, [r3, #4]
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	210c      	movs	r1, #12
 8007166:	438a      	bics	r2, r1
 8007168:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800716e:	4a35      	ldr	r2, [pc, #212]	; (8007244 <HAL_ADC_IRQHandler+0x174>)
 8007170:	4013      	ands	r3, r2
 8007172:	2201      	movs	r2, #1
 8007174:	431a      	orrs	r2, r3
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	655a      	str	r2, [r3, #84]	; 0x54
 800717a:	e00b      	b.n	8007194 <HAL_ADC_IRQHandler+0xc4>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007180:	2220      	movs	r2, #32
 8007182:	431a      	orrs	r2, r3
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800718c:	2201      	movs	r2, #1
 800718e:	431a      	orrs	r2, r3
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	659a      	str	r2, [r3, #88]	; 0x58
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	0018      	movs	r0, r3
 8007198:	f000 f856 	bl	8007248 <HAL_ADC_ConvCpltCallback>
    /* Note: Management of low power auto-wait enabled: flags must be cleared */
    /*       by user when fetching ADC conversion data.                       */
    /*       This case is managed in IRQ handler, but this low-power mode     */
    /*       should not be used with programming model IT or DMA.             */
    /*       Refer to comment of parameter "LowPowerAutoWait".                */
    if (hadc->Init.LowPowerAutoWait != ENABLE)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	699b      	ldr	r3, [r3, #24]
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d003      	beq.n	80071ac <HAL_ADC_IRQHandler+0xdc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	220c      	movs	r2, #12
 80071aa:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2280      	movs	r2, #128	; 0x80
 80071b4:	4013      	ands	r3, r2
 80071b6:	2b80      	cmp	r3, #128	; 0x80
 80071b8:	d115      	bne.n	80071e6 <HAL_ADC_IRQHandler+0x116>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	2280      	movs	r2, #128	; 0x80
 80071c2:	4013      	ands	r3, r2
 80071c4:	2b80      	cmp	r3, #128	; 0x80
 80071c6:	d10e      	bne.n	80071e6 <HAL_ADC_IRQHandler+0x116>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071cc:	2280      	movs	r2, #128	; 0x80
 80071ce:	0252      	lsls	r2, r2, #9
 80071d0:	431a      	orrs	r2, r3
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	655a      	str	r2, [r3, #84]	; 0x54
    
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	0018      	movs	r0, r3
 80071da:	f000 f83d 	bl	8007258 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	2280      	movs	r2, #128	; 0x80
 80071e4:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	2210      	movs	r2, #16
 80071ee:	4013      	ands	r3, r2
 80071f0:	2b10      	cmp	r3, #16
 80071f2:	d123      	bne.n	800723c <HAL_ADC_IRQHandler+0x16c>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	2210      	movs	r2, #16
 80071fc:	4013      	ands	r3, r2
 80071fe:	2b10      	cmp	r3, #16
 8007200:	d11c      	bne.n	800723c <HAL_ADC_IRQHandler+0x16c>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007206:	2b00      	cmp	r3, #0
 8007208:	d006      	beq.n	8007218 <HAL_ADC_IRQHandler+0x148>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	68db      	ldr	r3, [r3, #12]
 8007210:	2201      	movs	r2, #1
 8007212:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8007214:	2b01      	cmp	r3, #1
 8007216:	d10d      	bne.n	8007234 <HAL_ADC_IRQHandler+0x164>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800721c:	2202      	movs	r2, #2
 800721e:	431a      	orrs	r2, r3
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	2210      	movs	r2, #16
 800722a:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	0018      	movs	r0, r3
 8007230:	f000 f81a 	bl	8007268 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	2210      	movs	r2, #16
 800723a:	601a      	str	r2, [r3, #0]
  }
  
}
 800723c:	46c0      	nop			; (mov r8, r8)
 800723e:	46bd      	mov	sp, r7
 8007240:	b002      	add	sp, #8
 8007242:	bd80      	pop	{r7, pc}
 8007244:	fffffefe 	.word	0xfffffefe

08007248 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b082      	sub	sp, #8
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8007250:	46c0      	nop			; (mov r8, r8)
 8007252:	46bd      	mov	sp, r7
 8007254:	b002      	add	sp, #8
 8007256:	bd80      	pop	{r7, pc}

08007258 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b082      	sub	sp, #8
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8007260:	46c0      	nop			; (mov r8, r8)
 8007262:	46bd      	mov	sp, r7
 8007264:	b002      	add	sp, #8
 8007266:	bd80      	pop	{r7, pc}

08007268 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b082      	sub	sp, #8
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8007270:	46c0      	nop			; (mov r8, r8)
 8007272:	46bd      	mov	sp, r7
 8007274:	b002      	add	sp, #8
 8007276:	bd80      	pop	{r7, pc}

08007278 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b082      	sub	sp, #8
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2250      	movs	r2, #80	; 0x50
 8007286:	5c9b      	ldrb	r3, [r3, r2]
 8007288:	2b01      	cmp	r3, #1
 800728a:	d101      	bne.n	8007290 <HAL_ADC_ConfigChannel+0x18>
 800728c:	2302      	movs	r3, #2
 800728e:	e085      	b.n	800739c <HAL_ADC_ConfigChannel+0x124>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2250      	movs	r2, #80	; 0x50
 8007294:	2101      	movs	r1, #1
 8007296:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	689b      	ldr	r3, [r3, #8]
 800729e:	2204      	movs	r2, #4
 80072a0:	4013      	ands	r3, r2
 80072a2:	d00b      	beq.n	80072bc <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072a8:	2220      	movs	r2, #32
 80072aa:	431a      	orrs	r2, r3
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2250      	movs	r2, #80	; 0x50
 80072b4:	2100      	movs	r1, #0
 80072b6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	e06f      	b.n	800739c <HAL_ADC_ConfigChannel+0x124>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	4a38      	ldr	r2, [pc, #224]	; (80073a4 <HAL_ADC_ConfigChannel+0x12c>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d035      	beq.n	8007332 <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	035b      	lsls	r3, r3, #13
 80072d2:	0b5a      	lsrs	r2, r3, #13
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	430a      	orrs	r2, r1
 80072da:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	681a      	ldr	r2, [r3, #0]
 80072e0:	2380      	movs	r3, #128	; 0x80
 80072e2:	02db      	lsls	r3, r3, #11
 80072e4:	4013      	ands	r3, r2
 80072e6:	d009      	beq.n	80072fc <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 80072e8:	4b2f      	ldr	r3, [pc, #188]	; (80073a8 <HAL_ADC_ConfigChannel+0x130>)
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	4b2e      	ldr	r3, [pc, #184]	; (80073a8 <HAL_ADC_ConfigChannel+0x130>)
 80072ee:	2180      	movs	r1, #128	; 0x80
 80072f0:	0409      	lsls	r1, r1, #16
 80072f2:	430a      	orrs	r2, r1
 80072f4:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80072f6:	200a      	movs	r0, #10
 80072f8:	f000 f964 	bl	80075c4 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	681a      	ldr	r2, [r3, #0]
 8007300:	2380      	movs	r3, #128	; 0x80
 8007302:	029b      	lsls	r3, r3, #10
 8007304:	4013      	ands	r3, r2
 8007306:	d006      	beq.n	8007316 <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8007308:	4b27      	ldr	r3, [pc, #156]	; (80073a8 <HAL_ADC_ConfigChannel+0x130>)
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	4b26      	ldr	r3, [pc, #152]	; (80073a8 <HAL_ADC_ConfigChannel+0x130>)
 800730e:	2180      	movs	r1, #128	; 0x80
 8007310:	03c9      	lsls	r1, r1, #15
 8007312:	430a      	orrs	r2, r1
 8007314:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	2380      	movs	r3, #128	; 0x80
 800731c:	025b      	lsls	r3, r3, #9
 800731e:	4013      	ands	r3, r2
 8007320:	d037      	beq.n	8007392 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;   
 8007322:	4b21      	ldr	r3, [pc, #132]	; (80073a8 <HAL_ADC_ConfigChannel+0x130>)
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	4b20      	ldr	r3, [pc, #128]	; (80073a8 <HAL_ADC_ConfigChannel+0x130>)
 8007328:	2180      	movs	r1, #128	; 0x80
 800732a:	0449      	lsls	r1, r1, #17
 800732c:	430a      	orrs	r2, r1
 800732e:	601a      	str	r2, [r3, #0]
 8007330:	e02f      	b.n	8007392 <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	035b      	lsls	r3, r3, #13
 800733e:	0b5b      	lsrs	r3, r3, #13
 8007340:	43d9      	mvns	r1, r3
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	400a      	ands	r2, r1
 8007348:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	2380      	movs	r3, #128	; 0x80
 8007350:	02db      	lsls	r3, r3, #11
 8007352:	4013      	ands	r3, r2
 8007354:	d005      	beq.n	8007362 <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8007356:	4b14      	ldr	r3, [pc, #80]	; (80073a8 <HAL_ADC_ConfigChannel+0x130>)
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	4b13      	ldr	r3, [pc, #76]	; (80073a8 <HAL_ADC_ConfigChannel+0x130>)
 800735c:	4913      	ldr	r1, [pc, #76]	; (80073ac <HAL_ADC_ConfigChannel+0x134>)
 800735e:	400a      	ands	r2, r1
 8007360:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	681a      	ldr	r2, [r3, #0]
 8007366:	2380      	movs	r3, #128	; 0x80
 8007368:	029b      	lsls	r3, r3, #10
 800736a:	4013      	ands	r3, r2
 800736c:	d005      	beq.n	800737a <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 800736e:	4b0e      	ldr	r3, [pc, #56]	; (80073a8 <HAL_ADC_ConfigChannel+0x130>)
 8007370:	681a      	ldr	r2, [r3, #0]
 8007372:	4b0d      	ldr	r3, [pc, #52]	; (80073a8 <HAL_ADC_ConfigChannel+0x130>)
 8007374:	490e      	ldr	r1, [pc, #56]	; (80073b0 <HAL_ADC_ConfigChannel+0x138>)
 8007376:	400a      	ands	r2, r1
 8007378:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	2380      	movs	r3, #128	; 0x80
 8007380:	025b      	lsls	r3, r3, #9
 8007382:	4013      	ands	r3, r2
 8007384:	d005      	beq.n	8007392 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 8007386:	4b08      	ldr	r3, [pc, #32]	; (80073a8 <HAL_ADC_ConfigChannel+0x130>)
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	4b07      	ldr	r3, [pc, #28]	; (80073a8 <HAL_ADC_ConfigChannel+0x130>)
 800738c:	4909      	ldr	r1, [pc, #36]	; (80073b4 <HAL_ADC_ConfigChannel+0x13c>)
 800738e:	400a      	ands	r2, r1
 8007390:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2250      	movs	r2, #80	; 0x50
 8007396:	2100      	movs	r1, #0
 8007398:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 800739a:	2300      	movs	r3, #0
}
 800739c:	0018      	movs	r0, r3
 800739e:	46bd      	mov	sp, r7
 80073a0:	b002      	add	sp, #8
 80073a2:	bd80      	pop	{r7, pc}
 80073a4:	00001001 	.word	0x00001001
 80073a8:	40012708 	.word	0x40012708
 80073ac:	ff7fffff 	.word	0xff7fffff
 80073b0:	ffbfffff 	.word	0xffbfffff
 80073b4:	feffffff 	.word	0xfeffffff

080073b8 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b084      	sub	sp, #16
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80073c0:	2300      	movs	r3, #0
 80073c2:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	2203      	movs	r2, #3
 80073cc:	4013      	ands	r3, r2
 80073ce:	2b01      	cmp	r3, #1
 80073d0:	d108      	bne.n	80073e4 <ADC_Enable+0x2c>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	2201      	movs	r2, #1
 80073da:	4013      	ands	r3, r2
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d101      	bne.n	80073e4 <ADC_Enable+0x2c>
 80073e0:	2301      	movs	r3, #1
 80073e2:	e000      	b.n	80073e6 <ADC_Enable+0x2e>
 80073e4:	2300      	movs	r3, #0
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d13f      	bne.n	800746a <ADC_Enable+0xb2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	4a20      	ldr	r2, [pc, #128]	; (8007474 <ADC_Enable+0xbc>)
 80073f2:	4013      	ands	r3, r2
 80073f4:	d00d      	beq.n	8007412 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073fa:	2210      	movs	r2, #16
 80073fc:	431a      	orrs	r2, r3
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007406:	2201      	movs	r2, #1
 8007408:	431a      	orrs	r2, r3
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	e02c      	b.n	800746c <ADC_Enable+0xb4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	689a      	ldr	r2, [r3, #8]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	2101      	movs	r1, #1
 800741e:	430a      	orrs	r2, r1
 8007420:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8007422:	2001      	movs	r0, #1
 8007424:	f000 f8ce 	bl	80075c4 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8007428:	f7ff fb80 	bl	8006b2c <HAL_GetTick>
 800742c:	0003      	movs	r3, r0
 800742e:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8007430:	e014      	b.n	800745c <ADC_Enable+0xa4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007432:	f7ff fb7b 	bl	8006b2c <HAL_GetTick>
 8007436:	0002      	movs	r2, r0
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	1ad3      	subs	r3, r2, r3
 800743c:	2b0a      	cmp	r3, #10
 800743e:	d90d      	bls.n	800745c <ADC_Enable+0xa4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007444:	2210      	movs	r2, #16
 8007446:	431a      	orrs	r2, r3
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007450:	2201      	movs	r2, #1
 8007452:	431a      	orrs	r2, r3
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8007458:	2301      	movs	r3, #1
 800745a:	e007      	b.n	800746c <ADC_Enable+0xb4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	2201      	movs	r2, #1
 8007464:	4013      	ands	r3, r2
 8007466:	2b01      	cmp	r3, #1
 8007468:	d1e3      	bne.n	8007432 <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800746a:	2300      	movs	r3, #0
}
 800746c:	0018      	movs	r0, r3
 800746e:	46bd      	mov	sp, r7
 8007470:	b004      	add	sp, #16
 8007472:	bd80      	pop	{r7, pc}
 8007474:	80000017 	.word	0x80000017

08007478 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b084      	sub	sp, #16
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007480:	2300      	movs	r3, #0
 8007482:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	2203      	movs	r2, #3
 800748c:	4013      	ands	r3, r2
 800748e:	2b01      	cmp	r3, #1
 8007490:	d108      	bne.n	80074a4 <ADC_Disable+0x2c>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	2201      	movs	r2, #1
 800749a:	4013      	ands	r3, r2
 800749c:	2b01      	cmp	r3, #1
 800749e:	d101      	bne.n	80074a4 <ADC_Disable+0x2c>
 80074a0:	2301      	movs	r3, #1
 80074a2:	e000      	b.n	80074a6 <ADC_Disable+0x2e>
 80074a4:	2300      	movs	r3, #0
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d041      	beq.n	800752e <ADC_Disable+0xb6>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	689b      	ldr	r3, [r3, #8]
 80074b0:	2205      	movs	r2, #5
 80074b2:	4013      	ands	r3, r2
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d110      	bne.n	80074da <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	689a      	ldr	r2, [r3, #8]
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	2102      	movs	r1, #2
 80074c4:	430a      	orrs	r2, r1
 80074c6:	609a      	str	r2, [r3, #8]
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	2203      	movs	r2, #3
 80074ce:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80074d0:	f7ff fb2c 	bl	8006b2c <HAL_GetTick>
 80074d4:	0003      	movs	r3, r0
 80074d6:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80074d8:	e022      	b.n	8007520 <ADC_Disable+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074de:	2210      	movs	r2, #16
 80074e0:	431a      	orrs	r2, r3
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074ea:	2201      	movs	r2, #1
 80074ec:	431a      	orrs	r2, r3
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80074f2:	2301      	movs	r3, #1
 80074f4:	e01c      	b.n	8007530 <ADC_Disable+0xb8>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80074f6:	f7ff fb19 	bl	8006b2c <HAL_GetTick>
 80074fa:	0002      	movs	r2, r0
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	1ad3      	subs	r3, r2, r3
 8007500:	2b0a      	cmp	r3, #10
 8007502:	d90d      	bls.n	8007520 <ADC_Disable+0xa8>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007508:	2210      	movs	r2, #16
 800750a:	431a      	orrs	r2, r3
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007514:	2201      	movs	r2, #1
 8007516:	431a      	orrs	r2, r3
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	e007      	b.n	8007530 <ADC_Disable+0xb8>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	2201      	movs	r2, #1
 8007528:	4013      	ands	r3, r2
 800752a:	2b01      	cmp	r3, #1
 800752c:	d0e3      	beq.n	80074f6 <ADC_Disable+0x7e>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800752e:	2300      	movs	r3, #0
}
 8007530:	0018      	movs	r0, r3
 8007532:	46bd      	mov	sp, r7
 8007534:	b004      	add	sp, #16
 8007536:	bd80      	pop	{r7, pc}

08007538 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b084      	sub	sp, #16
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007540:	2300      	movs	r3, #0
 8007542:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	2204      	movs	r2, #4
 800754c:	4013      	ands	r3, r2
 800754e:	d034      	beq.n	80075ba <ADC_ConversionStop+0x82>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	2204      	movs	r2, #4
 8007558:	4013      	ands	r3, r2
 800755a:	2b04      	cmp	r3, #4
 800755c:	d10d      	bne.n	800757a <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	2202      	movs	r2, #2
 8007566:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8007568:	d107      	bne.n	800757a <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	689a      	ldr	r2, [r3, #8]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2110      	movs	r1, #16
 8007576:	430a      	orrs	r2, r1
 8007578:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800757a:	f7ff fad7 	bl	8006b2c <HAL_GetTick>
 800757e:	0003      	movs	r3, r0
 8007580:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8007582:	e014      	b.n	80075ae <ADC_ConversionStop+0x76>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007584:	f7ff fad2 	bl	8006b2c <HAL_GetTick>
 8007588:	0002      	movs	r2, r0
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	1ad3      	subs	r3, r2, r3
 800758e:	2b0a      	cmp	r3, #10
 8007590:	d90d      	bls.n	80075ae <ADC_ConversionStop+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007596:	2210      	movs	r2, #16
 8007598:	431a      	orrs	r2, r3
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	655a      	str	r2, [r3, #84]	; 0x54
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075a2:	2201      	movs	r2, #1
 80075a4:	431a      	orrs	r2, r3
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 80075aa:	2301      	movs	r3, #1
 80075ac:	e006      	b.n	80075bc <ADC_ConversionStop+0x84>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	2204      	movs	r2, #4
 80075b6:	4013      	ands	r3, r2
 80075b8:	d1e4      	bne.n	8007584 <ADC_ConversionStop+0x4c>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80075ba:	2300      	movs	r3, #0
}
 80075bc:	0018      	movs	r0, r3
 80075be:	46bd      	mov	sp, r7
 80075c0:	b004      	add	sp, #16
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80075cc:	4b0a      	ldr	r3, [pc, #40]	; (80075f8 <ADC_DelayMicroSecond+0x34>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	490a      	ldr	r1, [pc, #40]	; (80075fc <ADC_DelayMicroSecond+0x38>)
 80075d2:	0018      	movs	r0, r3
 80075d4:	f7f8 fda0 	bl	8000118 <__udivsi3>
 80075d8:	0003      	movs	r3, r0
 80075da:	001a      	movs	r2, r3
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	4353      	muls	r3, r2
 80075e0:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 80075e2:	e002      	b.n	80075ea <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	3b01      	subs	r3, #1
 80075e8:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d1f9      	bne.n	80075e4 <ADC_DelayMicroSecond+0x20>
  } 
}
 80075f0:	46c0      	nop			; (mov r8, r8)
 80075f2:	46bd      	mov	sp, r7
 80075f4:	b004      	add	sp, #16
 80075f6:	bd80      	pop	{r7, pc}
 80075f8:	20000010 	.word	0x20000010
 80075fc:	000f4240 	.word	0x000f4240

08007600 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b082      	sub	sp, #8
 8007604:	af00      	add	r7, sp, #0
 8007606:	0002      	movs	r2, r0
 8007608:	1dfb      	adds	r3, r7, #7
 800760a:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800760c:	1dfb      	adds	r3, r7, #7
 800760e:	781b      	ldrb	r3, [r3, #0]
 8007610:	001a      	movs	r2, r3
 8007612:	231f      	movs	r3, #31
 8007614:	401a      	ands	r2, r3
 8007616:	4b04      	ldr	r3, [pc, #16]	; (8007628 <NVIC_EnableIRQ+0x28>)
 8007618:	2101      	movs	r1, #1
 800761a:	4091      	lsls	r1, r2
 800761c:	000a      	movs	r2, r1
 800761e:	601a      	str	r2, [r3, #0]
}
 8007620:	46c0      	nop			; (mov r8, r8)
 8007622:	46bd      	mov	sp, r7
 8007624:	b002      	add	sp, #8
 8007626:	bd80      	pop	{r7, pc}
 8007628:	e000e100 	.word	0xe000e100

0800762c <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b082      	sub	sp, #8
 8007630:	af00      	add	r7, sp, #0
 8007632:	0002      	movs	r2, r0
 8007634:	1dfb      	adds	r3, r7, #7
 8007636:	701a      	strb	r2, [r3, #0]
  NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8007638:	1dfb      	adds	r3, r7, #7
 800763a:	781b      	ldrb	r3, [r3, #0]
 800763c:	001a      	movs	r2, r3
 800763e:	231f      	movs	r3, #31
 8007640:	4013      	ands	r3, r2
 8007642:	4905      	ldr	r1, [pc, #20]	; (8007658 <NVIC_DisableIRQ+0x2c>)
 8007644:	2201      	movs	r2, #1
 8007646:	409a      	lsls	r2, r3
 8007648:	0013      	movs	r3, r2
 800764a:	2280      	movs	r2, #128	; 0x80
 800764c:	508b      	str	r3, [r1, r2]
}
 800764e:	46c0      	nop			; (mov r8, r8)
 8007650:	46bd      	mov	sp, r7
 8007652:	b002      	add	sp, #8
 8007654:	bd80      	pop	{r7, pc}
 8007656:	46c0      	nop			; (mov r8, r8)
 8007658:	e000e100 	.word	0xe000e100

0800765c <NVIC_ClearPendingIRQ>:
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b082      	sub	sp, #8
 8007660:	af00      	add	r7, sp, #0
 8007662:	0002      	movs	r2, r0
 8007664:	1dfb      	adds	r3, r7, #7
 8007666:	701a      	strb	r2, [r3, #0]
  NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8007668:	1dfb      	adds	r3, r7, #7
 800766a:	781b      	ldrb	r3, [r3, #0]
 800766c:	001a      	movs	r2, r3
 800766e:	231f      	movs	r3, #31
 8007670:	4013      	ands	r3, r2
 8007672:	4905      	ldr	r1, [pc, #20]	; (8007688 <NVIC_ClearPendingIRQ+0x2c>)
 8007674:	2201      	movs	r2, #1
 8007676:	409a      	lsls	r2, r3
 8007678:	23c0      	movs	r3, #192	; 0xc0
 800767a:	005b      	lsls	r3, r3, #1
 800767c:	50ca      	str	r2, [r1, r3]
}
 800767e:	46c0      	nop			; (mov r8, r8)
 8007680:	46bd      	mov	sp, r7
 8007682:	b002      	add	sp, #8
 8007684:	bd80      	pop	{r7, pc}
 8007686:	46c0      	nop			; (mov r8, r8)
 8007688:	e000e100 	.word	0xe000e100

0800768c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800768c:	b590      	push	{r4, r7, lr}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
 8007692:	0002      	movs	r2, r0
 8007694:	6039      	str	r1, [r7, #0]
 8007696:	1dfb      	adds	r3, r7, #7
 8007698:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800769a:	1dfb      	adds	r3, r7, #7
 800769c:	781b      	ldrb	r3, [r3, #0]
 800769e:	2b7f      	cmp	r3, #127	; 0x7f
 80076a0:	d932      	bls.n	8007708 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80076a2:	4a2f      	ldr	r2, [pc, #188]	; (8007760 <NVIC_SetPriority+0xd4>)
 80076a4:	1dfb      	adds	r3, r7, #7
 80076a6:	781b      	ldrb	r3, [r3, #0]
 80076a8:	0019      	movs	r1, r3
 80076aa:	230f      	movs	r3, #15
 80076ac:	400b      	ands	r3, r1
 80076ae:	3b08      	subs	r3, #8
 80076b0:	089b      	lsrs	r3, r3, #2
 80076b2:	3306      	adds	r3, #6
 80076b4:	009b      	lsls	r3, r3, #2
 80076b6:	18d3      	adds	r3, r2, r3
 80076b8:	3304      	adds	r3, #4
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	1dfa      	adds	r2, r7, #7
 80076be:	7812      	ldrb	r2, [r2, #0]
 80076c0:	0011      	movs	r1, r2
 80076c2:	2203      	movs	r2, #3
 80076c4:	400a      	ands	r2, r1
 80076c6:	00d2      	lsls	r2, r2, #3
 80076c8:	21ff      	movs	r1, #255	; 0xff
 80076ca:	4091      	lsls	r1, r2
 80076cc:	000a      	movs	r2, r1
 80076ce:	43d2      	mvns	r2, r2
 80076d0:	401a      	ands	r2, r3
 80076d2:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	019b      	lsls	r3, r3, #6
 80076d8:	22ff      	movs	r2, #255	; 0xff
 80076da:	401a      	ands	r2, r3
 80076dc:	1dfb      	adds	r3, r7, #7
 80076de:	781b      	ldrb	r3, [r3, #0]
 80076e0:	0018      	movs	r0, r3
 80076e2:	2303      	movs	r3, #3
 80076e4:	4003      	ands	r3, r0
 80076e6:	00db      	lsls	r3, r3, #3
 80076e8:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80076ea:	481d      	ldr	r0, [pc, #116]	; (8007760 <NVIC_SetPriority+0xd4>)
 80076ec:	1dfb      	adds	r3, r7, #7
 80076ee:	781b      	ldrb	r3, [r3, #0]
 80076f0:	001c      	movs	r4, r3
 80076f2:	230f      	movs	r3, #15
 80076f4:	4023      	ands	r3, r4
 80076f6:	3b08      	subs	r3, #8
 80076f8:	089b      	lsrs	r3, r3, #2
 80076fa:	430a      	orrs	r2, r1
 80076fc:	3306      	adds	r3, #6
 80076fe:	009b      	lsls	r3, r3, #2
 8007700:	18c3      	adds	r3, r0, r3
 8007702:	3304      	adds	r3, #4
 8007704:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8007706:	e027      	b.n	8007758 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007708:	4a16      	ldr	r2, [pc, #88]	; (8007764 <NVIC_SetPriority+0xd8>)
 800770a:	1dfb      	adds	r3, r7, #7
 800770c:	781b      	ldrb	r3, [r3, #0]
 800770e:	b25b      	sxtb	r3, r3
 8007710:	089b      	lsrs	r3, r3, #2
 8007712:	33c0      	adds	r3, #192	; 0xc0
 8007714:	009b      	lsls	r3, r3, #2
 8007716:	589b      	ldr	r3, [r3, r2]
 8007718:	1dfa      	adds	r2, r7, #7
 800771a:	7812      	ldrb	r2, [r2, #0]
 800771c:	0011      	movs	r1, r2
 800771e:	2203      	movs	r2, #3
 8007720:	400a      	ands	r2, r1
 8007722:	00d2      	lsls	r2, r2, #3
 8007724:	21ff      	movs	r1, #255	; 0xff
 8007726:	4091      	lsls	r1, r2
 8007728:	000a      	movs	r2, r1
 800772a:	43d2      	mvns	r2, r2
 800772c:	401a      	ands	r2, r3
 800772e:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	019b      	lsls	r3, r3, #6
 8007734:	22ff      	movs	r2, #255	; 0xff
 8007736:	401a      	ands	r2, r3
 8007738:	1dfb      	adds	r3, r7, #7
 800773a:	781b      	ldrb	r3, [r3, #0]
 800773c:	0018      	movs	r0, r3
 800773e:	2303      	movs	r3, #3
 8007740:	4003      	ands	r3, r0
 8007742:	00db      	lsls	r3, r3, #3
 8007744:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007746:	4807      	ldr	r0, [pc, #28]	; (8007764 <NVIC_SetPriority+0xd8>)
 8007748:	1dfb      	adds	r3, r7, #7
 800774a:	781b      	ldrb	r3, [r3, #0]
 800774c:	b25b      	sxtb	r3, r3
 800774e:	089b      	lsrs	r3, r3, #2
 8007750:	430a      	orrs	r2, r1
 8007752:	33c0      	adds	r3, #192	; 0xc0
 8007754:	009b      	lsls	r3, r3, #2
 8007756:	501a      	str	r2, [r3, r0]
}
 8007758:	46c0      	nop			; (mov r8, r8)
 800775a:	46bd      	mov	sp, r7
 800775c:	b003      	add	sp, #12
 800775e:	bd90      	pop	{r4, r7, pc}
 8007760:	e000ed00 	.word	0xe000ed00
 8007764:	e000e100 	.word	0xe000e100

08007768 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b082      	sub	sp, #8
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	3b01      	subs	r3, #1
 8007774:	4a0c      	ldr	r2, [pc, #48]	; (80077a8 <SysTick_Config+0x40>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d901      	bls.n	800777e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800777a:	2301      	movs	r3, #1
 800777c:	e010      	b.n	80077a0 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800777e:	4b0b      	ldr	r3, [pc, #44]	; (80077ac <SysTick_Config+0x44>)
 8007780:	687a      	ldr	r2, [r7, #4]
 8007782:	3a01      	subs	r2, #1
 8007784:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007786:	2301      	movs	r3, #1
 8007788:	425b      	negs	r3, r3
 800778a:	2103      	movs	r1, #3
 800778c:	0018      	movs	r0, r3
 800778e:	f7ff ff7d 	bl	800768c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007792:	4b06      	ldr	r3, [pc, #24]	; (80077ac <SysTick_Config+0x44>)
 8007794:	2200      	movs	r2, #0
 8007796:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007798:	4b04      	ldr	r3, [pc, #16]	; (80077ac <SysTick_Config+0x44>)
 800779a:	2207      	movs	r2, #7
 800779c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800779e:	2300      	movs	r3, #0
}
 80077a0:	0018      	movs	r0, r3
 80077a2:	46bd      	mov	sp, r7
 80077a4:	b002      	add	sp, #8
 80077a6:	bd80      	pop	{r7, pc}
 80077a8:	00ffffff 	.word	0x00ffffff
 80077ac:	e000e010 	.word	0xe000e010

080077b0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b084      	sub	sp, #16
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	60b9      	str	r1, [r7, #8]
 80077b8:	607a      	str	r2, [r7, #4]
 80077ba:	210f      	movs	r1, #15
 80077bc:	187b      	adds	r3, r7, r1
 80077be:	1c02      	adds	r2, r0, #0
 80077c0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80077c2:	68ba      	ldr	r2, [r7, #8]
 80077c4:	187b      	adds	r3, r7, r1
 80077c6:	781b      	ldrb	r3, [r3, #0]
 80077c8:	b25b      	sxtb	r3, r3
 80077ca:	0011      	movs	r1, r2
 80077cc:	0018      	movs	r0, r3
 80077ce:	f7ff ff5d 	bl	800768c <NVIC_SetPriority>
}
 80077d2:	46c0      	nop			; (mov r8, r8)
 80077d4:	46bd      	mov	sp, r7
 80077d6:	b004      	add	sp, #16
 80077d8:	bd80      	pop	{r7, pc}

080077da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80077da:	b580      	push	{r7, lr}
 80077dc:	b082      	sub	sp, #8
 80077de:	af00      	add	r7, sp, #0
 80077e0:	0002      	movs	r2, r0
 80077e2:	1dfb      	adds	r3, r7, #7
 80077e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80077e6:	1dfb      	adds	r3, r7, #7
 80077e8:	781b      	ldrb	r3, [r3, #0]
 80077ea:	b25b      	sxtb	r3, r3
 80077ec:	0018      	movs	r0, r3
 80077ee:	f7ff ff07 	bl	8007600 <NVIC_EnableIRQ>
}
 80077f2:	46c0      	nop			; (mov r8, r8)
 80077f4:	46bd      	mov	sp, r7
 80077f6:	b002      	add	sp, #8
 80077f8:	bd80      	pop	{r7, pc}

080077fa <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80077fa:	b580      	push	{r7, lr}
 80077fc:	b082      	sub	sp, #8
 80077fe:	af00      	add	r7, sp, #0
 8007800:	0002      	movs	r2, r0
 8007802:	1dfb      	adds	r3, r7, #7
 8007804:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8007806:	1dfb      	adds	r3, r7, #7
 8007808:	781b      	ldrb	r3, [r3, #0]
 800780a:	b25b      	sxtb	r3, r3
 800780c:	0018      	movs	r0, r3
 800780e:	f7ff ff0d 	bl	800762c <NVIC_DisableIRQ>
}
 8007812:	46c0      	nop			; (mov r8, r8)
 8007814:	46bd      	mov	sp, r7
 8007816:	b002      	add	sp, #8
 8007818:	bd80      	pop	{r7, pc}

0800781a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800781a:	b580      	push	{r7, lr}
 800781c:	b082      	sub	sp, #8
 800781e:	af00      	add	r7, sp, #0
 8007820:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	0018      	movs	r0, r3
 8007826:	f7ff ff9f 	bl	8007768 <SysTick_Config>
 800782a:	0003      	movs	r3, r0
}
 800782c:	0018      	movs	r0, r3
 800782e:	46bd      	mov	sp, r7
 8007830:	b002      	add	sp, #8
 8007832:	bd80      	pop	{r7, pc}

08007834 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{ 
 8007834:	b580      	push	{r7, lr}
 8007836:	b082      	sub	sp, #8
 8007838:	af00      	add	r7, sp, #0
 800783a:	0002      	movs	r2, r0
 800783c:	1dfb      	adds	r3, r7, #7
 800783e:	701a      	strb	r2, [r3, #0]
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8007840:	1dfb      	adds	r3, r7, #7
 8007842:	781b      	ldrb	r3, [r3, #0]
 8007844:	b25b      	sxtb	r3, r3
 8007846:	0018      	movs	r0, r3
 8007848:	f7ff ff08 	bl	800765c <NVIC_ClearPendingIRQ>
}
 800784c:	46c0      	nop			; (mov r8, r8)
 800784e:	46bd      	mov	sp, r7
 8007850:	b002      	add	sp, #8
 8007852:	bd80      	pop	{r7, pc}

08007854 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b084      	sub	sp, #16
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800785c:	230f      	movs	r3, #15
 800785e:	18fb      	adds	r3, r7, r3
 8007860:	2200      	movs	r2, #0
 8007862:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2225      	movs	r2, #37	; 0x25
 8007868:	5c9b      	ldrb	r3, [r3, r2]
 800786a:	b2db      	uxtb	r3, r3
 800786c:	2b02      	cmp	r3, #2
 800786e:	d007      	beq.n	8007880 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2204      	movs	r2, #4
 8007874:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007876:	230f      	movs	r3, #15
 8007878:	18fb      	adds	r3, r7, r3
 800787a:	2201      	movs	r2, #1
 800787c:	701a      	strb	r2, [r3, #0]
 800787e:	e02a      	b.n	80078d6 <HAL_DMA_Abort_IT+0x82>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	681a      	ldr	r2, [r3, #0]
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	210e      	movs	r1, #14
 800788c:	438a      	bics	r2, r1
 800788e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	681a      	ldr	r2, [r3, #0]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	2101      	movs	r1, #1
 800789c:	438a      	bics	r2, r1
 800789e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078a4:	221c      	movs	r2, #28
 80078a6:	401a      	ands	r2, r3
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ac:	2101      	movs	r1, #1
 80078ae:	4091      	lsls	r1, r2
 80078b0:	000a      	movs	r2, r1
 80078b2:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2225      	movs	r2, #37	; 0x25
 80078b8:	2101      	movs	r1, #1
 80078ba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2224      	movs	r2, #36	; 0x24
 80078c0:	2100      	movs	r1, #0
 80078c2:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d004      	beq.n	80078d6 <HAL_DMA_Abort_IT+0x82>
    {
      hdma->XferAbortCallback(hdma);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078d0:	687a      	ldr	r2, [r7, #4]
 80078d2:	0010      	movs	r0, r2
 80078d4:	4798      	blx	r3
    }
  }
  return status;
 80078d6:	230f      	movs	r3, #15
 80078d8:	18fb      	adds	r3, r7, r3
 80078da:	781b      	ldrb	r3, [r3, #0]
}
 80078dc:	0018      	movs	r0, r3
 80078de:	46bd      	mov	sp, r7
 80078e0:	b004      	add	sp, #16
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b086      	sub	sp, #24
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80078ee:	2300      	movs	r3, #0
 80078f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80078f2:	2300      	movs	r3, #0
 80078f4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80078f6:	2300      	movs	r3, #0
 80078f8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80078fa:	e155      	b.n	8007ba8 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	2101      	movs	r1, #1
 8007902:	697a      	ldr	r2, [r7, #20]
 8007904:	4091      	lsls	r1, r2
 8007906:	000a      	movs	r2, r1
 8007908:	4013      	ands	r3, r2
 800790a:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d100      	bne.n	8007914 <HAL_GPIO_Init+0x30>
 8007912:	e146      	b.n	8007ba2 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	685b      	ldr	r3, [r3, #4]
 8007918:	2b02      	cmp	r3, #2
 800791a:	d003      	beq.n	8007924 <HAL_GPIO_Init+0x40>
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	2b12      	cmp	r3, #18
 8007922:	d123      	bne.n	800796c <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	08da      	lsrs	r2, r3, #3
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	3208      	adds	r2, #8
 800792c:	0092      	lsls	r2, r2, #2
 800792e:	58d3      	ldr	r3, [r2, r3]
 8007930:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	2207      	movs	r2, #7
 8007936:	4013      	ands	r3, r2
 8007938:	009b      	lsls	r3, r3, #2
 800793a:	220f      	movs	r2, #15
 800793c:	409a      	lsls	r2, r3
 800793e:	0013      	movs	r3, r2
 8007940:	43da      	mvns	r2, r3
 8007942:	693b      	ldr	r3, [r7, #16]
 8007944:	4013      	ands	r3, r2
 8007946:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	691a      	ldr	r2, [r3, #16]
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	2107      	movs	r1, #7
 8007950:	400b      	ands	r3, r1
 8007952:	009b      	lsls	r3, r3, #2
 8007954:	409a      	lsls	r2, r3
 8007956:	0013      	movs	r3, r2
 8007958:	693a      	ldr	r2, [r7, #16]
 800795a:	4313      	orrs	r3, r2
 800795c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	08da      	lsrs	r2, r3, #3
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	3208      	adds	r2, #8
 8007966:	0092      	lsls	r2, r2, #2
 8007968:	6939      	ldr	r1, [r7, #16]
 800796a:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	2b01      	cmp	r3, #1
 8007972:	d00b      	beq.n	800798c <HAL_GPIO_Init+0xa8>
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	2b02      	cmp	r3, #2
 800797a:	d007      	beq.n	800798c <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007980:	2b11      	cmp	r3, #17
 8007982:	d003      	beq.n	800798c <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	685b      	ldr	r3, [r3, #4]
 8007988:	2b12      	cmp	r3, #18
 800798a:	d130      	bne.n	80079ee <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	005b      	lsls	r3, r3, #1
 8007996:	2203      	movs	r2, #3
 8007998:	409a      	lsls	r2, r3
 800799a:	0013      	movs	r3, r2
 800799c:	43da      	mvns	r2, r3
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	4013      	ands	r3, r2
 80079a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	68da      	ldr	r2, [r3, #12]
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	005b      	lsls	r3, r3, #1
 80079ac:	409a      	lsls	r2, r3
 80079ae:	0013      	movs	r3, r2
 80079b0:	693a      	ldr	r2, [r7, #16]
 80079b2:	4313      	orrs	r3, r2
 80079b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	693a      	ldr	r2, [r7, #16]
 80079ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80079c2:	2201      	movs	r2, #1
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	409a      	lsls	r2, r3
 80079c8:	0013      	movs	r3, r2
 80079ca:	43da      	mvns	r2, r3
 80079cc:	693b      	ldr	r3, [r7, #16]
 80079ce:	4013      	ands	r3, r2
 80079d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	091b      	lsrs	r3, r3, #4
 80079d8:	2201      	movs	r2, #1
 80079da:	401a      	ands	r2, r3
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	409a      	lsls	r2, r3
 80079e0:	0013      	movs	r3, r2
 80079e2:	693a      	ldr	r2, [r7, #16]
 80079e4:	4313      	orrs	r3, r2
 80079e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	693a      	ldr	r2, [r7, #16]
 80079ec:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	005b      	lsls	r3, r3, #1
 80079f8:	2203      	movs	r2, #3
 80079fa:	409a      	lsls	r2, r3
 80079fc:	0013      	movs	r3, r2
 80079fe:	43da      	mvns	r2, r3
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	4013      	ands	r3, r2
 8007a04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	2203      	movs	r2, #3
 8007a0c:	401a      	ands	r2, r3
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	005b      	lsls	r3, r3, #1
 8007a12:	409a      	lsls	r2, r3
 8007a14:	0013      	movs	r3, r2
 8007a16:	693a      	ldr	r2, [r7, #16]
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	693a      	ldr	r2, [r7, #16]
 8007a20:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	68db      	ldr	r3, [r3, #12]
 8007a26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007a28:	697b      	ldr	r3, [r7, #20]
 8007a2a:	005b      	lsls	r3, r3, #1
 8007a2c:	2203      	movs	r2, #3
 8007a2e:	409a      	lsls	r2, r3
 8007a30:	0013      	movs	r3, r2
 8007a32:	43da      	mvns	r2, r3
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	4013      	ands	r3, r2
 8007a38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	689a      	ldr	r2, [r3, #8]
 8007a3e:	697b      	ldr	r3, [r7, #20]
 8007a40:	005b      	lsls	r3, r3, #1
 8007a42:	409a      	lsls	r2, r3
 8007a44:	0013      	movs	r3, r2
 8007a46:	693a      	ldr	r2, [r7, #16]
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	693a      	ldr	r2, [r7, #16]
 8007a50:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	685a      	ldr	r2, [r3, #4]
 8007a56:	2380      	movs	r3, #128	; 0x80
 8007a58:	055b      	lsls	r3, r3, #21
 8007a5a:	4013      	ands	r3, r2
 8007a5c:	d100      	bne.n	8007a60 <HAL_GPIO_Init+0x17c>
 8007a5e:	e0a0      	b.n	8007ba2 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a60:	4b57      	ldr	r3, [pc, #348]	; (8007bc0 <HAL_GPIO_Init+0x2dc>)
 8007a62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a64:	4b56      	ldr	r3, [pc, #344]	; (8007bc0 <HAL_GPIO_Init+0x2dc>)
 8007a66:	2101      	movs	r1, #1
 8007a68:	430a      	orrs	r2, r1
 8007a6a:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8007a6c:	4a55      	ldr	r2, [pc, #340]	; (8007bc4 <HAL_GPIO_Init+0x2e0>)
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	089b      	lsrs	r3, r3, #2
 8007a72:	3302      	adds	r3, #2
 8007a74:	009b      	lsls	r3, r3, #2
 8007a76:	589b      	ldr	r3, [r3, r2]
 8007a78:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	2203      	movs	r2, #3
 8007a7e:	4013      	ands	r3, r2
 8007a80:	009b      	lsls	r3, r3, #2
 8007a82:	220f      	movs	r2, #15
 8007a84:	409a      	lsls	r2, r3
 8007a86:	0013      	movs	r3, r2
 8007a88:	43da      	mvns	r2, r3
 8007a8a:	693b      	ldr	r3, [r7, #16]
 8007a8c:	4013      	ands	r3, r2
 8007a8e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8007a90:	687a      	ldr	r2, [r7, #4]
 8007a92:	23a0      	movs	r3, #160	; 0xa0
 8007a94:	05db      	lsls	r3, r3, #23
 8007a96:	429a      	cmp	r2, r3
 8007a98:	d01f      	beq.n	8007ada <HAL_GPIO_Init+0x1f6>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	4a4a      	ldr	r2, [pc, #296]	; (8007bc8 <HAL_GPIO_Init+0x2e4>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d019      	beq.n	8007ad6 <HAL_GPIO_Init+0x1f2>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4a49      	ldr	r2, [pc, #292]	; (8007bcc <HAL_GPIO_Init+0x2e8>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d013      	beq.n	8007ad2 <HAL_GPIO_Init+0x1ee>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	4a48      	ldr	r2, [pc, #288]	; (8007bd0 <HAL_GPIO_Init+0x2ec>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d00d      	beq.n	8007ace <HAL_GPIO_Init+0x1ea>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4a47      	ldr	r2, [pc, #284]	; (8007bd4 <HAL_GPIO_Init+0x2f0>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d007      	beq.n	8007aca <HAL_GPIO_Init+0x1e6>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4a46      	ldr	r2, [pc, #280]	; (8007bd8 <HAL_GPIO_Init+0x2f4>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d101      	bne.n	8007ac6 <HAL_GPIO_Init+0x1e2>
 8007ac2:	2305      	movs	r3, #5
 8007ac4:	e00a      	b.n	8007adc <HAL_GPIO_Init+0x1f8>
 8007ac6:	2306      	movs	r3, #6
 8007ac8:	e008      	b.n	8007adc <HAL_GPIO_Init+0x1f8>
 8007aca:	2304      	movs	r3, #4
 8007acc:	e006      	b.n	8007adc <HAL_GPIO_Init+0x1f8>
 8007ace:	2303      	movs	r3, #3
 8007ad0:	e004      	b.n	8007adc <HAL_GPIO_Init+0x1f8>
 8007ad2:	2302      	movs	r3, #2
 8007ad4:	e002      	b.n	8007adc <HAL_GPIO_Init+0x1f8>
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	e000      	b.n	8007adc <HAL_GPIO_Init+0x1f8>
 8007ada:	2300      	movs	r3, #0
 8007adc:	697a      	ldr	r2, [r7, #20]
 8007ade:	2103      	movs	r1, #3
 8007ae0:	400a      	ands	r2, r1
 8007ae2:	0092      	lsls	r2, r2, #2
 8007ae4:	4093      	lsls	r3, r2
 8007ae6:	693a      	ldr	r2, [r7, #16]
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007aec:	4935      	ldr	r1, [pc, #212]	; (8007bc4 <HAL_GPIO_Init+0x2e0>)
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	089b      	lsrs	r3, r3, #2
 8007af2:	3302      	adds	r3, #2
 8007af4:	009b      	lsls	r3, r3, #2
 8007af6:	693a      	ldr	r2, [r7, #16]
 8007af8:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007afa:	4b38      	ldr	r3, [pc, #224]	; (8007bdc <HAL_GPIO_Init+0x2f8>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	43da      	mvns	r2, r3
 8007b04:	693b      	ldr	r3, [r7, #16]
 8007b06:	4013      	ands	r3, r2
 8007b08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	685a      	ldr	r2, [r3, #4]
 8007b0e:	2380      	movs	r3, #128	; 0x80
 8007b10:	025b      	lsls	r3, r3, #9
 8007b12:	4013      	ands	r3, r2
 8007b14:	d003      	beq.n	8007b1e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8007b16:	693a      	ldr	r2, [r7, #16]
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8007b1e:	4b2f      	ldr	r3, [pc, #188]	; (8007bdc <HAL_GPIO_Init+0x2f8>)
 8007b20:	693a      	ldr	r2, [r7, #16]
 8007b22:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8007b24:	4b2d      	ldr	r3, [pc, #180]	; (8007bdc <HAL_GPIO_Init+0x2f8>)
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	43da      	mvns	r2, r3
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	4013      	ands	r3, r2
 8007b32:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	685a      	ldr	r2, [r3, #4]
 8007b38:	2380      	movs	r3, #128	; 0x80
 8007b3a:	029b      	lsls	r3, r3, #10
 8007b3c:	4013      	ands	r3, r2
 8007b3e:	d003      	beq.n	8007b48 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8007b40:	693a      	ldr	r2, [r7, #16]
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	4313      	orrs	r3, r2
 8007b46:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8007b48:	4b24      	ldr	r3, [pc, #144]	; (8007bdc <HAL_GPIO_Init+0x2f8>)
 8007b4a:	693a      	ldr	r2, [r7, #16]
 8007b4c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007b4e:	4b23      	ldr	r3, [pc, #140]	; (8007bdc <HAL_GPIO_Init+0x2f8>)
 8007b50:	689b      	ldr	r3, [r3, #8]
 8007b52:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	43da      	mvns	r2, r3
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	4013      	ands	r3, r2
 8007b5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	685a      	ldr	r2, [r3, #4]
 8007b62:	2380      	movs	r3, #128	; 0x80
 8007b64:	035b      	lsls	r3, r3, #13
 8007b66:	4013      	ands	r3, r2
 8007b68:	d003      	beq.n	8007b72 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8007b6a:	693a      	ldr	r2, [r7, #16]
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8007b72:	4b1a      	ldr	r3, [pc, #104]	; (8007bdc <HAL_GPIO_Init+0x2f8>)
 8007b74:	693a      	ldr	r2, [r7, #16]
 8007b76:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8007b78:	4b18      	ldr	r3, [pc, #96]	; (8007bdc <HAL_GPIO_Init+0x2f8>)
 8007b7a:	68db      	ldr	r3, [r3, #12]
 8007b7c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	43da      	mvns	r2, r3
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	4013      	ands	r3, r2
 8007b86:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	685a      	ldr	r2, [r3, #4]
 8007b8c:	2380      	movs	r3, #128	; 0x80
 8007b8e:	039b      	lsls	r3, r3, #14
 8007b90:	4013      	ands	r3, r2
 8007b92:	d003      	beq.n	8007b9c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8007b94:	693a      	ldr	r2, [r7, #16]
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8007b9c:	4b0f      	ldr	r3, [pc, #60]	; (8007bdc <HAL_GPIO_Init+0x2f8>)
 8007b9e:	693a      	ldr	r2, [r7, #16]
 8007ba0:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	697b      	ldr	r3, [r7, #20]
 8007bae:	40da      	lsrs	r2, r3
 8007bb0:	1e13      	subs	r3, r2, #0
 8007bb2:	d000      	beq.n	8007bb6 <HAL_GPIO_Init+0x2d2>
 8007bb4:	e6a2      	b.n	80078fc <HAL_GPIO_Init+0x18>
  }
}
 8007bb6:	46c0      	nop			; (mov r8, r8)
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	b006      	add	sp, #24
 8007bbc:	bd80      	pop	{r7, pc}
 8007bbe:	46c0      	nop			; (mov r8, r8)
 8007bc0:	40021000 	.word	0x40021000
 8007bc4:	40010000 	.word	0x40010000
 8007bc8:	50000400 	.word	0x50000400
 8007bcc:	50000800 	.word	0x50000800
 8007bd0:	50000c00 	.word	0x50000c00
 8007bd4:	50001000 	.word	0x50001000
 8007bd8:	50001c00 	.word	0x50001c00
 8007bdc:	40010400 	.word	0x40010400

08007be0 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b082      	sub	sp, #8
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
 8007be8:	0008      	movs	r0, r1
 8007bea:	0011      	movs	r1, r2
 8007bec:	1cbb      	adds	r3, r7, #2
 8007bee:	1c02      	adds	r2, r0, #0
 8007bf0:	801a      	strh	r2, [r3, #0]
 8007bf2:	1c7b      	adds	r3, r7, #1
 8007bf4:	1c0a      	adds	r2, r1, #0
 8007bf6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8007bf8:	1c7b      	adds	r3, r7, #1
 8007bfa:	781b      	ldrb	r3, [r3, #0]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d004      	beq.n	8007c0a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007c00:	1cbb      	adds	r3, r7, #2
 8007c02:	881a      	ldrh	r2, [r3, #0]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8007c08:	e003      	b.n	8007c12 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8007c0a:	1cbb      	adds	r3, r7, #2
 8007c0c:	881a      	ldrh	r2, [r3, #0]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007c12:	46c0      	nop			; (mov r8, r8)
 8007c14:	46bd      	mov	sp, r7
 8007c16:	b002      	add	sp, #8
 8007c18:	bd80      	pop	{r7, pc}

08007c1a <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007c1a:	b580      	push	{r7, lr}
 8007c1c:	b082      	sub	sp, #8
 8007c1e:	af00      	add	r7, sp, #0
 8007c20:	6078      	str	r0, [r7, #4]
 8007c22:	000a      	movs	r2, r1
 8007c24:	1cbb      	adds	r3, r7, #2
 8007c26:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	695a      	ldr	r2, [r3, #20]
 8007c2c:	1cbb      	adds	r3, r7, #2
 8007c2e:	881b      	ldrh	r3, [r3, #0]
 8007c30:	405a      	eors	r2, r3
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	615a      	str	r2, [r3, #20]
}
 8007c36:	46c0      	nop			; (mov r8, r8)
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	b002      	add	sp, #8
 8007c3c:	bd80      	pop	{r7, pc}
	...

08007c40 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b082      	sub	sp, #8
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	0002      	movs	r2, r0
 8007c48:	1dbb      	adds	r3, r7, #6
 8007c4a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8007c4c:	4b09      	ldr	r3, [pc, #36]	; (8007c74 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8007c4e:	695b      	ldr	r3, [r3, #20]
 8007c50:	1dba      	adds	r2, r7, #6
 8007c52:	8812      	ldrh	r2, [r2, #0]
 8007c54:	4013      	ands	r3, r2
 8007c56:	d008      	beq.n	8007c6a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007c58:	4b06      	ldr	r3, [pc, #24]	; (8007c74 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8007c5a:	1dba      	adds	r2, r7, #6
 8007c5c:	8812      	ldrh	r2, [r2, #0]
 8007c5e:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007c60:	1dbb      	adds	r3, r7, #6
 8007c62:	881b      	ldrh	r3, [r3, #0]
 8007c64:	0018      	movs	r0, r3
 8007c66:	f7fd f957 	bl	8004f18 <HAL_GPIO_EXTI_Callback>
  }
}
 8007c6a:	46c0      	nop			; (mov r8, r8)
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	b002      	add	sp, #8
 8007c70:	bd80      	pop	{r7, pc}
 8007c72:	46c0      	nop			; (mov r8, r8)
 8007c74:	40010400 	.word	0x40010400

08007c78 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007c78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c7a:	b08b      	sub	sp, #44	; 0x2c
 8007c7c:	af06      	add	r7, sp, #24
 8007c7e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d101      	bne.n	8007c8a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	e0e4      	b.n	8007e54 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	4a73      	ldr	r2, [pc, #460]	; (8007e5c <HAL_PCD_Init+0x1e4>)
 8007c8e:	5c9b      	ldrb	r3, [r3, r2]
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d108      	bne.n	8007ca8 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007c96:	687a      	ldr	r2, [r7, #4]
 8007c98:	238a      	movs	r3, #138	; 0x8a
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	2100      	movs	r1, #0
 8007c9e:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	0018      	movs	r0, r3
 8007ca4:	f7fc fd72 	bl	800478c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	4a6c      	ldr	r2, [pc, #432]	; (8007e5c <HAL_PCD_Init+0x1e4>)
 8007cac:	2103      	movs	r1, #3
 8007cae:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	0018      	movs	r0, r3
 8007cb6:	f003 fa6d 	bl	800b194 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007cba:	230f      	movs	r3, #15
 8007cbc:	18fb      	adds	r3, r7, r3
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	701a      	strb	r2, [r3, #0]
 8007cc2:	e043      	b.n	8007d4c <HAL_PCD_Init+0xd4>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007cc4:	200f      	movs	r0, #15
 8007cc6:	183b      	adds	r3, r7, r0
 8007cc8:	781b      	ldrb	r3, [r3, #0]
 8007cca:	687a      	ldr	r2, [r7, #4]
 8007ccc:	2129      	movs	r1, #41	; 0x29
 8007cce:	015b      	lsls	r3, r3, #5
 8007cd0:	18d3      	adds	r3, r2, r3
 8007cd2:	185b      	adds	r3, r3, r1
 8007cd4:	2201      	movs	r2, #1
 8007cd6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007cd8:	183b      	adds	r3, r7, r0
 8007cda:	781b      	ldrb	r3, [r3, #0]
 8007cdc:	687a      	ldr	r2, [r7, #4]
 8007cde:	2128      	movs	r1, #40	; 0x28
 8007ce0:	015b      	lsls	r3, r3, #5
 8007ce2:	18d3      	adds	r3, r2, r3
 8007ce4:	185b      	adds	r3, r3, r1
 8007ce6:	183a      	adds	r2, r7, r0
 8007ce8:	7812      	ldrb	r2, [r2, #0]
 8007cea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007cec:	183b      	adds	r3, r7, r0
 8007cee:	781b      	ldrb	r3, [r3, #0]
 8007cf0:	183a      	adds	r2, r7, r0
 8007cf2:	7812      	ldrb	r2, [r2, #0]
 8007cf4:	b291      	uxth	r1, r2
 8007cf6:	687a      	ldr	r2, [r7, #4]
 8007cf8:	015b      	lsls	r3, r3, #5
 8007cfa:	18d3      	adds	r3, r2, r3
 8007cfc:	3336      	adds	r3, #54	; 0x36
 8007cfe:	1c0a      	adds	r2, r1, #0
 8007d00:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007d02:	183b      	adds	r3, r7, r0
 8007d04:	781b      	ldrb	r3, [r3, #0]
 8007d06:	687a      	ldr	r2, [r7, #4]
 8007d08:	212b      	movs	r1, #43	; 0x2b
 8007d0a:	015b      	lsls	r3, r3, #5
 8007d0c:	18d3      	adds	r3, r2, r3
 8007d0e:	185b      	adds	r3, r3, r1
 8007d10:	2200      	movs	r2, #0
 8007d12:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007d14:	183b      	adds	r3, r7, r0
 8007d16:	781b      	ldrb	r3, [r3, #0]
 8007d18:	687a      	ldr	r2, [r7, #4]
 8007d1a:	015b      	lsls	r3, r3, #5
 8007d1c:	18d3      	adds	r3, r2, r3
 8007d1e:	3338      	adds	r3, #56	; 0x38
 8007d20:	2200      	movs	r2, #0
 8007d22:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007d24:	183b      	adds	r3, r7, r0
 8007d26:	781b      	ldrb	r3, [r3, #0]
 8007d28:	687a      	ldr	r2, [r7, #4]
 8007d2a:	015b      	lsls	r3, r3, #5
 8007d2c:	18d3      	adds	r3, r2, r3
 8007d2e:	333c      	adds	r3, #60	; 0x3c
 8007d30:	2200      	movs	r2, #0
 8007d32:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007d34:	183b      	adds	r3, r7, r0
 8007d36:	781a      	ldrb	r2, [r3, #0]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	3202      	adds	r2, #2
 8007d3c:	0152      	lsls	r2, r2, #5
 8007d3e:	2100      	movs	r1, #0
 8007d40:	50d1      	str	r1, [r2, r3]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007d42:	183b      	adds	r3, r7, r0
 8007d44:	781a      	ldrb	r2, [r3, #0]
 8007d46:	183b      	adds	r3, r7, r0
 8007d48:	3201      	adds	r2, #1
 8007d4a:	701a      	strb	r2, [r3, #0]
 8007d4c:	230f      	movs	r3, #15
 8007d4e:	18fb      	adds	r3, r7, r3
 8007d50:	781a      	ldrb	r2, [r3, #0]
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	429a      	cmp	r2, r3
 8007d58:	d3b4      	bcc.n	8007cc4 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007d5a:	230f      	movs	r3, #15
 8007d5c:	18fb      	adds	r3, r7, r3
 8007d5e:	2200      	movs	r2, #0
 8007d60:	701a      	strb	r2, [r3, #0]
 8007d62:	e03f      	b.n	8007de4 <HAL_PCD_Init+0x16c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007d64:	200f      	movs	r0, #15
 8007d66:	183b      	adds	r3, r7, r0
 8007d68:	781a      	ldrb	r2, [r3, #0]
 8007d6a:	6879      	ldr	r1, [r7, #4]
 8007d6c:	232a      	movs	r3, #42	; 0x2a
 8007d6e:	33ff      	adds	r3, #255	; 0xff
 8007d70:	0152      	lsls	r2, r2, #5
 8007d72:	188a      	adds	r2, r1, r2
 8007d74:	18d3      	adds	r3, r2, r3
 8007d76:	2200      	movs	r2, #0
 8007d78:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007d7a:	183b      	adds	r3, r7, r0
 8007d7c:	781a      	ldrb	r2, [r3, #0]
 8007d7e:	6879      	ldr	r1, [r7, #4]
 8007d80:	2394      	movs	r3, #148	; 0x94
 8007d82:	005b      	lsls	r3, r3, #1
 8007d84:	0152      	lsls	r2, r2, #5
 8007d86:	188a      	adds	r2, r1, r2
 8007d88:	18d3      	adds	r3, r2, r3
 8007d8a:	183a      	adds	r2, r7, r0
 8007d8c:	7812      	ldrb	r2, [r2, #0]
 8007d8e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007d90:	183b      	adds	r3, r7, r0
 8007d92:	781a      	ldrb	r2, [r3, #0]
 8007d94:	6879      	ldr	r1, [r7, #4]
 8007d96:	232c      	movs	r3, #44	; 0x2c
 8007d98:	33ff      	adds	r3, #255	; 0xff
 8007d9a:	0152      	lsls	r2, r2, #5
 8007d9c:	188a      	adds	r2, r1, r2
 8007d9e:	18d3      	adds	r3, r2, r3
 8007da0:	2200      	movs	r2, #0
 8007da2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007da4:	183b      	adds	r3, r7, r0
 8007da6:	781a      	ldrb	r2, [r3, #0]
 8007da8:	6879      	ldr	r1, [r7, #4]
 8007daa:	239c      	movs	r3, #156	; 0x9c
 8007dac:	005b      	lsls	r3, r3, #1
 8007dae:	0152      	lsls	r2, r2, #5
 8007db0:	188a      	adds	r2, r1, r2
 8007db2:	18d3      	adds	r3, r2, r3
 8007db4:	2200      	movs	r2, #0
 8007db6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007db8:	183b      	adds	r3, r7, r0
 8007dba:	781a      	ldrb	r2, [r3, #0]
 8007dbc:	6879      	ldr	r1, [r7, #4]
 8007dbe:	239e      	movs	r3, #158	; 0x9e
 8007dc0:	005b      	lsls	r3, r3, #1
 8007dc2:	0152      	lsls	r2, r2, #5
 8007dc4:	188a      	adds	r2, r1, r2
 8007dc6:	18d3      	adds	r3, r2, r3
 8007dc8:	2200      	movs	r2, #0
 8007dca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007dcc:	183b      	adds	r3, r7, r0
 8007dce:	781a      	ldrb	r2, [r3, #0]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	320a      	adds	r2, #10
 8007dd4:	0152      	lsls	r2, r2, #5
 8007dd6:	2100      	movs	r1, #0
 8007dd8:	50d1      	str	r1, [r2, r3]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007dda:	183b      	adds	r3, r7, r0
 8007ddc:	781a      	ldrb	r2, [r3, #0]
 8007dde:	183b      	adds	r3, r7, r0
 8007de0:	3201      	adds	r2, #1
 8007de2:	701a      	strb	r2, [r3, #0]
 8007de4:	230f      	movs	r3, #15
 8007de6:	18fb      	adds	r3, r7, r3
 8007de8:	781a      	ldrb	r2, [r3, #0]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d3b8      	bcc.n	8007d64 <HAL_PCD_Init+0xec>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6818      	ldr	r0, [r3, #0]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	466a      	mov	r2, sp
 8007dfa:	0011      	movs	r1, r2
 8007dfc:	001a      	movs	r2, r3
 8007dfe:	3210      	adds	r2, #16
 8007e00:	ca70      	ldmia	r2!, {r4, r5, r6}
 8007e02:	c170      	stmia	r1!, {r4, r5, r6}
 8007e04:	ca30      	ldmia	r2!, {r4, r5}
 8007e06:	c130      	stmia	r1!, {r4, r5}
 8007e08:	6859      	ldr	r1, [r3, #4]
 8007e0a:	689a      	ldr	r2, [r3, #8]
 8007e0c:	68db      	ldr	r3, [r3, #12]
 8007e0e:	f003 f9e1 	bl	800b1d4 <USB_DevInit>
 8007e12:	1e03      	subs	r3, r0, #0
 8007e14:	d005      	beq.n	8007e22 <HAL_PCD_Init+0x1aa>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	4a10      	ldr	r2, [pc, #64]	; (8007e5c <HAL_PCD_Init+0x1e4>)
 8007e1a:	2102      	movs	r1, #2
 8007e1c:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e018      	b.n	8007e54 <HAL_PCD_Init+0x1dc>
  }

  hpcd->USB_Address = 0U;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2224      	movs	r2, #36	; 0x24
 8007e26:	2100      	movs	r1, #0
 8007e28:	5499      	strb	r1, [r3, r2]
  hpcd->State = HAL_PCD_STATE_READY;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	4a0b      	ldr	r2, [pc, #44]	; (8007e5c <HAL_PCD_Init+0x1e4>)
 8007e2e:	2101      	movs	r1, #1
 8007e30:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	69db      	ldr	r3, [r3, #28]
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d103      	bne.n	8007e42 <HAL_PCD_Init+0x1ca>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	0018      	movs	r0, r3
 8007e3e:	f000 f834 	bl	8007eaa <HAL_PCDEx_ActivateLPM>
  }


  /* Activate Battery charging */
  if (hpcd->Init.battery_charging_enable == 1U)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6a1b      	ldr	r3, [r3, #32]
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d103      	bne.n	8007e52 <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateBCD(hpcd);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	0018      	movs	r0, r3
 8007e4e:	f000 f807 	bl	8007e60 <HAL_PCDEx_ActivateBCD>
  }

  return HAL_OK;
 8007e52:	2300      	movs	r3, #0
}
 8007e54:	0018      	movs	r0, r3
 8007e56:	46bd      	mov	sp, r7
 8007e58:	b005      	add	sp, #20
 8007e5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e5c:	00000229 	.word	0x00000229

08007e60 <HAL_PCDEx_ActivateBCD>:
  * @brief  Activate BatteryCharging feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b084      	sub	sp, #16
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  USB_TypeDef *USBx = hpcd->Instance;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	60fb      	str	r3, [r7, #12]
  hpcd->battery_charging_active = 1U;
 8007e6e:	687a      	ldr	r2, [r7, #4]
 8007e70:	239b      	movs	r3, #155	; 0x9b
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	2101      	movs	r1, #1
 8007e76:	50d1      	str	r1, [r2, r3]

  USBx->BCDR |= (USB_BCDR_BCDEN);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2258      	movs	r2, #88	; 0x58
 8007e7c:	5a9b      	ldrh	r3, [r3, r2]
 8007e7e:	b29b      	uxth	r3, r3
 8007e80:	2201      	movs	r2, #1
 8007e82:	4313      	orrs	r3, r2
 8007e84:	b299      	uxth	r1, r3
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2258      	movs	r2, #88	; 0x58
 8007e8a:	5299      	strh	r1, [r3, r2]
  /* Enable DCD : Data Contact Detect */
  USBx->BCDR |= (USB_BCDR_DCDEN);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	2258      	movs	r2, #88	; 0x58
 8007e90:	5a9b      	ldrh	r3, [r3, r2]
 8007e92:	b29b      	uxth	r3, r3
 8007e94:	2202      	movs	r2, #2
 8007e96:	4313      	orrs	r3, r2
 8007e98:	b299      	uxth	r1, r3
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2258      	movs	r2, #88	; 0x58
 8007e9e:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	0018      	movs	r0, r3
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	b004      	add	sp, #16
 8007ea8:	bd80      	pop	{r7, pc}

08007eaa <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007eaa:	b580      	push	{r7, lr}
 8007eac:	b084      	sub	sp, #16
 8007eae:	af00      	add	r7, sp, #0
 8007eb0:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8007eb8:	687a      	ldr	r2, [r7, #4]
 8007eba:	239a      	movs	r3, #154	; 0x9a
 8007ebc:	009b      	lsls	r3, r3, #2
 8007ebe:	2101      	movs	r1, #1
 8007ec0:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	2398      	movs	r3, #152	; 0x98
 8007ec6:	009b      	lsls	r3, r3, #2
 8007ec8:	2100      	movs	r1, #0
 8007eca:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2254      	movs	r2, #84	; 0x54
 8007ed0:	5a9b      	ldrh	r3, [r3, r2]
 8007ed2:	b29b      	uxth	r3, r3
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	b299      	uxth	r1, r3
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2254      	movs	r2, #84	; 0x54
 8007ede:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2254      	movs	r2, #84	; 0x54
 8007ee4:	5a9b      	ldrh	r3, [r3, r2]
 8007ee6:	b29b      	uxth	r3, r3
 8007ee8:	2202      	movs	r2, #2
 8007eea:	4313      	orrs	r3, r2
 8007eec:	b299      	uxth	r1, r3
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2254      	movs	r2, #84	; 0x54
 8007ef2:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8007ef4:	2300      	movs	r3, #0
}
 8007ef6:	0018      	movs	r0, r3
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	b004      	add	sp, #16
 8007efc:	bd80      	pop	{r7, pc}
	...

08007f00 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8007f04:	4b04      	ldr	r3, [pc, #16]	; (8007f18 <HAL_PWR_EnableBkUpAccess+0x18>)
 8007f06:	681a      	ldr	r2, [r3, #0]
 8007f08:	4b03      	ldr	r3, [pc, #12]	; (8007f18 <HAL_PWR_EnableBkUpAccess+0x18>)
 8007f0a:	2180      	movs	r1, #128	; 0x80
 8007f0c:	0049      	lsls	r1, r1, #1
 8007f0e:	430a      	orrs	r2, r1
 8007f10:	601a      	str	r2, [r3, #0]
}
 8007f12:	46c0      	nop			; (mov r8, r8)
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}
 8007f18:	40007000 	.word	0x40007000

08007f1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007f1c:	b5b0      	push	{r4, r5, r7, lr}
 8007f1e:	b08a      	sub	sp, #40	; 0x28
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d102      	bne.n	8007f30 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	f000 fbbc 	bl	80086a8 <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007f30:	4bc8      	ldr	r3, [pc, #800]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8007f32:	68db      	ldr	r3, [r3, #12]
 8007f34:	220c      	movs	r2, #12
 8007f36:	4013      	ands	r3, r2
 8007f38:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007f3a:	4bc6      	ldr	r3, [pc, #792]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8007f3c:	68da      	ldr	r2, [r3, #12]
 8007f3e:	2380      	movs	r3, #128	; 0x80
 8007f40:	025b      	lsls	r3, r3, #9
 8007f42:	4013      	ands	r3, r2
 8007f44:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	4013      	ands	r3, r2
 8007f4e:	d100      	bne.n	8007f52 <HAL_RCC_OscConfig+0x36>
 8007f50:	e07e      	b.n	8008050 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007f52:	69fb      	ldr	r3, [r7, #28]
 8007f54:	2b08      	cmp	r3, #8
 8007f56:	d007      	beq.n	8007f68 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007f58:	69fb      	ldr	r3, [r7, #28]
 8007f5a:	2b0c      	cmp	r3, #12
 8007f5c:	d112      	bne.n	8007f84 <HAL_RCC_OscConfig+0x68>
 8007f5e:	69ba      	ldr	r2, [r7, #24]
 8007f60:	2380      	movs	r3, #128	; 0x80
 8007f62:	025b      	lsls	r3, r3, #9
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d10d      	bne.n	8007f84 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f68:	4bba      	ldr	r3, [pc, #744]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8007f6a:	681a      	ldr	r2, [r3, #0]
 8007f6c:	2380      	movs	r3, #128	; 0x80
 8007f6e:	029b      	lsls	r3, r3, #10
 8007f70:	4013      	ands	r3, r2
 8007f72:	d100      	bne.n	8007f76 <HAL_RCC_OscConfig+0x5a>
 8007f74:	e06b      	b.n	800804e <HAL_RCC_OscConfig+0x132>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d167      	bne.n	800804e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8007f7e:	2301      	movs	r3, #1
 8007f80:	f000 fb92 	bl	80086a8 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	685a      	ldr	r2, [r3, #4]
 8007f88:	2380      	movs	r3, #128	; 0x80
 8007f8a:	025b      	lsls	r3, r3, #9
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d107      	bne.n	8007fa0 <HAL_RCC_OscConfig+0x84>
 8007f90:	4bb0      	ldr	r3, [pc, #704]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8007f92:	681a      	ldr	r2, [r3, #0]
 8007f94:	4baf      	ldr	r3, [pc, #700]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8007f96:	2180      	movs	r1, #128	; 0x80
 8007f98:	0249      	lsls	r1, r1, #9
 8007f9a:	430a      	orrs	r2, r1
 8007f9c:	601a      	str	r2, [r3, #0]
 8007f9e:	e027      	b.n	8007ff0 <HAL_RCC_OscConfig+0xd4>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	685a      	ldr	r2, [r3, #4]
 8007fa4:	23a0      	movs	r3, #160	; 0xa0
 8007fa6:	02db      	lsls	r3, r3, #11
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d10e      	bne.n	8007fca <HAL_RCC_OscConfig+0xae>
 8007fac:	4ba9      	ldr	r3, [pc, #676]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8007fae:	681a      	ldr	r2, [r3, #0]
 8007fb0:	4ba8      	ldr	r3, [pc, #672]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8007fb2:	2180      	movs	r1, #128	; 0x80
 8007fb4:	02c9      	lsls	r1, r1, #11
 8007fb6:	430a      	orrs	r2, r1
 8007fb8:	601a      	str	r2, [r3, #0]
 8007fba:	4ba6      	ldr	r3, [pc, #664]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8007fbc:	681a      	ldr	r2, [r3, #0]
 8007fbe:	4ba5      	ldr	r3, [pc, #660]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8007fc0:	2180      	movs	r1, #128	; 0x80
 8007fc2:	0249      	lsls	r1, r1, #9
 8007fc4:	430a      	orrs	r2, r1
 8007fc6:	601a      	str	r2, [r3, #0]
 8007fc8:	e012      	b.n	8007ff0 <HAL_RCC_OscConfig+0xd4>
 8007fca:	4ba2      	ldr	r3, [pc, #648]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	4ba1      	ldr	r3, [pc, #644]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8007fd0:	49a1      	ldr	r1, [pc, #644]	; (8008258 <HAL_RCC_OscConfig+0x33c>)
 8007fd2:	400a      	ands	r2, r1
 8007fd4:	601a      	str	r2, [r3, #0]
 8007fd6:	4b9f      	ldr	r3, [pc, #636]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8007fd8:	681a      	ldr	r2, [r3, #0]
 8007fda:	2380      	movs	r3, #128	; 0x80
 8007fdc:	025b      	lsls	r3, r3, #9
 8007fde:	4013      	ands	r3, r2
 8007fe0:	60fb      	str	r3, [r7, #12]
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	4b9b      	ldr	r3, [pc, #620]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8007fe6:	681a      	ldr	r2, [r3, #0]
 8007fe8:	4b9a      	ldr	r3, [pc, #616]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8007fea:	499c      	ldr	r1, [pc, #624]	; (800825c <HAL_RCC_OscConfig+0x340>)
 8007fec:	400a      	ands	r2, r1
 8007fee:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d015      	beq.n	8008024 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ff8:	f7fe fd98 	bl	8006b2c <HAL_GetTick>
 8007ffc:	0003      	movs	r3, r0
 8007ffe:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008000:	e009      	b.n	8008016 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008002:	f7fe fd93 	bl	8006b2c <HAL_GetTick>
 8008006:	0002      	movs	r2, r0
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	1ad3      	subs	r3, r2, r3
 800800c:	2b64      	cmp	r3, #100	; 0x64
 800800e:	d902      	bls.n	8008016 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008010:	2303      	movs	r3, #3
 8008012:	f000 fb49 	bl	80086a8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008016:	4b8f      	ldr	r3, [pc, #572]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8008018:	681a      	ldr	r2, [r3, #0]
 800801a:	2380      	movs	r3, #128	; 0x80
 800801c:	029b      	lsls	r3, r3, #10
 800801e:	4013      	ands	r3, r2
 8008020:	d0ef      	beq.n	8008002 <HAL_RCC_OscConfig+0xe6>
 8008022:	e015      	b.n	8008050 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008024:	f7fe fd82 	bl	8006b2c <HAL_GetTick>
 8008028:	0003      	movs	r3, r0
 800802a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800802c:	e008      	b.n	8008040 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800802e:	f7fe fd7d 	bl	8006b2c <HAL_GetTick>
 8008032:	0002      	movs	r2, r0
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	1ad3      	subs	r3, r2, r3
 8008038:	2b64      	cmp	r3, #100	; 0x64
 800803a:	d901      	bls.n	8008040 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800803c:	2303      	movs	r3, #3
 800803e:	e333      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008040:	4b84      	ldr	r3, [pc, #528]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8008042:	681a      	ldr	r2, [r3, #0]
 8008044:	2380      	movs	r3, #128	; 0x80
 8008046:	029b      	lsls	r3, r3, #10
 8008048:	4013      	ands	r3, r2
 800804a:	d1f0      	bne.n	800802e <HAL_RCC_OscConfig+0x112>
 800804c:	e000      	b.n	8008050 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800804e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	2202      	movs	r2, #2
 8008056:	4013      	ands	r3, r2
 8008058:	d100      	bne.n	800805c <HAL_RCC_OscConfig+0x140>
 800805a:	e098      	b.n	800818e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	68db      	ldr	r3, [r3, #12]
 8008060:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8008062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008064:	2220      	movs	r2, #32
 8008066:	4013      	ands	r3, r2
 8008068:	d009      	beq.n	800807e <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800806a:	4b7a      	ldr	r3, [pc, #488]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 800806c:	681a      	ldr	r2, [r3, #0]
 800806e:	4b79      	ldr	r3, [pc, #484]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8008070:	2120      	movs	r1, #32
 8008072:	430a      	orrs	r2, r1
 8008074:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8008076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008078:	2220      	movs	r2, #32
 800807a:	4393      	bics	r3, r2
 800807c:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800807e:	69fb      	ldr	r3, [r7, #28]
 8008080:	2b04      	cmp	r3, #4
 8008082:	d005      	beq.n	8008090 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008084:	69fb      	ldr	r3, [r7, #28]
 8008086:	2b0c      	cmp	r3, #12
 8008088:	d13d      	bne.n	8008106 <HAL_RCC_OscConfig+0x1ea>
 800808a:	69bb      	ldr	r3, [r7, #24]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d13a      	bne.n	8008106 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8008090:	4b70      	ldr	r3, [pc, #448]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	2204      	movs	r2, #4
 8008096:	4013      	ands	r3, r2
 8008098:	d004      	beq.n	80080a4 <HAL_RCC_OscConfig+0x188>
 800809a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800809c:	2b00      	cmp	r3, #0
 800809e:	d101      	bne.n	80080a4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80080a0:	2301      	movs	r3, #1
 80080a2:	e301      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080a4:	4b6b      	ldr	r3, [pc, #428]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 80080a6:	685b      	ldr	r3, [r3, #4]
 80080a8:	4a6d      	ldr	r2, [pc, #436]	; (8008260 <HAL_RCC_OscConfig+0x344>)
 80080aa:	4013      	ands	r3, r2
 80080ac:	0019      	movs	r1, r3
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	691b      	ldr	r3, [r3, #16]
 80080b2:	021a      	lsls	r2, r3, #8
 80080b4:	4b67      	ldr	r3, [pc, #412]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 80080b6:	430a      	orrs	r2, r1
 80080b8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80080ba:	4b66      	ldr	r3, [pc, #408]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	2209      	movs	r2, #9
 80080c0:	4393      	bics	r3, r2
 80080c2:	0019      	movs	r1, r3
 80080c4:	4b63      	ldr	r3, [pc, #396]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 80080c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080c8:	430a      	orrs	r2, r1
 80080ca:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80080cc:	f000 fc20 	bl	8008910 <HAL_RCC_GetSysClockFreq>
 80080d0:	0001      	movs	r1, r0
 80080d2:	4b60      	ldr	r3, [pc, #384]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 80080d4:	68db      	ldr	r3, [r3, #12]
 80080d6:	091b      	lsrs	r3, r3, #4
 80080d8:	220f      	movs	r2, #15
 80080da:	4013      	ands	r3, r2
 80080dc:	4a61      	ldr	r2, [pc, #388]	; (8008264 <HAL_RCC_OscConfig+0x348>)
 80080de:	5cd3      	ldrb	r3, [r2, r3]
 80080e0:	000a      	movs	r2, r1
 80080e2:	40da      	lsrs	r2, r3
 80080e4:	4b60      	ldr	r3, [pc, #384]	; (8008268 <HAL_RCC_OscConfig+0x34c>)
 80080e6:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 80080e8:	2513      	movs	r5, #19
 80080ea:	197c      	adds	r4, r7, r5
 80080ec:	2000      	movs	r0, #0
 80080ee:	f7fe fce7 	bl	8006ac0 <HAL_InitTick>
 80080f2:	0003      	movs	r3, r0
 80080f4:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80080f6:	197b      	adds	r3, r7, r5
 80080f8:	781b      	ldrb	r3, [r3, #0]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d047      	beq.n	800818e <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80080fe:	2313      	movs	r3, #19
 8008100:	18fb      	adds	r3, r7, r3
 8008102:	781b      	ldrb	r3, [r3, #0]
 8008104:	e2d0      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8008106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008108:	2b00      	cmp	r3, #0
 800810a:	d027      	beq.n	800815c <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800810c:	4b51      	ldr	r3, [pc, #324]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	2209      	movs	r2, #9
 8008112:	4393      	bics	r3, r2
 8008114:	0019      	movs	r1, r3
 8008116:	4b4f      	ldr	r3, [pc, #316]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8008118:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800811a:	430a      	orrs	r2, r1
 800811c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800811e:	f7fe fd05 	bl	8006b2c <HAL_GetTick>
 8008122:	0003      	movs	r3, r0
 8008124:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008126:	e008      	b.n	800813a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008128:	f7fe fd00 	bl	8006b2c <HAL_GetTick>
 800812c:	0002      	movs	r2, r0
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	1ad3      	subs	r3, r2, r3
 8008132:	2b02      	cmp	r3, #2
 8008134:	d901      	bls.n	800813a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8008136:	2303      	movs	r3, #3
 8008138:	e2b6      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800813a:	4b46      	ldr	r3, [pc, #280]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	2204      	movs	r2, #4
 8008140:	4013      	ands	r3, r2
 8008142:	d0f1      	beq.n	8008128 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008144:	4b43      	ldr	r3, [pc, #268]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	4a45      	ldr	r2, [pc, #276]	; (8008260 <HAL_RCC_OscConfig+0x344>)
 800814a:	4013      	ands	r3, r2
 800814c:	0019      	movs	r1, r3
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	691b      	ldr	r3, [r3, #16]
 8008152:	021a      	lsls	r2, r3, #8
 8008154:	4b3f      	ldr	r3, [pc, #252]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8008156:	430a      	orrs	r2, r1
 8008158:	605a      	str	r2, [r3, #4]
 800815a:	e018      	b.n	800818e <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800815c:	4b3d      	ldr	r3, [pc, #244]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	4b3c      	ldr	r3, [pc, #240]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8008162:	2101      	movs	r1, #1
 8008164:	438a      	bics	r2, r1
 8008166:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008168:	f7fe fce0 	bl	8006b2c <HAL_GetTick>
 800816c:	0003      	movs	r3, r0
 800816e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008170:	e008      	b.n	8008184 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008172:	f7fe fcdb 	bl	8006b2c <HAL_GetTick>
 8008176:	0002      	movs	r2, r0
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	1ad3      	subs	r3, r2, r3
 800817c:	2b02      	cmp	r3, #2
 800817e:	d901      	bls.n	8008184 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8008180:	2303      	movs	r3, #3
 8008182:	e291      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008184:	4b33      	ldr	r3, [pc, #204]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	2204      	movs	r2, #4
 800818a:	4013      	ands	r3, r2
 800818c:	d1f1      	bne.n	8008172 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	2210      	movs	r2, #16
 8008194:	4013      	ands	r3, r2
 8008196:	d100      	bne.n	800819a <HAL_RCC_OscConfig+0x27e>
 8008198:	e09f      	b.n	80082da <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 800819a:	69fb      	ldr	r3, [r7, #28]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d13f      	bne.n	8008220 <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80081a0:	4b2c      	ldr	r3, [pc, #176]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 80081a2:	681a      	ldr	r2, [r3, #0]
 80081a4:	2380      	movs	r3, #128	; 0x80
 80081a6:	009b      	lsls	r3, r3, #2
 80081a8:	4013      	ands	r3, r2
 80081aa:	d005      	beq.n	80081b8 <HAL_RCC_OscConfig+0x29c>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	69db      	ldr	r3, [r3, #28]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d101      	bne.n	80081b8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80081b4:	2301      	movs	r3, #1
 80081b6:	e277      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80081b8:	4b26      	ldr	r3, [pc, #152]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	4a2b      	ldr	r2, [pc, #172]	; (800826c <HAL_RCC_OscConfig+0x350>)
 80081be:	4013      	ands	r3, r2
 80081c0:	0019      	movs	r1, r3
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80081c6:	4b23      	ldr	r3, [pc, #140]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 80081c8:	430a      	orrs	r2, r1
 80081ca:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80081cc:	4b21      	ldr	r3, [pc, #132]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	021b      	lsls	r3, r3, #8
 80081d2:	0a19      	lsrs	r1, r3, #8
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6a1b      	ldr	r3, [r3, #32]
 80081d8:	061a      	lsls	r2, r3, #24
 80081da:	4b1e      	ldr	r3, [pc, #120]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 80081dc:	430a      	orrs	r2, r1
 80081de:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e4:	0b5b      	lsrs	r3, r3, #13
 80081e6:	3301      	adds	r3, #1
 80081e8:	2280      	movs	r2, #128	; 0x80
 80081ea:	0212      	lsls	r2, r2, #8
 80081ec:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80081ee:	4b19      	ldr	r3, [pc, #100]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 80081f0:	68db      	ldr	r3, [r3, #12]
 80081f2:	091b      	lsrs	r3, r3, #4
 80081f4:	210f      	movs	r1, #15
 80081f6:	400b      	ands	r3, r1
 80081f8:	491a      	ldr	r1, [pc, #104]	; (8008264 <HAL_RCC_OscConfig+0x348>)
 80081fa:	5ccb      	ldrb	r3, [r1, r3]
 80081fc:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80081fe:	4b1a      	ldr	r3, [pc, #104]	; (8008268 <HAL_RCC_OscConfig+0x34c>)
 8008200:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8008202:	2513      	movs	r5, #19
 8008204:	197c      	adds	r4, r7, r5
 8008206:	2000      	movs	r0, #0
 8008208:	f7fe fc5a 	bl	8006ac0 <HAL_InitTick>
 800820c:	0003      	movs	r3, r0
 800820e:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8008210:	197b      	adds	r3, r7, r5
 8008212:	781b      	ldrb	r3, [r3, #0]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d060      	beq.n	80082da <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 8008218:	2313      	movs	r3, #19
 800821a:	18fb      	adds	r3, r7, r3
 800821c:	781b      	ldrb	r3, [r3, #0]
 800821e:	e243      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	69db      	ldr	r3, [r3, #28]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d03e      	beq.n	80082a6 <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008228:	4b0a      	ldr	r3, [pc, #40]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 800822a:	681a      	ldr	r2, [r3, #0]
 800822c:	4b09      	ldr	r3, [pc, #36]	; (8008254 <HAL_RCC_OscConfig+0x338>)
 800822e:	2180      	movs	r1, #128	; 0x80
 8008230:	0049      	lsls	r1, r1, #1
 8008232:	430a      	orrs	r2, r1
 8008234:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008236:	f7fe fc79 	bl	8006b2c <HAL_GetTick>
 800823a:	0003      	movs	r3, r0
 800823c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800823e:	e017      	b.n	8008270 <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008240:	f7fe fc74 	bl	8006b2c <HAL_GetTick>
 8008244:	0002      	movs	r2, r0
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	1ad3      	subs	r3, r2, r3
 800824a:	2b02      	cmp	r3, #2
 800824c:	d910      	bls.n	8008270 <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 800824e:	2303      	movs	r3, #3
 8008250:	e22a      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
 8008252:	46c0      	nop			; (mov r8, r8)
 8008254:	40021000 	.word	0x40021000
 8008258:	fffeffff 	.word	0xfffeffff
 800825c:	fffbffff 	.word	0xfffbffff
 8008260:	ffffe0ff 	.word	0xffffe0ff
 8008264:	0800c3a8 	.word	0x0800c3a8
 8008268:	20000010 	.word	0x20000010
 800826c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8008270:	4bc6      	ldr	r3, [pc, #792]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008272:	681a      	ldr	r2, [r3, #0]
 8008274:	2380      	movs	r3, #128	; 0x80
 8008276:	009b      	lsls	r3, r3, #2
 8008278:	4013      	ands	r3, r2
 800827a:	d0e1      	beq.n	8008240 <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800827c:	4bc3      	ldr	r3, [pc, #780]	; (800858c <HAL_RCC_OscConfig+0x670>)
 800827e:	685b      	ldr	r3, [r3, #4]
 8008280:	4ac3      	ldr	r2, [pc, #780]	; (8008590 <HAL_RCC_OscConfig+0x674>)
 8008282:	4013      	ands	r3, r2
 8008284:	0019      	movs	r1, r3
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800828a:	4bc0      	ldr	r3, [pc, #768]	; (800858c <HAL_RCC_OscConfig+0x670>)
 800828c:	430a      	orrs	r2, r1
 800828e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008290:	4bbe      	ldr	r3, [pc, #760]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	021b      	lsls	r3, r3, #8
 8008296:	0a19      	lsrs	r1, r3, #8
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6a1b      	ldr	r3, [r3, #32]
 800829c:	061a      	lsls	r2, r3, #24
 800829e:	4bbb      	ldr	r3, [pc, #748]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80082a0:	430a      	orrs	r2, r1
 80082a2:	605a      	str	r2, [r3, #4]
 80082a4:	e019      	b.n	80082da <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80082a6:	4bb9      	ldr	r3, [pc, #740]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80082a8:	681a      	ldr	r2, [r3, #0]
 80082aa:	4bb8      	ldr	r3, [pc, #736]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80082ac:	49b9      	ldr	r1, [pc, #740]	; (8008594 <HAL_RCC_OscConfig+0x678>)
 80082ae:	400a      	ands	r2, r1
 80082b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80082b2:	f7fe fc3b 	bl	8006b2c <HAL_GetTick>
 80082b6:	0003      	movs	r3, r0
 80082b8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80082ba:	e008      	b.n	80082ce <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80082bc:	f7fe fc36 	bl	8006b2c <HAL_GetTick>
 80082c0:	0002      	movs	r2, r0
 80082c2:	697b      	ldr	r3, [r7, #20]
 80082c4:	1ad3      	subs	r3, r2, r3
 80082c6:	2b02      	cmp	r3, #2
 80082c8:	d901      	bls.n	80082ce <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 80082ca:	2303      	movs	r3, #3
 80082cc:	e1ec      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80082ce:	4baf      	ldr	r3, [pc, #700]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80082d0:	681a      	ldr	r2, [r3, #0]
 80082d2:	2380      	movs	r3, #128	; 0x80
 80082d4:	009b      	lsls	r3, r3, #2
 80082d6:	4013      	ands	r3, r2
 80082d8:	d1f0      	bne.n	80082bc <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	2208      	movs	r2, #8
 80082e0:	4013      	ands	r3, r2
 80082e2:	d036      	beq.n	8008352 <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	695b      	ldr	r3, [r3, #20]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d019      	beq.n	8008320 <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80082ec:	4ba7      	ldr	r3, [pc, #668]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80082ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80082f0:	4ba6      	ldr	r3, [pc, #664]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80082f2:	2101      	movs	r1, #1
 80082f4:	430a      	orrs	r2, r1
 80082f6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80082f8:	f7fe fc18 	bl	8006b2c <HAL_GetTick>
 80082fc:	0003      	movs	r3, r0
 80082fe:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008300:	e008      	b.n	8008314 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008302:	f7fe fc13 	bl	8006b2c <HAL_GetTick>
 8008306:	0002      	movs	r2, r0
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	1ad3      	subs	r3, r2, r3
 800830c:	2b02      	cmp	r3, #2
 800830e:	d901      	bls.n	8008314 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8008310:	2303      	movs	r3, #3
 8008312:	e1c9      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008314:	4b9d      	ldr	r3, [pc, #628]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008316:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008318:	2202      	movs	r2, #2
 800831a:	4013      	ands	r3, r2
 800831c:	d0f1      	beq.n	8008302 <HAL_RCC_OscConfig+0x3e6>
 800831e:	e018      	b.n	8008352 <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008320:	4b9a      	ldr	r3, [pc, #616]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008322:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008324:	4b99      	ldr	r3, [pc, #612]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008326:	2101      	movs	r1, #1
 8008328:	438a      	bics	r2, r1
 800832a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800832c:	f7fe fbfe 	bl	8006b2c <HAL_GetTick>
 8008330:	0003      	movs	r3, r0
 8008332:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008334:	e008      	b.n	8008348 <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008336:	f7fe fbf9 	bl	8006b2c <HAL_GetTick>
 800833a:	0002      	movs	r2, r0
 800833c:	697b      	ldr	r3, [r7, #20]
 800833e:	1ad3      	subs	r3, r2, r3
 8008340:	2b02      	cmp	r3, #2
 8008342:	d901      	bls.n	8008348 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8008344:	2303      	movs	r3, #3
 8008346:	e1af      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008348:	4b90      	ldr	r3, [pc, #576]	; (800858c <HAL_RCC_OscConfig+0x670>)
 800834a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800834c:	2202      	movs	r2, #2
 800834e:	4013      	ands	r3, r2
 8008350:	d1f1      	bne.n	8008336 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	2204      	movs	r2, #4
 8008358:	4013      	ands	r3, r2
 800835a:	d100      	bne.n	800835e <HAL_RCC_OscConfig+0x442>
 800835c:	e0af      	b.n	80084be <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 800835e:	2323      	movs	r3, #35	; 0x23
 8008360:	18fb      	adds	r3, r7, r3
 8008362:	2200      	movs	r2, #0
 8008364:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008366:	4b89      	ldr	r3, [pc, #548]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008368:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800836a:	2380      	movs	r3, #128	; 0x80
 800836c:	055b      	lsls	r3, r3, #21
 800836e:	4013      	ands	r3, r2
 8008370:	d10a      	bne.n	8008388 <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008372:	4b86      	ldr	r3, [pc, #536]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008374:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008376:	4b85      	ldr	r3, [pc, #532]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008378:	2180      	movs	r1, #128	; 0x80
 800837a:	0549      	lsls	r1, r1, #21
 800837c:	430a      	orrs	r2, r1
 800837e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8008380:	2323      	movs	r3, #35	; 0x23
 8008382:	18fb      	adds	r3, r7, r3
 8008384:	2201      	movs	r2, #1
 8008386:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008388:	4b83      	ldr	r3, [pc, #524]	; (8008598 <HAL_RCC_OscConfig+0x67c>)
 800838a:	681a      	ldr	r2, [r3, #0]
 800838c:	2380      	movs	r3, #128	; 0x80
 800838e:	005b      	lsls	r3, r3, #1
 8008390:	4013      	ands	r3, r2
 8008392:	d11a      	bne.n	80083ca <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008394:	4b80      	ldr	r3, [pc, #512]	; (8008598 <HAL_RCC_OscConfig+0x67c>)
 8008396:	681a      	ldr	r2, [r3, #0]
 8008398:	4b7f      	ldr	r3, [pc, #508]	; (8008598 <HAL_RCC_OscConfig+0x67c>)
 800839a:	2180      	movs	r1, #128	; 0x80
 800839c:	0049      	lsls	r1, r1, #1
 800839e:	430a      	orrs	r2, r1
 80083a0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80083a2:	f7fe fbc3 	bl	8006b2c <HAL_GetTick>
 80083a6:	0003      	movs	r3, r0
 80083a8:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083aa:	e008      	b.n	80083be <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083ac:	f7fe fbbe 	bl	8006b2c <HAL_GetTick>
 80083b0:	0002      	movs	r2, r0
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	1ad3      	subs	r3, r2, r3
 80083b6:	2b64      	cmp	r3, #100	; 0x64
 80083b8:	d901      	bls.n	80083be <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80083ba:	2303      	movs	r3, #3
 80083bc:	e174      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083be:	4b76      	ldr	r3, [pc, #472]	; (8008598 <HAL_RCC_OscConfig+0x67c>)
 80083c0:	681a      	ldr	r2, [r3, #0]
 80083c2:	2380      	movs	r3, #128	; 0x80
 80083c4:	005b      	lsls	r3, r3, #1
 80083c6:	4013      	ands	r3, r2
 80083c8:	d0f0      	beq.n	80083ac <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	689a      	ldr	r2, [r3, #8]
 80083ce:	2380      	movs	r3, #128	; 0x80
 80083d0:	005b      	lsls	r3, r3, #1
 80083d2:	429a      	cmp	r2, r3
 80083d4:	d107      	bne.n	80083e6 <HAL_RCC_OscConfig+0x4ca>
 80083d6:	4b6d      	ldr	r3, [pc, #436]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80083d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80083da:	4b6c      	ldr	r3, [pc, #432]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80083dc:	2180      	movs	r1, #128	; 0x80
 80083de:	0049      	lsls	r1, r1, #1
 80083e0:	430a      	orrs	r2, r1
 80083e2:	651a      	str	r2, [r3, #80]	; 0x50
 80083e4:	e031      	b.n	800844a <HAL_RCC_OscConfig+0x52e>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d10c      	bne.n	8008408 <HAL_RCC_OscConfig+0x4ec>
 80083ee:	4b67      	ldr	r3, [pc, #412]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80083f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80083f2:	4b66      	ldr	r3, [pc, #408]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80083f4:	4967      	ldr	r1, [pc, #412]	; (8008594 <HAL_RCC_OscConfig+0x678>)
 80083f6:	400a      	ands	r2, r1
 80083f8:	651a      	str	r2, [r3, #80]	; 0x50
 80083fa:	4b64      	ldr	r3, [pc, #400]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80083fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80083fe:	4b63      	ldr	r3, [pc, #396]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008400:	4966      	ldr	r1, [pc, #408]	; (800859c <HAL_RCC_OscConfig+0x680>)
 8008402:	400a      	ands	r2, r1
 8008404:	651a      	str	r2, [r3, #80]	; 0x50
 8008406:	e020      	b.n	800844a <HAL_RCC_OscConfig+0x52e>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	689a      	ldr	r2, [r3, #8]
 800840c:	23a0      	movs	r3, #160	; 0xa0
 800840e:	00db      	lsls	r3, r3, #3
 8008410:	429a      	cmp	r2, r3
 8008412:	d10e      	bne.n	8008432 <HAL_RCC_OscConfig+0x516>
 8008414:	4b5d      	ldr	r3, [pc, #372]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008416:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008418:	4b5c      	ldr	r3, [pc, #368]	; (800858c <HAL_RCC_OscConfig+0x670>)
 800841a:	2180      	movs	r1, #128	; 0x80
 800841c:	00c9      	lsls	r1, r1, #3
 800841e:	430a      	orrs	r2, r1
 8008420:	651a      	str	r2, [r3, #80]	; 0x50
 8008422:	4b5a      	ldr	r3, [pc, #360]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008424:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008426:	4b59      	ldr	r3, [pc, #356]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008428:	2180      	movs	r1, #128	; 0x80
 800842a:	0049      	lsls	r1, r1, #1
 800842c:	430a      	orrs	r2, r1
 800842e:	651a      	str	r2, [r3, #80]	; 0x50
 8008430:	e00b      	b.n	800844a <HAL_RCC_OscConfig+0x52e>
 8008432:	4b56      	ldr	r3, [pc, #344]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008434:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008436:	4b55      	ldr	r3, [pc, #340]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008438:	4956      	ldr	r1, [pc, #344]	; (8008594 <HAL_RCC_OscConfig+0x678>)
 800843a:	400a      	ands	r2, r1
 800843c:	651a      	str	r2, [r3, #80]	; 0x50
 800843e:	4b53      	ldr	r3, [pc, #332]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008440:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008442:	4b52      	ldr	r3, [pc, #328]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008444:	4955      	ldr	r1, [pc, #340]	; (800859c <HAL_RCC_OscConfig+0x680>)
 8008446:	400a      	ands	r2, r1
 8008448:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	689b      	ldr	r3, [r3, #8]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d015      	beq.n	800847e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008452:	f7fe fb6b 	bl	8006b2c <HAL_GetTick>
 8008456:	0003      	movs	r3, r0
 8008458:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800845a:	e009      	b.n	8008470 <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800845c:	f7fe fb66 	bl	8006b2c <HAL_GetTick>
 8008460:	0002      	movs	r2, r0
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	1ad3      	subs	r3, r2, r3
 8008466:	4a4e      	ldr	r2, [pc, #312]	; (80085a0 <HAL_RCC_OscConfig+0x684>)
 8008468:	4293      	cmp	r3, r2
 800846a:	d901      	bls.n	8008470 <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 800846c:	2303      	movs	r3, #3
 800846e:	e11b      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008470:	4b46      	ldr	r3, [pc, #280]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008472:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008474:	2380      	movs	r3, #128	; 0x80
 8008476:	009b      	lsls	r3, r3, #2
 8008478:	4013      	ands	r3, r2
 800847a:	d0ef      	beq.n	800845c <HAL_RCC_OscConfig+0x540>
 800847c:	e014      	b.n	80084a8 <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800847e:	f7fe fb55 	bl	8006b2c <HAL_GetTick>
 8008482:	0003      	movs	r3, r0
 8008484:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008486:	e009      	b.n	800849c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008488:	f7fe fb50 	bl	8006b2c <HAL_GetTick>
 800848c:	0002      	movs	r2, r0
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	1ad3      	subs	r3, r2, r3
 8008492:	4a43      	ldr	r2, [pc, #268]	; (80085a0 <HAL_RCC_OscConfig+0x684>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d901      	bls.n	800849c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8008498:	2303      	movs	r3, #3
 800849a:	e105      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800849c:	4b3b      	ldr	r3, [pc, #236]	; (800858c <HAL_RCC_OscConfig+0x670>)
 800849e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80084a0:	2380      	movs	r3, #128	; 0x80
 80084a2:	009b      	lsls	r3, r3, #2
 80084a4:	4013      	ands	r3, r2
 80084a6:	d1ef      	bne.n	8008488 <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80084a8:	2323      	movs	r3, #35	; 0x23
 80084aa:	18fb      	adds	r3, r7, r3
 80084ac:	781b      	ldrb	r3, [r3, #0]
 80084ae:	2b01      	cmp	r3, #1
 80084b0:	d105      	bne.n	80084be <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80084b2:	4b36      	ldr	r3, [pc, #216]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80084b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80084b6:	4b35      	ldr	r3, [pc, #212]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80084b8:	493a      	ldr	r1, [pc, #232]	; (80085a4 <HAL_RCC_OscConfig+0x688>)
 80084ba:	400a      	ands	r2, r1
 80084bc:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	2220      	movs	r2, #32
 80084c4:	4013      	ands	r3, r2
 80084c6:	d049      	beq.n	800855c <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	699b      	ldr	r3, [r3, #24]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d026      	beq.n	800851e <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80084d0:	4b2e      	ldr	r3, [pc, #184]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80084d2:	689a      	ldr	r2, [r3, #8]
 80084d4:	4b2d      	ldr	r3, [pc, #180]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80084d6:	2101      	movs	r1, #1
 80084d8:	430a      	orrs	r2, r1
 80084da:	609a      	str	r2, [r3, #8]
 80084dc:	4b2b      	ldr	r3, [pc, #172]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80084de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80084e0:	4b2a      	ldr	r3, [pc, #168]	; (800858c <HAL_RCC_OscConfig+0x670>)
 80084e2:	2101      	movs	r1, #1
 80084e4:	430a      	orrs	r2, r1
 80084e6:	635a      	str	r2, [r3, #52]	; 0x34
 80084e8:	4b2f      	ldr	r3, [pc, #188]	; (80085a8 <HAL_RCC_OscConfig+0x68c>)
 80084ea:	6a1a      	ldr	r2, [r3, #32]
 80084ec:	4b2e      	ldr	r3, [pc, #184]	; (80085a8 <HAL_RCC_OscConfig+0x68c>)
 80084ee:	2180      	movs	r1, #128	; 0x80
 80084f0:	0189      	lsls	r1, r1, #6
 80084f2:	430a      	orrs	r2, r1
 80084f4:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084f6:	f7fe fb19 	bl	8006b2c <HAL_GetTick>
 80084fa:	0003      	movs	r3, r0
 80084fc:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80084fe:	e008      	b.n	8008512 <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008500:	f7fe fb14 	bl	8006b2c <HAL_GetTick>
 8008504:	0002      	movs	r2, r0
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	1ad3      	subs	r3, r2, r3
 800850a:	2b02      	cmp	r3, #2
 800850c:	d901      	bls.n	8008512 <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 800850e:	2303      	movs	r3, #3
 8008510:	e0ca      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008512:	4b1e      	ldr	r3, [pc, #120]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008514:	689b      	ldr	r3, [r3, #8]
 8008516:	2202      	movs	r2, #2
 8008518:	4013      	ands	r3, r2
 800851a:	d0f1      	beq.n	8008500 <HAL_RCC_OscConfig+0x5e4>
 800851c:	e01e      	b.n	800855c <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800851e:	4b1b      	ldr	r3, [pc, #108]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008520:	689a      	ldr	r2, [r3, #8]
 8008522:	4b1a      	ldr	r3, [pc, #104]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008524:	2101      	movs	r1, #1
 8008526:	438a      	bics	r2, r1
 8008528:	609a      	str	r2, [r3, #8]
 800852a:	4b1f      	ldr	r3, [pc, #124]	; (80085a8 <HAL_RCC_OscConfig+0x68c>)
 800852c:	6a1a      	ldr	r2, [r3, #32]
 800852e:	4b1e      	ldr	r3, [pc, #120]	; (80085a8 <HAL_RCC_OscConfig+0x68c>)
 8008530:	491e      	ldr	r1, [pc, #120]	; (80085ac <HAL_RCC_OscConfig+0x690>)
 8008532:	400a      	ands	r2, r1
 8008534:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008536:	f7fe faf9 	bl	8006b2c <HAL_GetTick>
 800853a:	0003      	movs	r3, r0
 800853c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800853e:	e008      	b.n	8008552 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008540:	f7fe faf4 	bl	8006b2c <HAL_GetTick>
 8008544:	0002      	movs	r2, r0
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	1ad3      	subs	r3, r2, r3
 800854a:	2b02      	cmp	r3, #2
 800854c:	d901      	bls.n	8008552 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 800854e:	2303      	movs	r3, #3
 8008550:	e0aa      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008552:	4b0e      	ldr	r3, [pc, #56]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	2202      	movs	r2, #2
 8008558:	4013      	ands	r3, r2
 800855a:	d1f1      	bne.n	8008540 <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008560:	2b00      	cmp	r3, #0
 8008562:	d100      	bne.n	8008566 <HAL_RCC_OscConfig+0x64a>
 8008564:	e09f      	b.n	80086a6 <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008566:	69fb      	ldr	r3, [r7, #28]
 8008568:	2b0c      	cmp	r3, #12
 800856a:	d100      	bne.n	800856e <HAL_RCC_OscConfig+0x652>
 800856c:	e078      	b.n	8008660 <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008572:	2b02      	cmp	r3, #2
 8008574:	d159      	bne.n	800862a <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008576:	4b05      	ldr	r3, [pc, #20]	; (800858c <HAL_RCC_OscConfig+0x670>)
 8008578:	681a      	ldr	r2, [r3, #0]
 800857a:	4b04      	ldr	r3, [pc, #16]	; (800858c <HAL_RCC_OscConfig+0x670>)
 800857c:	490c      	ldr	r1, [pc, #48]	; (80085b0 <HAL_RCC_OscConfig+0x694>)
 800857e:	400a      	ands	r2, r1
 8008580:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008582:	f7fe fad3 	bl	8006b2c <HAL_GetTick>
 8008586:	0003      	movs	r3, r0
 8008588:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800858a:	e01c      	b.n	80085c6 <HAL_RCC_OscConfig+0x6aa>
 800858c:	40021000 	.word	0x40021000
 8008590:	ffff1fff 	.word	0xffff1fff
 8008594:	fffffeff 	.word	0xfffffeff
 8008598:	40007000 	.word	0x40007000
 800859c:	fffffbff 	.word	0xfffffbff
 80085a0:	00001388 	.word	0x00001388
 80085a4:	efffffff 	.word	0xefffffff
 80085a8:	40010000 	.word	0x40010000
 80085ac:	ffffdfff 	.word	0xffffdfff
 80085b0:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80085b4:	f7fe faba 	bl	8006b2c <HAL_GetTick>
 80085b8:	0002      	movs	r2, r0
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	1ad3      	subs	r3, r2, r3
 80085be:	2b02      	cmp	r3, #2
 80085c0:	d901      	bls.n	80085c6 <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 80085c2:	2303      	movs	r3, #3
 80085c4:	e070      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80085c6:	4b3a      	ldr	r3, [pc, #232]	; (80086b0 <HAL_RCC_OscConfig+0x794>)
 80085c8:	681a      	ldr	r2, [r3, #0]
 80085ca:	2380      	movs	r3, #128	; 0x80
 80085cc:	049b      	lsls	r3, r3, #18
 80085ce:	4013      	ands	r3, r2
 80085d0:	d1f0      	bne.n	80085b4 <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80085d2:	4b37      	ldr	r3, [pc, #220]	; (80086b0 <HAL_RCC_OscConfig+0x794>)
 80085d4:	68db      	ldr	r3, [r3, #12]
 80085d6:	4a37      	ldr	r2, [pc, #220]	; (80086b4 <HAL_RCC_OscConfig+0x798>)
 80085d8:	4013      	ands	r3, r2
 80085da:	0019      	movs	r1, r3
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085e4:	431a      	orrs	r2, r3
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085ea:	431a      	orrs	r2, r3
 80085ec:	4b30      	ldr	r3, [pc, #192]	; (80086b0 <HAL_RCC_OscConfig+0x794>)
 80085ee:	430a      	orrs	r2, r1
 80085f0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80085f2:	4b2f      	ldr	r3, [pc, #188]	; (80086b0 <HAL_RCC_OscConfig+0x794>)
 80085f4:	681a      	ldr	r2, [r3, #0]
 80085f6:	4b2e      	ldr	r3, [pc, #184]	; (80086b0 <HAL_RCC_OscConfig+0x794>)
 80085f8:	2180      	movs	r1, #128	; 0x80
 80085fa:	0449      	lsls	r1, r1, #17
 80085fc:	430a      	orrs	r2, r1
 80085fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008600:	f7fe fa94 	bl	8006b2c <HAL_GetTick>
 8008604:	0003      	movs	r3, r0
 8008606:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8008608:	e008      	b.n	800861c <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800860a:	f7fe fa8f 	bl	8006b2c <HAL_GetTick>
 800860e:	0002      	movs	r2, r0
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	1ad3      	subs	r3, r2, r3
 8008614:	2b02      	cmp	r3, #2
 8008616:	d901      	bls.n	800861c <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 8008618:	2303      	movs	r3, #3
 800861a:	e045      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800861c:	4b24      	ldr	r3, [pc, #144]	; (80086b0 <HAL_RCC_OscConfig+0x794>)
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	2380      	movs	r3, #128	; 0x80
 8008622:	049b      	lsls	r3, r3, #18
 8008624:	4013      	ands	r3, r2
 8008626:	d0f0      	beq.n	800860a <HAL_RCC_OscConfig+0x6ee>
 8008628:	e03d      	b.n	80086a6 <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800862a:	4b21      	ldr	r3, [pc, #132]	; (80086b0 <HAL_RCC_OscConfig+0x794>)
 800862c:	681a      	ldr	r2, [r3, #0]
 800862e:	4b20      	ldr	r3, [pc, #128]	; (80086b0 <HAL_RCC_OscConfig+0x794>)
 8008630:	4921      	ldr	r1, [pc, #132]	; (80086b8 <HAL_RCC_OscConfig+0x79c>)
 8008632:	400a      	ands	r2, r1
 8008634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008636:	f7fe fa79 	bl	8006b2c <HAL_GetTick>
 800863a:	0003      	movs	r3, r0
 800863c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800863e:	e008      	b.n	8008652 <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008640:	f7fe fa74 	bl	8006b2c <HAL_GetTick>
 8008644:	0002      	movs	r2, r0
 8008646:	697b      	ldr	r3, [r7, #20]
 8008648:	1ad3      	subs	r3, r2, r3
 800864a:	2b02      	cmp	r3, #2
 800864c:	d901      	bls.n	8008652 <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 800864e:	2303      	movs	r3, #3
 8008650:	e02a      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8008652:	4b17      	ldr	r3, [pc, #92]	; (80086b0 <HAL_RCC_OscConfig+0x794>)
 8008654:	681a      	ldr	r2, [r3, #0]
 8008656:	2380      	movs	r3, #128	; 0x80
 8008658:	049b      	lsls	r3, r3, #18
 800865a:	4013      	ands	r3, r2
 800865c:	d1f0      	bne.n	8008640 <HAL_RCC_OscConfig+0x724>
 800865e:	e022      	b.n	80086a6 <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008664:	2b01      	cmp	r3, #1
 8008666:	d101      	bne.n	800866c <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 8008668:	2301      	movs	r3, #1
 800866a:	e01d      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800866c:	4b10      	ldr	r3, [pc, #64]	; (80086b0 <HAL_RCC_OscConfig+0x794>)
 800866e:	68db      	ldr	r3, [r3, #12]
 8008670:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008672:	69ba      	ldr	r2, [r7, #24]
 8008674:	2380      	movs	r3, #128	; 0x80
 8008676:	025b      	lsls	r3, r3, #9
 8008678:	401a      	ands	r2, r3
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800867e:	429a      	cmp	r2, r3
 8008680:	d10f      	bne.n	80086a2 <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8008682:	69ba      	ldr	r2, [r7, #24]
 8008684:	23f0      	movs	r3, #240	; 0xf0
 8008686:	039b      	lsls	r3, r3, #14
 8008688:	401a      	ands	r2, r3
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800868e:	429a      	cmp	r2, r3
 8008690:	d107      	bne.n	80086a2 <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8008692:	69ba      	ldr	r2, [r7, #24]
 8008694:	23c0      	movs	r3, #192	; 0xc0
 8008696:	041b      	lsls	r3, r3, #16
 8008698:	401a      	ands	r2, r3
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800869e:	429a      	cmp	r2, r3
 80086a0:	d001      	beq.n	80086a6 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 80086a2:	2301      	movs	r3, #1
 80086a4:	e000      	b.n	80086a8 <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 80086a6:	2300      	movs	r3, #0
}
 80086a8:	0018      	movs	r0, r3
 80086aa:	46bd      	mov	sp, r7
 80086ac:	b00a      	add	sp, #40	; 0x28
 80086ae:	bdb0      	pop	{r4, r5, r7, pc}
 80086b0:	40021000 	.word	0x40021000
 80086b4:	ff02ffff 	.word	0xff02ffff
 80086b8:	feffffff 	.word	0xfeffffff

080086bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80086bc:	b5b0      	push	{r4, r5, r7, lr}
 80086be:	b084      	sub	sp, #16
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
 80086c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d101      	bne.n	80086d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80086cc:	2301      	movs	r3, #1
 80086ce:	e10d      	b.n	80088ec <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80086d0:	4b88      	ldr	r3, [pc, #544]	; (80088f4 <HAL_RCC_ClockConfig+0x238>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2201      	movs	r2, #1
 80086d6:	4013      	ands	r3, r2
 80086d8:	683a      	ldr	r2, [r7, #0]
 80086da:	429a      	cmp	r2, r3
 80086dc:	d911      	bls.n	8008702 <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80086de:	4b85      	ldr	r3, [pc, #532]	; (80088f4 <HAL_RCC_ClockConfig+0x238>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	2201      	movs	r2, #1
 80086e4:	4393      	bics	r3, r2
 80086e6:	0019      	movs	r1, r3
 80086e8:	4b82      	ldr	r3, [pc, #520]	; (80088f4 <HAL_RCC_ClockConfig+0x238>)
 80086ea:	683a      	ldr	r2, [r7, #0]
 80086ec:	430a      	orrs	r2, r1
 80086ee:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80086f0:	4b80      	ldr	r3, [pc, #512]	; (80088f4 <HAL_RCC_ClockConfig+0x238>)
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	2201      	movs	r2, #1
 80086f6:	4013      	ands	r3, r2
 80086f8:	683a      	ldr	r2, [r7, #0]
 80086fa:	429a      	cmp	r2, r3
 80086fc:	d001      	beq.n	8008702 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80086fe:	2301      	movs	r3, #1
 8008700:	e0f4      	b.n	80088ec <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	2202      	movs	r2, #2
 8008708:	4013      	ands	r3, r2
 800870a:	d009      	beq.n	8008720 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800870c:	4b7a      	ldr	r3, [pc, #488]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 800870e:	68db      	ldr	r3, [r3, #12]
 8008710:	22f0      	movs	r2, #240	; 0xf0
 8008712:	4393      	bics	r3, r2
 8008714:	0019      	movs	r1, r3
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	689a      	ldr	r2, [r3, #8]
 800871a:	4b77      	ldr	r3, [pc, #476]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 800871c:	430a      	orrs	r2, r1
 800871e:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	2201      	movs	r2, #1
 8008726:	4013      	ands	r3, r2
 8008728:	d100      	bne.n	800872c <HAL_RCC_ClockConfig+0x70>
 800872a:	e089      	b.n	8008840 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	2b02      	cmp	r3, #2
 8008732:	d107      	bne.n	8008744 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008734:	4b70      	ldr	r3, [pc, #448]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 8008736:	681a      	ldr	r2, [r3, #0]
 8008738:	2380      	movs	r3, #128	; 0x80
 800873a:	029b      	lsls	r3, r3, #10
 800873c:	4013      	ands	r3, r2
 800873e:	d120      	bne.n	8008782 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	e0d3      	b.n	80088ec <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	685b      	ldr	r3, [r3, #4]
 8008748:	2b03      	cmp	r3, #3
 800874a:	d107      	bne.n	800875c <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800874c:	4b6a      	ldr	r3, [pc, #424]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 800874e:	681a      	ldr	r2, [r3, #0]
 8008750:	2380      	movs	r3, #128	; 0x80
 8008752:	049b      	lsls	r3, r3, #18
 8008754:	4013      	ands	r3, r2
 8008756:	d114      	bne.n	8008782 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8008758:	2301      	movs	r3, #1
 800875a:	e0c7      	b.n	80088ec <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	2b01      	cmp	r3, #1
 8008762:	d106      	bne.n	8008772 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008764:	4b64      	ldr	r3, [pc, #400]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	2204      	movs	r2, #4
 800876a:	4013      	ands	r3, r2
 800876c:	d109      	bne.n	8008782 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800876e:	2301      	movs	r3, #1
 8008770:	e0bc      	b.n	80088ec <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8008772:	4b61      	ldr	r3, [pc, #388]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 8008774:	681a      	ldr	r2, [r3, #0]
 8008776:	2380      	movs	r3, #128	; 0x80
 8008778:	009b      	lsls	r3, r3, #2
 800877a:	4013      	ands	r3, r2
 800877c:	d101      	bne.n	8008782 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800877e:	2301      	movs	r3, #1
 8008780:	e0b4      	b.n	80088ec <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008782:	4b5d      	ldr	r3, [pc, #372]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 8008784:	68db      	ldr	r3, [r3, #12]
 8008786:	2203      	movs	r2, #3
 8008788:	4393      	bics	r3, r2
 800878a:	0019      	movs	r1, r3
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	685a      	ldr	r2, [r3, #4]
 8008790:	4b59      	ldr	r3, [pc, #356]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 8008792:	430a      	orrs	r2, r1
 8008794:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008796:	f7fe f9c9 	bl	8006b2c <HAL_GetTick>
 800879a:	0003      	movs	r3, r0
 800879c:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	2b02      	cmp	r3, #2
 80087a4:	d111      	bne.n	80087ca <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80087a6:	e009      	b.n	80087bc <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80087a8:	f7fe f9c0 	bl	8006b2c <HAL_GetTick>
 80087ac:	0002      	movs	r2, r0
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	1ad3      	subs	r3, r2, r3
 80087b2:	4a52      	ldr	r2, [pc, #328]	; (80088fc <HAL_RCC_ClockConfig+0x240>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d901      	bls.n	80087bc <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 80087b8:	2303      	movs	r3, #3
 80087ba:	e097      	b.n	80088ec <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80087bc:	4b4e      	ldr	r3, [pc, #312]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	220c      	movs	r2, #12
 80087c2:	4013      	ands	r3, r2
 80087c4:	2b08      	cmp	r3, #8
 80087c6:	d1ef      	bne.n	80087a8 <HAL_RCC_ClockConfig+0xec>
 80087c8:	e03a      	b.n	8008840 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	685b      	ldr	r3, [r3, #4]
 80087ce:	2b03      	cmp	r3, #3
 80087d0:	d111      	bne.n	80087f6 <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80087d2:	e009      	b.n	80087e8 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80087d4:	f7fe f9aa 	bl	8006b2c <HAL_GetTick>
 80087d8:	0002      	movs	r2, r0
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	1ad3      	subs	r3, r2, r3
 80087de:	4a47      	ldr	r2, [pc, #284]	; (80088fc <HAL_RCC_ClockConfig+0x240>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d901      	bls.n	80087e8 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 80087e4:	2303      	movs	r3, #3
 80087e6:	e081      	b.n	80088ec <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80087e8:	4b43      	ldr	r3, [pc, #268]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 80087ea:	68db      	ldr	r3, [r3, #12]
 80087ec:	220c      	movs	r2, #12
 80087ee:	4013      	ands	r3, r2
 80087f0:	2b0c      	cmp	r3, #12
 80087f2:	d1ef      	bne.n	80087d4 <HAL_RCC_ClockConfig+0x118>
 80087f4:	e024      	b.n	8008840 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	685b      	ldr	r3, [r3, #4]
 80087fa:	2b01      	cmp	r3, #1
 80087fc:	d11b      	bne.n	8008836 <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80087fe:	e009      	b.n	8008814 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008800:	f7fe f994 	bl	8006b2c <HAL_GetTick>
 8008804:	0002      	movs	r2, r0
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	1ad3      	subs	r3, r2, r3
 800880a:	4a3c      	ldr	r2, [pc, #240]	; (80088fc <HAL_RCC_ClockConfig+0x240>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d901      	bls.n	8008814 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8008810:	2303      	movs	r3, #3
 8008812:	e06b      	b.n	80088ec <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8008814:	4b38      	ldr	r3, [pc, #224]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 8008816:	68db      	ldr	r3, [r3, #12]
 8008818:	220c      	movs	r2, #12
 800881a:	4013      	ands	r3, r2
 800881c:	2b04      	cmp	r3, #4
 800881e:	d1ef      	bne.n	8008800 <HAL_RCC_ClockConfig+0x144>
 8008820:	e00e      	b.n	8008840 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008822:	f7fe f983 	bl	8006b2c <HAL_GetTick>
 8008826:	0002      	movs	r2, r0
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	1ad3      	subs	r3, r2, r3
 800882c:	4a33      	ldr	r2, [pc, #204]	; (80088fc <HAL_RCC_ClockConfig+0x240>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d901      	bls.n	8008836 <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8008832:	2303      	movs	r3, #3
 8008834:	e05a      	b.n	80088ec <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8008836:	4b30      	ldr	r3, [pc, #192]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 8008838:	68db      	ldr	r3, [r3, #12]
 800883a:	220c      	movs	r2, #12
 800883c:	4013      	ands	r3, r2
 800883e:	d1f0      	bne.n	8008822 <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008840:	4b2c      	ldr	r3, [pc, #176]	; (80088f4 <HAL_RCC_ClockConfig+0x238>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	2201      	movs	r2, #1
 8008846:	4013      	ands	r3, r2
 8008848:	683a      	ldr	r2, [r7, #0]
 800884a:	429a      	cmp	r2, r3
 800884c:	d211      	bcs.n	8008872 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800884e:	4b29      	ldr	r3, [pc, #164]	; (80088f4 <HAL_RCC_ClockConfig+0x238>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	2201      	movs	r2, #1
 8008854:	4393      	bics	r3, r2
 8008856:	0019      	movs	r1, r3
 8008858:	4b26      	ldr	r3, [pc, #152]	; (80088f4 <HAL_RCC_ClockConfig+0x238>)
 800885a:	683a      	ldr	r2, [r7, #0]
 800885c:	430a      	orrs	r2, r1
 800885e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008860:	4b24      	ldr	r3, [pc, #144]	; (80088f4 <HAL_RCC_ClockConfig+0x238>)
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	2201      	movs	r2, #1
 8008866:	4013      	ands	r3, r2
 8008868:	683a      	ldr	r2, [r7, #0]
 800886a:	429a      	cmp	r2, r3
 800886c:	d001      	beq.n	8008872 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 800886e:	2301      	movs	r3, #1
 8008870:	e03c      	b.n	80088ec <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2204      	movs	r2, #4
 8008878:	4013      	ands	r3, r2
 800887a:	d009      	beq.n	8008890 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800887c:	4b1e      	ldr	r3, [pc, #120]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 800887e:	68db      	ldr	r3, [r3, #12]
 8008880:	4a1f      	ldr	r2, [pc, #124]	; (8008900 <HAL_RCC_ClockConfig+0x244>)
 8008882:	4013      	ands	r3, r2
 8008884:	0019      	movs	r1, r3
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	68da      	ldr	r2, [r3, #12]
 800888a:	4b1b      	ldr	r3, [pc, #108]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 800888c:	430a      	orrs	r2, r1
 800888e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	2208      	movs	r2, #8
 8008896:	4013      	ands	r3, r2
 8008898:	d00a      	beq.n	80088b0 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800889a:	4b17      	ldr	r3, [pc, #92]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 800889c:	68db      	ldr	r3, [r3, #12]
 800889e:	4a19      	ldr	r2, [pc, #100]	; (8008904 <HAL_RCC_ClockConfig+0x248>)
 80088a0:	4013      	ands	r3, r2
 80088a2:	0019      	movs	r1, r3
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	691b      	ldr	r3, [r3, #16]
 80088a8:	00da      	lsls	r2, r3, #3
 80088aa:	4b13      	ldr	r3, [pc, #76]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 80088ac:	430a      	orrs	r2, r1
 80088ae:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80088b0:	f000 f82e 	bl	8008910 <HAL_RCC_GetSysClockFreq>
 80088b4:	0001      	movs	r1, r0
 80088b6:	4b10      	ldr	r3, [pc, #64]	; (80088f8 <HAL_RCC_ClockConfig+0x23c>)
 80088b8:	68db      	ldr	r3, [r3, #12]
 80088ba:	091b      	lsrs	r3, r3, #4
 80088bc:	220f      	movs	r2, #15
 80088be:	4013      	ands	r3, r2
 80088c0:	4a11      	ldr	r2, [pc, #68]	; (8008908 <HAL_RCC_ClockConfig+0x24c>)
 80088c2:	5cd3      	ldrb	r3, [r2, r3]
 80088c4:	000a      	movs	r2, r1
 80088c6:	40da      	lsrs	r2, r3
 80088c8:	4b10      	ldr	r3, [pc, #64]	; (800890c <HAL_RCC_ClockConfig+0x250>)
 80088ca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 80088cc:	250b      	movs	r5, #11
 80088ce:	197c      	adds	r4, r7, r5
 80088d0:	2000      	movs	r0, #0
 80088d2:	f7fe f8f5 	bl	8006ac0 <HAL_InitTick>
 80088d6:	0003      	movs	r3, r0
 80088d8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80088da:	197b      	adds	r3, r7, r5
 80088dc:	781b      	ldrb	r3, [r3, #0]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d003      	beq.n	80088ea <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 80088e2:	230b      	movs	r3, #11
 80088e4:	18fb      	adds	r3, r7, r3
 80088e6:	781b      	ldrb	r3, [r3, #0]
 80088e8:	e000      	b.n	80088ec <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 80088ea:	2300      	movs	r3, #0
}
 80088ec:	0018      	movs	r0, r3
 80088ee:	46bd      	mov	sp, r7
 80088f0:	b004      	add	sp, #16
 80088f2:	bdb0      	pop	{r4, r5, r7, pc}
 80088f4:	40022000 	.word	0x40022000
 80088f8:	40021000 	.word	0x40021000
 80088fc:	00001388 	.word	0x00001388
 8008900:	fffff8ff 	.word	0xfffff8ff
 8008904:	ffffc7ff 	.word	0xffffc7ff
 8008908:	0800c3a8 	.word	0x0800c3a8
 800890c:	20000010 	.word	0x20000010

08008910 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b086      	sub	sp, #24
 8008914:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8008916:	4b3b      	ldr	r3, [pc, #236]	; (8008a04 <HAL_RCC_GetSysClockFreq+0xf4>)
 8008918:	68db      	ldr	r3, [r3, #12]
 800891a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	220c      	movs	r2, #12
 8008920:	4013      	ands	r3, r2
 8008922:	2b08      	cmp	r3, #8
 8008924:	d00e      	beq.n	8008944 <HAL_RCC_GetSysClockFreq+0x34>
 8008926:	2b0c      	cmp	r3, #12
 8008928:	d00f      	beq.n	800894a <HAL_RCC_GetSysClockFreq+0x3a>
 800892a:	2b04      	cmp	r3, #4
 800892c:	d157      	bne.n	80089de <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800892e:	4b35      	ldr	r3, [pc, #212]	; (8008a04 <HAL_RCC_GetSysClockFreq+0xf4>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	2210      	movs	r2, #16
 8008934:	4013      	ands	r3, r2
 8008936:	d002      	beq.n	800893e <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8008938:	4b33      	ldr	r3, [pc, #204]	; (8008a08 <HAL_RCC_GetSysClockFreq+0xf8>)
 800893a:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800893c:	e05d      	b.n	80089fa <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 800893e:	4b33      	ldr	r3, [pc, #204]	; (8008a0c <HAL_RCC_GetSysClockFreq+0xfc>)
 8008940:	613b      	str	r3, [r7, #16]
      break;
 8008942:	e05a      	b.n	80089fa <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008944:	4b32      	ldr	r3, [pc, #200]	; (8008a10 <HAL_RCC_GetSysClockFreq+0x100>)
 8008946:	613b      	str	r3, [r7, #16]
      break;
 8008948:	e057      	b.n	80089fa <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	0c9b      	lsrs	r3, r3, #18
 800894e:	220f      	movs	r2, #15
 8008950:	4013      	ands	r3, r2
 8008952:	4a30      	ldr	r2, [pc, #192]	; (8008a14 <HAL_RCC_GetSysClockFreq+0x104>)
 8008954:	5cd3      	ldrb	r3, [r2, r3]
 8008956:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	0d9b      	lsrs	r3, r3, #22
 800895c:	2203      	movs	r2, #3
 800895e:	4013      	ands	r3, r2
 8008960:	3301      	adds	r3, #1
 8008962:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008964:	4b27      	ldr	r3, [pc, #156]	; (8008a04 <HAL_RCC_GetSysClockFreq+0xf4>)
 8008966:	68da      	ldr	r2, [r3, #12]
 8008968:	2380      	movs	r3, #128	; 0x80
 800896a:	025b      	lsls	r3, r3, #9
 800896c:	4013      	ands	r3, r2
 800896e:	d00f      	beq.n	8008990 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8008970:	68b9      	ldr	r1, [r7, #8]
 8008972:	000a      	movs	r2, r1
 8008974:	0152      	lsls	r2, r2, #5
 8008976:	1a52      	subs	r2, r2, r1
 8008978:	0193      	lsls	r3, r2, #6
 800897a:	1a9b      	subs	r3, r3, r2
 800897c:	00db      	lsls	r3, r3, #3
 800897e:	185b      	adds	r3, r3, r1
 8008980:	025b      	lsls	r3, r3, #9
 8008982:	6879      	ldr	r1, [r7, #4]
 8008984:	0018      	movs	r0, r3
 8008986:	f7f7 fbc7 	bl	8000118 <__udivsi3>
 800898a:	0003      	movs	r3, r0
 800898c:	617b      	str	r3, [r7, #20]
 800898e:	e023      	b.n	80089d8 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8008990:	4b1c      	ldr	r3, [pc, #112]	; (8008a04 <HAL_RCC_GetSysClockFreq+0xf4>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	2210      	movs	r2, #16
 8008996:	4013      	ands	r3, r2
 8008998:	d00f      	beq.n	80089ba <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 800899a:	68b9      	ldr	r1, [r7, #8]
 800899c:	000a      	movs	r2, r1
 800899e:	0152      	lsls	r2, r2, #5
 80089a0:	1a52      	subs	r2, r2, r1
 80089a2:	0193      	lsls	r3, r2, #6
 80089a4:	1a9b      	subs	r3, r3, r2
 80089a6:	00db      	lsls	r3, r3, #3
 80089a8:	185b      	adds	r3, r3, r1
 80089aa:	021b      	lsls	r3, r3, #8
 80089ac:	6879      	ldr	r1, [r7, #4]
 80089ae:	0018      	movs	r0, r3
 80089b0:	f7f7 fbb2 	bl	8000118 <__udivsi3>
 80089b4:	0003      	movs	r3, r0
 80089b6:	617b      	str	r3, [r7, #20]
 80089b8:	e00e      	b.n	80089d8 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 80089ba:	68b9      	ldr	r1, [r7, #8]
 80089bc:	000a      	movs	r2, r1
 80089be:	0152      	lsls	r2, r2, #5
 80089c0:	1a52      	subs	r2, r2, r1
 80089c2:	0193      	lsls	r3, r2, #6
 80089c4:	1a9b      	subs	r3, r3, r2
 80089c6:	00db      	lsls	r3, r3, #3
 80089c8:	185b      	adds	r3, r3, r1
 80089ca:	029b      	lsls	r3, r3, #10
 80089cc:	6879      	ldr	r1, [r7, #4]
 80089ce:	0018      	movs	r0, r3
 80089d0:	f7f7 fba2 	bl	8000118 <__udivsi3>
 80089d4:	0003      	movs	r3, r0
 80089d6:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	613b      	str	r3, [r7, #16]
      break;
 80089dc:	e00d      	b.n	80089fa <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80089de:	4b09      	ldr	r3, [pc, #36]	; (8008a04 <HAL_RCC_GetSysClockFreq+0xf4>)
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	0b5b      	lsrs	r3, r3, #13
 80089e4:	2207      	movs	r2, #7
 80089e6:	4013      	ands	r3, r2
 80089e8:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	3301      	adds	r3, #1
 80089ee:	2280      	movs	r2, #128	; 0x80
 80089f0:	0212      	lsls	r2, r2, #8
 80089f2:	409a      	lsls	r2, r3
 80089f4:	0013      	movs	r3, r2
 80089f6:	613b      	str	r3, [r7, #16]
      break;
 80089f8:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80089fa:	693b      	ldr	r3, [r7, #16]
}
 80089fc:	0018      	movs	r0, r3
 80089fe:	46bd      	mov	sp, r7
 8008a00:	b006      	add	sp, #24
 8008a02:	bd80      	pop	{r7, pc}
 8008a04:	40021000 	.word	0x40021000
 8008a08:	003d0900 	.word	0x003d0900
 8008a0c:	00f42400 	.word	0x00f42400
 8008a10:	007a1200 	.word	0x007a1200
 8008a14:	0800c3b8 	.word	0x0800c3b8

08008a18 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b086      	sub	sp, #24
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	2220      	movs	r2, #32
 8008a26:	4013      	ands	r3, r2
 8008a28:	d106      	bne.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x20>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681a      	ldr	r2, [r3, #0]
 8008a2e:	2380      	movs	r3, #128	; 0x80
 8008a30:	011b      	lsls	r3, r3, #4
 8008a32:	4013      	ands	r3, r2
 8008a34:	d100      	bne.n	8008a38 <HAL_RCCEx_PeriphCLKConfig+0x20>
 8008a36:	e0dd      	b.n	8008bf4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8008a38:	2317      	movs	r3, #23
 8008a3a:	18fb      	adds	r3, r7, r3
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008a40:	4ba4      	ldr	r3, [pc, #656]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008a42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a44:	2380      	movs	r3, #128	; 0x80
 8008a46:	055b      	lsls	r3, r3, #21
 8008a48:	4013      	ands	r3, r2
 8008a4a:	d10a      	bne.n	8008a62 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008a4c:	4ba1      	ldr	r3, [pc, #644]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008a4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a50:	4ba0      	ldr	r3, [pc, #640]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008a52:	2180      	movs	r1, #128	; 0x80
 8008a54:	0549      	lsls	r1, r1, #21
 8008a56:	430a      	orrs	r2, r1
 8008a58:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8008a5a:	2317      	movs	r3, #23
 8008a5c:	18fb      	adds	r3, r7, r3
 8008a5e:	2201      	movs	r2, #1
 8008a60:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a62:	4b9d      	ldr	r3, [pc, #628]	; (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008a64:	681a      	ldr	r2, [r3, #0]
 8008a66:	2380      	movs	r3, #128	; 0x80
 8008a68:	005b      	lsls	r3, r3, #1
 8008a6a:	4013      	ands	r3, r2
 8008a6c:	d11a      	bne.n	8008aa4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008a6e:	4b9a      	ldr	r3, [pc, #616]	; (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008a70:	681a      	ldr	r2, [r3, #0]
 8008a72:	4b99      	ldr	r3, [pc, #612]	; (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008a74:	2180      	movs	r1, #128	; 0x80
 8008a76:	0049      	lsls	r1, r1, #1
 8008a78:	430a      	orrs	r2, r1
 8008a7a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008a7c:	f7fe f856 	bl	8006b2c <HAL_GetTick>
 8008a80:	0003      	movs	r3, r0
 8008a82:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a84:	e008      	b.n	8008a98 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a86:	f7fe f851 	bl	8006b2c <HAL_GetTick>
 8008a8a:	0002      	movs	r2, r0
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	1ad3      	subs	r3, r2, r3
 8008a90:	2b64      	cmp	r3, #100	; 0x64
 8008a92:	d901      	bls.n	8008a98 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8008a94:	2303      	movs	r3, #3
 8008a96:	e118      	b.n	8008cca <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a98:	4b8f      	ldr	r3, [pc, #572]	; (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008a9a:	681a      	ldr	r2, [r3, #0]
 8008a9c:	2380      	movs	r3, #128	; 0x80
 8008a9e:	005b      	lsls	r3, r3, #1
 8008aa0:	4013      	ands	r3, r2
 8008aa2:	d0f0      	beq.n	8008a86 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8008aa4:	4b8b      	ldr	r3, [pc, #556]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008aa6:	681a      	ldr	r2, [r3, #0]
 8008aa8:	23c0      	movs	r3, #192	; 0xc0
 8008aaa:	039b      	lsls	r3, r3, #14
 8008aac:	4013      	ands	r3, r2
 8008aae:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	685a      	ldr	r2, [r3, #4]
 8008ab4:	23c0      	movs	r3, #192	; 0xc0
 8008ab6:	039b      	lsls	r3, r3, #14
 8008ab8:	4013      	ands	r3, r2
 8008aba:	68fa      	ldr	r2, [r7, #12]
 8008abc:	429a      	cmp	r2, r3
 8008abe:	d107      	bne.n	8008ad0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	689a      	ldr	r2, [r3, #8]
 8008ac4:	23c0      	movs	r3, #192	; 0xc0
 8008ac6:	039b      	lsls	r3, r3, #14
 8008ac8:	4013      	ands	r3, r2
 8008aca:	68fa      	ldr	r2, [r7, #12]
 8008acc:	429a      	cmp	r2, r3
 8008ace:	d013      	beq.n	8008af8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	685a      	ldr	r2, [r3, #4]
 8008ad4:	23c0      	movs	r3, #192	; 0xc0
 8008ad6:	029b      	lsls	r3, r3, #10
 8008ad8:	401a      	ands	r2, r3
 8008ada:	23c0      	movs	r3, #192	; 0xc0
 8008adc:	029b      	lsls	r3, r3, #10
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d10a      	bne.n	8008af8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008ae2:	4b7c      	ldr	r3, [pc, #496]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008ae4:	681a      	ldr	r2, [r3, #0]
 8008ae6:	2380      	movs	r3, #128	; 0x80
 8008ae8:	029b      	lsls	r3, r3, #10
 8008aea:	401a      	ands	r2, r3
 8008aec:	2380      	movs	r3, #128	; 0x80
 8008aee:	029b      	lsls	r3, r3, #10
 8008af0:	429a      	cmp	r2, r3
 8008af2:	d101      	bne.n	8008af8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8008af4:	2301      	movs	r3, #1
 8008af6:	e0e8      	b.n	8008cca <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8008af8:	4b76      	ldr	r3, [pc, #472]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008afa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008afc:	23c0      	movs	r3, #192	; 0xc0
 8008afe:	029b      	lsls	r3, r3, #10
 8008b00:	4013      	ands	r3, r2
 8008b02:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d049      	beq.n	8008b9e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	685a      	ldr	r2, [r3, #4]
 8008b0e:	23c0      	movs	r3, #192	; 0xc0
 8008b10:	029b      	lsls	r3, r3, #10
 8008b12:	4013      	ands	r3, r2
 8008b14:	68fa      	ldr	r2, [r7, #12]
 8008b16:	429a      	cmp	r2, r3
 8008b18:	d004      	beq.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	2220      	movs	r2, #32
 8008b20:	4013      	ands	r3, r2
 8008b22:	d10d      	bne.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	689a      	ldr	r2, [r3, #8]
 8008b28:	23c0      	movs	r3, #192	; 0xc0
 8008b2a:	029b      	lsls	r3, r3, #10
 8008b2c:	4013      	ands	r3, r2
 8008b2e:	68fa      	ldr	r2, [r7, #12]
 8008b30:	429a      	cmp	r2, r3
 8008b32:	d034      	beq.n	8008b9e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681a      	ldr	r2, [r3, #0]
 8008b38:	2380      	movs	r3, #128	; 0x80
 8008b3a:	011b      	lsls	r3, r3, #4
 8008b3c:	4013      	ands	r3, r2
 8008b3e:	d02e      	beq.n	8008b9e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8008b40:	4b64      	ldr	r3, [pc, #400]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008b42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b44:	4a65      	ldr	r2, [pc, #404]	; (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008b46:	4013      	ands	r3, r2
 8008b48:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008b4a:	4b62      	ldr	r3, [pc, #392]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008b4c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008b4e:	4b61      	ldr	r3, [pc, #388]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008b50:	2180      	movs	r1, #128	; 0x80
 8008b52:	0309      	lsls	r1, r1, #12
 8008b54:	430a      	orrs	r2, r1
 8008b56:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008b58:	4b5e      	ldr	r3, [pc, #376]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008b5a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008b5c:	4b5d      	ldr	r3, [pc, #372]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008b5e:	4960      	ldr	r1, [pc, #384]	; (8008ce0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8008b60:	400a      	ands	r2, r1
 8008b62:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8008b64:	4b5b      	ldr	r3, [pc, #364]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008b66:	68fa      	ldr	r2, [r7, #12]
 8008b68:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8008b6a:	68fa      	ldr	r2, [r7, #12]
 8008b6c:	2380      	movs	r3, #128	; 0x80
 8008b6e:	005b      	lsls	r3, r3, #1
 8008b70:	4013      	ands	r3, r2
 8008b72:	d014      	beq.n	8008b9e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b74:	f7fd ffda 	bl	8006b2c <HAL_GetTick>
 8008b78:	0003      	movs	r3, r0
 8008b7a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008b7c:	e009      	b.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008b7e:	f7fd ffd5 	bl	8006b2c <HAL_GetTick>
 8008b82:	0002      	movs	r2, r0
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	1ad3      	subs	r3, r2, r3
 8008b88:	4a56      	ldr	r2, [pc, #344]	; (8008ce4 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d901      	bls.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8008b8e:	2303      	movs	r3, #3
 8008b90:	e09b      	b.n	8008cca <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008b92:	4b50      	ldr	r3, [pc, #320]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008b94:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008b96:	2380      	movs	r3, #128	; 0x80
 8008b98:	009b      	lsls	r3, r3, #2
 8008b9a:	4013      	ands	r3, r2
 8008b9c:	d0ef      	beq.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	685a      	ldr	r2, [r3, #4]
 8008ba2:	23c0      	movs	r3, #192	; 0xc0
 8008ba4:	029b      	lsls	r3, r3, #10
 8008ba6:	401a      	ands	r2, r3
 8008ba8:	23c0      	movs	r3, #192	; 0xc0
 8008baa:	029b      	lsls	r3, r3, #10
 8008bac:	429a      	cmp	r2, r3
 8008bae:	d10c      	bne.n	8008bca <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8008bb0:	4b48      	ldr	r3, [pc, #288]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	4a4c      	ldr	r2, [pc, #304]	; (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8008bb6:	4013      	ands	r3, r2
 8008bb8:	0019      	movs	r1, r3
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	685a      	ldr	r2, [r3, #4]
 8008bbe:	23c0      	movs	r3, #192	; 0xc0
 8008bc0:	039b      	lsls	r3, r3, #14
 8008bc2:	401a      	ands	r2, r3
 8008bc4:	4b43      	ldr	r3, [pc, #268]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008bc6:	430a      	orrs	r2, r1
 8008bc8:	601a      	str	r2, [r3, #0]
 8008bca:	4b42      	ldr	r3, [pc, #264]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008bcc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	685a      	ldr	r2, [r3, #4]
 8008bd2:	23c0      	movs	r3, #192	; 0xc0
 8008bd4:	029b      	lsls	r3, r3, #10
 8008bd6:	401a      	ands	r2, r3
 8008bd8:	4b3e      	ldr	r3, [pc, #248]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008bda:	430a      	orrs	r2, r1
 8008bdc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008bde:	2317      	movs	r3, #23
 8008be0:	18fb      	adds	r3, r7, r3
 8008be2:	781b      	ldrb	r3, [r3, #0]
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d105      	bne.n	8008bf4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008be8:	4b3a      	ldr	r3, [pc, #232]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008bea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008bec:	4b39      	ldr	r3, [pc, #228]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008bee:	493f      	ldr	r1, [pc, #252]	; (8008cec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008bf0:	400a      	ands	r2, r1
 8008bf2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	2201      	movs	r2, #1
 8008bfa:	4013      	ands	r3, r2
 8008bfc:	d009      	beq.n	8008c12 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008bfe:	4b35      	ldr	r3, [pc, #212]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c02:	2203      	movs	r2, #3
 8008c04:	4393      	bics	r3, r2
 8008c06:	0019      	movs	r1, r3
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	68da      	ldr	r2, [r3, #12]
 8008c0c:	4b31      	ldr	r3, [pc, #196]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008c0e:	430a      	orrs	r2, r1
 8008c10:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	2202      	movs	r2, #2
 8008c18:	4013      	ands	r3, r2
 8008c1a:	d009      	beq.n	8008c30 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008c1c:	4b2d      	ldr	r3, [pc, #180]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008c1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c20:	220c      	movs	r2, #12
 8008c22:	4393      	bics	r3, r2
 8008c24:	0019      	movs	r1, r3
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	691a      	ldr	r2, [r3, #16]
 8008c2a:	4b2a      	ldr	r3, [pc, #168]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008c2c:	430a      	orrs	r2, r1
 8008c2e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	2204      	movs	r2, #4
 8008c36:	4013      	ands	r3, r2
 8008c38:	d009      	beq.n	8008c4e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008c3a:	4b26      	ldr	r3, [pc, #152]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008c3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c3e:	4a2c      	ldr	r2, [pc, #176]	; (8008cf0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8008c40:	4013      	ands	r3, r2
 8008c42:	0019      	movs	r1, r3
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	695a      	ldr	r2, [r3, #20]
 8008c48:	4b22      	ldr	r3, [pc, #136]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008c4a:	430a      	orrs	r2, r1
 8008c4c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	2208      	movs	r2, #8
 8008c54:	4013      	ands	r3, r2
 8008c56:	d009      	beq.n	8008c6c <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008c58:	4b1e      	ldr	r3, [pc, #120]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008c5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c5c:	4a25      	ldr	r2, [pc, #148]	; (8008cf4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8008c5e:	4013      	ands	r3, r2
 8008c60:	0019      	movs	r1, r3
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	699a      	ldr	r2, [r3, #24]
 8008c66:	4b1b      	ldr	r3, [pc, #108]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008c68:	430a      	orrs	r2, r1
 8008c6a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681a      	ldr	r2, [r3, #0]
 8008c70:	2380      	movs	r3, #128	; 0x80
 8008c72:	005b      	lsls	r3, r3, #1
 8008c74:	4013      	ands	r3, r2
 8008c76:	d009      	beq.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008c78:	4b16      	ldr	r3, [pc, #88]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008c7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c7c:	4a17      	ldr	r2, [pc, #92]	; (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008c7e:	4013      	ands	r3, r2
 8008c80:	0019      	movs	r1, r3
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	69da      	ldr	r2, [r3, #28]
 8008c86:	4b13      	ldr	r3, [pc, #76]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008c88:	430a      	orrs	r2, r1
 8008c8a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	2240      	movs	r2, #64	; 0x40
 8008c92:	4013      	ands	r3, r2
 8008c94:	d009      	beq.n	8008caa <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008c96:	4b0f      	ldr	r3, [pc, #60]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c9a:	4a17      	ldr	r2, [pc, #92]	; (8008cf8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8008c9c:	4013      	ands	r3, r2
 8008c9e:	0019      	movs	r1, r3
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008ca4:	4b0b      	ldr	r3, [pc, #44]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008ca6:	430a      	orrs	r2, r1
 8008ca8:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	2280      	movs	r2, #128	; 0x80
 8008cb0:	4013      	ands	r3, r2
 8008cb2:	d009      	beq.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8008cb4:	4b07      	ldr	r3, [pc, #28]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008cb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008cb8:	4a10      	ldr	r2, [pc, #64]	; (8008cfc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8008cba:	4013      	ands	r3, r2
 8008cbc:	0019      	movs	r1, r3
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6a1a      	ldr	r2, [r3, #32]
 8008cc2:	4b04      	ldr	r3, [pc, #16]	; (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8008cc4:	430a      	orrs	r2, r1
 8008cc6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8008cc8:	2300      	movs	r3, #0
}
 8008cca:	0018      	movs	r0, r3
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	b006      	add	sp, #24
 8008cd0:	bd80      	pop	{r7, pc}
 8008cd2:	46c0      	nop			; (mov r8, r8)
 8008cd4:	40021000 	.word	0x40021000
 8008cd8:	40007000 	.word	0x40007000
 8008cdc:	fffcffff 	.word	0xfffcffff
 8008ce0:	fff7ffff 	.word	0xfff7ffff
 8008ce4:	00001388 	.word	0x00001388
 8008ce8:	ffcfffff 	.word	0xffcfffff
 8008cec:	efffffff 	.word	0xefffffff
 8008cf0:	fffff3ff 	.word	0xfffff3ff
 8008cf4:	ffffcfff 	.word	0xffffcfff
 8008cf8:	fbffffff 	.word	0xfbffffff
 8008cfc:	fff3ffff 	.word	0xfff3ffff

08008d00 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b082      	sub	sp, #8
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d101      	bne.n	8008d12 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8008d0e:	2301      	movs	r3, #1
 8008d10:	e08e      	b.n	8008e30 <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2221      	movs	r2, #33	; 0x21
 8008d16:	5c9b      	ldrb	r3, [r3, r2]
 8008d18:	b2db      	uxtb	r3, r3
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d107      	bne.n	8008d2e <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2220      	movs	r2, #32
 8008d22:	2100      	movs	r1, #0
 8008d24:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	0018      	movs	r0, r3
 8008d2a:	f7fb fbef 	bl	800450c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2221      	movs	r2, #33	; 0x21
 8008d32:	2102      	movs	r1, #2
 8008d34:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	22ca      	movs	r2, #202	; 0xca
 8008d3c:	625a      	str	r2, [r3, #36]	; 0x24
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	2253      	movs	r2, #83	; 0x53
 8008d44:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	0018      	movs	r0, r3
 8008d4a:	f000 fcf4 	bl	8009736 <RTC_EnterInitMode>
 8008d4e:	1e03      	subs	r3, r0, #0
 8008d50:	d009      	beq.n	8008d66 <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	22ff      	movs	r2, #255	; 0xff
 8008d58:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2221      	movs	r2, #33	; 0x21
 8008d5e:	2104      	movs	r1, #4
 8008d60:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8008d62:	2301      	movs	r3, #1
 8008d64:	e064      	b.n	8008e30 <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	689a      	ldr	r2, [r3, #8]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4931      	ldr	r1, [pc, #196]	; (8008e38 <HAL_RTC_Init+0x138>)
 8008d72:	400a      	ands	r2, r1
 8008d74:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	6899      	ldr	r1, [r3, #8]
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	685a      	ldr	r2, [r3, #4]
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	691b      	ldr	r3, [r3, #16]
 8008d84:	431a      	orrs	r2, r3
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	699b      	ldr	r3, [r3, #24]
 8008d8a:	431a      	orrs	r2, r3
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	430a      	orrs	r2, r1
 8008d92:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	687a      	ldr	r2, [r7, #4]
 8008d9a:	68d2      	ldr	r2, [r2, #12]
 8008d9c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	6919      	ldr	r1, [r3, #16]
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	689b      	ldr	r3, [r3, #8]
 8008da8:	041a      	lsls	r2, r3, #16
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	430a      	orrs	r2, r1
 8008db0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	68da      	ldr	r2, [r3, #12]
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	2180      	movs	r1, #128	; 0x80
 8008dbe:	438a      	bics	r2, r1
 8008dc0:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	2103      	movs	r1, #3
 8008dce:	438a      	bics	r2, r1
 8008dd0:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	69da      	ldr	r2, [r3, #28]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	695b      	ldr	r3, [r3, #20]
 8008de0:	431a      	orrs	r2, r3
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	430a      	orrs	r2, r1
 8008de8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	689b      	ldr	r3, [r3, #8]
 8008df0:	2220      	movs	r2, #32
 8008df2:	4013      	ands	r3, r2
 8008df4:	d113      	bne.n	8008e1e <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	0018      	movs	r0, r3
 8008dfa:	f000 fc75 	bl	80096e8 <HAL_RTC_WaitForSynchro>
 8008dfe:	1e03      	subs	r3, r0, #0
 8008e00:	d00d      	beq.n	8008e1e <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	22ff      	movs	r2, #255	; 0xff
 8008e08:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2221      	movs	r2, #33	; 0x21
 8008e0e:	2104      	movs	r1, #4
 8008e10:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2220      	movs	r2, #32
 8008e16:	2100      	movs	r1, #0
 8008e18:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	e008      	b.n	8008e30 <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	22ff      	movs	r2, #255	; 0xff
 8008e24:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2221      	movs	r2, #33	; 0x21
 8008e2a:	2101      	movs	r1, #1
 8008e2c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008e2e:	2300      	movs	r3, #0
  }
}
 8008e30:	0018      	movs	r0, r3
 8008e32:	46bd      	mov	sp, r7
 8008e34:	b002      	add	sp, #8
 8008e36:	bd80      	pop	{r7, pc}
 8008e38:	ff8fffbf 	.word	0xff8fffbf

08008e3c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008e3c:	b590      	push	{r4, r7, lr}
 8008e3e:	b087      	sub	sp, #28
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	60f8      	str	r0, [r7, #12]
 8008e44:	60b9      	str	r1, [r7, #8]
 8008e46:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	2220      	movs	r2, #32
 8008e4c:	5c9b      	ldrb	r3, [r3, r2]
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d101      	bne.n	8008e56 <HAL_RTC_SetTime+0x1a>
 8008e52:	2302      	movs	r3, #2
 8008e54:	e0ad      	b.n	8008fb2 <HAL_RTC_SetTime+0x176>
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	2220      	movs	r2, #32
 8008e5a:	2101      	movs	r1, #1
 8008e5c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	2221      	movs	r2, #33	; 0x21
 8008e62:	2102      	movs	r1, #2
 8008e64:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d125      	bne.n	8008eb8 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	689b      	ldr	r3, [r3, #8]
 8008e72:	2240      	movs	r2, #64	; 0x40
 8008e74:	4013      	ands	r3, r2
 8008e76:	d102      	bne.n	8008e7e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	781b      	ldrb	r3, [r3, #0]
 8008e82:	0018      	movs	r0, r3
 8008e84:	f000 fc81 	bl	800978a <RTC_ByteToBcd2>
 8008e88:	0003      	movs	r3, r0
 8008e8a:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	785b      	ldrb	r3, [r3, #1]
 8008e90:	0018      	movs	r0, r3
 8008e92:	f000 fc7a 	bl	800978a <RTC_ByteToBcd2>
 8008e96:	0003      	movs	r3, r0
 8008e98:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8008e9a:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	789b      	ldrb	r3, [r3, #2]
 8008ea0:	0018      	movs	r0, r3
 8008ea2:	f000 fc72 	bl	800978a <RTC_ByteToBcd2>
 8008ea6:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8008ea8:	0022      	movs	r2, r4
 8008eaa:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	78db      	ldrb	r3, [r3, #3]
 8008eb0:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8008eb2:	4313      	orrs	r3, r2
 8008eb4:	617b      	str	r3, [r7, #20]
 8008eb6:	e017      	b.n	8008ee8 <HAL_RTC_SetTime+0xac>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	689b      	ldr	r3, [r3, #8]
 8008ebe:	2240      	movs	r2, #64	; 0x40
 8008ec0:	4013      	ands	r3, r2
 8008ec2:	d102      	bne.n	8008eca <HAL_RTC_SetTime+0x8e>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	781b      	ldrb	r3, [r3, #0]
 8008ece:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	785b      	ldrb	r3, [r3, #1]
 8008ed4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8008ed6:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8008ed8:	68ba      	ldr	r2, [r7, #8]
 8008eda:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8008edc:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	78db      	ldrb	r3, [r3, #3]
 8008ee2:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	22ca      	movs	r2, #202	; 0xca
 8008eee:	625a      	str	r2, [r3, #36]	; 0x24
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	2253      	movs	r2, #83	; 0x53
 8008ef6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	0018      	movs	r0, r3
 8008efc:	f000 fc1b 	bl	8009736 <RTC_EnterInitMode>
 8008f00:	1e03      	subs	r3, r0, #0
 8008f02:	d00d      	beq.n	8008f20 <HAL_RTC_SetTime+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	22ff      	movs	r2, #255	; 0xff
 8008f0a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	2221      	movs	r2, #33	; 0x21
 8008f10:	2104      	movs	r1, #4
 8008f12:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2220      	movs	r2, #32
 8008f18:	2100      	movs	r1, #0
 8008f1a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	e048      	b.n	8008fb2 <HAL_RTC_SetTime+0x176>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	697a      	ldr	r2, [r7, #20]
 8008f26:	4925      	ldr	r1, [pc, #148]	; (8008fbc <HAL_RTC_SetTime+0x180>)
 8008f28:	400a      	ands	r2, r1
 8008f2a:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	689a      	ldr	r2, [r3, #8]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4922      	ldr	r1, [pc, #136]	; (8008fc0 <HAL_RTC_SetTime+0x184>)
 8008f38:	400a      	ands	r2, r1
 8008f3a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	6899      	ldr	r1, [r3, #8]
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	68da      	ldr	r2, [r3, #12]
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	691b      	ldr	r3, [r3, #16]
 8008f4a:	431a      	orrs	r2, r3
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	430a      	orrs	r2, r1
 8008f52:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	68da      	ldr	r2, [r3, #12]
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	2180      	movs	r1, #128	; 0x80
 8008f60:	438a      	bics	r2, r1
 8008f62:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	689b      	ldr	r3, [r3, #8]
 8008f6a:	2220      	movs	r2, #32
 8008f6c:	4013      	ands	r3, r2
 8008f6e:	d113      	bne.n	8008f98 <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	0018      	movs	r0, r3
 8008f74:	f000 fbb8 	bl	80096e8 <HAL_RTC_WaitForSynchro>
 8008f78:	1e03      	subs	r3, r0, #0
 8008f7a:	d00d      	beq.n	8008f98 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	22ff      	movs	r2, #255	; 0xff
 8008f82:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	2221      	movs	r2, #33	; 0x21
 8008f88:	2104      	movs	r1, #4
 8008f8a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	2220      	movs	r2, #32
 8008f90:	2100      	movs	r1, #0
 8008f92:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8008f94:	2301      	movs	r3, #1
 8008f96:	e00c      	b.n	8008fb2 <HAL_RTC_SetTime+0x176>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	22ff      	movs	r2, #255	; 0xff
 8008f9e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	2221      	movs	r2, #33	; 0x21
 8008fa4:	2101      	movs	r1, #1
 8008fa6:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2220      	movs	r2, #32
 8008fac:	2100      	movs	r1, #0
 8008fae:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008fb0:	2300      	movs	r3, #0
  }
}
 8008fb2:	0018      	movs	r0, r3
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	b007      	add	sp, #28
 8008fb8:	bd90      	pop	{r4, r7, pc}
 8008fba:	46c0      	nop			; (mov r8, r8)
 8008fbc:	007f7f7f 	.word	0x007f7f7f
 8008fc0:	fffbffff 	.word	0xfffbffff

08008fc4 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b086      	sub	sp, #24
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	60f8      	str	r0, [r7, #12]
 8008fcc:	60b9      	str	r1, [r7, #8]
 8008fce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008fd6:	68bb      	ldr	r3, [r7, #8]
 8008fd8:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	691b      	ldr	r3, [r3, #16]
 8008fe0:	045b      	lsls	r3, r3, #17
 8008fe2:	0c5a      	lsrs	r2, r3, #17
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4a22      	ldr	r2, [pc, #136]	; (8009078 <HAL_RTC_GetTime+0xb4>)
 8008ff0:	4013      	ands	r3, r2
 8008ff2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	0c1b      	lsrs	r3, r3, #16
 8008ff8:	b2db      	uxtb	r3, r3
 8008ffa:	223f      	movs	r2, #63	; 0x3f
 8008ffc:	4013      	ands	r3, r2
 8008ffe:	b2da      	uxtb	r2, r3
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8009004:	697b      	ldr	r3, [r7, #20]
 8009006:	0a1b      	lsrs	r3, r3, #8
 8009008:	b2db      	uxtb	r3, r3
 800900a:	227f      	movs	r2, #127	; 0x7f
 800900c:	4013      	ands	r3, r2
 800900e:	b2da      	uxtb	r2, r3
 8009010:	68bb      	ldr	r3, [r7, #8]
 8009012:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	b2db      	uxtb	r3, r3
 8009018:	227f      	movs	r2, #127	; 0x7f
 800901a:	4013      	ands	r3, r2
 800901c:	b2da      	uxtb	r2, r3
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	0c1b      	lsrs	r3, r3, #16
 8009026:	b2db      	uxtb	r3, r3
 8009028:	2240      	movs	r2, #64	; 0x40
 800902a:	4013      	ands	r3, r2
 800902c:	b2da      	uxtb	r2, r3
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d11a      	bne.n	800906e <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	781b      	ldrb	r3, [r3, #0]
 800903c:	0018      	movs	r0, r3
 800903e:	f000 fbcd 	bl	80097dc <RTC_Bcd2ToByte>
 8009042:	0003      	movs	r3, r0
 8009044:	001a      	movs	r2, r3
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	785b      	ldrb	r3, [r3, #1]
 800904e:	0018      	movs	r0, r3
 8009050:	f000 fbc4 	bl	80097dc <RTC_Bcd2ToByte>
 8009054:	0003      	movs	r3, r0
 8009056:	001a      	movs	r2, r3
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	789b      	ldrb	r3, [r3, #2]
 8009060:	0018      	movs	r0, r3
 8009062:	f000 fbbb 	bl	80097dc <RTC_Bcd2ToByte>
 8009066:	0003      	movs	r3, r0
 8009068:	001a      	movs	r2, r3
 800906a:	68bb      	ldr	r3, [r7, #8]
 800906c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800906e:	2300      	movs	r3, #0
}
 8009070:	0018      	movs	r0, r3
 8009072:	46bd      	mov	sp, r7
 8009074:	b006      	add	sp, #24
 8009076:	bd80      	pop	{r7, pc}
 8009078:	007f7f7f 	.word	0x007f7f7f

0800907c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800907c:	b590      	push	{r4, r7, lr}
 800907e:	b087      	sub	sp, #28
 8009080:	af00      	add	r7, sp, #0
 8009082:	60f8      	str	r0, [r7, #12]
 8009084:	60b9      	str	r1, [r7, #8]
 8009086:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	2220      	movs	r2, #32
 800908c:	5c9b      	ldrb	r3, [r3, r2]
 800908e:	2b01      	cmp	r3, #1
 8009090:	d101      	bne.n	8009096 <HAL_RTC_SetDate+0x1a>
 8009092:	2302      	movs	r3, #2
 8009094:	e099      	b.n	80091ca <HAL_RTC_SetDate+0x14e>
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	2220      	movs	r2, #32
 800909a:	2101      	movs	r1, #1
 800909c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	2221      	movs	r2, #33	; 0x21
 80090a2:	2102      	movs	r1, #2
 80090a4:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d10e      	bne.n	80090ca <HAL_RTC_SetDate+0x4e>
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	785b      	ldrb	r3, [r3, #1]
 80090b0:	001a      	movs	r2, r3
 80090b2:	2310      	movs	r3, #16
 80090b4:	4013      	ands	r3, r2
 80090b6:	d008      	beq.n	80090ca <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	785b      	ldrb	r3, [r3, #1]
 80090bc:	2210      	movs	r2, #16
 80090be:	4393      	bics	r3, r2
 80090c0:	b2db      	uxtb	r3, r3
 80090c2:	330a      	adds	r3, #10
 80090c4:	b2da      	uxtb	r2, r3
 80090c6:	68bb      	ldr	r3, [r7, #8]
 80090c8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d11c      	bne.n	800910a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	78db      	ldrb	r3, [r3, #3]
 80090d4:	0018      	movs	r0, r3
 80090d6:	f000 fb58 	bl	800978a <RTC_ByteToBcd2>
 80090da:	0003      	movs	r3, r0
 80090dc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	785b      	ldrb	r3, [r3, #1]
 80090e2:	0018      	movs	r0, r3
 80090e4:	f000 fb51 	bl	800978a <RTC_ByteToBcd2>
 80090e8:	0003      	movs	r3, r0
 80090ea:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80090ec:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	789b      	ldrb	r3, [r3, #2]
 80090f2:	0018      	movs	r0, r3
 80090f4:	f000 fb49 	bl	800978a <RTC_ByteToBcd2>
 80090f8:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80090fa:	0022      	movs	r2, r4
 80090fc:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	781b      	ldrb	r3, [r3, #0]
 8009102:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8009104:	4313      	orrs	r3, r2
 8009106:	617b      	str	r3, [r7, #20]
 8009108:	e00e      	b.n	8009128 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	78db      	ldrb	r3, [r3, #3]
 800910e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	785b      	ldrb	r3, [r3, #1]
 8009114:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8009116:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8009118:	68ba      	ldr	r2, [r7, #8]
 800911a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800911c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	781b      	ldrb	r3, [r3, #0]
 8009122:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8009124:	4313      	orrs	r3, r2
 8009126:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	22ca      	movs	r2, #202	; 0xca
 800912e:	625a      	str	r2, [r3, #36]	; 0x24
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	2253      	movs	r2, #83	; 0x53
 8009136:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	0018      	movs	r0, r3
 800913c:	f000 fafb 	bl	8009736 <RTC_EnterInitMode>
 8009140:	1e03      	subs	r3, r0, #0
 8009142:	d00d      	beq.n	8009160 <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	22ff      	movs	r2, #255	; 0xff
 800914a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	2221      	movs	r2, #33	; 0x21
 8009150:	2104      	movs	r1, #4
 8009152:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	2220      	movs	r2, #32
 8009158:	2100      	movs	r1, #0
 800915a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800915c:	2301      	movs	r3, #1
 800915e:	e034      	b.n	80091ca <HAL_RTC_SetDate+0x14e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	697a      	ldr	r2, [r7, #20]
 8009166:	491b      	ldr	r1, [pc, #108]	; (80091d4 <HAL_RTC_SetDate+0x158>)
 8009168:	400a      	ands	r2, r1
 800916a:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	68da      	ldr	r2, [r3, #12]
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	2180      	movs	r1, #128	; 0x80
 8009178:	438a      	bics	r2, r1
 800917a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	689b      	ldr	r3, [r3, #8]
 8009182:	2220      	movs	r2, #32
 8009184:	4013      	ands	r3, r2
 8009186:	d113      	bne.n	80091b0 <HAL_RTC_SetDate+0x134>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	0018      	movs	r0, r3
 800918c:	f000 faac 	bl	80096e8 <HAL_RTC_WaitForSynchro>
 8009190:	1e03      	subs	r3, r0, #0
 8009192:	d00d      	beq.n	80091b0 <HAL_RTC_SetDate+0x134>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	22ff      	movs	r2, #255	; 0xff
 800919a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	2221      	movs	r2, #33	; 0x21
 80091a0:	2104      	movs	r1, #4
 80091a2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	2220      	movs	r2, #32
 80091a8:	2100      	movs	r1, #0
 80091aa:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80091ac:	2301      	movs	r3, #1
 80091ae:	e00c      	b.n	80091ca <HAL_RTC_SetDate+0x14e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	22ff      	movs	r2, #255	; 0xff
 80091b6:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	2221      	movs	r2, #33	; 0x21
 80091bc:	2101      	movs	r1, #1
 80091be:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2220      	movs	r2, #32
 80091c4:	2100      	movs	r1, #0
 80091c6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80091c8:	2300      	movs	r3, #0
  }
}
 80091ca:	0018      	movs	r0, r3
 80091cc:	46bd      	mov	sp, r7
 80091ce:	b007      	add	sp, #28
 80091d0:	bd90      	pop	{r4, r7, pc}
 80091d2:	46c0      	nop			; (mov r8, r8)
 80091d4:	00ffff3f 	.word	0x00ffff3f

080091d8 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b086      	sub	sp, #24
 80091dc:	af00      	add	r7, sp, #0
 80091de:	60f8      	str	r0, [r7, #12]
 80091e0:	60b9      	str	r1, [r7, #8]
 80091e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	685b      	ldr	r3, [r3, #4]
 80091ea:	4a21      	ldr	r2, [pc, #132]	; (8009270 <HAL_RTC_GetDate+0x98>)
 80091ec:	4013      	ands	r3, r2
 80091ee:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80091f0:	697b      	ldr	r3, [r7, #20]
 80091f2:	0c1b      	lsrs	r3, r3, #16
 80091f4:	b2da      	uxtb	r2, r3
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	0a1b      	lsrs	r3, r3, #8
 80091fe:	b2db      	uxtb	r3, r3
 8009200:	221f      	movs	r2, #31
 8009202:	4013      	ands	r3, r2
 8009204:	b2da      	uxtb	r2, r3
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	b2db      	uxtb	r3, r3
 800920e:	223f      	movs	r2, #63	; 0x3f
 8009210:	4013      	ands	r3, r2
 8009212:	b2da      	uxtb	r2, r3
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8009218:	697b      	ldr	r3, [r7, #20]
 800921a:	0b5b      	lsrs	r3, r3, #13
 800921c:	b2db      	uxtb	r3, r3
 800921e:	2207      	movs	r2, #7
 8009220:	4013      	ands	r3, r2
 8009222:	b2da      	uxtb	r2, r3
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d11a      	bne.n	8009264 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	78db      	ldrb	r3, [r3, #3]
 8009232:	0018      	movs	r0, r3
 8009234:	f000 fad2 	bl	80097dc <RTC_Bcd2ToByte>
 8009238:	0003      	movs	r3, r0
 800923a:	001a      	movs	r2, r3
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	785b      	ldrb	r3, [r3, #1]
 8009244:	0018      	movs	r0, r3
 8009246:	f000 fac9 	bl	80097dc <RTC_Bcd2ToByte>
 800924a:	0003      	movs	r3, r0
 800924c:	001a      	movs	r2, r3
 800924e:	68bb      	ldr	r3, [r7, #8]
 8009250:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	789b      	ldrb	r3, [r3, #2]
 8009256:	0018      	movs	r0, r3
 8009258:	f000 fac0 	bl	80097dc <RTC_Bcd2ToByte>
 800925c:	0003      	movs	r3, r0
 800925e:	001a      	movs	r2, r3
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8009264:	2300      	movs	r3, #0
}
 8009266:	0018      	movs	r0, r3
 8009268:	46bd      	mov	sp, r7
 800926a:	b006      	add	sp, #24
 800926c:	bd80      	pop	{r7, pc}
 800926e:	46c0      	nop			; (mov r8, r8)
 8009270:	00ffff3f 	.word	0x00ffff3f

08009274 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8009274:	b590      	push	{r4, r7, lr}
 8009276:	b089      	sub	sp, #36	; 0x24
 8009278:	af00      	add	r7, sp, #0
 800927a:	60f8      	str	r0, [r7, #12]
 800927c:	60b9      	str	r1, [r7, #8]
 800927e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2220      	movs	r2, #32
 8009284:	5c9b      	ldrb	r3, [r3, r2]
 8009286:	2b01      	cmp	r3, #1
 8009288:	d101      	bne.n	800928e <HAL_RTC_SetAlarm_IT+0x1a>
 800928a:	2302      	movs	r3, #2
 800928c:	e130      	b.n	80094f0 <HAL_RTC_SetAlarm_IT+0x27c>
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	2220      	movs	r2, #32
 8009292:	2101      	movs	r1, #1
 8009294:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2221      	movs	r2, #33	; 0x21
 800929a:	2102      	movs	r1, #2
 800929c:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d136      	bne.n	8009312 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	689b      	ldr	r3, [r3, #8]
 80092aa:	2240      	movs	r2, #64	; 0x40
 80092ac:	4013      	ands	r3, r2
 80092ae:	d102      	bne.n	80092b6 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80092b0:	68bb      	ldr	r3, [r7, #8]
 80092b2:	2200      	movs	r2, #0
 80092b4:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	781b      	ldrb	r3, [r3, #0]
 80092ba:	0018      	movs	r0, r3
 80092bc:	f000 fa65 	bl	800978a <RTC_ByteToBcd2>
 80092c0:	0003      	movs	r3, r0
 80092c2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	785b      	ldrb	r3, [r3, #1]
 80092c8:	0018      	movs	r0, r3
 80092ca:	f000 fa5e 	bl	800978a <RTC_ByteToBcd2>
 80092ce:	0003      	movs	r3, r0
 80092d0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80092d2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	789b      	ldrb	r3, [r3, #2]
 80092d8:	0018      	movs	r0, r3
 80092da:	f000 fa56 	bl	800978a <RTC_ByteToBcd2>
 80092de:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80092e0:	0022      	movs	r2, r4
 80092e2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	78db      	ldrb	r3, [r3, #3]
 80092e8:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80092ea:	431a      	orrs	r2, r3
 80092ec:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	2220      	movs	r2, #32
 80092f2:	5c9b      	ldrb	r3, [r3, r2]
 80092f4:	0018      	movs	r0, r3
 80092f6:	f000 fa48 	bl	800978a <RTC_ByteToBcd2>
 80092fa:	0003      	movs	r3, r0
 80092fc:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80092fe:	0022      	movs	r2, r4
 8009300:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8009306:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800930c:	4313      	orrs	r3, r2
 800930e:	61fb      	str	r3, [r7, #28]
 8009310:	e022      	b.n	8009358 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	689b      	ldr	r3, [r3, #8]
 8009318:	2240      	movs	r2, #64	; 0x40
 800931a:	4013      	ands	r3, r2
 800931c:	d102      	bne.n	8009324 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	2200      	movs	r2, #0
 8009322:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	781b      	ldrb	r3, [r3, #0]
 8009328:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800932a:	68bb      	ldr	r3, [r7, #8]
 800932c:	785b      	ldrb	r3, [r3, #1]
 800932e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8009330:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8009332:	68ba      	ldr	r2, [r7, #8]
 8009334:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8009336:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	78db      	ldrb	r3, [r3, #3]
 800933c:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800933e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	2120      	movs	r1, #32
 8009344:	5c5b      	ldrb	r3, [r3, r1]
 8009346:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8009348:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800934e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8009354:	4313      	orrs	r3, r2
 8009356:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	685a      	ldr	r2, [r3, #4]
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	699b      	ldr	r3, [r3, #24]
 8009360:	4313      	orrs	r3, r2
 8009362:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	22ca      	movs	r2, #202	; 0xca
 800936a:	625a      	str	r2, [r3, #36]	; 0x24
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	2253      	movs	r2, #83	; 0x53
 8009372:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009378:	2380      	movs	r3, #128	; 0x80
 800937a:	005b      	lsls	r3, r3, #1
 800937c:	429a      	cmp	r2, r3
 800937e:	d14e      	bne.n	800941e <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	689a      	ldr	r2, [r3, #8]
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	495b      	ldr	r1, [pc, #364]	; (80094f8 <HAL_RTC_SetAlarm_IT+0x284>)
 800938c:	400a      	ands	r2, r1
 800938e:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	68db      	ldr	r3, [r3, #12]
 8009396:	22ff      	movs	r2, #255	; 0xff
 8009398:	401a      	ands	r2, r3
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	4957      	ldr	r1, [pc, #348]	; (80094fc <HAL_RTC_SetAlarm_IT+0x288>)
 80093a0:	430a      	orrs	r2, r1
 80093a2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80093a4:	f7fd fbc2 	bl	8006b2c <HAL_GetTick>
 80093a8:	0003      	movs	r3, r0
 80093aa:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80093ac:	e016      	b.n	80093dc <HAL_RTC_SetAlarm_IT+0x168>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80093ae:	f7fd fbbd 	bl	8006b2c <HAL_GetTick>
 80093b2:	0002      	movs	r2, r0
 80093b4:	697b      	ldr	r3, [r7, #20]
 80093b6:	1ad2      	subs	r2, r2, r3
 80093b8:	23fa      	movs	r3, #250	; 0xfa
 80093ba:	009b      	lsls	r3, r3, #2
 80093bc:	429a      	cmp	r2, r3
 80093be:	d90d      	bls.n	80093dc <HAL_RTC_SetAlarm_IT+0x168>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	22ff      	movs	r2, #255	; 0xff
 80093c6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	2221      	movs	r2, #33	; 0x21
 80093cc:	2103      	movs	r1, #3
 80093ce:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	2220      	movs	r2, #32
 80093d4:	2100      	movs	r1, #0
 80093d6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80093d8:	2303      	movs	r3, #3
 80093da:	e089      	b.n	80094f0 <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	68db      	ldr	r3, [r3, #12]
 80093e2:	2201      	movs	r2, #1
 80093e4:	4013      	ands	r3, r2
 80093e6:	d0e2      	beq.n	80093ae <HAL_RTC_SetAlarm_IT+0x13a>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	69fa      	ldr	r2, [r7, #28]
 80093ee:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	69ba      	ldr	r2, [r7, #24]
 80093f6:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	689a      	ldr	r2, [r3, #8]
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	2180      	movs	r1, #128	; 0x80
 8009404:	0049      	lsls	r1, r1, #1
 8009406:	430a      	orrs	r2, r1
 8009408:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	689a      	ldr	r2, [r3, #8]
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	2180      	movs	r1, #128	; 0x80
 8009416:	0149      	lsls	r1, r1, #5
 8009418:	430a      	orrs	r2, r1
 800941a:	609a      	str	r2, [r3, #8]
 800941c:	e04d      	b.n	80094ba <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	689a      	ldr	r2, [r3, #8]
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	4935      	ldr	r1, [pc, #212]	; (8009500 <HAL_RTC_SetAlarm_IT+0x28c>)
 800942a:	400a      	ands	r2, r1
 800942c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	68db      	ldr	r3, [r3, #12]
 8009434:	22ff      	movs	r2, #255	; 0xff
 8009436:	401a      	ands	r2, r3
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	4931      	ldr	r1, [pc, #196]	; (8009504 <HAL_RTC_SetAlarm_IT+0x290>)
 800943e:	430a      	orrs	r2, r1
 8009440:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8009442:	f7fd fb73 	bl	8006b2c <HAL_GetTick>
 8009446:	0003      	movs	r3, r0
 8009448:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800944a:	e016      	b.n	800947a <HAL_RTC_SetAlarm_IT+0x206>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800944c:	f7fd fb6e 	bl	8006b2c <HAL_GetTick>
 8009450:	0002      	movs	r2, r0
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	1ad2      	subs	r2, r2, r3
 8009456:	23fa      	movs	r3, #250	; 0xfa
 8009458:	009b      	lsls	r3, r3, #2
 800945a:	429a      	cmp	r2, r3
 800945c:	d90d      	bls.n	800947a <HAL_RTC_SetAlarm_IT+0x206>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	22ff      	movs	r2, #255	; 0xff
 8009464:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2221      	movs	r2, #33	; 0x21
 800946a:	2103      	movs	r1, #3
 800946c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	2220      	movs	r2, #32
 8009472:	2100      	movs	r1, #0
 8009474:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009476:	2303      	movs	r3, #3
 8009478:	e03a      	b.n	80094f0 <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	68db      	ldr	r3, [r3, #12]
 8009480:	2202      	movs	r2, #2
 8009482:	4013      	ands	r3, r2
 8009484:	d0e2      	beq.n	800944c <HAL_RTC_SetAlarm_IT+0x1d8>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	69fa      	ldr	r2, [r7, #28]
 800948c:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	69ba      	ldr	r2, [r7, #24]
 8009494:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	689a      	ldr	r2, [r3, #8]
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	2180      	movs	r1, #128	; 0x80
 80094a2:	0089      	lsls	r1, r1, #2
 80094a4:	430a      	orrs	r2, r1
 80094a6:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	689a      	ldr	r2, [r3, #8]
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	2180      	movs	r1, #128	; 0x80
 80094b4:	0189      	lsls	r1, r1, #6
 80094b6:	430a      	orrs	r2, r1
 80094b8:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80094ba:	4b13      	ldr	r3, [pc, #76]	; (8009508 <HAL_RTC_SetAlarm_IT+0x294>)
 80094bc:	681a      	ldr	r2, [r3, #0]
 80094be:	4b12      	ldr	r3, [pc, #72]	; (8009508 <HAL_RTC_SetAlarm_IT+0x294>)
 80094c0:	2180      	movs	r1, #128	; 0x80
 80094c2:	0289      	lsls	r1, r1, #10
 80094c4:	430a      	orrs	r2, r1
 80094c6:	601a      	str	r2, [r3, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80094c8:	4b0f      	ldr	r3, [pc, #60]	; (8009508 <HAL_RTC_SetAlarm_IT+0x294>)
 80094ca:	689a      	ldr	r2, [r3, #8]
 80094cc:	4b0e      	ldr	r3, [pc, #56]	; (8009508 <HAL_RTC_SetAlarm_IT+0x294>)
 80094ce:	2180      	movs	r1, #128	; 0x80
 80094d0:	0289      	lsls	r1, r1, #10
 80094d2:	430a      	orrs	r2, r1
 80094d4:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	22ff      	movs	r2, #255	; 0xff
 80094dc:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	2221      	movs	r2, #33	; 0x21
 80094e2:	2101      	movs	r1, #1
 80094e4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	2220      	movs	r2, #32
 80094ea:	2100      	movs	r1, #0
 80094ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80094ee:	2300      	movs	r3, #0
}
 80094f0:	0018      	movs	r0, r3
 80094f2:	46bd      	mov	sp, r7
 80094f4:	b009      	add	sp, #36	; 0x24
 80094f6:	bd90      	pop	{r4, r7, pc}
 80094f8:	fffffeff 	.word	0xfffffeff
 80094fc:	fffffe7f 	.word	0xfffffe7f
 8009500:	fffffdff 	.word	0xfffffdff
 8009504:	fffffd7f 	.word	0xfffffd7f
 8009508:	40010400 	.word	0x40010400

0800950c <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b084      	sub	sp, #16
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
 8009514:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2220      	movs	r2, #32
 800951a:	5c9b      	ldrb	r3, [r3, r2]
 800951c:	2b01      	cmp	r3, #1
 800951e:	d101      	bne.n	8009524 <HAL_RTC_DeactivateAlarm+0x18>
 8009520:	2302      	movs	r3, #2
 8009522:	e086      	b.n	8009632 <HAL_RTC_DeactivateAlarm+0x126>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2220      	movs	r2, #32
 8009528:	2101      	movs	r1, #1
 800952a:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2221      	movs	r2, #33	; 0x21
 8009530:	2102      	movs	r1, #2
 8009532:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	22ca      	movs	r2, #202	; 0xca
 800953a:	625a      	str	r2, [r3, #36]	; 0x24
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	2253      	movs	r2, #83	; 0x53
 8009542:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8009544:	683a      	ldr	r2, [r7, #0]
 8009546:	2380      	movs	r3, #128	; 0x80
 8009548:	005b      	lsls	r3, r3, #1
 800954a:	429a      	cmp	r2, r3
 800954c:	d132      	bne.n	80095b4 <HAL_RTC_DeactivateAlarm+0xa8>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	689a      	ldr	r2, [r3, #8]
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4938      	ldr	r1, [pc, #224]	; (800963c <HAL_RTC_DeactivateAlarm+0x130>)
 800955a:	400a      	ands	r2, r1
 800955c:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	689a      	ldr	r2, [r3, #8]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4935      	ldr	r1, [pc, #212]	; (8009640 <HAL_RTC_DeactivateAlarm+0x134>)
 800956a:	400a      	ands	r2, r1
 800956c:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 800956e:	f7fd fadd 	bl	8006b2c <HAL_GetTick>
 8009572:	0003      	movs	r3, r0
 8009574:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8009576:	e016      	b.n	80095a6 <HAL_RTC_DeactivateAlarm+0x9a>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8009578:	f7fd fad8 	bl	8006b2c <HAL_GetTick>
 800957c:	0002      	movs	r2, r0
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	1ad2      	subs	r2, r2, r3
 8009582:	23fa      	movs	r3, #250	; 0xfa
 8009584:	009b      	lsls	r3, r3, #2
 8009586:	429a      	cmp	r2, r3
 8009588:	d90d      	bls.n	80095a6 <HAL_RTC_DeactivateAlarm+0x9a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	22ff      	movs	r2, #255	; 0xff
 8009590:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2221      	movs	r2, #33	; 0x21
 8009596:	2103      	movs	r1, #3
 8009598:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2220      	movs	r2, #32
 800959e:	2100      	movs	r1, #0
 80095a0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80095a2:	2303      	movs	r3, #3
 80095a4:	e045      	b.n	8009632 <HAL_RTC_DeactivateAlarm+0x126>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	68db      	ldr	r3, [r3, #12]
 80095ac:	2201      	movs	r2, #1
 80095ae:	4013      	ands	r3, r2
 80095b0:	d0e2      	beq.n	8009578 <HAL_RTC_DeactivateAlarm+0x6c>
 80095b2:	e031      	b.n	8009618 <HAL_RTC_DeactivateAlarm+0x10c>
    }
  }
  else
  {
    /* AlarmB */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	689a      	ldr	r2, [r3, #8]
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	4921      	ldr	r1, [pc, #132]	; (8009644 <HAL_RTC_DeactivateAlarm+0x138>)
 80095c0:	400a      	ands	r2, r1
 80095c2:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	689a      	ldr	r2, [r3, #8]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	491e      	ldr	r1, [pc, #120]	; (8009648 <HAL_RTC_DeactivateAlarm+0x13c>)
 80095d0:	400a      	ands	r2, r1
 80095d2:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 80095d4:	f7fd faaa 	bl	8006b2c <HAL_GetTick>
 80095d8:	0003      	movs	r3, r0
 80095da:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80095dc:	e016      	b.n	800960c <HAL_RTC_DeactivateAlarm+0x100>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80095de:	f7fd faa5 	bl	8006b2c <HAL_GetTick>
 80095e2:	0002      	movs	r2, r0
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	1ad2      	subs	r2, r2, r3
 80095e8:	23fa      	movs	r3, #250	; 0xfa
 80095ea:	009b      	lsls	r3, r3, #2
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d90d      	bls.n	800960c <HAL_RTC_DeactivateAlarm+0x100>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	22ff      	movs	r2, #255	; 0xff
 80095f6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2221      	movs	r2, #33	; 0x21
 80095fc:	2103      	movs	r1, #3
 80095fe:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2220      	movs	r2, #32
 8009604:	2100      	movs	r1, #0
 8009606:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009608:	2303      	movs	r3, #3
 800960a:	e012      	b.n	8009632 <HAL_RTC_DeactivateAlarm+0x126>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	68db      	ldr	r3, [r3, #12]
 8009612:	2202      	movs	r2, #2
 8009614:	4013      	ands	r3, r2
 8009616:	d0e2      	beq.n	80095de <HAL_RTC_DeactivateAlarm+0xd2>
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	22ff      	movs	r2, #255	; 0xff
 800961e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2221      	movs	r2, #33	; 0x21
 8009624:	2101      	movs	r1, #1
 8009626:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2220      	movs	r2, #32
 800962c:	2100      	movs	r1, #0
 800962e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009630:	2300      	movs	r3, #0
}
 8009632:	0018      	movs	r0, r3
 8009634:	46bd      	mov	sp, r7
 8009636:	b004      	add	sp, #16
 8009638:	bd80      	pop	{r7, pc}
 800963a:	46c0      	nop			; (mov r8, r8)
 800963c:	fffffeff 	.word	0xfffffeff
 8009640:	ffffefff 	.word	0xffffefff
 8009644:	fffffdff 	.word	0xfffffdff
 8009648:	ffffdfff 	.word	0xffffdfff

0800964c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b082      	sub	sp, #8
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	689a      	ldr	r2, [r3, #8]
 800965a:	2380      	movs	r3, #128	; 0x80
 800965c:	015b      	lsls	r3, r3, #5
 800965e:	4013      	ands	r3, r2
 8009660:	d014      	beq.n	800968c <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	68da      	ldr	r2, [r3, #12]
 8009668:	2380      	movs	r3, #128	; 0x80
 800966a:	005b      	lsls	r3, r3, #1
 800966c:	4013      	ands	r3, r2
 800966e:	d00d      	beq.n	800968c <HAL_RTC_AlarmIRQHandler+0x40>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	0018      	movs	r0, r3
 8009674:	f7f9 ff30 	bl	80034d8 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	68db      	ldr	r3, [r3, #12]
 800967e:	22ff      	movs	r2, #255	; 0xff
 8009680:	401a      	ands	r2, r3
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	4915      	ldr	r1, [pc, #84]	; (80096dc <HAL_RTC_AlarmIRQHandler+0x90>)
 8009688:	430a      	orrs	r2, r1
 800968a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	689a      	ldr	r2, [r3, #8]
 8009692:	2380      	movs	r3, #128	; 0x80
 8009694:	019b      	lsls	r3, r3, #6
 8009696:	4013      	ands	r3, r2
 8009698:	d014      	beq.n	80096c4 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	68da      	ldr	r2, [r3, #12]
 80096a0:	2380      	movs	r3, #128	; 0x80
 80096a2:	009b      	lsls	r3, r3, #2
 80096a4:	4013      	ands	r3, r2
 80096a6:	d00d      	beq.n	80096c4 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	0018      	movs	r0, r3
 80096ac:	f7f9 ff2c 	bl	8003508 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	68db      	ldr	r3, [r3, #12]
 80096b6:	22ff      	movs	r2, #255	; 0xff
 80096b8:	401a      	ands	r2, r3
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	4908      	ldr	r1, [pc, #32]	; (80096e0 <HAL_RTC_AlarmIRQHandler+0x94>)
 80096c0:	430a      	orrs	r2, r1
 80096c2:	60da      	str	r2, [r3, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80096c4:	4b07      	ldr	r3, [pc, #28]	; (80096e4 <HAL_RTC_AlarmIRQHandler+0x98>)
 80096c6:	2280      	movs	r2, #128	; 0x80
 80096c8:	0292      	lsls	r2, r2, #10
 80096ca:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2221      	movs	r2, #33	; 0x21
 80096d0:	2101      	movs	r1, #1
 80096d2:	5499      	strb	r1, [r3, r2]
}
 80096d4:	46c0      	nop			; (mov r8, r8)
 80096d6:	46bd      	mov	sp, r7
 80096d8:	b002      	add	sp, #8
 80096da:	bd80      	pop	{r7, pc}
 80096dc:	fffffe7f 	.word	0xfffffe7f
 80096e0:	fffffd7f 	.word	0xfffffd7f
 80096e4:	40010400 	.word	0x40010400

080096e8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b084      	sub	sp, #16
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	68da      	ldr	r2, [r3, #12]
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	21a0      	movs	r1, #160	; 0xa0
 80096fc:	438a      	bics	r2, r1
 80096fe:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8009700:	f7fd fa14 	bl	8006b2c <HAL_GetTick>
 8009704:	0003      	movs	r3, r0
 8009706:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009708:	e00a      	b.n	8009720 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800970a:	f7fd fa0f 	bl	8006b2c <HAL_GetTick>
 800970e:	0002      	movs	r2, r0
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	1ad2      	subs	r2, r2, r3
 8009714:	23fa      	movs	r3, #250	; 0xfa
 8009716:	009b      	lsls	r3, r3, #2
 8009718:	429a      	cmp	r2, r3
 800971a:	d901      	bls.n	8009720 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800971c:	2303      	movs	r3, #3
 800971e:	e006      	b.n	800972e <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	68db      	ldr	r3, [r3, #12]
 8009726:	2220      	movs	r2, #32
 8009728:	4013      	ands	r3, r2
 800972a:	d0ee      	beq.n	800970a <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 800972c:	2300      	movs	r3, #0
}
 800972e:	0018      	movs	r0, r3
 8009730:	46bd      	mov	sp, r7
 8009732:	b004      	add	sp, #16
 8009734:	bd80      	pop	{r7, pc}

08009736 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009736:	b580      	push	{r7, lr}
 8009738:	b084      	sub	sp, #16
 800973a:	af00      	add	r7, sp, #0
 800973c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	68db      	ldr	r3, [r3, #12]
 8009744:	2240      	movs	r2, #64	; 0x40
 8009746:	4013      	ands	r3, r2
 8009748:	d11a      	bne.n	8009780 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	2201      	movs	r2, #1
 8009750:	4252      	negs	r2, r2
 8009752:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8009754:	f7fd f9ea 	bl	8006b2c <HAL_GetTick>
 8009758:	0003      	movs	r3, r0
 800975a:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800975c:	e00a      	b.n	8009774 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800975e:	f7fd f9e5 	bl	8006b2c <HAL_GetTick>
 8009762:	0002      	movs	r2, r0
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	1ad2      	subs	r2, r2, r3
 8009768:	23fa      	movs	r3, #250	; 0xfa
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	429a      	cmp	r2, r3
 800976e:	d901      	bls.n	8009774 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8009770:	2303      	movs	r3, #3
 8009772:	e006      	b.n	8009782 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	68db      	ldr	r3, [r3, #12]
 800977a:	2240      	movs	r2, #64	; 0x40
 800977c:	4013      	ands	r3, r2
 800977e:	d0ee      	beq.n	800975e <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8009780:	2300      	movs	r3, #0
}
 8009782:	0018      	movs	r0, r3
 8009784:	46bd      	mov	sp, r7
 8009786:	b004      	add	sp, #16
 8009788:	bd80      	pop	{r7, pc}

0800978a <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800978a:	b580      	push	{r7, lr}
 800978c:	b084      	sub	sp, #16
 800978e:	af00      	add	r7, sp, #0
 8009790:	0002      	movs	r2, r0
 8009792:	1dfb      	adds	r3, r7, #7
 8009794:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8009796:	2300      	movs	r3, #0
 8009798:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 800979a:	230b      	movs	r3, #11
 800979c:	18fb      	adds	r3, r7, r3
 800979e:	1dfa      	adds	r2, r7, #7
 80097a0:	7812      	ldrb	r2, [r2, #0]
 80097a2:	701a      	strb	r2, [r3, #0]

  while (Param >= 10U)
 80097a4:	e008      	b.n	80097b8 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	3301      	adds	r3, #1
 80097aa:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 80097ac:	220b      	movs	r2, #11
 80097ae:	18bb      	adds	r3, r7, r2
 80097b0:	18ba      	adds	r2, r7, r2
 80097b2:	7812      	ldrb	r2, [r2, #0]
 80097b4:	3a0a      	subs	r2, #10
 80097b6:	701a      	strb	r2, [r3, #0]
  while (Param >= 10U)
 80097b8:	230b      	movs	r3, #11
 80097ba:	18fb      	adds	r3, r7, r3
 80097bc:	781b      	ldrb	r3, [r3, #0]
 80097be:	2b09      	cmp	r3, #9
 80097c0:	d8f1      	bhi.n	80097a6 <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	b2db      	uxtb	r3, r3
 80097c6:	011b      	lsls	r3, r3, #4
 80097c8:	b2da      	uxtb	r2, r3
 80097ca:	230b      	movs	r3, #11
 80097cc:	18fb      	adds	r3, r7, r3
 80097ce:	781b      	ldrb	r3, [r3, #0]
 80097d0:	4313      	orrs	r3, r2
 80097d2:	b2db      	uxtb	r3, r3
}
 80097d4:	0018      	movs	r0, r3
 80097d6:	46bd      	mov	sp, r7
 80097d8:	b004      	add	sp, #16
 80097da:	bd80      	pop	{r7, pc}

080097dc <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b084      	sub	sp, #16
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	0002      	movs	r2, r0
 80097e4:	1dfb      	adds	r3, r7, #7
 80097e6:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 80097e8:	1dfb      	adds	r3, r7, #7
 80097ea:	781b      	ldrb	r3, [r3, #0]
 80097ec:	091b      	lsrs	r3, r3, #4
 80097ee:	b2db      	uxtb	r3, r3
 80097f0:	001a      	movs	r2, r3
 80097f2:	0013      	movs	r3, r2
 80097f4:	009b      	lsls	r3, r3, #2
 80097f6:	189b      	adds	r3, r3, r2
 80097f8:	005b      	lsls	r3, r3, #1
 80097fa:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	b2da      	uxtb	r2, r3
 8009800:	1dfb      	adds	r3, r7, #7
 8009802:	781b      	ldrb	r3, [r3, #0]
 8009804:	210f      	movs	r1, #15
 8009806:	400b      	ands	r3, r1
 8009808:	b2db      	uxtb	r3, r3
 800980a:	18d3      	adds	r3, r2, r3
 800980c:	b2db      	uxtb	r3, r3
}
 800980e:	0018      	movs	r0, r3
 8009810:	46bd      	mov	sp, r7
 8009812:	b004      	add	sp, #16
 8009814:	bd80      	pop	{r7, pc}

08009816 <HAL_RTCEx_SetSmoothCalib>:
  *         must be equal to SMOOTHCALIB_PLUSPULSES_RESET and the field
  *         SmoothCalibMinusPulsesValue mut be equal to 0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef *hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue)
{
 8009816:	b580      	push	{r7, lr}
 8009818:	b086      	sub	sp, #24
 800981a:	af00      	add	r7, sp, #0
 800981c:	60f8      	str	r0, [r7, #12]
 800981e:	60b9      	str	r1, [r7, #8]
 8009820:	607a      	str	r2, [r7, #4]
 8009822:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmoothCalibMinusPulsesValue));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	2220      	movs	r2, #32
 8009828:	5c9b      	ldrb	r3, [r3, r2]
 800982a:	2b01      	cmp	r3, #1
 800982c:	d101      	bne.n	8009832 <HAL_RTCEx_SetSmoothCalib+0x1c>
 800982e:	2302      	movs	r3, #2
 8009830:	e04f      	b.n	80098d2 <HAL_RTCEx_SetSmoothCalib+0xbc>
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	2220      	movs	r2, #32
 8009836:	2101      	movs	r1, #1
 8009838:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	2221      	movs	r2, #33	; 0x21
 800983e:	2102      	movs	r1, #2
 8009840:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	22ca      	movs	r2, #202	; 0xca
 8009848:	625a      	str	r2, [r3, #36]	; 0x24
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	2253      	movs	r2, #83	; 0x53
 8009850:	625a      	str	r2, [r3, #36]	; 0x24

  /* check if a calibration is pending*/
  if ((hrtc->Instance->ISR & RTC_ISR_RECALPF) != 0U)
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	68da      	ldr	r2, [r3, #12]
 8009858:	2380      	movs	r3, #128	; 0x80
 800985a:	025b      	lsls	r3, r3, #9
 800985c:	4013      	ands	r3, r2
 800985e:	d022      	beq.n	80098a6 <HAL_RTCEx_SetSmoothCalib+0x90>
  {
    tickstart = HAL_GetTick();
 8009860:	f7fd f964 	bl	8006b2c <HAL_GetTick>
 8009864:	0003      	movs	r3, r0
 8009866:	617b      	str	r3, [r7, #20]

    /* check if a calibration is pending*/
    while ((hrtc->Instance->ISR & RTC_ISR_RECALPF) != 0U)
 8009868:	e016      	b.n	8009898 <HAL_RTCEx_SetSmoothCalib+0x82>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800986a:	f7fd f95f 	bl	8006b2c <HAL_GetTick>
 800986e:	0002      	movs	r2, r0
 8009870:	697b      	ldr	r3, [r7, #20]
 8009872:	1ad2      	subs	r2, r2, r3
 8009874:	23fa      	movs	r3, #250	; 0xfa
 8009876:	009b      	lsls	r3, r3, #2
 8009878:	429a      	cmp	r2, r3
 800987a:	d90d      	bls.n	8009898 <HAL_RTCEx_SetSmoothCalib+0x82>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	22ff      	movs	r2, #255	; 0xff
 8009882:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2221      	movs	r2, #33	; 0x21
 8009888:	2103      	movs	r1, #3
 800988a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2220      	movs	r2, #32
 8009890:	2100      	movs	r1, #0
 8009892:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009894:	2303      	movs	r3, #3
 8009896:	e01c      	b.n	80098d2 <HAL_RTCEx_SetSmoothCalib+0xbc>
    while ((hrtc->Instance->ISR & RTC_ISR_RECALPF) != 0U)
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	68da      	ldr	r2, [r3, #12]
 800989e:	2380      	movs	r3, #128	; 0x80
 80098a0:	025b      	lsls	r3, r3, #9
 80098a2:	4013      	ands	r3, r2
 80098a4:	d1e1      	bne.n	800986a <HAL_RTCEx_SetSmoothCalib+0x54>
      }
    }
  }

  /* Configure the Smooth calibration settings */
  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmoothCalibMinusPulsesValue);
 80098a6:	68ba      	ldr	r2, [r7, #8]
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	431a      	orrs	r2, r3
 80098ac:	0011      	movs	r1, r2
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	683a      	ldr	r2, [r7, #0]
 80098b4:	430a      	orrs	r2, r1
 80098b6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	22ff      	movs	r2, #255	; 0xff
 80098be:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	2221      	movs	r2, #33	; 0x21
 80098c4:	2101      	movs	r1, #1
 80098c6:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	2220      	movs	r2, #32
 80098cc:	2100      	movs	r1, #0
 80098ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80098d0:	2300      	movs	r3, #0
}
 80098d2:	0018      	movs	r0, r3
 80098d4:	46bd      	mov	sp, r7
 80098d6:	b006      	add	sp, #24
 80098d8:	bd80      	pop	{r7, pc}
	...

080098dc <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef *hrtc, uint32_t CalibOutput)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b082      	sub	sp, #8
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
 80098e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2220      	movs	r2, #32
 80098ea:	5c9b      	ldrb	r3, [r3, r2]
 80098ec:	2b01      	cmp	r3, #1
 80098ee:	d101      	bne.n	80098f4 <HAL_RTCEx_SetCalibrationOutPut+0x18>
 80098f0:	2302      	movs	r3, #2
 80098f2:	e035      	b.n	8009960 <HAL_RTCEx_SetCalibrationOutPut+0x84>
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2220      	movs	r2, #32
 80098f8:	2101      	movs	r1, #1
 80098fa:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2221      	movs	r2, #33	; 0x21
 8009900:	2102      	movs	r1, #2
 8009902:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	22ca      	movs	r2, #202	; 0xca
 800990a:	625a      	str	r2, [r3, #36]	; 0x24
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	2253      	movs	r2, #83	; 0x53
 8009912:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	689a      	ldr	r2, [r3, #8]
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	4912      	ldr	r1, [pc, #72]	; (8009968 <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 8009920:	400a      	ands	r2, r1
 8009922:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	6899      	ldr	r1, [r3, #8]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	683a      	ldr	r2, [r7, #0]
 8009930:	430a      	orrs	r2, r1
 8009932:	609a      	str	r2, [r3, #8]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	689a      	ldr	r2, [r3, #8]
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	2180      	movs	r1, #128	; 0x80
 8009940:	0409      	lsls	r1, r1, #16
 8009942:	430a      	orrs	r2, r1
 8009944:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	22ff      	movs	r2, #255	; 0xff
 800994c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2221      	movs	r2, #33	; 0x21
 8009952:	2101      	movs	r1, #1
 8009954:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2220      	movs	r2, #32
 800995a:	2100      	movs	r1, #0
 800995c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800995e:	2300      	movs	r3, #0
}
 8009960:	0018      	movs	r0, r3
 8009962:	46bd      	mov	sp, r7
 8009964:	b002      	add	sp, #8
 8009966:	bd80      	pop	{r7, pc}
 8009968:	fff7ffff 	.word	0xfff7ffff

0800996c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b082      	sub	sp, #8
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d101      	bne.n	800997e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800997a:	2301      	movs	r3, #1
 800997c:	e059      	b.n	8009a32 <HAL_SPI_Init+0xc6>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2200      	movs	r2, #0
 8009982:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2251      	movs	r2, #81	; 0x51
 8009988:	5c9b      	ldrb	r3, [r3, r2]
 800998a:	b2db      	uxtb	r3, r3
 800998c:	2b00      	cmp	r3, #0
 800998e:	d107      	bne.n	80099a0 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2250      	movs	r2, #80	; 0x50
 8009994:	2100      	movs	r1, #0
 8009996:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	0018      	movs	r0, r3
 800999c:	f7fa fdf4 	bl	8004588 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2251      	movs	r2, #81	; 0x51
 80099a4:	2102      	movs	r1, #2
 80099a6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	681a      	ldr	r2, [r3, #0]
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	2140      	movs	r1, #64	; 0x40
 80099b4:	438a      	bics	r2, r1
 80099b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	685a      	ldr	r2, [r3, #4]
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	689b      	ldr	r3, [r3, #8]
 80099c0:	431a      	orrs	r2, r3
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	68db      	ldr	r3, [r3, #12]
 80099c6:	431a      	orrs	r2, r3
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	691b      	ldr	r3, [r3, #16]
 80099cc:	431a      	orrs	r2, r3
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	695b      	ldr	r3, [r3, #20]
 80099d2:	431a      	orrs	r2, r3
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6999      	ldr	r1, [r3, #24]
 80099d8:	2380      	movs	r3, #128	; 0x80
 80099da:	009b      	lsls	r3, r3, #2
 80099dc:	400b      	ands	r3, r1
 80099de:	431a      	orrs	r2, r3
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	69db      	ldr	r3, [r3, #28]
 80099e4:	431a      	orrs	r2, r3
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6a1b      	ldr	r3, [r3, #32]
 80099ea:	431a      	orrs	r2, r3
 80099ec:	0011      	movs	r1, r2
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	430a      	orrs	r2, r1
 80099f8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	699b      	ldr	r3, [r3, #24]
 80099fe:	0c1b      	lsrs	r3, r3, #16
 8009a00:	2204      	movs	r2, #4
 8009a02:	4013      	ands	r3, r2
 8009a04:	0019      	movs	r1, r3
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	430a      	orrs	r2, r1
 8009a10:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	69da      	ldr	r2, [r3, #28]
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	4907      	ldr	r1, [pc, #28]	; (8009a3c <HAL_SPI_Init+0xd0>)
 8009a1e:	400a      	ands	r2, r1
 8009a20:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2200      	movs	r2, #0
 8009a26:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2251      	movs	r2, #81	; 0x51
 8009a2c:	2101      	movs	r1, #1
 8009a2e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009a30:	2300      	movs	r3, #0
}
 8009a32:	0018      	movs	r0, r3
 8009a34:	46bd      	mov	sp, r7
 8009a36:	b002      	add	sp, #8
 8009a38:	bd80      	pop	{r7, pc}
 8009a3a:	46c0      	nop			; (mov r8, r8)
 8009a3c:	fffff7ff 	.word	0xfffff7ff

08009a40 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b088      	sub	sp, #32
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	60f8      	str	r0, [r7, #12]
 8009a48:	60b9      	str	r1, [r7, #8]
 8009a4a:	603b      	str	r3, [r7, #0]
 8009a4c:	1dbb      	adds	r3, r7, #6
 8009a4e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009a50:	231f      	movs	r3, #31
 8009a52:	18fb      	adds	r3, r7, r3
 8009a54:	2200      	movs	r2, #0
 8009a56:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	2250      	movs	r2, #80	; 0x50
 8009a5c:	5c9b      	ldrb	r3, [r3, r2]
 8009a5e:	2b01      	cmp	r3, #1
 8009a60:	d101      	bne.n	8009a66 <HAL_SPI_Transmit+0x26>
 8009a62:	2302      	movs	r3, #2
 8009a64:	e136      	b.n	8009cd4 <HAL_SPI_Transmit+0x294>
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	2250      	movs	r2, #80	; 0x50
 8009a6a:	2101      	movs	r1, #1
 8009a6c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009a6e:	f7fd f85d 	bl	8006b2c <HAL_GetTick>
 8009a72:	0003      	movs	r3, r0
 8009a74:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009a76:	2316      	movs	r3, #22
 8009a78:	18fb      	adds	r3, r7, r3
 8009a7a:	1dba      	adds	r2, r7, #6
 8009a7c:	8812      	ldrh	r2, [r2, #0]
 8009a7e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	2251      	movs	r2, #81	; 0x51
 8009a84:	5c9b      	ldrb	r3, [r3, r2]
 8009a86:	b2db      	uxtb	r3, r3
 8009a88:	2b01      	cmp	r3, #1
 8009a8a:	d004      	beq.n	8009a96 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8009a8c:	231f      	movs	r3, #31
 8009a8e:	18fb      	adds	r3, r7, r3
 8009a90:	2202      	movs	r2, #2
 8009a92:	701a      	strb	r2, [r3, #0]
    goto error;
 8009a94:	e113      	b.n	8009cbe <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d003      	beq.n	8009aa4 <HAL_SPI_Transmit+0x64>
 8009a9c:	1dbb      	adds	r3, r7, #6
 8009a9e:	881b      	ldrh	r3, [r3, #0]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d104      	bne.n	8009aae <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8009aa4:	231f      	movs	r3, #31
 8009aa6:	18fb      	adds	r3, r7, r3
 8009aa8:	2201      	movs	r2, #1
 8009aaa:	701a      	strb	r2, [r3, #0]
    goto error;
 8009aac:	e107      	b.n	8009cbe <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	2251      	movs	r2, #81	; 0x51
 8009ab2:	2103      	movs	r1, #3
 8009ab4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	68ba      	ldr	r2, [r7, #8]
 8009ac0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	1dba      	adds	r2, r7, #6
 8009ac6:	8812      	ldrh	r2, [r2, #0]
 8009ac8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	1dba      	adds	r2, r7, #6
 8009ace:	8812      	ldrh	r2, [r2, #0]
 8009ad0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	2200      	movs	r2, #0
 8009adc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	2200      	movs	r2, #0
 8009aee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	689a      	ldr	r2, [r3, #8]
 8009af4:	2380      	movs	r3, #128	; 0x80
 8009af6:	021b      	lsls	r3, r3, #8
 8009af8:	429a      	cmp	r2, r3
 8009afa:	d108      	bne.n	8009b0e <HAL_SPI_Transmit+0xce>
  {
    SPI_1LINE_TX(hspi);
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	681a      	ldr	r2, [r3, #0]
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	2180      	movs	r1, #128	; 0x80
 8009b08:	01c9      	lsls	r1, r1, #7
 8009b0a:	430a      	orrs	r2, r1
 8009b0c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	2240      	movs	r2, #64	; 0x40
 8009b16:	4013      	ands	r3, r2
 8009b18:	2b40      	cmp	r3, #64	; 0x40
 8009b1a:	d007      	beq.n	8009b2c <HAL_SPI_Transmit+0xec>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	681a      	ldr	r2, [r3, #0]
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	2140      	movs	r1, #64	; 0x40
 8009b28:	430a      	orrs	r2, r1
 8009b2a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	68da      	ldr	r2, [r3, #12]
 8009b30:	2380      	movs	r3, #128	; 0x80
 8009b32:	011b      	lsls	r3, r3, #4
 8009b34:	429a      	cmp	r2, r3
 8009b36:	d14e      	bne.n	8009bd6 <HAL_SPI_Transmit+0x196>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	685b      	ldr	r3, [r3, #4]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d004      	beq.n	8009b4a <HAL_SPI_Transmit+0x10a>
 8009b40:	2316      	movs	r3, #22
 8009b42:	18fb      	adds	r3, r7, r3
 8009b44:	881b      	ldrh	r3, [r3, #0]
 8009b46:	2b01      	cmp	r3, #1
 8009b48:	d13f      	bne.n	8009bca <HAL_SPI_Transmit+0x18a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b4e:	881a      	ldrh	r2, [r3, #0]
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b5a:	1c9a      	adds	r2, r3, #2
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009b64:	b29b      	uxth	r3, r3
 8009b66:	3b01      	subs	r3, #1
 8009b68:	b29a      	uxth	r2, r3
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009b6e:	e02c      	b.n	8009bca <HAL_SPI_Transmit+0x18a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	689b      	ldr	r3, [r3, #8]
 8009b76:	2202      	movs	r2, #2
 8009b78:	4013      	ands	r3, r2
 8009b7a:	2b02      	cmp	r3, #2
 8009b7c:	d112      	bne.n	8009ba4 <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b82:	881a      	ldrh	r2, [r3, #0]
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b8e:	1c9a      	adds	r2, r3, #2
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009b98:	b29b      	uxth	r3, r3
 8009b9a:	3b01      	subs	r3, #1
 8009b9c:	b29a      	uxth	r2, r3
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	86da      	strh	r2, [r3, #54]	; 0x36
 8009ba2:	e012      	b.n	8009bca <HAL_SPI_Transmit+0x18a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009ba4:	f7fc ffc2 	bl	8006b2c <HAL_GetTick>
 8009ba8:	0002      	movs	r2, r0
 8009baa:	69bb      	ldr	r3, [r7, #24]
 8009bac:	1ad3      	subs	r3, r2, r3
 8009bae:	683a      	ldr	r2, [r7, #0]
 8009bb0:	429a      	cmp	r2, r3
 8009bb2:	d802      	bhi.n	8009bba <HAL_SPI_Transmit+0x17a>
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	3301      	adds	r3, #1
 8009bb8:	d102      	bne.n	8009bc0 <HAL_SPI_Transmit+0x180>
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d104      	bne.n	8009bca <HAL_SPI_Transmit+0x18a>
        {
          errorcode = HAL_TIMEOUT;
 8009bc0:	231f      	movs	r3, #31
 8009bc2:	18fb      	adds	r3, r7, r3
 8009bc4:	2203      	movs	r2, #3
 8009bc6:	701a      	strb	r2, [r3, #0]
          goto error;
 8009bc8:	e079      	b.n	8009cbe <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009bce:	b29b      	uxth	r3, r3
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d1cd      	bne.n	8009b70 <HAL_SPI_Transmit+0x130>
 8009bd4:	e04f      	b.n	8009c76 <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	685b      	ldr	r3, [r3, #4]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d004      	beq.n	8009be8 <HAL_SPI_Transmit+0x1a8>
 8009bde:	2316      	movs	r3, #22
 8009be0:	18fb      	adds	r3, r7, r3
 8009be2:	881b      	ldrh	r3, [r3, #0]
 8009be4:	2b01      	cmp	r3, #1
 8009be6:	d141      	bne.n	8009c6c <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	330c      	adds	r3, #12
 8009bf2:	7812      	ldrb	r2, [r2, #0]
 8009bf4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009bfa:	1c5a      	adds	r2, r3, #1
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009c04:	b29b      	uxth	r3, r3
 8009c06:	3b01      	subs	r3, #1
 8009c08:	b29a      	uxth	r2, r3
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009c0e:	e02d      	b.n	8009c6c <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	689b      	ldr	r3, [r3, #8]
 8009c16:	2202      	movs	r2, #2
 8009c18:	4013      	ands	r3, r2
 8009c1a:	2b02      	cmp	r3, #2
 8009c1c:	d113      	bne.n	8009c46 <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	330c      	adds	r3, #12
 8009c28:	7812      	ldrb	r2, [r2, #0]
 8009c2a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c30:	1c5a      	adds	r2, r3, #1
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009c3a:	b29b      	uxth	r3, r3
 8009c3c:	3b01      	subs	r3, #1
 8009c3e:	b29a      	uxth	r2, r3
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	86da      	strh	r2, [r3, #54]	; 0x36
 8009c44:	e012      	b.n	8009c6c <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009c46:	f7fc ff71 	bl	8006b2c <HAL_GetTick>
 8009c4a:	0002      	movs	r2, r0
 8009c4c:	69bb      	ldr	r3, [r7, #24]
 8009c4e:	1ad3      	subs	r3, r2, r3
 8009c50:	683a      	ldr	r2, [r7, #0]
 8009c52:	429a      	cmp	r2, r3
 8009c54:	d802      	bhi.n	8009c5c <HAL_SPI_Transmit+0x21c>
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	3301      	adds	r3, #1
 8009c5a:	d102      	bne.n	8009c62 <HAL_SPI_Transmit+0x222>
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d104      	bne.n	8009c6c <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 8009c62:	231f      	movs	r3, #31
 8009c64:	18fb      	adds	r3, r7, r3
 8009c66:	2203      	movs	r2, #3
 8009c68:	701a      	strb	r2, [r3, #0]
          goto error;
 8009c6a:	e028      	b.n	8009cbe <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009c70:	b29b      	uxth	r3, r3
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d1cc      	bne.n	8009c10 <HAL_SPI_Transmit+0x1d0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009c76:	69ba      	ldr	r2, [r7, #24]
 8009c78:	6839      	ldr	r1, [r7, #0]
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	0018      	movs	r0, r3
 8009c7e:	f000 fa99 	bl	800a1b4 <SPI_EndRxTxTransaction>
 8009c82:	1e03      	subs	r3, r0, #0
 8009c84:	d002      	beq.n	8009c8c <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	2220      	movs	r2, #32
 8009c8a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	689b      	ldr	r3, [r3, #8]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d10a      	bne.n	8009caa <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009c94:	2300      	movs	r3, #0
 8009c96:	613b      	str	r3, [r7, #16]
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	68db      	ldr	r3, [r3, #12]
 8009c9e:	613b      	str	r3, [r7, #16]
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	689b      	ldr	r3, [r3, #8]
 8009ca6:	613b      	str	r3, [r7, #16]
 8009ca8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d004      	beq.n	8009cbc <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 8009cb2:	231f      	movs	r3, #31
 8009cb4:	18fb      	adds	r3, r7, r3
 8009cb6:	2201      	movs	r2, #1
 8009cb8:	701a      	strb	r2, [r3, #0]
 8009cba:	e000      	b.n	8009cbe <HAL_SPI_Transmit+0x27e>
  }

error:
 8009cbc:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	2251      	movs	r2, #81	; 0x51
 8009cc2:	2101      	movs	r1, #1
 8009cc4:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	2250      	movs	r2, #80	; 0x50
 8009cca:	2100      	movs	r1, #0
 8009ccc:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009cce:	231f      	movs	r3, #31
 8009cd0:	18fb      	adds	r3, r7, r3
 8009cd2:	781b      	ldrb	r3, [r3, #0]
}
 8009cd4:	0018      	movs	r0, r3
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	b008      	add	sp, #32
 8009cda:	bd80      	pop	{r7, pc}

08009cdc <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b086      	sub	sp, #24
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	60f8      	str	r0, [r7, #12]
 8009ce4:	60b9      	str	r1, [r7, #8]
 8009ce6:	1dbb      	adds	r3, r7, #6
 8009ce8:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009cea:	2317      	movs	r3, #23
 8009cec:	18fb      	adds	r3, r7, r3
 8009cee:	2200      	movs	r2, #0
 8009cf0:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2250      	movs	r2, #80	; 0x50
 8009cf6:	5c9b      	ldrb	r3, [r3, r2]
 8009cf8:	2b01      	cmp	r3, #1
 8009cfa:	d101      	bne.n	8009d00 <HAL_SPI_Transmit_IT+0x24>
 8009cfc:	2302      	movs	r3, #2
 8009cfe:	e072      	b.n	8009de6 <HAL_SPI_Transmit_IT+0x10a>
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	2250      	movs	r2, #80	; 0x50
 8009d04:	2101      	movs	r1, #1
 8009d06:	5499      	strb	r1, [r3, r2]

  if ((pData == NULL) || (Size == 0U))
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d003      	beq.n	8009d16 <HAL_SPI_Transmit_IT+0x3a>
 8009d0e:	1dbb      	adds	r3, r7, #6
 8009d10:	881b      	ldrh	r3, [r3, #0]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d104      	bne.n	8009d20 <HAL_SPI_Transmit_IT+0x44>
  {
    errorcode = HAL_ERROR;
 8009d16:	2317      	movs	r3, #23
 8009d18:	18fb      	adds	r3, r7, r3
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	701a      	strb	r2, [r3, #0]
    goto error;
 8009d1e:	e05b      	b.n	8009dd8 <HAL_SPI_Transmit_IT+0xfc>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	2251      	movs	r2, #81	; 0x51
 8009d24:	5c9b      	ldrb	r3, [r3, r2]
 8009d26:	b2db      	uxtb	r3, r3
 8009d28:	2b01      	cmp	r3, #1
 8009d2a:	d004      	beq.n	8009d36 <HAL_SPI_Transmit_IT+0x5a>
  {
    errorcode = HAL_BUSY;
 8009d2c:	2317      	movs	r3, #23
 8009d2e:	18fb      	adds	r3, r7, r3
 8009d30:	2202      	movs	r2, #2
 8009d32:	701a      	strb	r2, [r3, #0]
    goto error;
 8009d34:	e050      	b.n	8009dd8 <HAL_SPI_Transmit_IT+0xfc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	2251      	movs	r2, #81	; 0x51
 8009d3a:	2103      	movs	r1, #3
 8009d3c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	2200      	movs	r2, #0
 8009d42:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	68ba      	ldr	r2, [r7, #8]
 8009d48:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	1dba      	adds	r2, r7, #6
 8009d4e:	8812      	ldrh	r2, [r2, #0]
 8009d50:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	1dba      	adds	r2, r7, #6
 8009d56:	8812      	ldrh	r2, [r2, #0]
 8009d58:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	2200      	movs	r2, #0
 8009d64:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	2200      	movs	r2, #0
 8009d70:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	68db      	ldr	r3, [r3, #12]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d003      	beq.n	8009d82 <HAL_SPI_Transmit_IT+0xa6>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	4a1c      	ldr	r2, [pc, #112]	; (8009df0 <HAL_SPI_Transmit_IT+0x114>)
 8009d7e:	645a      	str	r2, [r3, #68]	; 0x44
 8009d80:	e002      	b.n	8009d88 <HAL_SPI_Transmit_IT+0xac>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	4a1b      	ldr	r2, [pc, #108]	; (8009df4 <HAL_SPI_Transmit_IT+0x118>)
 8009d86:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	689a      	ldr	r2, [r3, #8]
 8009d8c:	2380      	movs	r3, #128	; 0x80
 8009d8e:	021b      	lsls	r3, r3, #8
 8009d90:	429a      	cmp	r2, r3
 8009d92:	d108      	bne.n	8009da6 <HAL_SPI_Transmit_IT+0xca>
  {
    SPI_1LINE_TX(hspi);
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	681a      	ldr	r2, [r3, #0]
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	2180      	movs	r1, #128	; 0x80
 8009da0:	01c9      	lsls	r1, r1, #7
 8009da2:	430a      	orrs	r2, r1
 8009da4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	685a      	ldr	r2, [r3, #4]
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	21a0      	movs	r1, #160	; 0xa0
 8009db2:	430a      	orrs	r2, r1
 8009db4:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	2240      	movs	r2, #64	; 0x40
 8009dbe:	4013      	ands	r3, r2
 8009dc0:	2b40      	cmp	r3, #64	; 0x40
 8009dc2:	d008      	beq.n	8009dd6 <HAL_SPI_Transmit_IT+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	681a      	ldr	r2, [r3, #0]
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	2140      	movs	r1, #64	; 0x40
 8009dd0:	430a      	orrs	r2, r1
 8009dd2:	601a      	str	r2, [r3, #0]
 8009dd4:	e000      	b.n	8009dd8 <HAL_SPI_Transmit_IT+0xfc>
  }

error :
 8009dd6:	46c0      	nop			; (mov r8, r8)
  __HAL_UNLOCK(hspi);
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2250      	movs	r2, #80	; 0x50
 8009ddc:	2100      	movs	r1, #0
 8009dde:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009de0:	2317      	movs	r3, #23
 8009de2:	18fb      	adds	r3, r7, r3
 8009de4:	781b      	ldrb	r3, [r3, #0]
}
 8009de6:	0018      	movs	r0, r3
 8009de8:	46bd      	mov	sp, r7
 8009dea:	b006      	add	sp, #24
 8009dec:	bd80      	pop	{r7, pc}
 8009dee:	46c0      	nop			; (mov r8, r8)
 8009df0:	0800a08f 	.word	0x0800a08f
 8009df4:	0800a047 	.word	0x0800a047

08009df8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b088      	sub	sp, #32
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	685b      	ldr	r3, [r3, #4]
 8009e06:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	689b      	ldr	r3, [r3, #8]
 8009e0e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009e10:	69bb      	ldr	r3, [r7, #24]
 8009e12:	099b      	lsrs	r3, r3, #6
 8009e14:	001a      	movs	r2, r3
 8009e16:	2301      	movs	r3, #1
 8009e18:	4013      	ands	r3, r2
 8009e1a:	d10f      	bne.n	8009e3c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009e1c:	69bb      	ldr	r3, [r7, #24]
 8009e1e:	2201      	movs	r2, #1
 8009e20:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009e22:	d00b      	beq.n	8009e3c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009e24:	69fb      	ldr	r3, [r7, #28]
 8009e26:	099b      	lsrs	r3, r3, #6
 8009e28:	001a      	movs	r2, r3
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	4013      	ands	r3, r2
 8009e2e:	d005      	beq.n	8009e3c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e34:	687a      	ldr	r2, [r7, #4]
 8009e36:	0010      	movs	r0, r2
 8009e38:	4798      	blx	r3
    return;
 8009e3a:	e0d6      	b.n	8009fea <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009e3c:	69bb      	ldr	r3, [r7, #24]
 8009e3e:	085b      	lsrs	r3, r3, #1
 8009e40:	001a      	movs	r2, r3
 8009e42:	2301      	movs	r3, #1
 8009e44:	4013      	ands	r3, r2
 8009e46:	d00b      	beq.n	8009e60 <HAL_SPI_IRQHandler+0x68>
 8009e48:	69fb      	ldr	r3, [r7, #28]
 8009e4a:	09db      	lsrs	r3, r3, #7
 8009e4c:	001a      	movs	r2, r3
 8009e4e:	2301      	movs	r3, #1
 8009e50:	4013      	ands	r3, r2
 8009e52:	d005      	beq.n	8009e60 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e58:	687a      	ldr	r2, [r7, #4]
 8009e5a:	0010      	movs	r0, r2
 8009e5c:	4798      	blx	r3
    return;
 8009e5e:	e0c4      	b.n	8009fea <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009e60:	69bb      	ldr	r3, [r7, #24]
 8009e62:	095b      	lsrs	r3, r3, #5
 8009e64:	001a      	movs	r2, r3
 8009e66:	2301      	movs	r3, #1
 8009e68:	4013      	ands	r3, r2
 8009e6a:	d10c      	bne.n	8009e86 <HAL_SPI_IRQHandler+0x8e>
 8009e6c:	69bb      	ldr	r3, [r7, #24]
 8009e6e:	099b      	lsrs	r3, r3, #6
 8009e70:	001a      	movs	r2, r3
 8009e72:	2301      	movs	r3, #1
 8009e74:	4013      	ands	r3, r2
 8009e76:	d106      	bne.n	8009e86 <HAL_SPI_IRQHandler+0x8e>
 8009e78:	69bb      	ldr	r3, [r7, #24]
 8009e7a:	0a1b      	lsrs	r3, r3, #8
 8009e7c:	001a      	movs	r2, r3
 8009e7e:	2301      	movs	r3, #1
 8009e80:	4013      	ands	r3, r2
 8009e82:	d100      	bne.n	8009e86 <HAL_SPI_IRQHandler+0x8e>
 8009e84:	e0b1      	b.n	8009fea <HAL_SPI_IRQHandler+0x1f2>
 8009e86:	69fb      	ldr	r3, [r7, #28]
 8009e88:	095b      	lsrs	r3, r3, #5
 8009e8a:	001a      	movs	r2, r3
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	4013      	ands	r3, r2
 8009e90:	d100      	bne.n	8009e94 <HAL_SPI_IRQHandler+0x9c>
 8009e92:	e0aa      	b.n	8009fea <HAL_SPI_IRQHandler+0x1f2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009e94:	69bb      	ldr	r3, [r7, #24]
 8009e96:	099b      	lsrs	r3, r3, #6
 8009e98:	001a      	movs	r2, r3
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	4013      	ands	r3, r2
 8009e9e:	d023      	beq.n	8009ee8 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2251      	movs	r2, #81	; 0x51
 8009ea4:	5c9b      	ldrb	r3, [r3, r2]
 8009ea6:	b2db      	uxtb	r3, r3
 8009ea8:	2b03      	cmp	r3, #3
 8009eaa:	d011      	beq.n	8009ed0 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009eb0:	2204      	movs	r2, #4
 8009eb2:	431a      	orrs	r2, r3
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009eb8:	2300      	movs	r3, #0
 8009eba:	617b      	str	r3, [r7, #20]
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	68db      	ldr	r3, [r3, #12]
 8009ec2:	617b      	str	r3, [r7, #20]
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	617b      	str	r3, [r7, #20]
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	e00b      	b.n	8009ee8 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	613b      	str	r3, [r7, #16]
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	68db      	ldr	r3, [r3, #12]
 8009eda:	613b      	str	r3, [r7, #16]
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	689b      	ldr	r3, [r3, #8]
 8009ee2:	613b      	str	r3, [r7, #16]
 8009ee4:	693b      	ldr	r3, [r7, #16]
        return;
 8009ee6:	e080      	b.n	8009fea <HAL_SPI_IRQHandler+0x1f2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009ee8:	69bb      	ldr	r3, [r7, #24]
 8009eea:	095b      	lsrs	r3, r3, #5
 8009eec:	001a      	movs	r2, r3
 8009eee:	2301      	movs	r3, #1
 8009ef0:	4013      	ands	r3, r2
 8009ef2:	d014      	beq.n	8009f1e <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ef8:	2201      	movs	r2, #1
 8009efa:	431a      	orrs	r2, r3
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009f00:	2300      	movs	r3, #0
 8009f02:	60fb      	str	r3, [r7, #12]
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	689b      	ldr	r3, [r3, #8]
 8009f0a:	60fb      	str	r3, [r7, #12]
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	681a      	ldr	r2, [r3, #0]
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	2140      	movs	r1, #64	; 0x40
 8009f18:	438a      	bics	r2, r1
 8009f1a:	601a      	str	r2, [r3, #0]
 8009f1c:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009f1e:	69bb      	ldr	r3, [r7, #24]
 8009f20:	0a1b      	lsrs	r3, r3, #8
 8009f22:	001a      	movs	r2, r3
 8009f24:	2301      	movs	r3, #1
 8009f26:	4013      	ands	r3, r2
 8009f28:	d00c      	beq.n	8009f44 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f2e:	2208      	movs	r2, #8
 8009f30:	431a      	orrs	r2, r3
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009f36:	2300      	movs	r3, #0
 8009f38:	60bb      	str	r3, [r7, #8]
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	689b      	ldr	r3, [r3, #8]
 8009f40:	60bb      	str	r3, [r7, #8]
 8009f42:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d04d      	beq.n	8009fe8 <HAL_SPI_IRQHandler+0x1f0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	685a      	ldr	r2, [r3, #4]
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	21e0      	movs	r1, #224	; 0xe0
 8009f58:	438a      	bics	r2, r1
 8009f5a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2251      	movs	r2, #81	; 0x51
 8009f60:	2101      	movs	r1, #1
 8009f62:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009f64:	69fb      	ldr	r3, [r7, #28]
 8009f66:	2202      	movs	r2, #2
 8009f68:	4013      	ands	r3, r2
 8009f6a:	d103      	bne.n	8009f74 <HAL_SPI_IRQHandler+0x17c>
 8009f6c:	69fb      	ldr	r3, [r7, #28]
 8009f6e:	2201      	movs	r2, #1
 8009f70:	4013      	ands	r3, r2
 8009f72:	d032      	beq.n	8009fda <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	685a      	ldr	r2, [r3, #4]
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	2103      	movs	r1, #3
 8009f80:	438a      	bics	r2, r1
 8009f82:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d010      	beq.n	8009fae <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f90:	4a17      	ldr	r2, [pc, #92]	; (8009ff0 <HAL_SPI_IRQHandler+0x1f8>)
 8009f92:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f98:	0018      	movs	r0, r3
 8009f9a:	f7fd fc5b 	bl	8007854 <HAL_DMA_Abort_IT>
 8009f9e:	1e03      	subs	r3, r0, #0
 8009fa0:	d005      	beq.n	8009fae <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fa6:	2240      	movs	r2, #64	; 0x40
 8009fa8:	431a      	orrs	r2, r3
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d016      	beq.n	8009fe4 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009fba:	4a0d      	ldr	r2, [pc, #52]	; (8009ff0 <HAL_SPI_IRQHandler+0x1f8>)
 8009fbc:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009fc2:	0018      	movs	r0, r3
 8009fc4:	f7fd fc46 	bl	8007854 <HAL_DMA_Abort_IT>
 8009fc8:	1e03      	subs	r3, r0, #0
 8009fca:	d00b      	beq.n	8009fe4 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fd0:	2240      	movs	r2, #64	; 0x40
 8009fd2:	431a      	orrs	r2, r3
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8009fd8:	e004      	b.n	8009fe4 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	0018      	movs	r0, r3
 8009fde:	f000 f809 	bl	8009ff4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009fe2:	e000      	b.n	8009fe6 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8009fe4:	46c0      	nop			; (mov r8, r8)
    return;
 8009fe6:	46c0      	nop			; (mov r8, r8)
 8009fe8:	46c0      	nop			; (mov r8, r8)
  }
}
 8009fea:	46bd      	mov	sp, r7
 8009fec:	b008      	add	sp, #32
 8009fee:	bd80      	pop	{r7, pc}
 8009ff0:	0800a01d 	.word	0x0800a01d

08009ff4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b082      	sub	sp, #8
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009ffc:	46c0      	nop			; (mov r8, r8)
 8009ffe:	46bd      	mov	sp, r7
 800a000:	b002      	add	sp, #8
 800a002:	bd80      	pop	{r7, pc}

0800a004 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b082      	sub	sp, #8
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2251      	movs	r2, #81	; 0x51
 800a010:	5c9b      	ldrb	r3, [r3, r2]
 800a012:	b2db      	uxtb	r3, r3
}
 800a014:	0018      	movs	r0, r3
 800a016:	46bd      	mov	sp, r7
 800a018:	b002      	add	sp, #8
 800a01a:	bd80      	pop	{r7, pc}

0800a01c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b084      	sub	sp, #16
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a028:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	2200      	movs	r2, #0
 800a02e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2200      	movs	r2, #0
 800a034:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	0018      	movs	r0, r3
 800a03a:	f7ff ffdb 	bl	8009ff4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a03e:	46c0      	nop			; (mov r8, r8)
 800a040:	46bd      	mov	sp, r7
 800a042:	b004      	add	sp, #16
 800a044:	bd80      	pop	{r7, pc}

0800a046 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a046:	b580      	push	{r7, lr}
 800a048:	b082      	sub	sp, #8
 800a04a:	af00      	add	r7, sp, #0
 800a04c:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	330c      	adds	r3, #12
 800a058:	7812      	ldrb	r2, [r2, #0]
 800a05a:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a060:	1c5a      	adds	r2, r3, #1
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a06a:	b29b      	uxth	r3, r3
 800a06c:	3b01      	subs	r3, #1
 800a06e:	b29a      	uxth	r2, r3
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a078:	b29b      	uxth	r3, r3
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d103      	bne.n	800a086 <SPI_TxISR_8BIT+0x40>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	0018      	movs	r0, r3
 800a082:	f000 f8d5 	bl	800a230 <SPI_CloseTx_ISR>
  }
}
 800a086:	46c0      	nop			; (mov r8, r8)
 800a088:	46bd      	mov	sp, r7
 800a08a:	b002      	add	sp, #8
 800a08c:	bd80      	pop	{r7, pc}

0800a08e <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a08e:	b580      	push	{r7, lr}
 800a090:	b082      	sub	sp, #8
 800a092:	af00      	add	r7, sp, #0
 800a094:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a09a:	881a      	ldrh	r2, [r3, #0]
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0a6:	1c9a      	adds	r2, r3, #2
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a0b0:	b29b      	uxth	r3, r3
 800a0b2:	3b01      	subs	r3, #1
 800a0b4:	b29a      	uxth	r2, r3
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a0be:	b29b      	uxth	r3, r3
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d103      	bne.n	800a0cc <SPI_TxISR_16BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	0018      	movs	r0, r3
 800a0c8:	f000 f8b2 	bl	800a230 <SPI_CloseTx_ISR>
  }
}
 800a0cc:	46c0      	nop			; (mov r8, r8)
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	b002      	add	sp, #8
 800a0d2:	bd80      	pop	{r7, pc}

0800a0d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b084      	sub	sp, #16
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	60f8      	str	r0, [r7, #12]
 800a0dc:	60b9      	str	r1, [r7, #8]
 800a0de:	603b      	str	r3, [r7, #0]
 800a0e0:	1dfb      	adds	r3, r7, #7
 800a0e2:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a0e4:	e050      	b.n	800a188 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	3301      	adds	r3, #1
 800a0ea:	d04d      	beq.n	800a188 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800a0ec:	f7fc fd1e 	bl	8006b2c <HAL_GetTick>
 800a0f0:	0002      	movs	r2, r0
 800a0f2:	69bb      	ldr	r3, [r7, #24]
 800a0f4:	1ad3      	subs	r3, r2, r3
 800a0f6:	683a      	ldr	r2, [r7, #0]
 800a0f8:	429a      	cmp	r2, r3
 800a0fa:	d902      	bls.n	800a102 <SPI_WaitFlagStateUntilTimeout+0x2e>
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d142      	bne.n	800a188 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	685a      	ldr	r2, [r3, #4]
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	21e0      	movs	r1, #224	; 0xe0
 800a10e:	438a      	bics	r2, r1
 800a110:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	685a      	ldr	r2, [r3, #4]
 800a116:	2382      	movs	r3, #130	; 0x82
 800a118:	005b      	lsls	r3, r3, #1
 800a11a:	429a      	cmp	r2, r3
 800a11c:	d113      	bne.n	800a146 <SPI_WaitFlagStateUntilTimeout+0x72>
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	689a      	ldr	r2, [r3, #8]
 800a122:	2380      	movs	r3, #128	; 0x80
 800a124:	021b      	lsls	r3, r3, #8
 800a126:	429a      	cmp	r2, r3
 800a128:	d005      	beq.n	800a136 <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	689a      	ldr	r2, [r3, #8]
 800a12e:	2380      	movs	r3, #128	; 0x80
 800a130:	00db      	lsls	r3, r3, #3
 800a132:	429a      	cmp	r2, r3
 800a134:	d107      	bne.n	800a146 <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	681a      	ldr	r2, [r3, #0]
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	2140      	movs	r1, #64	; 0x40
 800a142:	438a      	bics	r2, r1
 800a144:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a14a:	2380      	movs	r3, #128	; 0x80
 800a14c:	019b      	lsls	r3, r3, #6
 800a14e:	429a      	cmp	r2, r3
 800a150:	d110      	bne.n	800a174 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	681a      	ldr	r2, [r3, #0]
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	4914      	ldr	r1, [pc, #80]	; (800a1b0 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 800a15e:	400a      	ands	r2, r1
 800a160:	601a      	str	r2, [r3, #0]
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	681a      	ldr	r2, [r3, #0]
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	2180      	movs	r1, #128	; 0x80
 800a16e:	0189      	lsls	r1, r1, #6
 800a170:	430a      	orrs	r2, r1
 800a172:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	2251      	movs	r2, #81	; 0x51
 800a178:	2101      	movs	r1, #1
 800a17a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	2250      	movs	r2, #80	; 0x50
 800a180:	2100      	movs	r1, #0
 800a182:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800a184:	2303      	movs	r3, #3
 800a186:	e00f      	b.n	800a1a8 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	689b      	ldr	r3, [r3, #8]
 800a18e:	68ba      	ldr	r2, [r7, #8]
 800a190:	4013      	ands	r3, r2
 800a192:	68ba      	ldr	r2, [r7, #8]
 800a194:	1ad3      	subs	r3, r2, r3
 800a196:	425a      	negs	r2, r3
 800a198:	4153      	adcs	r3, r2
 800a19a:	b2db      	uxtb	r3, r3
 800a19c:	001a      	movs	r2, r3
 800a19e:	1dfb      	adds	r3, r7, #7
 800a1a0:	781b      	ldrb	r3, [r3, #0]
 800a1a2:	429a      	cmp	r2, r3
 800a1a4:	d19f      	bne.n	800a0e6 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800a1a6:	2300      	movs	r3, #0
}
 800a1a8:	0018      	movs	r0, r3
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	b004      	add	sp, #16
 800a1ae:	bd80      	pop	{r7, pc}
 800a1b0:	ffffdfff 	.word	0xffffdfff

0800a1b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b086      	sub	sp, #24
 800a1b8:	af02      	add	r7, sp, #8
 800a1ba:	60f8      	str	r0, [r7, #12]
 800a1bc:	60b9      	str	r1, [r7, #8]
 800a1be:	607a      	str	r2, [r7, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	685a      	ldr	r2, [r3, #4]
 800a1c4:	2382      	movs	r3, #130	; 0x82
 800a1c6:	005b      	lsls	r3, r3, #1
 800a1c8:	429a      	cmp	r2, r3
 800a1ca:	d112      	bne.n	800a1f2 <SPI_EndRxTxTransaction+0x3e>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a1cc:	68ba      	ldr	r2, [r7, #8]
 800a1ce:	68f8      	ldr	r0, [r7, #12]
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	9300      	str	r3, [sp, #0]
 800a1d4:	0013      	movs	r3, r2
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	2180      	movs	r1, #128	; 0x80
 800a1da:	f7ff ff7b 	bl	800a0d4 <SPI_WaitFlagStateUntilTimeout>
 800a1de:	1e03      	subs	r3, r0, #0
 800a1e0:	d020      	beq.n	800a224 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1e6:	2220      	movs	r2, #32
 800a1e8:	431a      	orrs	r2, r3
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a1ee:	2303      	movs	r3, #3
 800a1f0:	e019      	b.n	800a226 <SPI_EndRxTxTransaction+0x72>
    }
  }
  else
  {
    /* Control RXNE flag in case of Full-Duplex transfer */
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	2251      	movs	r2, #81	; 0x51
 800a1f6:	5c9b      	ldrb	r3, [r3, r2]
 800a1f8:	b2db      	uxtb	r3, r3
 800a1fa:	2b05      	cmp	r3, #5
 800a1fc:	d112      	bne.n	800a224 <SPI_EndRxTxTransaction+0x70>
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a1fe:	68ba      	ldr	r2, [r7, #8]
 800a200:	68f8      	ldr	r0, [r7, #12]
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	9300      	str	r3, [sp, #0]
 800a206:	0013      	movs	r3, r2
 800a208:	2200      	movs	r2, #0
 800a20a:	2101      	movs	r1, #1
 800a20c:	f7ff ff62 	bl	800a0d4 <SPI_WaitFlagStateUntilTimeout>
 800a210:	1e03      	subs	r3, r0, #0
 800a212:	d007      	beq.n	800a224 <SPI_EndRxTxTransaction+0x70>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a218:	2220      	movs	r2, #32
 800a21a:	431a      	orrs	r2, r3
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800a220:	2303      	movs	r3, #3
 800a222:	e000      	b.n	800a226 <SPI_EndRxTxTransaction+0x72>
      }
    }
  }
  return HAL_OK;
 800a224:	2300      	movs	r3, #0
}
 800a226:	0018      	movs	r0, r3
 800a228:	46bd      	mov	sp, r7
 800a22a:	b004      	add	sp, #16
 800a22c:	bd80      	pop	{r7, pc}
	...

0800a230 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b086      	sub	sp, #24
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800a238:	4b2d      	ldr	r3, [pc, #180]	; (800a2f0 <SPI_CloseTx_ISR+0xc0>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	492d      	ldr	r1, [pc, #180]	; (800a2f4 <SPI_CloseTx_ISR+0xc4>)
 800a23e:	0018      	movs	r0, r3
 800a240:	f7f5 ff6a 	bl	8000118 <__udivsi3>
 800a244:	0003      	movs	r3, r0
 800a246:	001a      	movs	r2, r3
 800a248:	2364      	movs	r3, #100	; 0x64
 800a24a:	4353      	muls	r3, r2
 800a24c:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a24e:	f7fc fc6d 	bl	8006b2c <HAL_GetTick>
 800a252:	0003      	movs	r3, r0
 800a254:	617b      	str	r3, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800a256:	693b      	ldr	r3, [r7, #16]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d106      	bne.n	800a26a <SPI_CloseTx_ISR+0x3a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a260:	2220      	movs	r2, #32
 800a262:	431a      	orrs	r2, r3
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a268:	e008      	b.n	800a27c <SPI_CloseTx_ISR+0x4c>
    }
    count--;
 800a26a:	693b      	ldr	r3, [r7, #16]
 800a26c:	3b01      	subs	r3, #1
 800a26e:	613b      	str	r3, [r7, #16]
  }
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	689b      	ldr	r3, [r3, #8]
 800a276:	2202      	movs	r2, #2
 800a278:	4013      	ands	r3, r2
 800a27a:	d0ec      	beq.n	800a256 <SPI_CloseTx_ISR+0x26>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	685a      	ldr	r2, [r3, #4]
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	21a0      	movs	r1, #160	; 0xa0
 800a288:	438a      	bics	r2, r1
 800a28a:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a28c:	697a      	ldr	r2, [r7, #20]
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2164      	movs	r1, #100	; 0x64
 800a292:	0018      	movs	r0, r3
 800a294:	f7ff ff8e 	bl	800a1b4 <SPI_EndRxTxTransaction>
 800a298:	1e03      	subs	r3, r0, #0
 800a29a:	d005      	beq.n	800a2a8 <SPI_CloseTx_ISR+0x78>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2a0:	2220      	movs	r2, #32
 800a2a2:	431a      	orrs	r2, r3
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	689b      	ldr	r3, [r3, #8]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d10a      	bne.n	800a2c6 <SPI_CloseTx_ISR+0x96>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	60fb      	str	r3, [r7, #12]
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	68db      	ldr	r3, [r3, #12]
 800a2ba:	60fb      	str	r3, [r7, #12]
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	689b      	ldr	r3, [r3, #8]
 800a2c2:	60fb      	str	r3, [r7, #12]
 800a2c4:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2251      	movs	r2, #81	; 0x51
 800a2ca:	2101      	movs	r1, #1
 800a2cc:	5499      	strb	r1, [r3, r2]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d004      	beq.n	800a2e0 <SPI_CloseTx_ISR+0xb0>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	0018      	movs	r0, r3
 800a2da:	f7ff fe8b 	bl	8009ff4 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800a2de:	e003      	b.n	800a2e8 <SPI_CloseTx_ISR+0xb8>
    HAL_SPI_TxCpltCallback(hspi);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	0018      	movs	r0, r3
 800a2e4:	f7f7 fca5 	bl	8001c32 <HAL_SPI_TxCpltCallback>
}
 800a2e8:	46c0      	nop			; (mov r8, r8)
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	b006      	add	sp, #24
 800a2ee:	bd80      	pop	{r7, pc}
 800a2f0:	20000010 	.word	0x20000010
 800a2f4:	00005dc0 	.word	0x00005dc0

0800a2f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b082      	sub	sp, #8
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d101      	bne.n	800a30a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a306:	2301      	movs	r3, #1
 800a308:	e01e      	b.n	800a348 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2239      	movs	r2, #57	; 0x39
 800a30e:	5c9b      	ldrb	r3, [r3, r2]
 800a310:	b2db      	uxtb	r3, r3
 800a312:	2b00      	cmp	r3, #0
 800a314:	d107      	bne.n	800a326 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2238      	movs	r2, #56	; 0x38
 800a31a:	2100      	movs	r1, #0
 800a31c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	0018      	movs	r0, r3
 800a322:	f7fa f97f 	bl	8004624 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	2239      	movs	r2, #57	; 0x39
 800a32a:	2102      	movs	r1, #2
 800a32c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681a      	ldr	r2, [r3, #0]
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	3304      	adds	r3, #4
 800a336:	0019      	movs	r1, r3
 800a338:	0010      	movs	r0, r2
 800a33a:	f000 fc91 	bl	800ac60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2239      	movs	r2, #57	; 0x39
 800a342:	2101      	movs	r1, #1
 800a344:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a346:	2300      	movs	r3, #0
}
 800a348:	0018      	movs	r0, r3
 800a34a:	46bd      	mov	sp, r7
 800a34c:	b002      	add	sp, #8
 800a34e:	bd80      	pop	{r7, pc}

0800a350 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b084      	sub	sp, #16
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2239      	movs	r2, #57	; 0x39
 800a35c:	2102      	movs	r1, #2
 800a35e:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	689b      	ldr	r3, [r3, #8]
 800a366:	2207      	movs	r2, #7
 800a368:	4013      	ands	r3, r2
 800a36a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	2b06      	cmp	r3, #6
 800a370:	d007      	beq.n	800a382 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	681a      	ldr	r2, [r3, #0]
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	2101      	movs	r1, #1
 800a37e:	430a      	orrs	r2, r1
 800a380:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2239      	movs	r2, #57	; 0x39
 800a386:	2101      	movs	r1, #1
 800a388:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800a38a:	2300      	movs	r3, #0
}
 800a38c:	0018      	movs	r0, r3
 800a38e:	46bd      	mov	sp, r7
 800a390:	b004      	add	sp, #16
 800a392:	bd80      	pop	{r7, pc}

0800a394 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	68da      	ldr	r2, [r3, #12]
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	2101      	movs	r1, #1
 800a3a8:	430a      	orrs	r2, r1
 800a3aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	689b      	ldr	r3, [r3, #8]
 800a3b2:	2207      	movs	r2, #7
 800a3b4:	4013      	ands	r3, r2
 800a3b6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	2b06      	cmp	r3, #6
 800a3bc:	d007      	beq.n	800a3ce <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	681a      	ldr	r2, [r3, #0]
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	2101      	movs	r1, #1
 800a3ca:	430a      	orrs	r2, r1
 800a3cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a3ce:	2300      	movs	r3, #0
}
 800a3d0:	0018      	movs	r0, r3
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	b004      	add	sp, #16
 800a3d6:	bd80      	pop	{r7, pc}

0800a3d8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b082      	sub	sp, #8
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	68da      	ldr	r2, [r3, #12]
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	2101      	movs	r1, #1
 800a3ec:	438a      	bics	r2, r1
 800a3ee:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	6a1b      	ldr	r3, [r3, #32]
 800a3f6:	4a08      	ldr	r2, [pc, #32]	; (800a418 <HAL_TIM_Base_Stop_IT+0x40>)
 800a3f8:	4013      	ands	r3, r2
 800a3fa:	d107      	bne.n	800a40c <HAL_TIM_Base_Stop_IT+0x34>
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	681a      	ldr	r2, [r3, #0]
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	2101      	movs	r1, #1
 800a408:	438a      	bics	r2, r1
 800a40a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a40c:	2300      	movs	r3, #0
}
 800a40e:	0018      	movs	r0, r3
 800a410:	46bd      	mov	sp, r7
 800a412:	b002      	add	sp, #8
 800a414:	bd80      	pop	{r7, pc}
 800a416:	46c0      	nop			; (mov r8, r8)
 800a418:	00001111 	.word	0x00001111

0800a41c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b082      	sub	sp, #8
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d101      	bne.n	800a42e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800a42a:	2301      	movs	r3, #1
 800a42c:	e01e      	b.n	800a46c <HAL_TIM_OC_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2239      	movs	r2, #57	; 0x39
 800a432:	5c9b      	ldrb	r3, [r3, r2]
 800a434:	b2db      	uxtb	r3, r3
 800a436:	2b00      	cmp	r3, #0
 800a438:	d107      	bne.n	800a44a <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	2238      	movs	r2, #56	; 0x38
 800a43e:	2100      	movs	r1, #0
 800a440:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	0018      	movs	r0, r3
 800a446:	f000 f815 	bl	800a474 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	2239      	movs	r2, #57	; 0x39
 800a44e:	2102      	movs	r1, #2
 800a450:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681a      	ldr	r2, [r3, #0]
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	3304      	adds	r3, #4
 800a45a:	0019      	movs	r1, r3
 800a45c:	0010      	movs	r0, r2
 800a45e:	f000 fbff 	bl	800ac60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2239      	movs	r2, #57	; 0x39
 800a466:	2101      	movs	r1, #1
 800a468:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a46a:	2300      	movs	r3, #0
}
 800a46c:	0018      	movs	r0, r3
 800a46e:	46bd      	mov	sp, r7
 800a470:	b002      	add	sp, #8
 800a472:	bd80      	pop	{r7, pc}

0800a474 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b082      	sub	sp, #8
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800a47c:	46c0      	nop			; (mov r8, r8)
 800a47e:	46bd      	mov	sp, r7
 800a480:	b002      	add	sp, #8
 800a482:	bd80      	pop	{r7, pc}

0800a484 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b084      	sub	sp, #16
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
 800a48c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800a48e:	683b      	ldr	r3, [r7, #0]
 800a490:	2b04      	cmp	r3, #4
 800a492:	d011      	beq.n	800a4b8 <HAL_TIM_OC_Start_IT+0x34>
 800a494:	d802      	bhi.n	800a49c <HAL_TIM_OC_Start_IT+0x18>
 800a496:	2b00      	cmp	r3, #0
 800a498:	d005      	beq.n	800a4a6 <HAL_TIM_OC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
      break;
    }

    default:
      break;
 800a49a:	e028      	b.n	800a4ee <HAL_TIM_OC_Start_IT+0x6a>
  switch (Channel)
 800a49c:	2b08      	cmp	r3, #8
 800a49e:	d014      	beq.n	800a4ca <HAL_TIM_OC_Start_IT+0x46>
 800a4a0:	2b0c      	cmp	r3, #12
 800a4a2:	d01b      	beq.n	800a4dc <HAL_TIM_OC_Start_IT+0x58>
      break;
 800a4a4:	e023      	b.n	800a4ee <HAL_TIM_OC_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	68da      	ldr	r2, [r3, #12]
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2102      	movs	r1, #2
 800a4b2:	430a      	orrs	r2, r1
 800a4b4:	60da      	str	r2, [r3, #12]
      break;
 800a4b6:	e01a      	b.n	800a4ee <HAL_TIM_OC_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	68da      	ldr	r2, [r3, #12]
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	2104      	movs	r1, #4
 800a4c4:	430a      	orrs	r2, r1
 800a4c6:	60da      	str	r2, [r3, #12]
      break;
 800a4c8:	e011      	b.n	800a4ee <HAL_TIM_OC_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	68da      	ldr	r2, [r3, #12]
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	2108      	movs	r1, #8
 800a4d6:	430a      	orrs	r2, r1
 800a4d8:	60da      	str	r2, [r3, #12]
      break;
 800a4da:	e008      	b.n	800a4ee <HAL_TIM_OC_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	68da      	ldr	r2, [r3, #12]
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	2110      	movs	r1, #16
 800a4e8:	430a      	orrs	r2, r1
 800a4ea:	60da      	str	r2, [r3, #12]
      break;
 800a4ec:	46c0      	nop			; (mov r8, r8)
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	6839      	ldr	r1, [r7, #0]
 800a4f4:	2201      	movs	r2, #1
 800a4f6:	0018      	movs	r0, r3
 800a4f8:	f000 fdae 	bl	800b058 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	689b      	ldr	r3, [r3, #8]
 800a502:	2207      	movs	r2, #7
 800a504:	4013      	ands	r3, r2
 800a506:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	2b06      	cmp	r3, #6
 800a50c:	d007      	beq.n	800a51e <HAL_TIM_OC_Start_IT+0x9a>
  {
    __HAL_TIM_ENABLE(htim);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	681a      	ldr	r2, [r3, #0]
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	2101      	movs	r1, #1
 800a51a:	430a      	orrs	r2, r1
 800a51c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a51e:	2300      	movs	r3, #0
}
 800a520:	0018      	movs	r0, r3
 800a522:	46bd      	mov	sp, r7
 800a524:	b004      	add	sp, #16
 800a526:	bd80      	pop	{r7, pc}

0800a528 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b082      	sub	sp, #8
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
 800a530:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	2b04      	cmp	r3, #4
 800a536:	d011      	beq.n	800a55c <HAL_TIM_OC_Stop_IT+0x34>
 800a538:	d802      	bhi.n	800a540 <HAL_TIM_OC_Stop_IT+0x18>
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d005      	beq.n	800a54a <HAL_TIM_OC_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
      break;
    }

    default:
      break;
 800a53e:	e028      	b.n	800a592 <HAL_TIM_OC_Stop_IT+0x6a>
  switch (Channel)
 800a540:	2b08      	cmp	r3, #8
 800a542:	d014      	beq.n	800a56e <HAL_TIM_OC_Stop_IT+0x46>
 800a544:	2b0c      	cmp	r3, #12
 800a546:	d01b      	beq.n	800a580 <HAL_TIM_OC_Stop_IT+0x58>
      break;
 800a548:	e023      	b.n	800a592 <HAL_TIM_OC_Stop_IT+0x6a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	68da      	ldr	r2, [r3, #12]
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	2102      	movs	r1, #2
 800a556:	438a      	bics	r2, r1
 800a558:	60da      	str	r2, [r3, #12]
      break;
 800a55a:	e01a      	b.n	800a592 <HAL_TIM_OC_Stop_IT+0x6a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	68da      	ldr	r2, [r3, #12]
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	2104      	movs	r1, #4
 800a568:	438a      	bics	r2, r1
 800a56a:	60da      	str	r2, [r3, #12]
      break;
 800a56c:	e011      	b.n	800a592 <HAL_TIM_OC_Stop_IT+0x6a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	68da      	ldr	r2, [r3, #12]
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	2108      	movs	r1, #8
 800a57a:	438a      	bics	r2, r1
 800a57c:	60da      	str	r2, [r3, #12]
      break;
 800a57e:	e008      	b.n	800a592 <HAL_TIM_OC_Stop_IT+0x6a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	68da      	ldr	r2, [r3, #12]
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	2110      	movs	r1, #16
 800a58c:	438a      	bics	r2, r1
 800a58e:	60da      	str	r2, [r3, #12]
      break;
 800a590:	46c0      	nop			; (mov r8, r8)
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	6839      	ldr	r1, [r7, #0]
 800a598:	2200      	movs	r2, #0
 800a59a:	0018      	movs	r0, r3
 800a59c:	f000 fd5c 	bl	800b058 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	6a1b      	ldr	r3, [r3, #32]
 800a5a6:	4a08      	ldr	r2, [pc, #32]	; (800a5c8 <HAL_TIM_OC_Stop_IT+0xa0>)
 800a5a8:	4013      	ands	r3, r2
 800a5aa:	d107      	bne.n	800a5bc <HAL_TIM_OC_Stop_IT+0x94>
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	681a      	ldr	r2, [r3, #0]
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	2101      	movs	r1, #1
 800a5b8:	438a      	bics	r2, r1
 800a5ba:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a5bc:	2300      	movs	r3, #0
}
 800a5be:	0018      	movs	r0, r3
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	b002      	add	sp, #8
 800a5c4:	bd80      	pop	{r7, pc}
 800a5c6:	46c0      	nop			; (mov r8, r8)
 800a5c8:	00001111 	.word	0x00001111

0800a5cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b082      	sub	sp, #8
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d101      	bne.n	800a5de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a5da:	2301      	movs	r3, #1
 800a5dc:	e01e      	b.n	800a61c <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	2239      	movs	r2, #57	; 0x39
 800a5e2:	5c9b      	ldrb	r3, [r3, r2]
 800a5e4:	b2db      	uxtb	r3, r3
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d107      	bne.n	800a5fa <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2238      	movs	r2, #56	; 0x38
 800a5ee:	2100      	movs	r1, #0
 800a5f0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	0018      	movs	r0, r3
 800a5f6:	f000 f815 	bl	800a624 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2239      	movs	r2, #57	; 0x39
 800a5fe:	2102      	movs	r1, #2
 800a600:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681a      	ldr	r2, [r3, #0]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	3304      	adds	r3, #4
 800a60a:	0019      	movs	r1, r3
 800a60c:	0010      	movs	r0, r2
 800a60e:	f000 fb27 	bl	800ac60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	2239      	movs	r2, #57	; 0x39
 800a616:	2101      	movs	r1, #1
 800a618:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a61a:	2300      	movs	r3, #0
}
 800a61c:	0018      	movs	r0, r3
 800a61e:	46bd      	mov	sp, r7
 800a620:	b002      	add	sp, #8
 800a622:	bd80      	pop	{r7, pc}

0800a624 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a624:	b580      	push	{r7, lr}
 800a626:	b082      	sub	sp, #8
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a62c:	46c0      	nop			; (mov r8, r8)
 800a62e:	46bd      	mov	sp, r7
 800a630:	b002      	add	sp, #8
 800a632:	bd80      	pop	{r7, pc}

0800a634 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b084      	sub	sp, #16
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
 800a63c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	2b04      	cmp	r3, #4
 800a642:	d011      	beq.n	800a668 <HAL_TIM_PWM_Start_IT+0x34>
 800a644:	d802      	bhi.n	800a64c <HAL_TIM_PWM_Start_IT+0x18>
 800a646:	2b00      	cmp	r3, #0
 800a648:	d005      	beq.n	800a656 <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
      break;
    }

    default:
      break;
 800a64a:	e028      	b.n	800a69e <HAL_TIM_PWM_Start_IT+0x6a>
  switch (Channel)
 800a64c:	2b08      	cmp	r3, #8
 800a64e:	d014      	beq.n	800a67a <HAL_TIM_PWM_Start_IT+0x46>
 800a650:	2b0c      	cmp	r3, #12
 800a652:	d01b      	beq.n	800a68c <HAL_TIM_PWM_Start_IT+0x58>
      break;
 800a654:	e023      	b.n	800a69e <HAL_TIM_PWM_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	68da      	ldr	r2, [r3, #12]
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	2102      	movs	r1, #2
 800a662:	430a      	orrs	r2, r1
 800a664:	60da      	str	r2, [r3, #12]
      break;
 800a666:	e01a      	b.n	800a69e <HAL_TIM_PWM_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	68da      	ldr	r2, [r3, #12]
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	2104      	movs	r1, #4
 800a674:	430a      	orrs	r2, r1
 800a676:	60da      	str	r2, [r3, #12]
      break;
 800a678:	e011      	b.n	800a69e <HAL_TIM_PWM_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	68da      	ldr	r2, [r3, #12]
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	2108      	movs	r1, #8
 800a686:	430a      	orrs	r2, r1
 800a688:	60da      	str	r2, [r3, #12]
      break;
 800a68a:	e008      	b.n	800a69e <HAL_TIM_PWM_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	68da      	ldr	r2, [r3, #12]
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	2110      	movs	r1, #16
 800a698:	430a      	orrs	r2, r1
 800a69a:	60da      	str	r2, [r3, #12]
      break;
 800a69c:	46c0      	nop			; (mov r8, r8)
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	6839      	ldr	r1, [r7, #0]
 800a6a4:	2201      	movs	r2, #1
 800a6a6:	0018      	movs	r0, r3
 800a6a8:	f000 fcd6 	bl	800b058 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	689b      	ldr	r3, [r3, #8]
 800a6b2:	2207      	movs	r2, #7
 800a6b4:	4013      	ands	r3, r2
 800a6b6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	2b06      	cmp	r3, #6
 800a6bc:	d007      	beq.n	800a6ce <HAL_TIM_PWM_Start_IT+0x9a>
  {
    __HAL_TIM_ENABLE(htim);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	681a      	ldr	r2, [r3, #0]
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	2101      	movs	r1, #1
 800a6ca:	430a      	orrs	r2, r1
 800a6cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a6ce:	2300      	movs	r3, #0
}
 800a6d0:	0018      	movs	r0, r3
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	b004      	add	sp, #16
 800a6d6:	bd80      	pop	{r7, pc}

0800a6d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b082      	sub	sp, #8
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	691b      	ldr	r3, [r3, #16]
 800a6e6:	2202      	movs	r2, #2
 800a6e8:	4013      	ands	r3, r2
 800a6ea:	2b02      	cmp	r3, #2
 800a6ec:	d124      	bne.n	800a738 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	68db      	ldr	r3, [r3, #12]
 800a6f4:	2202      	movs	r2, #2
 800a6f6:	4013      	ands	r3, r2
 800a6f8:	2b02      	cmp	r3, #2
 800a6fa:	d11d      	bne.n	800a738 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	2203      	movs	r2, #3
 800a702:	4252      	negs	r2, r2
 800a704:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2201      	movs	r2, #1
 800a70a:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	699b      	ldr	r3, [r3, #24]
 800a712:	2203      	movs	r2, #3
 800a714:	4013      	ands	r3, r2
 800a716:	d004      	beq.n	800a722 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	0018      	movs	r0, r3
 800a71c:	f000 fa88 	bl	800ac30 <HAL_TIM_IC_CaptureCallback>
 800a720:	e007      	b.n	800a732 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	0018      	movs	r0, r3
 800a726:	f7fa f989 	bl	8004a3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	0018      	movs	r0, r3
 800a72e:	f000 fa87 	bl	800ac40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2200      	movs	r2, #0
 800a736:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	691b      	ldr	r3, [r3, #16]
 800a73e:	2204      	movs	r2, #4
 800a740:	4013      	ands	r3, r2
 800a742:	2b04      	cmp	r3, #4
 800a744:	d125      	bne.n	800a792 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	68db      	ldr	r3, [r3, #12]
 800a74c:	2204      	movs	r2, #4
 800a74e:	4013      	ands	r3, r2
 800a750:	2b04      	cmp	r3, #4
 800a752:	d11e      	bne.n	800a792 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	2205      	movs	r2, #5
 800a75a:	4252      	negs	r2, r2
 800a75c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2202      	movs	r2, #2
 800a762:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	699a      	ldr	r2, [r3, #24]
 800a76a:	23c0      	movs	r3, #192	; 0xc0
 800a76c:	009b      	lsls	r3, r3, #2
 800a76e:	4013      	ands	r3, r2
 800a770:	d004      	beq.n	800a77c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	0018      	movs	r0, r3
 800a776:	f000 fa5b 	bl	800ac30 <HAL_TIM_IC_CaptureCallback>
 800a77a:	e007      	b.n	800a78c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	0018      	movs	r0, r3
 800a780:	f7fa f95c 	bl	8004a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	0018      	movs	r0, r3
 800a788:	f000 fa5a 	bl	800ac40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	2200      	movs	r2, #0
 800a790:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	691b      	ldr	r3, [r3, #16]
 800a798:	2208      	movs	r2, #8
 800a79a:	4013      	ands	r3, r2
 800a79c:	2b08      	cmp	r3, #8
 800a79e:	d124      	bne.n	800a7ea <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	68db      	ldr	r3, [r3, #12]
 800a7a6:	2208      	movs	r2, #8
 800a7a8:	4013      	ands	r3, r2
 800a7aa:	2b08      	cmp	r3, #8
 800a7ac:	d11d      	bne.n	800a7ea <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	2209      	movs	r2, #9
 800a7b4:	4252      	negs	r2, r2
 800a7b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2204      	movs	r2, #4
 800a7bc:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	69db      	ldr	r3, [r3, #28]
 800a7c4:	2203      	movs	r2, #3
 800a7c6:	4013      	ands	r3, r2
 800a7c8:	d004      	beq.n	800a7d4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	0018      	movs	r0, r3
 800a7ce:	f000 fa2f 	bl	800ac30 <HAL_TIM_IC_CaptureCallback>
 800a7d2:	e007      	b.n	800a7e4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	0018      	movs	r0, r3
 800a7d8:	f7fa f930 	bl	8004a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	0018      	movs	r0, r3
 800a7e0:	f000 fa2e 	bl	800ac40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	691b      	ldr	r3, [r3, #16]
 800a7f0:	2210      	movs	r2, #16
 800a7f2:	4013      	ands	r3, r2
 800a7f4:	2b10      	cmp	r3, #16
 800a7f6:	d125      	bne.n	800a844 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	68db      	ldr	r3, [r3, #12]
 800a7fe:	2210      	movs	r2, #16
 800a800:	4013      	ands	r3, r2
 800a802:	2b10      	cmp	r3, #16
 800a804:	d11e      	bne.n	800a844 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	2211      	movs	r2, #17
 800a80c:	4252      	negs	r2, r2
 800a80e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2208      	movs	r2, #8
 800a814:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	69da      	ldr	r2, [r3, #28]
 800a81c:	23c0      	movs	r3, #192	; 0xc0
 800a81e:	009b      	lsls	r3, r3, #2
 800a820:	4013      	ands	r3, r2
 800a822:	d004      	beq.n	800a82e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	0018      	movs	r0, r3
 800a828:	f000 fa02 	bl	800ac30 <HAL_TIM_IC_CaptureCallback>
 800a82c:	e007      	b.n	800a83e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	0018      	movs	r0, r3
 800a832:	f7fa f903 	bl	8004a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	0018      	movs	r0, r3
 800a83a:	f000 fa01 	bl	800ac40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2200      	movs	r2, #0
 800a842:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	691b      	ldr	r3, [r3, #16]
 800a84a:	2201      	movs	r2, #1
 800a84c:	4013      	ands	r3, r2
 800a84e:	2b01      	cmp	r3, #1
 800a850:	d10f      	bne.n	800a872 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	68db      	ldr	r3, [r3, #12]
 800a858:	2201      	movs	r2, #1
 800a85a:	4013      	ands	r3, r2
 800a85c:	2b01      	cmp	r3, #1
 800a85e:	d108      	bne.n	800a872 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	2202      	movs	r2, #2
 800a866:	4252      	negs	r2, r2
 800a868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	0018      	movs	r0, r3
 800a86e:	f7fa f8a9 	bl	80049c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	691b      	ldr	r3, [r3, #16]
 800a878:	2240      	movs	r2, #64	; 0x40
 800a87a:	4013      	ands	r3, r2
 800a87c:	2b40      	cmp	r3, #64	; 0x40
 800a87e:	d10f      	bne.n	800a8a0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	68db      	ldr	r3, [r3, #12]
 800a886:	2240      	movs	r2, #64	; 0x40
 800a888:	4013      	ands	r3, r2
 800a88a:	2b40      	cmp	r3, #64	; 0x40
 800a88c:	d108      	bne.n	800a8a0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	2241      	movs	r2, #65	; 0x41
 800a894:	4252      	negs	r2, r2
 800a896:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	0018      	movs	r0, r3
 800a89c:	f000 f9d8 	bl	800ac50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a8a0:	46c0      	nop			; (mov r8, r8)
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	b002      	add	sp, #8
 800a8a6:	bd80      	pop	{r7, pc}

0800a8a8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b084      	sub	sp, #16
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	60f8      	str	r0, [r7, #12]
 800a8b0:	60b9      	str	r1, [r7, #8]
 800a8b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	2238      	movs	r2, #56	; 0x38
 800a8b8:	5c9b      	ldrb	r3, [r3, r2]
 800a8ba:	2b01      	cmp	r3, #1
 800a8bc:	d101      	bne.n	800a8c2 <HAL_TIM_OC_ConfigChannel+0x1a>
 800a8be:	2302      	movs	r3, #2
 800a8c0:	e03c      	b.n	800a93c <HAL_TIM_OC_ConfigChannel+0x94>
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	2238      	movs	r2, #56	; 0x38
 800a8c6:	2101      	movs	r1, #1
 800a8c8:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	2239      	movs	r2, #57	; 0x39
 800a8ce:	2102      	movs	r1, #2
 800a8d0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2b04      	cmp	r3, #4
 800a8d6:	d010      	beq.n	800a8fa <HAL_TIM_OC_ConfigChannel+0x52>
 800a8d8:	d802      	bhi.n	800a8e0 <HAL_TIM_OC_ConfigChannel+0x38>
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d005      	beq.n	800a8ea <HAL_TIM_OC_ConfigChannel+0x42>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
      break;
    }

    default:
      break;
 800a8de:	e024      	b.n	800a92a <HAL_TIM_OC_ConfigChannel+0x82>
  switch (Channel)
 800a8e0:	2b08      	cmp	r3, #8
 800a8e2:	d012      	beq.n	800a90a <HAL_TIM_OC_ConfigChannel+0x62>
 800a8e4:	2b0c      	cmp	r3, #12
 800a8e6:	d018      	beq.n	800a91a <HAL_TIM_OC_ConfigChannel+0x72>
      break;
 800a8e8:	e01f      	b.n	800a92a <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	68ba      	ldr	r2, [r7, #8]
 800a8f0:	0011      	movs	r1, r2
 800a8f2:	0018      	movs	r0, r3
 800a8f4:	f000 fa12 	bl	800ad1c <TIM_OC1_SetConfig>
      break;
 800a8f8:	e017      	b.n	800a92a <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	68ba      	ldr	r2, [r7, #8]
 800a900:	0011      	movs	r1, r2
 800a902:	0018      	movs	r0, r3
 800a904:	f000 fa46 	bl	800ad94 <TIM_OC2_SetConfig>
      break;
 800a908:	e00f      	b.n	800a92a <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	68ba      	ldr	r2, [r7, #8]
 800a910:	0011      	movs	r1, r2
 800a912:	0018      	movs	r0, r3
 800a914:	f000 fa80 	bl	800ae18 <TIM_OC3_SetConfig>
      break;
 800a918:	e007      	b.n	800a92a <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	68ba      	ldr	r2, [r7, #8]
 800a920:	0011      	movs	r1, r2
 800a922:	0018      	movs	r0, r3
 800a924:	f000 fab8 	bl	800ae98 <TIM_OC4_SetConfig>
      break;
 800a928:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	2239      	movs	r2, #57	; 0x39
 800a92e:	2101      	movs	r1, #1
 800a930:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	2238      	movs	r2, #56	; 0x38
 800a936:	2100      	movs	r1, #0
 800a938:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a93a:	2300      	movs	r3, #0
}
 800a93c:	0018      	movs	r0, r3
 800a93e:	46bd      	mov	sp, r7
 800a940:	b004      	add	sp, #16
 800a942:	bd80      	pop	{r7, pc}

0800a944 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a944:	b580      	push	{r7, lr}
 800a946:	b084      	sub	sp, #16
 800a948:	af00      	add	r7, sp, #0
 800a94a:	60f8      	str	r0, [r7, #12]
 800a94c:	60b9      	str	r1, [r7, #8]
 800a94e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	2238      	movs	r2, #56	; 0x38
 800a954:	5c9b      	ldrb	r3, [r3, r2]
 800a956:	2b01      	cmp	r3, #1
 800a958:	d101      	bne.n	800a95e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800a95a:	2302      	movs	r3, #2
 800a95c:	e0a4      	b.n	800aaa8 <HAL_TIM_PWM_ConfigChannel+0x164>
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	2238      	movs	r2, #56	; 0x38
 800a962:	2101      	movs	r1, #1
 800a964:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	2239      	movs	r2, #57	; 0x39
 800a96a:	2102      	movs	r1, #2
 800a96c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2b04      	cmp	r3, #4
 800a972:	d029      	beq.n	800a9c8 <HAL_TIM_PWM_ConfigChannel+0x84>
 800a974:	d802      	bhi.n	800a97c <HAL_TIM_PWM_ConfigChannel+0x38>
 800a976:	2b00      	cmp	r3, #0
 800a978:	d005      	beq.n	800a986 <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 800a97a:	e08c      	b.n	800aa96 <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 800a97c:	2b08      	cmp	r3, #8
 800a97e:	d046      	beq.n	800aa0e <HAL_TIM_PWM_ConfigChannel+0xca>
 800a980:	2b0c      	cmp	r3, #12
 800a982:	d065      	beq.n	800aa50 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 800a984:	e087      	b.n	800aa96 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	68ba      	ldr	r2, [r7, #8]
 800a98c:	0011      	movs	r1, r2
 800a98e:	0018      	movs	r0, r3
 800a990:	f000 f9c4 	bl	800ad1c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	699a      	ldr	r2, [r3, #24]
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	2108      	movs	r1, #8
 800a9a0:	430a      	orrs	r2, r1
 800a9a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	699a      	ldr	r2, [r3, #24]
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	2104      	movs	r1, #4
 800a9b0:	438a      	bics	r2, r1
 800a9b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	6999      	ldr	r1, [r3, #24]
 800a9ba:	68bb      	ldr	r3, [r7, #8]
 800a9bc:	68da      	ldr	r2, [r3, #12]
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	430a      	orrs	r2, r1
 800a9c4:	619a      	str	r2, [r3, #24]
      break;
 800a9c6:	e066      	b.n	800aa96 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	68ba      	ldr	r2, [r7, #8]
 800a9ce:	0011      	movs	r1, r2
 800a9d0:	0018      	movs	r0, r3
 800a9d2:	f000 f9df 	bl	800ad94 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	699a      	ldr	r2, [r3, #24]
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	2180      	movs	r1, #128	; 0x80
 800a9e2:	0109      	lsls	r1, r1, #4
 800a9e4:	430a      	orrs	r2, r1
 800a9e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	699a      	ldr	r2, [r3, #24]
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	492f      	ldr	r1, [pc, #188]	; (800aab0 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 800a9f4:	400a      	ands	r2, r1
 800a9f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	6999      	ldr	r1, [r3, #24]
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	68db      	ldr	r3, [r3, #12]
 800aa02:	021a      	lsls	r2, r3, #8
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	430a      	orrs	r2, r1
 800aa0a:	619a      	str	r2, [r3, #24]
      break;
 800aa0c:	e043      	b.n	800aa96 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	68ba      	ldr	r2, [r7, #8]
 800aa14:	0011      	movs	r1, r2
 800aa16:	0018      	movs	r0, r3
 800aa18:	f000 f9fe 	bl	800ae18 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	69da      	ldr	r2, [r3, #28]
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	2108      	movs	r1, #8
 800aa28:	430a      	orrs	r2, r1
 800aa2a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	69da      	ldr	r2, [r3, #28]
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	2104      	movs	r1, #4
 800aa38:	438a      	bics	r2, r1
 800aa3a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	69d9      	ldr	r1, [r3, #28]
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	68da      	ldr	r2, [r3, #12]
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	430a      	orrs	r2, r1
 800aa4c:	61da      	str	r2, [r3, #28]
      break;
 800aa4e:	e022      	b.n	800aa96 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	68ba      	ldr	r2, [r7, #8]
 800aa56:	0011      	movs	r1, r2
 800aa58:	0018      	movs	r0, r3
 800aa5a:	f000 fa1d 	bl	800ae98 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	69da      	ldr	r2, [r3, #28]
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	2180      	movs	r1, #128	; 0x80
 800aa6a:	0109      	lsls	r1, r1, #4
 800aa6c:	430a      	orrs	r2, r1
 800aa6e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	69da      	ldr	r2, [r3, #28]
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	490d      	ldr	r1, [pc, #52]	; (800aab0 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 800aa7c:	400a      	ands	r2, r1
 800aa7e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	69d9      	ldr	r1, [r3, #28]
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	68db      	ldr	r3, [r3, #12]
 800aa8a:	021a      	lsls	r2, r3, #8
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	430a      	orrs	r2, r1
 800aa92:	61da      	str	r2, [r3, #28]
      break;
 800aa94:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	2239      	movs	r2, #57	; 0x39
 800aa9a:	2101      	movs	r1, #1
 800aa9c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	2238      	movs	r2, #56	; 0x38
 800aaa2:	2100      	movs	r1, #0
 800aaa4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800aaa6:	2300      	movs	r3, #0
}
 800aaa8:	0018      	movs	r0, r3
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	b004      	add	sp, #16
 800aaae:	bd80      	pop	{r7, pc}
 800aab0:	fffffbff 	.word	0xfffffbff

0800aab4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b084      	sub	sp, #16
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
 800aabc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	2238      	movs	r2, #56	; 0x38
 800aac2:	5c9b      	ldrb	r3, [r3, r2]
 800aac4:	2b01      	cmp	r3, #1
 800aac6:	d101      	bne.n	800aacc <HAL_TIM_ConfigClockSource+0x18>
 800aac8:	2302      	movs	r3, #2
 800aaca:	e0ab      	b.n	800ac24 <HAL_TIM_ConfigClockSource+0x170>
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2238      	movs	r2, #56	; 0x38
 800aad0:	2101      	movs	r1, #1
 800aad2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2239      	movs	r2, #57	; 0x39
 800aad8:	2102      	movs	r1, #2
 800aada:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	689b      	ldr	r3, [r3, #8]
 800aae2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	2277      	movs	r2, #119	; 0x77
 800aae8:	4393      	bics	r3, r2
 800aaea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	4a4f      	ldr	r2, [pc, #316]	; (800ac2c <HAL_TIM_ConfigClockSource+0x178>)
 800aaf0:	4013      	ands	r3, r2
 800aaf2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	68fa      	ldr	r2, [r7, #12]
 800aafa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	2b40      	cmp	r3, #64	; 0x40
 800ab02:	d100      	bne.n	800ab06 <HAL_TIM_ConfigClockSource+0x52>
 800ab04:	e06b      	b.n	800abde <HAL_TIM_ConfigClockSource+0x12a>
 800ab06:	d80e      	bhi.n	800ab26 <HAL_TIM_ConfigClockSource+0x72>
 800ab08:	2b10      	cmp	r3, #16
 800ab0a:	d100      	bne.n	800ab0e <HAL_TIM_ConfigClockSource+0x5a>
 800ab0c:	e077      	b.n	800abfe <HAL_TIM_ConfigClockSource+0x14a>
 800ab0e:	d803      	bhi.n	800ab18 <HAL_TIM_ConfigClockSource+0x64>
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d100      	bne.n	800ab16 <HAL_TIM_ConfigClockSource+0x62>
 800ab14:	e073      	b.n	800abfe <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800ab16:	e07c      	b.n	800ac12 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800ab18:	2b20      	cmp	r3, #32
 800ab1a:	d100      	bne.n	800ab1e <HAL_TIM_ConfigClockSource+0x6a>
 800ab1c:	e06f      	b.n	800abfe <HAL_TIM_ConfigClockSource+0x14a>
 800ab1e:	2b30      	cmp	r3, #48	; 0x30
 800ab20:	d100      	bne.n	800ab24 <HAL_TIM_ConfigClockSource+0x70>
 800ab22:	e06c      	b.n	800abfe <HAL_TIM_ConfigClockSource+0x14a>
      break;
 800ab24:	e075      	b.n	800ac12 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800ab26:	2b70      	cmp	r3, #112	; 0x70
 800ab28:	d00e      	beq.n	800ab48 <HAL_TIM_ConfigClockSource+0x94>
 800ab2a:	d804      	bhi.n	800ab36 <HAL_TIM_ConfigClockSource+0x82>
 800ab2c:	2b50      	cmp	r3, #80	; 0x50
 800ab2e:	d036      	beq.n	800ab9e <HAL_TIM_ConfigClockSource+0xea>
 800ab30:	2b60      	cmp	r3, #96	; 0x60
 800ab32:	d044      	beq.n	800abbe <HAL_TIM_ConfigClockSource+0x10a>
      break;
 800ab34:	e06d      	b.n	800ac12 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800ab36:	2280      	movs	r2, #128	; 0x80
 800ab38:	0152      	lsls	r2, r2, #5
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d068      	beq.n	800ac10 <HAL_TIM_ConfigClockSource+0x15c>
 800ab3e:	2280      	movs	r2, #128	; 0x80
 800ab40:	0192      	lsls	r2, r2, #6
 800ab42:	4293      	cmp	r3, r2
 800ab44:	d017      	beq.n	800ab76 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 800ab46:	e064      	b.n	800ac12 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	6818      	ldr	r0, [r3, #0]
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	6899      	ldr	r1, [r3, #8]
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	685a      	ldr	r2, [r3, #4]
 800ab54:	683b      	ldr	r3, [r7, #0]
 800ab56:	68db      	ldr	r3, [r3, #12]
 800ab58:	f000 fa5e 	bl	800b018 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	689b      	ldr	r3, [r3, #8]
 800ab62:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	2277      	movs	r2, #119	; 0x77
 800ab68:	4313      	orrs	r3, r2
 800ab6a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	68fa      	ldr	r2, [r7, #12]
 800ab72:	609a      	str	r2, [r3, #8]
      break;
 800ab74:	e04d      	b.n	800ac12 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6818      	ldr	r0, [r3, #0]
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	6899      	ldr	r1, [r3, #8]
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	685a      	ldr	r2, [r3, #4]
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	68db      	ldr	r3, [r3, #12]
 800ab86:	f000 fa47 	bl	800b018 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	689a      	ldr	r2, [r3, #8]
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	2180      	movs	r1, #128	; 0x80
 800ab96:	01c9      	lsls	r1, r1, #7
 800ab98:	430a      	orrs	r2, r1
 800ab9a:	609a      	str	r2, [r3, #8]
      break;
 800ab9c:	e039      	b.n	800ac12 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	6818      	ldr	r0, [r3, #0]
 800aba2:	683b      	ldr	r3, [r7, #0]
 800aba4:	6859      	ldr	r1, [r3, #4]
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	68db      	ldr	r3, [r3, #12]
 800abaa:	001a      	movs	r2, r3
 800abac:	f000 f9ba 	bl	800af24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	2150      	movs	r1, #80	; 0x50
 800abb6:	0018      	movs	r0, r3
 800abb8:	f000 fa14 	bl	800afe4 <TIM_ITRx_SetConfig>
      break;
 800abbc:	e029      	b.n	800ac12 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6818      	ldr	r0, [r3, #0]
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	6859      	ldr	r1, [r3, #4]
 800abc6:	683b      	ldr	r3, [r7, #0]
 800abc8:	68db      	ldr	r3, [r3, #12]
 800abca:	001a      	movs	r2, r3
 800abcc:	f000 f9d8 	bl	800af80 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	2160      	movs	r1, #96	; 0x60
 800abd6:	0018      	movs	r0, r3
 800abd8:	f000 fa04 	bl	800afe4 <TIM_ITRx_SetConfig>
      break;
 800abdc:	e019      	b.n	800ac12 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	6818      	ldr	r0, [r3, #0]
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	6859      	ldr	r1, [r3, #4]
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	68db      	ldr	r3, [r3, #12]
 800abea:	001a      	movs	r2, r3
 800abec:	f000 f99a 	bl	800af24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	2140      	movs	r1, #64	; 0x40
 800abf6:	0018      	movs	r0, r3
 800abf8:	f000 f9f4 	bl	800afe4 <TIM_ITRx_SetConfig>
      break;
 800abfc:	e009      	b.n	800ac12 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681a      	ldr	r2, [r3, #0]
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	0019      	movs	r1, r3
 800ac08:	0010      	movs	r0, r2
 800ac0a:	f000 f9eb 	bl	800afe4 <TIM_ITRx_SetConfig>
      break;
 800ac0e:	e000      	b.n	800ac12 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 800ac10:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	2239      	movs	r2, #57	; 0x39
 800ac16:	2101      	movs	r1, #1
 800ac18:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	2238      	movs	r2, #56	; 0x38
 800ac1e:	2100      	movs	r1, #0
 800ac20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ac22:	2300      	movs	r3, #0
}
 800ac24:	0018      	movs	r0, r3
 800ac26:	46bd      	mov	sp, r7
 800ac28:	b004      	add	sp, #16
 800ac2a:	bd80      	pop	{r7, pc}
 800ac2c:	ffff00ff 	.word	0xffff00ff

0800ac30 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b082      	sub	sp, #8
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ac38:	46c0      	nop			; (mov r8, r8)
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	b002      	add	sp, #8
 800ac3e:	bd80      	pop	{r7, pc}

0800ac40 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b082      	sub	sp, #8
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ac48:	46c0      	nop			; (mov r8, r8)
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	b002      	add	sp, #8
 800ac4e:	bd80      	pop	{r7, pc}

0800ac50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b082      	sub	sp, #8
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ac58:	46c0      	nop			; (mov r8, r8)
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	b002      	add	sp, #8
 800ac5e:	bd80      	pop	{r7, pc}

0800ac60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b084      	sub	sp, #16
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
 800ac68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ac70:	687a      	ldr	r2, [r7, #4]
 800ac72:	2380      	movs	r3, #128	; 0x80
 800ac74:	05db      	lsls	r3, r3, #23
 800ac76:	429a      	cmp	r2, r3
 800ac78:	d00b      	beq.n	800ac92 <TIM_Base_SetConfig+0x32>
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	4a23      	ldr	r2, [pc, #140]	; (800ad0c <TIM_Base_SetConfig+0xac>)
 800ac7e:	4293      	cmp	r3, r2
 800ac80:	d007      	beq.n	800ac92 <TIM_Base_SetConfig+0x32>
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	4a22      	ldr	r2, [pc, #136]	; (800ad10 <TIM_Base_SetConfig+0xb0>)
 800ac86:	4293      	cmp	r3, r2
 800ac88:	d003      	beq.n	800ac92 <TIM_Base_SetConfig+0x32>
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	4a21      	ldr	r2, [pc, #132]	; (800ad14 <TIM_Base_SetConfig+0xb4>)
 800ac8e:	4293      	cmp	r3, r2
 800ac90:	d108      	bne.n	800aca4 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	2270      	movs	r2, #112	; 0x70
 800ac96:	4393      	bics	r3, r2
 800ac98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	685b      	ldr	r3, [r3, #4]
 800ac9e:	68fa      	ldr	r2, [r7, #12]
 800aca0:	4313      	orrs	r3, r2
 800aca2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800aca4:	687a      	ldr	r2, [r7, #4]
 800aca6:	2380      	movs	r3, #128	; 0x80
 800aca8:	05db      	lsls	r3, r3, #23
 800acaa:	429a      	cmp	r2, r3
 800acac:	d00b      	beq.n	800acc6 <TIM_Base_SetConfig+0x66>
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	4a16      	ldr	r2, [pc, #88]	; (800ad0c <TIM_Base_SetConfig+0xac>)
 800acb2:	4293      	cmp	r3, r2
 800acb4:	d007      	beq.n	800acc6 <TIM_Base_SetConfig+0x66>
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	4a15      	ldr	r2, [pc, #84]	; (800ad10 <TIM_Base_SetConfig+0xb0>)
 800acba:	4293      	cmp	r3, r2
 800acbc:	d003      	beq.n	800acc6 <TIM_Base_SetConfig+0x66>
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	4a14      	ldr	r2, [pc, #80]	; (800ad14 <TIM_Base_SetConfig+0xb4>)
 800acc2:	4293      	cmp	r3, r2
 800acc4:	d108      	bne.n	800acd8 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	4a13      	ldr	r2, [pc, #76]	; (800ad18 <TIM_Base_SetConfig+0xb8>)
 800acca:	4013      	ands	r3, r2
 800accc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	68db      	ldr	r3, [r3, #12]
 800acd2:	68fa      	ldr	r2, [r7, #12]
 800acd4:	4313      	orrs	r3, r2
 800acd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	2280      	movs	r2, #128	; 0x80
 800acdc:	4393      	bics	r3, r2
 800acde:	001a      	movs	r2, r3
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	691b      	ldr	r3, [r3, #16]
 800ace4:	4313      	orrs	r3, r2
 800ace6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	68fa      	ldr	r2, [r7, #12]
 800acec:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800acee:	683b      	ldr	r3, [r7, #0]
 800acf0:	689a      	ldr	r2, [r3, #8]
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	681a      	ldr	r2, [r3, #0]
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	2201      	movs	r2, #1
 800ad02:	615a      	str	r2, [r3, #20]
}
 800ad04:	46c0      	nop			; (mov r8, r8)
 800ad06:	46bd      	mov	sp, r7
 800ad08:	b004      	add	sp, #16
 800ad0a:	bd80      	pop	{r7, pc}
 800ad0c:	40000400 	.word	0x40000400
 800ad10:	40010800 	.word	0x40010800
 800ad14:	40011400 	.word	0x40011400
 800ad18:	fffffcff 	.word	0xfffffcff

0800ad1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b086      	sub	sp, #24
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
 800ad24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	6a1b      	ldr	r3, [r3, #32]
 800ad2a:	2201      	movs	r2, #1
 800ad2c:	4393      	bics	r3, r2
 800ad2e:	001a      	movs	r2, r3
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	6a1b      	ldr	r3, [r3, #32]
 800ad38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	685b      	ldr	r3, [r3, #4]
 800ad3e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	699b      	ldr	r3, [r3, #24]
 800ad44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	2270      	movs	r2, #112	; 0x70
 800ad4a:	4393      	bics	r3, r2
 800ad4c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	2203      	movs	r2, #3
 800ad52:	4393      	bics	r3, r2
 800ad54:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	68fa      	ldr	r2, [r7, #12]
 800ad5c:	4313      	orrs	r3, r2
 800ad5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ad60:	697b      	ldr	r3, [r7, #20]
 800ad62:	2202      	movs	r2, #2
 800ad64:	4393      	bics	r3, r2
 800ad66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	689b      	ldr	r3, [r3, #8]
 800ad6c:	697a      	ldr	r2, [r7, #20]
 800ad6e:	4313      	orrs	r3, r2
 800ad70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	693a      	ldr	r2, [r7, #16]
 800ad76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	68fa      	ldr	r2, [r7, #12]
 800ad7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	685a      	ldr	r2, [r3, #4]
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	697a      	ldr	r2, [r7, #20]
 800ad8a:	621a      	str	r2, [r3, #32]
}
 800ad8c:	46c0      	nop			; (mov r8, r8)
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	b006      	add	sp, #24
 800ad92:	bd80      	pop	{r7, pc}

0800ad94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b086      	sub	sp, #24
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
 800ad9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	6a1b      	ldr	r3, [r3, #32]
 800ada2:	2210      	movs	r2, #16
 800ada4:	4393      	bics	r3, r2
 800ada6:	001a      	movs	r2, r3
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	6a1b      	ldr	r3, [r3, #32]
 800adb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	685b      	ldr	r3, [r3, #4]
 800adb6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	699b      	ldr	r3, [r3, #24]
 800adbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	4a13      	ldr	r2, [pc, #76]	; (800ae10 <TIM_OC2_SetConfig+0x7c>)
 800adc2:	4013      	ands	r3, r2
 800adc4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	4a12      	ldr	r2, [pc, #72]	; (800ae14 <TIM_OC2_SetConfig+0x80>)
 800adca:	4013      	ands	r3, r2
 800adcc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	021b      	lsls	r3, r3, #8
 800add4:	68fa      	ldr	r2, [r7, #12]
 800add6:	4313      	orrs	r3, r2
 800add8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800adda:	697b      	ldr	r3, [r7, #20]
 800addc:	2220      	movs	r2, #32
 800adde:	4393      	bics	r3, r2
 800ade0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	689b      	ldr	r3, [r3, #8]
 800ade6:	011b      	lsls	r3, r3, #4
 800ade8:	697a      	ldr	r2, [r7, #20]
 800adea:	4313      	orrs	r3, r2
 800adec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	693a      	ldr	r2, [r7, #16]
 800adf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	68fa      	ldr	r2, [r7, #12]
 800adf8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	685a      	ldr	r2, [r3, #4]
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	697a      	ldr	r2, [r7, #20]
 800ae06:	621a      	str	r2, [r3, #32]
}
 800ae08:	46c0      	nop			; (mov r8, r8)
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	b006      	add	sp, #24
 800ae0e:	bd80      	pop	{r7, pc}
 800ae10:	ffff8fff 	.word	0xffff8fff
 800ae14:	fffffcff 	.word	0xfffffcff

0800ae18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b086      	sub	sp, #24
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	6078      	str	r0, [r7, #4]
 800ae20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	6a1b      	ldr	r3, [r3, #32]
 800ae26:	4a1a      	ldr	r2, [pc, #104]	; (800ae90 <TIM_OC3_SetConfig+0x78>)
 800ae28:	401a      	ands	r2, r3
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	6a1b      	ldr	r3, [r3, #32]
 800ae32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	685b      	ldr	r3, [r3, #4]
 800ae38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	69db      	ldr	r3, [r3, #28]
 800ae3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	2270      	movs	r2, #112	; 0x70
 800ae44:	4393      	bics	r3, r2
 800ae46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	2203      	movs	r2, #3
 800ae4c:	4393      	bics	r3, r2
 800ae4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	68fa      	ldr	r2, [r7, #12]
 800ae56:	4313      	orrs	r3, r2
 800ae58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ae5a:	697b      	ldr	r3, [r7, #20]
 800ae5c:	4a0d      	ldr	r2, [pc, #52]	; (800ae94 <TIM_OC3_SetConfig+0x7c>)
 800ae5e:	4013      	ands	r3, r2
 800ae60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	689b      	ldr	r3, [r3, #8]
 800ae66:	021b      	lsls	r3, r3, #8
 800ae68:	697a      	ldr	r2, [r7, #20]
 800ae6a:	4313      	orrs	r3, r2
 800ae6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	693a      	ldr	r2, [r7, #16]
 800ae72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	68fa      	ldr	r2, [r7, #12]
 800ae78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ae7a:	683b      	ldr	r3, [r7, #0]
 800ae7c:	685a      	ldr	r2, [r3, #4]
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	697a      	ldr	r2, [r7, #20]
 800ae86:	621a      	str	r2, [r3, #32]
}
 800ae88:	46c0      	nop			; (mov r8, r8)
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	b006      	add	sp, #24
 800ae8e:	bd80      	pop	{r7, pc}
 800ae90:	fffffeff 	.word	0xfffffeff
 800ae94:	fffffdff 	.word	0xfffffdff

0800ae98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b086      	sub	sp, #24
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
 800aea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	6a1b      	ldr	r3, [r3, #32]
 800aea6:	4a1b      	ldr	r2, [pc, #108]	; (800af14 <TIM_OC4_SetConfig+0x7c>)
 800aea8:	401a      	ands	r2, r3
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	6a1b      	ldr	r3, [r3, #32]
 800aeb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	685b      	ldr	r3, [r3, #4]
 800aeb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	69db      	ldr	r3, [r3, #28]
 800aebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	4a15      	ldr	r2, [pc, #84]	; (800af18 <TIM_OC4_SetConfig+0x80>)
 800aec4:	4013      	ands	r3, r2
 800aec6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	4a14      	ldr	r2, [pc, #80]	; (800af1c <TIM_OC4_SetConfig+0x84>)
 800aecc:	4013      	ands	r3, r2
 800aece:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	021b      	lsls	r3, r3, #8
 800aed6:	68fa      	ldr	r2, [r7, #12]
 800aed8:	4313      	orrs	r3, r2
 800aeda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800aedc:	697b      	ldr	r3, [r7, #20]
 800aede:	4a10      	ldr	r2, [pc, #64]	; (800af20 <TIM_OC4_SetConfig+0x88>)
 800aee0:	4013      	ands	r3, r2
 800aee2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	689b      	ldr	r3, [r3, #8]
 800aee8:	031b      	lsls	r3, r3, #12
 800aeea:	697a      	ldr	r2, [r7, #20]
 800aeec:	4313      	orrs	r3, r2
 800aeee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	693a      	ldr	r2, [r7, #16]
 800aef4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	68fa      	ldr	r2, [r7, #12]
 800aefa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	685a      	ldr	r2, [r3, #4]
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	697a      	ldr	r2, [r7, #20]
 800af08:	621a      	str	r2, [r3, #32]
}
 800af0a:	46c0      	nop			; (mov r8, r8)
 800af0c:	46bd      	mov	sp, r7
 800af0e:	b006      	add	sp, #24
 800af10:	bd80      	pop	{r7, pc}
 800af12:	46c0      	nop			; (mov r8, r8)
 800af14:	ffffefff 	.word	0xffffefff
 800af18:	ffff8fff 	.word	0xffff8fff
 800af1c:	fffffcff 	.word	0xfffffcff
 800af20:	ffffdfff 	.word	0xffffdfff

0800af24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b086      	sub	sp, #24
 800af28:	af00      	add	r7, sp, #0
 800af2a:	60f8      	str	r0, [r7, #12]
 800af2c:	60b9      	str	r1, [r7, #8]
 800af2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	6a1b      	ldr	r3, [r3, #32]
 800af34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	6a1b      	ldr	r3, [r3, #32]
 800af3a:	2201      	movs	r2, #1
 800af3c:	4393      	bics	r3, r2
 800af3e:	001a      	movs	r2, r3
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	699b      	ldr	r3, [r3, #24]
 800af48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800af4a:	693b      	ldr	r3, [r7, #16]
 800af4c:	22f0      	movs	r2, #240	; 0xf0
 800af4e:	4393      	bics	r3, r2
 800af50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	011b      	lsls	r3, r3, #4
 800af56:	693a      	ldr	r2, [r7, #16]
 800af58:	4313      	orrs	r3, r2
 800af5a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800af5c:	697b      	ldr	r3, [r7, #20]
 800af5e:	220a      	movs	r2, #10
 800af60:	4393      	bics	r3, r2
 800af62:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800af64:	697a      	ldr	r2, [r7, #20]
 800af66:	68bb      	ldr	r3, [r7, #8]
 800af68:	4313      	orrs	r3, r2
 800af6a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	693a      	ldr	r2, [r7, #16]
 800af70:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	697a      	ldr	r2, [r7, #20]
 800af76:	621a      	str	r2, [r3, #32]
}
 800af78:	46c0      	nop			; (mov r8, r8)
 800af7a:	46bd      	mov	sp, r7
 800af7c:	b006      	add	sp, #24
 800af7e:	bd80      	pop	{r7, pc}

0800af80 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800af80:	b580      	push	{r7, lr}
 800af82:	b086      	sub	sp, #24
 800af84:	af00      	add	r7, sp, #0
 800af86:	60f8      	str	r0, [r7, #12]
 800af88:	60b9      	str	r1, [r7, #8]
 800af8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	6a1b      	ldr	r3, [r3, #32]
 800af90:	2210      	movs	r2, #16
 800af92:	4393      	bics	r3, r2
 800af94:	001a      	movs	r2, r3
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	699b      	ldr	r3, [r3, #24]
 800af9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	6a1b      	ldr	r3, [r3, #32]
 800afa4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800afa6:	697b      	ldr	r3, [r7, #20]
 800afa8:	4a0d      	ldr	r2, [pc, #52]	; (800afe0 <TIM_TI2_ConfigInputStage+0x60>)
 800afaa:	4013      	ands	r3, r2
 800afac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	031b      	lsls	r3, r3, #12
 800afb2:	697a      	ldr	r2, [r7, #20]
 800afb4:	4313      	orrs	r3, r2
 800afb6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800afb8:	693b      	ldr	r3, [r7, #16]
 800afba:	22a0      	movs	r2, #160	; 0xa0
 800afbc:	4393      	bics	r3, r2
 800afbe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800afc0:	68bb      	ldr	r3, [r7, #8]
 800afc2:	011b      	lsls	r3, r3, #4
 800afc4:	693a      	ldr	r2, [r7, #16]
 800afc6:	4313      	orrs	r3, r2
 800afc8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	697a      	ldr	r2, [r7, #20]
 800afce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	693a      	ldr	r2, [r7, #16]
 800afd4:	621a      	str	r2, [r3, #32]
}
 800afd6:	46c0      	nop			; (mov r8, r8)
 800afd8:	46bd      	mov	sp, r7
 800afda:	b006      	add	sp, #24
 800afdc:	bd80      	pop	{r7, pc}
 800afde:	46c0      	nop			; (mov r8, r8)
 800afe0:	ffff0fff 	.word	0xffff0fff

0800afe4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b084      	sub	sp, #16
 800afe8:	af00      	add	r7, sp, #0
 800afea:	6078      	str	r0, [r7, #4]
 800afec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	689b      	ldr	r3, [r3, #8]
 800aff2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	2270      	movs	r2, #112	; 0x70
 800aff8:	4393      	bics	r3, r2
 800affa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800affc:	683a      	ldr	r2, [r7, #0]
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	4313      	orrs	r3, r2
 800b002:	2207      	movs	r2, #7
 800b004:	4313      	orrs	r3, r2
 800b006:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	68fa      	ldr	r2, [r7, #12]
 800b00c:	609a      	str	r2, [r3, #8]
}
 800b00e:	46c0      	nop			; (mov r8, r8)
 800b010:	46bd      	mov	sp, r7
 800b012:	b004      	add	sp, #16
 800b014:	bd80      	pop	{r7, pc}
	...

0800b018 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b018:	b580      	push	{r7, lr}
 800b01a:	b086      	sub	sp, #24
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	60f8      	str	r0, [r7, #12]
 800b020:	60b9      	str	r1, [r7, #8]
 800b022:	607a      	str	r2, [r7, #4]
 800b024:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	689b      	ldr	r3, [r3, #8]
 800b02a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b02c:	697b      	ldr	r3, [r7, #20]
 800b02e:	4a09      	ldr	r2, [pc, #36]	; (800b054 <TIM_ETR_SetConfig+0x3c>)
 800b030:	4013      	ands	r3, r2
 800b032:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	021a      	lsls	r2, r3, #8
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	431a      	orrs	r2, r3
 800b03c:	68bb      	ldr	r3, [r7, #8]
 800b03e:	4313      	orrs	r3, r2
 800b040:	697a      	ldr	r2, [r7, #20]
 800b042:	4313      	orrs	r3, r2
 800b044:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	697a      	ldr	r2, [r7, #20]
 800b04a:	609a      	str	r2, [r3, #8]
}
 800b04c:	46c0      	nop			; (mov r8, r8)
 800b04e:	46bd      	mov	sp, r7
 800b050:	b006      	add	sp, #24
 800b052:	bd80      	pop	{r7, pc}
 800b054:	ffff00ff 	.word	0xffff00ff

0800b058 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b086      	sub	sp, #24
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	60f8      	str	r0, [r7, #12]
 800b060:	60b9      	str	r1, [r7, #8]
 800b062:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b064:	68bb      	ldr	r3, [r7, #8]
 800b066:	221f      	movs	r2, #31
 800b068:	4013      	ands	r3, r2
 800b06a:	2201      	movs	r2, #1
 800b06c:	409a      	lsls	r2, r3
 800b06e:	0013      	movs	r3, r2
 800b070:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	6a1b      	ldr	r3, [r3, #32]
 800b076:	697a      	ldr	r2, [r7, #20]
 800b078:	43d2      	mvns	r2, r2
 800b07a:	401a      	ands	r2, r3
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	6a1a      	ldr	r2, [r3, #32]
 800b084:	68bb      	ldr	r3, [r7, #8]
 800b086:	211f      	movs	r1, #31
 800b088:	400b      	ands	r3, r1
 800b08a:	6879      	ldr	r1, [r7, #4]
 800b08c:	4099      	lsls	r1, r3
 800b08e:	000b      	movs	r3, r1
 800b090:	431a      	orrs	r2, r3
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	621a      	str	r2, [r3, #32]
}
 800b096:	46c0      	nop			; (mov r8, r8)
 800b098:	46bd      	mov	sp, r7
 800b09a:	b006      	add	sp, #24
 800b09c:	bd80      	pop	{r7, pc}

0800b09e <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b09e:	b580      	push	{r7, lr}
 800b0a0:	b084      	sub	sp, #16
 800b0a2:	af00      	add	r7, sp, #0
 800b0a4:	6078      	str	r0, [r7, #4]
 800b0a6:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2238      	movs	r2, #56	; 0x38
 800b0ac:	5c9b      	ldrb	r3, [r3, r2]
 800b0ae:	2b01      	cmp	r3, #1
 800b0b0:	d101      	bne.n	800b0b6 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b0b2:	2302      	movs	r3, #2
 800b0b4:	e032      	b.n	800b11c <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	2238      	movs	r2, #56	; 0x38
 800b0ba:	2101      	movs	r1, #1
 800b0bc:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	2239      	movs	r2, #57	; 0x39
 800b0c2:	2102      	movs	r1, #2
 800b0c4:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	685b      	ldr	r3, [r3, #4]
 800b0cc:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	689b      	ldr	r3, [r3, #8]
 800b0d4:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	2270      	movs	r2, #112	; 0x70
 800b0da:	4393      	bics	r3, r2
 800b0dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	68fa      	ldr	r2, [r7, #12]
 800b0e4:	4313      	orrs	r3, r2
 800b0e6:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800b0e8:	68bb      	ldr	r3, [r7, #8]
 800b0ea:	2280      	movs	r2, #128	; 0x80
 800b0ec:	4393      	bics	r3, r2
 800b0ee:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	685b      	ldr	r3, [r3, #4]
 800b0f4:	68ba      	ldr	r2, [r7, #8]
 800b0f6:	4313      	orrs	r3, r2
 800b0f8:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	68fa      	ldr	r2, [r7, #12]
 800b100:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	68ba      	ldr	r2, [r7, #8]
 800b108:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2239      	movs	r2, #57	; 0x39
 800b10e:	2101      	movs	r1, #1
 800b110:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2238      	movs	r2, #56	; 0x38
 800b116:	2100      	movs	r1, #0
 800b118:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b11a:	2300      	movs	r3, #0
}
 800b11c:	0018      	movs	r0, r3
 800b11e:	46bd      	mov	sp, r7
 800b120:	b004      	add	sp, #16
 800b122:	bd80      	pop	{r7, pc}

0800b124 <HAL_TIMEx_RemapConfig>:
  @endif
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b082      	sub	sp, #8
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
 800b12c:	6039      	str	r1, [r7, #0]
  __HAL_LOCK(htim);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2238      	movs	r2, #56	; 0x38
 800b132:	5c9b      	ldrb	r3, [r3, r2]
 800b134:	2b01      	cmp	r3, #1
 800b136:	d101      	bne.n	800b13c <HAL_TIMEx_RemapConfig+0x18>
 800b138:	2302      	movs	r3, #2
 800b13a:	e00c      	b.n	800b156 <HAL_TIMEx_RemapConfig+0x32>
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2238      	movs	r2, #56	; 0x38
 800b140:	2101      	movs	r1, #1
 800b142:	5499      	strb	r1, [r3, r2]

  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance, Remap));

  /* Set the Timer remapping configuration */
  WRITE_REG(htim->Instance->OR, Remap);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	683a      	ldr	r2, [r7, #0]
 800b14a:	651a      	str	r2, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	2238      	movs	r2, #56	; 0x38
 800b150:	2100      	movs	r1, #0
 800b152:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b154:	2300      	movs	r3, #0
}
 800b156:	0018      	movs	r0, r3
 800b158:	46bd      	mov	sp, r7
 800b15a:	b002      	add	sp, #8
 800b15c:	bd80      	pop	{r7, pc}
	...

0800b160 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b084      	sub	sp, #16
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800b168:	210e      	movs	r1, #14
 800b16a:	187b      	adds	r3, r7, r1
 800b16c:	4a08      	ldr	r2, [pc, #32]	; (800b190 <USB_EnableGlobalInt+0x30>)
 800b16e:	801a      	strh	r2, [r3, #0]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2240      	movs	r2, #64	; 0x40
 800b174:	5a9b      	ldrh	r3, [r3, r2]
 800b176:	b29a      	uxth	r2, r3
 800b178:	187b      	adds	r3, r7, r1
 800b17a:	881b      	ldrh	r3, [r3, #0]
 800b17c:	4313      	orrs	r3, r2
 800b17e:	b299      	uxth	r1, r3
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	2240      	movs	r2, #64	; 0x40
 800b184:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800b186:	2300      	movs	r3, #0
}
 800b188:	0018      	movs	r0, r3
 800b18a:	46bd      	mov	sp, r7
 800b18c:	b004      	add	sp, #16
 800b18e:	bd80      	pop	{r7, pc}
 800b190:	ffffbf80 	.word	0xffffbf80

0800b194 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b084      	sub	sp, #16
 800b198:	af00      	add	r7, sp, #0
 800b19a:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800b19c:	210e      	movs	r1, #14
 800b19e:	187b      	adds	r3, r7, r1
 800b1a0:	4a0b      	ldr	r2, [pc, #44]	; (800b1d0 <USB_DisableGlobalInt+0x3c>)
 800b1a2:	801a      	strh	r2, [r3, #0]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2240      	movs	r2, #64	; 0x40
 800b1a8:	5a9b      	ldrh	r3, [r3, r2]
 800b1aa:	b29b      	uxth	r3, r3
 800b1ac:	b21b      	sxth	r3, r3
 800b1ae:	187a      	adds	r2, r7, r1
 800b1b0:	2100      	movs	r1, #0
 800b1b2:	5e52      	ldrsh	r2, [r2, r1]
 800b1b4:	43d2      	mvns	r2, r2
 800b1b6:	b212      	sxth	r2, r2
 800b1b8:	4013      	ands	r3, r2
 800b1ba:	b21b      	sxth	r3, r3
 800b1bc:	b299      	uxth	r1, r3
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	2240      	movs	r2, #64	; 0x40
 800b1c2:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800b1c4:	2300      	movs	r3, #0
}
 800b1c6:	0018      	movs	r0, r3
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	b004      	add	sp, #16
 800b1cc:	bd80      	pop	{r7, pc}
 800b1ce:	46c0      	nop			; (mov r8, r8)
 800b1d0:	ffffbf80 	.word	0xffffbf80

0800b1d4 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800b1d4:	b084      	sub	sp, #16
 800b1d6:	b590      	push	{r4, r7, lr}
 800b1d8:	46c6      	mov	lr, r8
 800b1da:	b500      	push	{lr}
 800b1dc:	b082      	sub	sp, #8
 800b1de:	af00      	add	r7, sp, #0
 800b1e0:	6078      	str	r0, [r7, #4]
 800b1e2:	2004      	movs	r0, #4
 800b1e4:	2410      	movs	r4, #16
 800b1e6:	46a4      	mov	ip, r4
 800b1e8:	2408      	movs	r4, #8
 800b1ea:	46a0      	mov	r8, r4
 800b1ec:	44b8      	add	r8, r7
 800b1ee:	44c4      	add	ip, r8
 800b1f0:	4460      	add	r0, ip
 800b1f2:	6001      	str	r1, [r0, #0]
 800b1f4:	6042      	str	r2, [r0, #4]
 800b1f6:	6083      	str	r3, [r0, #8]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2240      	movs	r2, #64	; 0x40
 800b1fc:	2101      	movs	r1, #1
 800b1fe:	5299      	strh	r1, [r3, r2]

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	2240      	movs	r2, #64	; 0x40
 800b204:	2100      	movs	r1, #0
 800b206:	5299      	strh	r1, [r3, r2]

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	2244      	movs	r2, #68	; 0x44
 800b20c:	2100      	movs	r1, #0
 800b20e:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	2250      	movs	r2, #80	; 0x50
 800b214:	2100      	movs	r1, #0
 800b216:	5299      	strh	r1, [r3, r2]

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	0018      	movs	r0, r3
 800b21c:	f7ff ffa0 	bl	800b160 <USB_EnableGlobalInt>

  return HAL_OK;
 800b220:	2300      	movs	r3, #0
}
 800b222:	0018      	movs	r0, r3
 800b224:	46bd      	mov	sp, r7
 800b226:	b002      	add	sp, #8
 800b228:	bc04      	pop	{r2}
 800b22a:	4690      	mov	r8, r2
 800b22c:	bc90      	pop	{r4, r7}
 800b22e:	bc08      	pop	{r3}
 800b230:	b004      	add	sp, #16
 800b232:	4718      	bx	r3

0800b234 <calloc>:
 800b234:	b510      	push	{r4, lr}
 800b236:	4b03      	ldr	r3, [pc, #12]	; (800b244 <calloc+0x10>)
 800b238:	000a      	movs	r2, r1
 800b23a:	0001      	movs	r1, r0
 800b23c:	6818      	ldr	r0, [r3, #0]
 800b23e:	f000 f83e 	bl	800b2be <_calloc_r>
 800b242:	bd10      	pop	{r4, pc}
 800b244:	2000006c 	.word	0x2000006c

0800b248 <__errno>:
 800b248:	4b01      	ldr	r3, [pc, #4]	; (800b250 <__errno+0x8>)
 800b24a:	6818      	ldr	r0, [r3, #0]
 800b24c:	4770      	bx	lr
 800b24e:	46c0      	nop			; (mov r8, r8)
 800b250:	2000006c 	.word	0x2000006c

0800b254 <__libc_init_array>:
 800b254:	b570      	push	{r4, r5, r6, lr}
 800b256:	2600      	movs	r6, #0
 800b258:	4d0c      	ldr	r5, [pc, #48]	; (800b28c <__libc_init_array+0x38>)
 800b25a:	4c0d      	ldr	r4, [pc, #52]	; (800b290 <__libc_init_array+0x3c>)
 800b25c:	1b64      	subs	r4, r4, r5
 800b25e:	10a4      	asrs	r4, r4, #2
 800b260:	42a6      	cmp	r6, r4
 800b262:	d109      	bne.n	800b278 <__libc_init_array+0x24>
 800b264:	2600      	movs	r6, #0
 800b266:	f000 fc37 	bl	800bad8 <_init>
 800b26a:	4d0a      	ldr	r5, [pc, #40]	; (800b294 <__libc_init_array+0x40>)
 800b26c:	4c0a      	ldr	r4, [pc, #40]	; (800b298 <__libc_init_array+0x44>)
 800b26e:	1b64      	subs	r4, r4, r5
 800b270:	10a4      	asrs	r4, r4, #2
 800b272:	42a6      	cmp	r6, r4
 800b274:	d105      	bne.n	800b282 <__libc_init_array+0x2e>
 800b276:	bd70      	pop	{r4, r5, r6, pc}
 800b278:	00b3      	lsls	r3, r6, #2
 800b27a:	58eb      	ldr	r3, [r5, r3]
 800b27c:	4798      	blx	r3
 800b27e:	3601      	adds	r6, #1
 800b280:	e7ee      	b.n	800b260 <__libc_init_array+0xc>
 800b282:	00b3      	lsls	r3, r6, #2
 800b284:	58eb      	ldr	r3, [r5, r3]
 800b286:	4798      	blx	r3
 800b288:	3601      	adds	r6, #1
 800b28a:	e7f2      	b.n	800b272 <__libc_init_array+0x1e>
 800b28c:	0800c484 	.word	0x0800c484
 800b290:	0800c484 	.word	0x0800c484
 800b294:	0800c484 	.word	0x0800c484
 800b298:	0800c488 	.word	0x0800c488

0800b29c <memcpy>:
 800b29c:	2300      	movs	r3, #0
 800b29e:	b510      	push	{r4, lr}
 800b2a0:	429a      	cmp	r2, r3
 800b2a2:	d100      	bne.n	800b2a6 <memcpy+0xa>
 800b2a4:	bd10      	pop	{r4, pc}
 800b2a6:	5ccc      	ldrb	r4, [r1, r3]
 800b2a8:	54c4      	strb	r4, [r0, r3]
 800b2aa:	3301      	adds	r3, #1
 800b2ac:	e7f8      	b.n	800b2a0 <memcpy+0x4>

0800b2ae <memset>:
 800b2ae:	0003      	movs	r3, r0
 800b2b0:	1812      	adds	r2, r2, r0
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	d100      	bne.n	800b2b8 <memset+0xa>
 800b2b6:	4770      	bx	lr
 800b2b8:	7019      	strb	r1, [r3, #0]
 800b2ba:	3301      	adds	r3, #1
 800b2bc:	e7f9      	b.n	800b2b2 <memset+0x4>

0800b2be <_calloc_r>:
 800b2be:	434a      	muls	r2, r1
 800b2c0:	b570      	push	{r4, r5, r6, lr}
 800b2c2:	0011      	movs	r1, r2
 800b2c4:	0014      	movs	r4, r2
 800b2c6:	f000 f809 	bl	800b2dc <_malloc_r>
 800b2ca:	1e05      	subs	r5, r0, #0
 800b2cc:	d003      	beq.n	800b2d6 <_calloc_r+0x18>
 800b2ce:	0022      	movs	r2, r4
 800b2d0:	2100      	movs	r1, #0
 800b2d2:	f7ff ffec 	bl	800b2ae <memset>
 800b2d6:	0028      	movs	r0, r5
 800b2d8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b2dc <_malloc_r>:
 800b2dc:	2303      	movs	r3, #3
 800b2de:	b570      	push	{r4, r5, r6, lr}
 800b2e0:	1ccd      	adds	r5, r1, #3
 800b2e2:	439d      	bics	r5, r3
 800b2e4:	3508      	adds	r5, #8
 800b2e6:	0006      	movs	r6, r0
 800b2e8:	2d0c      	cmp	r5, #12
 800b2ea:	d21e      	bcs.n	800b32a <_malloc_r+0x4e>
 800b2ec:	250c      	movs	r5, #12
 800b2ee:	42a9      	cmp	r1, r5
 800b2f0:	d81d      	bhi.n	800b32e <_malloc_r+0x52>
 800b2f2:	0030      	movs	r0, r6
 800b2f4:	f000 f882 	bl	800b3fc <__malloc_lock>
 800b2f8:	4a25      	ldr	r2, [pc, #148]	; (800b390 <_malloc_r+0xb4>)
 800b2fa:	6814      	ldr	r4, [r2, #0]
 800b2fc:	0021      	movs	r1, r4
 800b2fe:	2900      	cmp	r1, #0
 800b300:	d119      	bne.n	800b336 <_malloc_r+0x5a>
 800b302:	4c24      	ldr	r4, [pc, #144]	; (800b394 <_malloc_r+0xb8>)
 800b304:	6823      	ldr	r3, [r4, #0]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d103      	bne.n	800b312 <_malloc_r+0x36>
 800b30a:	0030      	movs	r0, r6
 800b30c:	f000 f844 	bl	800b398 <_sbrk_r>
 800b310:	6020      	str	r0, [r4, #0]
 800b312:	0029      	movs	r1, r5
 800b314:	0030      	movs	r0, r6
 800b316:	f000 f83f 	bl	800b398 <_sbrk_r>
 800b31a:	1c43      	adds	r3, r0, #1
 800b31c:	d12b      	bne.n	800b376 <_malloc_r+0x9a>
 800b31e:	230c      	movs	r3, #12
 800b320:	0030      	movs	r0, r6
 800b322:	6033      	str	r3, [r6, #0]
 800b324:	f000 f86b 	bl	800b3fe <__malloc_unlock>
 800b328:	e003      	b.n	800b332 <_malloc_r+0x56>
 800b32a:	2d00      	cmp	r5, #0
 800b32c:	dadf      	bge.n	800b2ee <_malloc_r+0x12>
 800b32e:	230c      	movs	r3, #12
 800b330:	6033      	str	r3, [r6, #0]
 800b332:	2000      	movs	r0, #0
 800b334:	bd70      	pop	{r4, r5, r6, pc}
 800b336:	680b      	ldr	r3, [r1, #0]
 800b338:	1b5b      	subs	r3, r3, r5
 800b33a:	d419      	bmi.n	800b370 <_malloc_r+0x94>
 800b33c:	2b0b      	cmp	r3, #11
 800b33e:	d903      	bls.n	800b348 <_malloc_r+0x6c>
 800b340:	600b      	str	r3, [r1, #0]
 800b342:	18cc      	adds	r4, r1, r3
 800b344:	6025      	str	r5, [r4, #0]
 800b346:	e003      	b.n	800b350 <_malloc_r+0x74>
 800b348:	684b      	ldr	r3, [r1, #4]
 800b34a:	428c      	cmp	r4, r1
 800b34c:	d10d      	bne.n	800b36a <_malloc_r+0x8e>
 800b34e:	6013      	str	r3, [r2, #0]
 800b350:	0030      	movs	r0, r6
 800b352:	f000 f854 	bl	800b3fe <__malloc_unlock>
 800b356:	0020      	movs	r0, r4
 800b358:	2207      	movs	r2, #7
 800b35a:	300b      	adds	r0, #11
 800b35c:	1d23      	adds	r3, r4, #4
 800b35e:	4390      	bics	r0, r2
 800b360:	1ac3      	subs	r3, r0, r3
 800b362:	d0e7      	beq.n	800b334 <_malloc_r+0x58>
 800b364:	425a      	negs	r2, r3
 800b366:	50e2      	str	r2, [r4, r3]
 800b368:	e7e4      	b.n	800b334 <_malloc_r+0x58>
 800b36a:	6063      	str	r3, [r4, #4]
 800b36c:	000c      	movs	r4, r1
 800b36e:	e7ef      	b.n	800b350 <_malloc_r+0x74>
 800b370:	000c      	movs	r4, r1
 800b372:	6849      	ldr	r1, [r1, #4]
 800b374:	e7c3      	b.n	800b2fe <_malloc_r+0x22>
 800b376:	2303      	movs	r3, #3
 800b378:	1cc4      	adds	r4, r0, #3
 800b37a:	439c      	bics	r4, r3
 800b37c:	42a0      	cmp	r0, r4
 800b37e:	d0e1      	beq.n	800b344 <_malloc_r+0x68>
 800b380:	1a21      	subs	r1, r4, r0
 800b382:	0030      	movs	r0, r6
 800b384:	f000 f808 	bl	800b398 <_sbrk_r>
 800b388:	1c43      	adds	r3, r0, #1
 800b38a:	d1db      	bne.n	800b344 <_malloc_r+0x68>
 800b38c:	e7c7      	b.n	800b31e <_malloc_r+0x42>
 800b38e:	46c0      	nop			; (mov r8, r8)
 800b390:	20000134 	.word	0x20000134
 800b394:	20000138 	.word	0x20000138

0800b398 <_sbrk_r>:
 800b398:	2300      	movs	r3, #0
 800b39a:	b570      	push	{r4, r5, r6, lr}
 800b39c:	4c06      	ldr	r4, [pc, #24]	; (800b3b8 <_sbrk_r+0x20>)
 800b39e:	0005      	movs	r5, r0
 800b3a0:	0008      	movs	r0, r1
 800b3a2:	6023      	str	r3, [r4, #0]
 800b3a4:	f7f9 faa4 	bl	80048f0 <_sbrk>
 800b3a8:	1c43      	adds	r3, r0, #1
 800b3aa:	d103      	bne.n	800b3b4 <_sbrk_r+0x1c>
 800b3ac:	6823      	ldr	r3, [r4, #0]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d000      	beq.n	800b3b4 <_sbrk_r+0x1c>
 800b3b2:	602b      	str	r3, [r5, #0]
 800b3b4:	bd70      	pop	{r4, r5, r6, pc}
 800b3b6:	46c0      	nop			; (mov r8, r8)
 800b3b8:	200005d8 	.word	0x200005d8

0800b3bc <siprintf>:
 800b3bc:	b40e      	push	{r1, r2, r3}
 800b3be:	b500      	push	{lr}
 800b3c0:	490b      	ldr	r1, [pc, #44]	; (800b3f0 <siprintf+0x34>)
 800b3c2:	b09c      	sub	sp, #112	; 0x70
 800b3c4:	ab1d      	add	r3, sp, #116	; 0x74
 800b3c6:	9002      	str	r0, [sp, #8]
 800b3c8:	9006      	str	r0, [sp, #24]
 800b3ca:	9107      	str	r1, [sp, #28]
 800b3cc:	9104      	str	r1, [sp, #16]
 800b3ce:	4809      	ldr	r0, [pc, #36]	; (800b3f4 <siprintf+0x38>)
 800b3d0:	4909      	ldr	r1, [pc, #36]	; (800b3f8 <siprintf+0x3c>)
 800b3d2:	cb04      	ldmia	r3!, {r2}
 800b3d4:	9105      	str	r1, [sp, #20]
 800b3d6:	6800      	ldr	r0, [r0, #0]
 800b3d8:	a902      	add	r1, sp, #8
 800b3da:	9301      	str	r3, [sp, #4]
 800b3dc:	f000 f872 	bl	800b4c4 <_svfiprintf_r>
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	9a02      	ldr	r2, [sp, #8]
 800b3e4:	7013      	strb	r3, [r2, #0]
 800b3e6:	b01c      	add	sp, #112	; 0x70
 800b3e8:	bc08      	pop	{r3}
 800b3ea:	b003      	add	sp, #12
 800b3ec:	4718      	bx	r3
 800b3ee:	46c0      	nop			; (mov r8, r8)
 800b3f0:	7fffffff 	.word	0x7fffffff
 800b3f4:	2000006c 	.word	0x2000006c
 800b3f8:	ffff0208 	.word	0xffff0208

0800b3fc <__malloc_lock>:
 800b3fc:	4770      	bx	lr

0800b3fe <__malloc_unlock>:
 800b3fe:	4770      	bx	lr

0800b400 <__ssputs_r>:
 800b400:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b402:	688e      	ldr	r6, [r1, #8]
 800b404:	b085      	sub	sp, #20
 800b406:	0007      	movs	r7, r0
 800b408:	000c      	movs	r4, r1
 800b40a:	9203      	str	r2, [sp, #12]
 800b40c:	9301      	str	r3, [sp, #4]
 800b40e:	429e      	cmp	r6, r3
 800b410:	d83c      	bhi.n	800b48c <__ssputs_r+0x8c>
 800b412:	2390      	movs	r3, #144	; 0x90
 800b414:	898a      	ldrh	r2, [r1, #12]
 800b416:	00db      	lsls	r3, r3, #3
 800b418:	421a      	tst	r2, r3
 800b41a:	d034      	beq.n	800b486 <__ssputs_r+0x86>
 800b41c:	2503      	movs	r5, #3
 800b41e:	6909      	ldr	r1, [r1, #16]
 800b420:	6823      	ldr	r3, [r4, #0]
 800b422:	1a5b      	subs	r3, r3, r1
 800b424:	9302      	str	r3, [sp, #8]
 800b426:	6963      	ldr	r3, [r4, #20]
 800b428:	9802      	ldr	r0, [sp, #8]
 800b42a:	435d      	muls	r5, r3
 800b42c:	0feb      	lsrs	r3, r5, #31
 800b42e:	195d      	adds	r5, r3, r5
 800b430:	9b01      	ldr	r3, [sp, #4]
 800b432:	106d      	asrs	r5, r5, #1
 800b434:	3301      	adds	r3, #1
 800b436:	181b      	adds	r3, r3, r0
 800b438:	42ab      	cmp	r3, r5
 800b43a:	d900      	bls.n	800b43e <__ssputs_r+0x3e>
 800b43c:	001d      	movs	r5, r3
 800b43e:	0553      	lsls	r3, r2, #21
 800b440:	d532      	bpl.n	800b4a8 <__ssputs_r+0xa8>
 800b442:	0029      	movs	r1, r5
 800b444:	0038      	movs	r0, r7
 800b446:	f7ff ff49 	bl	800b2dc <_malloc_r>
 800b44a:	1e06      	subs	r6, r0, #0
 800b44c:	d109      	bne.n	800b462 <__ssputs_r+0x62>
 800b44e:	230c      	movs	r3, #12
 800b450:	603b      	str	r3, [r7, #0]
 800b452:	2340      	movs	r3, #64	; 0x40
 800b454:	2001      	movs	r0, #1
 800b456:	89a2      	ldrh	r2, [r4, #12]
 800b458:	4240      	negs	r0, r0
 800b45a:	4313      	orrs	r3, r2
 800b45c:	81a3      	strh	r3, [r4, #12]
 800b45e:	b005      	add	sp, #20
 800b460:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b462:	9a02      	ldr	r2, [sp, #8]
 800b464:	6921      	ldr	r1, [r4, #16]
 800b466:	f7ff ff19 	bl	800b29c <memcpy>
 800b46a:	89a3      	ldrh	r3, [r4, #12]
 800b46c:	4a14      	ldr	r2, [pc, #80]	; (800b4c0 <__ssputs_r+0xc0>)
 800b46e:	401a      	ands	r2, r3
 800b470:	2380      	movs	r3, #128	; 0x80
 800b472:	4313      	orrs	r3, r2
 800b474:	81a3      	strh	r3, [r4, #12]
 800b476:	9b02      	ldr	r3, [sp, #8]
 800b478:	6126      	str	r6, [r4, #16]
 800b47a:	18f6      	adds	r6, r6, r3
 800b47c:	6026      	str	r6, [r4, #0]
 800b47e:	6165      	str	r5, [r4, #20]
 800b480:	9e01      	ldr	r6, [sp, #4]
 800b482:	1aed      	subs	r5, r5, r3
 800b484:	60a5      	str	r5, [r4, #8]
 800b486:	9b01      	ldr	r3, [sp, #4]
 800b488:	429e      	cmp	r6, r3
 800b48a:	d900      	bls.n	800b48e <__ssputs_r+0x8e>
 800b48c:	9e01      	ldr	r6, [sp, #4]
 800b48e:	0032      	movs	r2, r6
 800b490:	9903      	ldr	r1, [sp, #12]
 800b492:	6820      	ldr	r0, [r4, #0]
 800b494:	f000 fa95 	bl	800b9c2 <memmove>
 800b498:	68a3      	ldr	r3, [r4, #8]
 800b49a:	2000      	movs	r0, #0
 800b49c:	1b9b      	subs	r3, r3, r6
 800b49e:	60a3      	str	r3, [r4, #8]
 800b4a0:	6823      	ldr	r3, [r4, #0]
 800b4a2:	199e      	adds	r6, r3, r6
 800b4a4:	6026      	str	r6, [r4, #0]
 800b4a6:	e7da      	b.n	800b45e <__ssputs_r+0x5e>
 800b4a8:	002a      	movs	r2, r5
 800b4aa:	0038      	movs	r0, r7
 800b4ac:	f000 fae6 	bl	800ba7c <_realloc_r>
 800b4b0:	1e06      	subs	r6, r0, #0
 800b4b2:	d1e0      	bne.n	800b476 <__ssputs_r+0x76>
 800b4b4:	6921      	ldr	r1, [r4, #16]
 800b4b6:	0038      	movs	r0, r7
 800b4b8:	f000 fa96 	bl	800b9e8 <_free_r>
 800b4bc:	e7c7      	b.n	800b44e <__ssputs_r+0x4e>
 800b4be:	46c0      	nop			; (mov r8, r8)
 800b4c0:	fffffb7f 	.word	0xfffffb7f

0800b4c4 <_svfiprintf_r>:
 800b4c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4c6:	b0a1      	sub	sp, #132	; 0x84
 800b4c8:	9003      	str	r0, [sp, #12]
 800b4ca:	001d      	movs	r5, r3
 800b4cc:	898b      	ldrh	r3, [r1, #12]
 800b4ce:	000f      	movs	r7, r1
 800b4d0:	0016      	movs	r6, r2
 800b4d2:	061b      	lsls	r3, r3, #24
 800b4d4:	d511      	bpl.n	800b4fa <_svfiprintf_r+0x36>
 800b4d6:	690b      	ldr	r3, [r1, #16]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d10e      	bne.n	800b4fa <_svfiprintf_r+0x36>
 800b4dc:	2140      	movs	r1, #64	; 0x40
 800b4de:	f7ff fefd 	bl	800b2dc <_malloc_r>
 800b4e2:	6038      	str	r0, [r7, #0]
 800b4e4:	6138      	str	r0, [r7, #16]
 800b4e6:	2800      	cmp	r0, #0
 800b4e8:	d105      	bne.n	800b4f6 <_svfiprintf_r+0x32>
 800b4ea:	230c      	movs	r3, #12
 800b4ec:	9a03      	ldr	r2, [sp, #12]
 800b4ee:	3801      	subs	r0, #1
 800b4f0:	6013      	str	r3, [r2, #0]
 800b4f2:	b021      	add	sp, #132	; 0x84
 800b4f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4f6:	2340      	movs	r3, #64	; 0x40
 800b4f8:	617b      	str	r3, [r7, #20]
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	ac08      	add	r4, sp, #32
 800b4fe:	6163      	str	r3, [r4, #20]
 800b500:	3320      	adds	r3, #32
 800b502:	7663      	strb	r3, [r4, #25]
 800b504:	3310      	adds	r3, #16
 800b506:	76a3      	strb	r3, [r4, #26]
 800b508:	9507      	str	r5, [sp, #28]
 800b50a:	0035      	movs	r5, r6
 800b50c:	782b      	ldrb	r3, [r5, #0]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d001      	beq.n	800b516 <_svfiprintf_r+0x52>
 800b512:	2b25      	cmp	r3, #37	; 0x25
 800b514:	d146      	bne.n	800b5a4 <_svfiprintf_r+0xe0>
 800b516:	1bab      	subs	r3, r5, r6
 800b518:	9305      	str	r3, [sp, #20]
 800b51a:	d00c      	beq.n	800b536 <_svfiprintf_r+0x72>
 800b51c:	0032      	movs	r2, r6
 800b51e:	0039      	movs	r1, r7
 800b520:	9803      	ldr	r0, [sp, #12]
 800b522:	f7ff ff6d 	bl	800b400 <__ssputs_r>
 800b526:	1c43      	adds	r3, r0, #1
 800b528:	d100      	bne.n	800b52c <_svfiprintf_r+0x68>
 800b52a:	e0ae      	b.n	800b68a <_svfiprintf_r+0x1c6>
 800b52c:	6962      	ldr	r2, [r4, #20]
 800b52e:	9b05      	ldr	r3, [sp, #20]
 800b530:	4694      	mov	ip, r2
 800b532:	4463      	add	r3, ip
 800b534:	6163      	str	r3, [r4, #20]
 800b536:	782b      	ldrb	r3, [r5, #0]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d100      	bne.n	800b53e <_svfiprintf_r+0x7a>
 800b53c:	e0a5      	b.n	800b68a <_svfiprintf_r+0x1c6>
 800b53e:	2201      	movs	r2, #1
 800b540:	2300      	movs	r3, #0
 800b542:	4252      	negs	r2, r2
 800b544:	6062      	str	r2, [r4, #4]
 800b546:	a904      	add	r1, sp, #16
 800b548:	3254      	adds	r2, #84	; 0x54
 800b54a:	1852      	adds	r2, r2, r1
 800b54c:	1c6e      	adds	r6, r5, #1
 800b54e:	6023      	str	r3, [r4, #0]
 800b550:	60e3      	str	r3, [r4, #12]
 800b552:	60a3      	str	r3, [r4, #8]
 800b554:	7013      	strb	r3, [r2, #0]
 800b556:	65a3      	str	r3, [r4, #88]	; 0x58
 800b558:	7831      	ldrb	r1, [r6, #0]
 800b55a:	2205      	movs	r2, #5
 800b55c:	4853      	ldr	r0, [pc, #332]	; (800b6ac <_svfiprintf_r+0x1e8>)
 800b55e:	f000 fa25 	bl	800b9ac <memchr>
 800b562:	1c75      	adds	r5, r6, #1
 800b564:	2800      	cmp	r0, #0
 800b566:	d11f      	bne.n	800b5a8 <_svfiprintf_r+0xe4>
 800b568:	6822      	ldr	r2, [r4, #0]
 800b56a:	06d3      	lsls	r3, r2, #27
 800b56c:	d504      	bpl.n	800b578 <_svfiprintf_r+0xb4>
 800b56e:	2353      	movs	r3, #83	; 0x53
 800b570:	a904      	add	r1, sp, #16
 800b572:	185b      	adds	r3, r3, r1
 800b574:	2120      	movs	r1, #32
 800b576:	7019      	strb	r1, [r3, #0]
 800b578:	0713      	lsls	r3, r2, #28
 800b57a:	d504      	bpl.n	800b586 <_svfiprintf_r+0xc2>
 800b57c:	2353      	movs	r3, #83	; 0x53
 800b57e:	a904      	add	r1, sp, #16
 800b580:	185b      	adds	r3, r3, r1
 800b582:	212b      	movs	r1, #43	; 0x2b
 800b584:	7019      	strb	r1, [r3, #0]
 800b586:	7833      	ldrb	r3, [r6, #0]
 800b588:	2b2a      	cmp	r3, #42	; 0x2a
 800b58a:	d016      	beq.n	800b5ba <_svfiprintf_r+0xf6>
 800b58c:	0035      	movs	r5, r6
 800b58e:	2100      	movs	r1, #0
 800b590:	200a      	movs	r0, #10
 800b592:	68e3      	ldr	r3, [r4, #12]
 800b594:	782a      	ldrb	r2, [r5, #0]
 800b596:	1c6e      	adds	r6, r5, #1
 800b598:	3a30      	subs	r2, #48	; 0x30
 800b59a:	2a09      	cmp	r2, #9
 800b59c:	d94e      	bls.n	800b63c <_svfiprintf_r+0x178>
 800b59e:	2900      	cmp	r1, #0
 800b5a0:	d018      	beq.n	800b5d4 <_svfiprintf_r+0x110>
 800b5a2:	e010      	b.n	800b5c6 <_svfiprintf_r+0x102>
 800b5a4:	3501      	adds	r5, #1
 800b5a6:	e7b1      	b.n	800b50c <_svfiprintf_r+0x48>
 800b5a8:	4b40      	ldr	r3, [pc, #256]	; (800b6ac <_svfiprintf_r+0x1e8>)
 800b5aa:	6822      	ldr	r2, [r4, #0]
 800b5ac:	1ac0      	subs	r0, r0, r3
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	4083      	lsls	r3, r0
 800b5b2:	4313      	orrs	r3, r2
 800b5b4:	6023      	str	r3, [r4, #0]
 800b5b6:	002e      	movs	r6, r5
 800b5b8:	e7ce      	b.n	800b558 <_svfiprintf_r+0x94>
 800b5ba:	9b07      	ldr	r3, [sp, #28]
 800b5bc:	1d19      	adds	r1, r3, #4
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	9107      	str	r1, [sp, #28]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	db01      	blt.n	800b5ca <_svfiprintf_r+0x106>
 800b5c6:	930b      	str	r3, [sp, #44]	; 0x2c
 800b5c8:	e004      	b.n	800b5d4 <_svfiprintf_r+0x110>
 800b5ca:	425b      	negs	r3, r3
 800b5cc:	60e3      	str	r3, [r4, #12]
 800b5ce:	2302      	movs	r3, #2
 800b5d0:	4313      	orrs	r3, r2
 800b5d2:	6023      	str	r3, [r4, #0]
 800b5d4:	782b      	ldrb	r3, [r5, #0]
 800b5d6:	2b2e      	cmp	r3, #46	; 0x2e
 800b5d8:	d10a      	bne.n	800b5f0 <_svfiprintf_r+0x12c>
 800b5da:	786b      	ldrb	r3, [r5, #1]
 800b5dc:	2b2a      	cmp	r3, #42	; 0x2a
 800b5de:	d135      	bne.n	800b64c <_svfiprintf_r+0x188>
 800b5e0:	9b07      	ldr	r3, [sp, #28]
 800b5e2:	3502      	adds	r5, #2
 800b5e4:	1d1a      	adds	r2, r3, #4
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	9207      	str	r2, [sp, #28]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	db2b      	blt.n	800b646 <_svfiprintf_r+0x182>
 800b5ee:	9309      	str	r3, [sp, #36]	; 0x24
 800b5f0:	4e2f      	ldr	r6, [pc, #188]	; (800b6b0 <_svfiprintf_r+0x1ec>)
 800b5f2:	7829      	ldrb	r1, [r5, #0]
 800b5f4:	2203      	movs	r2, #3
 800b5f6:	0030      	movs	r0, r6
 800b5f8:	f000 f9d8 	bl	800b9ac <memchr>
 800b5fc:	2800      	cmp	r0, #0
 800b5fe:	d006      	beq.n	800b60e <_svfiprintf_r+0x14a>
 800b600:	2340      	movs	r3, #64	; 0x40
 800b602:	1b80      	subs	r0, r0, r6
 800b604:	4083      	lsls	r3, r0
 800b606:	6822      	ldr	r2, [r4, #0]
 800b608:	3501      	adds	r5, #1
 800b60a:	4313      	orrs	r3, r2
 800b60c:	6023      	str	r3, [r4, #0]
 800b60e:	7829      	ldrb	r1, [r5, #0]
 800b610:	2206      	movs	r2, #6
 800b612:	4828      	ldr	r0, [pc, #160]	; (800b6b4 <_svfiprintf_r+0x1f0>)
 800b614:	1c6e      	adds	r6, r5, #1
 800b616:	7621      	strb	r1, [r4, #24]
 800b618:	f000 f9c8 	bl	800b9ac <memchr>
 800b61c:	2800      	cmp	r0, #0
 800b61e:	d03c      	beq.n	800b69a <_svfiprintf_r+0x1d6>
 800b620:	4b25      	ldr	r3, [pc, #148]	; (800b6b8 <_svfiprintf_r+0x1f4>)
 800b622:	2b00      	cmp	r3, #0
 800b624:	d125      	bne.n	800b672 <_svfiprintf_r+0x1ae>
 800b626:	2207      	movs	r2, #7
 800b628:	9b07      	ldr	r3, [sp, #28]
 800b62a:	3307      	adds	r3, #7
 800b62c:	4393      	bics	r3, r2
 800b62e:	3308      	adds	r3, #8
 800b630:	9307      	str	r3, [sp, #28]
 800b632:	6963      	ldr	r3, [r4, #20]
 800b634:	9a04      	ldr	r2, [sp, #16]
 800b636:	189b      	adds	r3, r3, r2
 800b638:	6163      	str	r3, [r4, #20]
 800b63a:	e766      	b.n	800b50a <_svfiprintf_r+0x46>
 800b63c:	4343      	muls	r3, r0
 800b63e:	2101      	movs	r1, #1
 800b640:	189b      	adds	r3, r3, r2
 800b642:	0035      	movs	r5, r6
 800b644:	e7a6      	b.n	800b594 <_svfiprintf_r+0xd0>
 800b646:	2301      	movs	r3, #1
 800b648:	425b      	negs	r3, r3
 800b64a:	e7d0      	b.n	800b5ee <_svfiprintf_r+0x12a>
 800b64c:	2300      	movs	r3, #0
 800b64e:	200a      	movs	r0, #10
 800b650:	001a      	movs	r2, r3
 800b652:	3501      	adds	r5, #1
 800b654:	6063      	str	r3, [r4, #4]
 800b656:	7829      	ldrb	r1, [r5, #0]
 800b658:	1c6e      	adds	r6, r5, #1
 800b65a:	3930      	subs	r1, #48	; 0x30
 800b65c:	2909      	cmp	r1, #9
 800b65e:	d903      	bls.n	800b668 <_svfiprintf_r+0x1a4>
 800b660:	2b00      	cmp	r3, #0
 800b662:	d0c5      	beq.n	800b5f0 <_svfiprintf_r+0x12c>
 800b664:	9209      	str	r2, [sp, #36]	; 0x24
 800b666:	e7c3      	b.n	800b5f0 <_svfiprintf_r+0x12c>
 800b668:	4342      	muls	r2, r0
 800b66a:	2301      	movs	r3, #1
 800b66c:	1852      	adds	r2, r2, r1
 800b66e:	0035      	movs	r5, r6
 800b670:	e7f1      	b.n	800b656 <_svfiprintf_r+0x192>
 800b672:	ab07      	add	r3, sp, #28
 800b674:	9300      	str	r3, [sp, #0]
 800b676:	003a      	movs	r2, r7
 800b678:	4b10      	ldr	r3, [pc, #64]	; (800b6bc <_svfiprintf_r+0x1f8>)
 800b67a:	0021      	movs	r1, r4
 800b67c:	9803      	ldr	r0, [sp, #12]
 800b67e:	e000      	b.n	800b682 <_svfiprintf_r+0x1be>
 800b680:	bf00      	nop
 800b682:	9004      	str	r0, [sp, #16]
 800b684:	9b04      	ldr	r3, [sp, #16]
 800b686:	3301      	adds	r3, #1
 800b688:	d1d3      	bne.n	800b632 <_svfiprintf_r+0x16e>
 800b68a:	89bb      	ldrh	r3, [r7, #12]
 800b68c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b68e:	065b      	lsls	r3, r3, #25
 800b690:	d400      	bmi.n	800b694 <_svfiprintf_r+0x1d0>
 800b692:	e72e      	b.n	800b4f2 <_svfiprintf_r+0x2e>
 800b694:	2001      	movs	r0, #1
 800b696:	4240      	negs	r0, r0
 800b698:	e72b      	b.n	800b4f2 <_svfiprintf_r+0x2e>
 800b69a:	ab07      	add	r3, sp, #28
 800b69c:	9300      	str	r3, [sp, #0]
 800b69e:	003a      	movs	r2, r7
 800b6a0:	4b06      	ldr	r3, [pc, #24]	; (800b6bc <_svfiprintf_r+0x1f8>)
 800b6a2:	0021      	movs	r1, r4
 800b6a4:	9803      	ldr	r0, [sp, #12]
 800b6a6:	f000 f879 	bl	800b79c <_printf_i>
 800b6aa:	e7ea      	b.n	800b682 <_svfiprintf_r+0x1be>
 800b6ac:	0800c450 	.word	0x0800c450
 800b6b0:	0800c456 	.word	0x0800c456
 800b6b4:	0800c45a 	.word	0x0800c45a
 800b6b8:	00000000 	.word	0x00000000
 800b6bc:	0800b401 	.word	0x0800b401

0800b6c0 <_printf_common>:
 800b6c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b6c2:	0015      	movs	r5, r2
 800b6c4:	9301      	str	r3, [sp, #4]
 800b6c6:	688a      	ldr	r2, [r1, #8]
 800b6c8:	690b      	ldr	r3, [r1, #16]
 800b6ca:	9000      	str	r0, [sp, #0]
 800b6cc:	000c      	movs	r4, r1
 800b6ce:	4293      	cmp	r3, r2
 800b6d0:	da00      	bge.n	800b6d4 <_printf_common+0x14>
 800b6d2:	0013      	movs	r3, r2
 800b6d4:	0022      	movs	r2, r4
 800b6d6:	602b      	str	r3, [r5, #0]
 800b6d8:	3243      	adds	r2, #67	; 0x43
 800b6da:	7812      	ldrb	r2, [r2, #0]
 800b6dc:	2a00      	cmp	r2, #0
 800b6de:	d001      	beq.n	800b6e4 <_printf_common+0x24>
 800b6e0:	3301      	adds	r3, #1
 800b6e2:	602b      	str	r3, [r5, #0]
 800b6e4:	6823      	ldr	r3, [r4, #0]
 800b6e6:	069b      	lsls	r3, r3, #26
 800b6e8:	d502      	bpl.n	800b6f0 <_printf_common+0x30>
 800b6ea:	682b      	ldr	r3, [r5, #0]
 800b6ec:	3302      	adds	r3, #2
 800b6ee:	602b      	str	r3, [r5, #0]
 800b6f0:	2706      	movs	r7, #6
 800b6f2:	6823      	ldr	r3, [r4, #0]
 800b6f4:	401f      	ands	r7, r3
 800b6f6:	d027      	beq.n	800b748 <_printf_common+0x88>
 800b6f8:	0023      	movs	r3, r4
 800b6fa:	3343      	adds	r3, #67	; 0x43
 800b6fc:	781b      	ldrb	r3, [r3, #0]
 800b6fe:	1e5a      	subs	r2, r3, #1
 800b700:	4193      	sbcs	r3, r2
 800b702:	6822      	ldr	r2, [r4, #0]
 800b704:	0692      	lsls	r2, r2, #26
 800b706:	d430      	bmi.n	800b76a <_printf_common+0xaa>
 800b708:	0022      	movs	r2, r4
 800b70a:	9901      	ldr	r1, [sp, #4]
 800b70c:	3243      	adds	r2, #67	; 0x43
 800b70e:	9800      	ldr	r0, [sp, #0]
 800b710:	9e08      	ldr	r6, [sp, #32]
 800b712:	47b0      	blx	r6
 800b714:	1c43      	adds	r3, r0, #1
 800b716:	d025      	beq.n	800b764 <_printf_common+0xa4>
 800b718:	2306      	movs	r3, #6
 800b71a:	6820      	ldr	r0, [r4, #0]
 800b71c:	682a      	ldr	r2, [r5, #0]
 800b71e:	68e1      	ldr	r1, [r4, #12]
 800b720:	4003      	ands	r3, r0
 800b722:	2500      	movs	r5, #0
 800b724:	2b04      	cmp	r3, #4
 800b726:	d103      	bne.n	800b730 <_printf_common+0x70>
 800b728:	1a8d      	subs	r5, r1, r2
 800b72a:	43eb      	mvns	r3, r5
 800b72c:	17db      	asrs	r3, r3, #31
 800b72e:	401d      	ands	r5, r3
 800b730:	68a3      	ldr	r3, [r4, #8]
 800b732:	6922      	ldr	r2, [r4, #16]
 800b734:	4293      	cmp	r3, r2
 800b736:	dd01      	ble.n	800b73c <_printf_common+0x7c>
 800b738:	1a9b      	subs	r3, r3, r2
 800b73a:	18ed      	adds	r5, r5, r3
 800b73c:	2700      	movs	r7, #0
 800b73e:	42bd      	cmp	r5, r7
 800b740:	d120      	bne.n	800b784 <_printf_common+0xc4>
 800b742:	2000      	movs	r0, #0
 800b744:	e010      	b.n	800b768 <_printf_common+0xa8>
 800b746:	3701      	adds	r7, #1
 800b748:	68e3      	ldr	r3, [r4, #12]
 800b74a:	682a      	ldr	r2, [r5, #0]
 800b74c:	1a9b      	subs	r3, r3, r2
 800b74e:	42bb      	cmp	r3, r7
 800b750:	ddd2      	ble.n	800b6f8 <_printf_common+0x38>
 800b752:	0022      	movs	r2, r4
 800b754:	2301      	movs	r3, #1
 800b756:	3219      	adds	r2, #25
 800b758:	9901      	ldr	r1, [sp, #4]
 800b75a:	9800      	ldr	r0, [sp, #0]
 800b75c:	9e08      	ldr	r6, [sp, #32]
 800b75e:	47b0      	blx	r6
 800b760:	1c43      	adds	r3, r0, #1
 800b762:	d1f0      	bne.n	800b746 <_printf_common+0x86>
 800b764:	2001      	movs	r0, #1
 800b766:	4240      	negs	r0, r0
 800b768:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b76a:	2030      	movs	r0, #48	; 0x30
 800b76c:	18e1      	adds	r1, r4, r3
 800b76e:	3143      	adds	r1, #67	; 0x43
 800b770:	7008      	strb	r0, [r1, #0]
 800b772:	0021      	movs	r1, r4
 800b774:	1c5a      	adds	r2, r3, #1
 800b776:	3145      	adds	r1, #69	; 0x45
 800b778:	7809      	ldrb	r1, [r1, #0]
 800b77a:	18a2      	adds	r2, r4, r2
 800b77c:	3243      	adds	r2, #67	; 0x43
 800b77e:	3302      	adds	r3, #2
 800b780:	7011      	strb	r1, [r2, #0]
 800b782:	e7c1      	b.n	800b708 <_printf_common+0x48>
 800b784:	0022      	movs	r2, r4
 800b786:	2301      	movs	r3, #1
 800b788:	321a      	adds	r2, #26
 800b78a:	9901      	ldr	r1, [sp, #4]
 800b78c:	9800      	ldr	r0, [sp, #0]
 800b78e:	9e08      	ldr	r6, [sp, #32]
 800b790:	47b0      	blx	r6
 800b792:	1c43      	adds	r3, r0, #1
 800b794:	d0e6      	beq.n	800b764 <_printf_common+0xa4>
 800b796:	3701      	adds	r7, #1
 800b798:	e7d1      	b.n	800b73e <_printf_common+0x7e>
	...

0800b79c <_printf_i>:
 800b79c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b79e:	b089      	sub	sp, #36	; 0x24
 800b7a0:	9204      	str	r2, [sp, #16]
 800b7a2:	000a      	movs	r2, r1
 800b7a4:	3243      	adds	r2, #67	; 0x43
 800b7a6:	9305      	str	r3, [sp, #20]
 800b7a8:	9003      	str	r0, [sp, #12]
 800b7aa:	9202      	str	r2, [sp, #8]
 800b7ac:	7e0a      	ldrb	r2, [r1, #24]
 800b7ae:	000c      	movs	r4, r1
 800b7b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b7b2:	2a6e      	cmp	r2, #110	; 0x6e
 800b7b4:	d100      	bne.n	800b7b8 <_printf_i+0x1c>
 800b7b6:	e086      	b.n	800b8c6 <_printf_i+0x12a>
 800b7b8:	d81f      	bhi.n	800b7fa <_printf_i+0x5e>
 800b7ba:	2a63      	cmp	r2, #99	; 0x63
 800b7bc:	d033      	beq.n	800b826 <_printf_i+0x8a>
 800b7be:	d808      	bhi.n	800b7d2 <_printf_i+0x36>
 800b7c0:	2a00      	cmp	r2, #0
 800b7c2:	d100      	bne.n	800b7c6 <_printf_i+0x2a>
 800b7c4:	e08c      	b.n	800b8e0 <_printf_i+0x144>
 800b7c6:	2a58      	cmp	r2, #88	; 0x58
 800b7c8:	d04d      	beq.n	800b866 <_printf_i+0xca>
 800b7ca:	0025      	movs	r5, r4
 800b7cc:	3542      	adds	r5, #66	; 0x42
 800b7ce:	702a      	strb	r2, [r5, #0]
 800b7d0:	e030      	b.n	800b834 <_printf_i+0x98>
 800b7d2:	2a64      	cmp	r2, #100	; 0x64
 800b7d4:	d001      	beq.n	800b7da <_printf_i+0x3e>
 800b7d6:	2a69      	cmp	r2, #105	; 0x69
 800b7d8:	d1f7      	bne.n	800b7ca <_printf_i+0x2e>
 800b7da:	6819      	ldr	r1, [r3, #0]
 800b7dc:	6825      	ldr	r5, [r4, #0]
 800b7de:	1d0a      	adds	r2, r1, #4
 800b7e0:	0628      	lsls	r0, r5, #24
 800b7e2:	d529      	bpl.n	800b838 <_printf_i+0x9c>
 800b7e4:	6808      	ldr	r0, [r1, #0]
 800b7e6:	601a      	str	r2, [r3, #0]
 800b7e8:	2800      	cmp	r0, #0
 800b7ea:	da03      	bge.n	800b7f4 <_printf_i+0x58>
 800b7ec:	232d      	movs	r3, #45	; 0x2d
 800b7ee:	9a02      	ldr	r2, [sp, #8]
 800b7f0:	4240      	negs	r0, r0
 800b7f2:	7013      	strb	r3, [r2, #0]
 800b7f4:	4e6b      	ldr	r6, [pc, #428]	; (800b9a4 <_printf_i+0x208>)
 800b7f6:	270a      	movs	r7, #10
 800b7f8:	e04f      	b.n	800b89a <_printf_i+0xfe>
 800b7fa:	2a73      	cmp	r2, #115	; 0x73
 800b7fc:	d074      	beq.n	800b8e8 <_printf_i+0x14c>
 800b7fe:	d808      	bhi.n	800b812 <_printf_i+0x76>
 800b800:	2a6f      	cmp	r2, #111	; 0x6f
 800b802:	d01f      	beq.n	800b844 <_printf_i+0xa8>
 800b804:	2a70      	cmp	r2, #112	; 0x70
 800b806:	d1e0      	bne.n	800b7ca <_printf_i+0x2e>
 800b808:	2220      	movs	r2, #32
 800b80a:	6809      	ldr	r1, [r1, #0]
 800b80c:	430a      	orrs	r2, r1
 800b80e:	6022      	str	r2, [r4, #0]
 800b810:	e003      	b.n	800b81a <_printf_i+0x7e>
 800b812:	2a75      	cmp	r2, #117	; 0x75
 800b814:	d016      	beq.n	800b844 <_printf_i+0xa8>
 800b816:	2a78      	cmp	r2, #120	; 0x78
 800b818:	d1d7      	bne.n	800b7ca <_printf_i+0x2e>
 800b81a:	0022      	movs	r2, r4
 800b81c:	2178      	movs	r1, #120	; 0x78
 800b81e:	3245      	adds	r2, #69	; 0x45
 800b820:	7011      	strb	r1, [r2, #0]
 800b822:	4e61      	ldr	r6, [pc, #388]	; (800b9a8 <_printf_i+0x20c>)
 800b824:	e022      	b.n	800b86c <_printf_i+0xd0>
 800b826:	0025      	movs	r5, r4
 800b828:	681a      	ldr	r2, [r3, #0]
 800b82a:	3542      	adds	r5, #66	; 0x42
 800b82c:	1d11      	adds	r1, r2, #4
 800b82e:	6019      	str	r1, [r3, #0]
 800b830:	6813      	ldr	r3, [r2, #0]
 800b832:	702b      	strb	r3, [r5, #0]
 800b834:	2301      	movs	r3, #1
 800b836:	e065      	b.n	800b904 <_printf_i+0x168>
 800b838:	6808      	ldr	r0, [r1, #0]
 800b83a:	601a      	str	r2, [r3, #0]
 800b83c:	0669      	lsls	r1, r5, #25
 800b83e:	d5d3      	bpl.n	800b7e8 <_printf_i+0x4c>
 800b840:	b200      	sxth	r0, r0
 800b842:	e7d1      	b.n	800b7e8 <_printf_i+0x4c>
 800b844:	6819      	ldr	r1, [r3, #0]
 800b846:	6825      	ldr	r5, [r4, #0]
 800b848:	1d08      	adds	r0, r1, #4
 800b84a:	6018      	str	r0, [r3, #0]
 800b84c:	6808      	ldr	r0, [r1, #0]
 800b84e:	062e      	lsls	r6, r5, #24
 800b850:	d505      	bpl.n	800b85e <_printf_i+0xc2>
 800b852:	4e54      	ldr	r6, [pc, #336]	; (800b9a4 <_printf_i+0x208>)
 800b854:	2708      	movs	r7, #8
 800b856:	2a6f      	cmp	r2, #111	; 0x6f
 800b858:	d01b      	beq.n	800b892 <_printf_i+0xf6>
 800b85a:	270a      	movs	r7, #10
 800b85c:	e019      	b.n	800b892 <_printf_i+0xf6>
 800b85e:	066d      	lsls	r5, r5, #25
 800b860:	d5f7      	bpl.n	800b852 <_printf_i+0xb6>
 800b862:	b280      	uxth	r0, r0
 800b864:	e7f5      	b.n	800b852 <_printf_i+0xb6>
 800b866:	3145      	adds	r1, #69	; 0x45
 800b868:	4e4e      	ldr	r6, [pc, #312]	; (800b9a4 <_printf_i+0x208>)
 800b86a:	700a      	strb	r2, [r1, #0]
 800b86c:	6818      	ldr	r0, [r3, #0]
 800b86e:	6822      	ldr	r2, [r4, #0]
 800b870:	1d01      	adds	r1, r0, #4
 800b872:	6800      	ldr	r0, [r0, #0]
 800b874:	6019      	str	r1, [r3, #0]
 800b876:	0615      	lsls	r5, r2, #24
 800b878:	d521      	bpl.n	800b8be <_printf_i+0x122>
 800b87a:	07d3      	lsls	r3, r2, #31
 800b87c:	d502      	bpl.n	800b884 <_printf_i+0xe8>
 800b87e:	2320      	movs	r3, #32
 800b880:	431a      	orrs	r2, r3
 800b882:	6022      	str	r2, [r4, #0]
 800b884:	2710      	movs	r7, #16
 800b886:	2800      	cmp	r0, #0
 800b888:	d103      	bne.n	800b892 <_printf_i+0xf6>
 800b88a:	2320      	movs	r3, #32
 800b88c:	6822      	ldr	r2, [r4, #0]
 800b88e:	439a      	bics	r2, r3
 800b890:	6022      	str	r2, [r4, #0]
 800b892:	0023      	movs	r3, r4
 800b894:	2200      	movs	r2, #0
 800b896:	3343      	adds	r3, #67	; 0x43
 800b898:	701a      	strb	r2, [r3, #0]
 800b89a:	6863      	ldr	r3, [r4, #4]
 800b89c:	60a3      	str	r3, [r4, #8]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	db58      	blt.n	800b954 <_printf_i+0x1b8>
 800b8a2:	2204      	movs	r2, #4
 800b8a4:	6821      	ldr	r1, [r4, #0]
 800b8a6:	4391      	bics	r1, r2
 800b8a8:	6021      	str	r1, [r4, #0]
 800b8aa:	2800      	cmp	r0, #0
 800b8ac:	d154      	bne.n	800b958 <_printf_i+0x1bc>
 800b8ae:	9d02      	ldr	r5, [sp, #8]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d05a      	beq.n	800b96a <_printf_i+0x1ce>
 800b8b4:	0025      	movs	r5, r4
 800b8b6:	7833      	ldrb	r3, [r6, #0]
 800b8b8:	3542      	adds	r5, #66	; 0x42
 800b8ba:	702b      	strb	r3, [r5, #0]
 800b8bc:	e055      	b.n	800b96a <_printf_i+0x1ce>
 800b8be:	0655      	lsls	r5, r2, #25
 800b8c0:	d5db      	bpl.n	800b87a <_printf_i+0xde>
 800b8c2:	b280      	uxth	r0, r0
 800b8c4:	e7d9      	b.n	800b87a <_printf_i+0xde>
 800b8c6:	681a      	ldr	r2, [r3, #0]
 800b8c8:	680d      	ldr	r5, [r1, #0]
 800b8ca:	1d10      	adds	r0, r2, #4
 800b8cc:	6949      	ldr	r1, [r1, #20]
 800b8ce:	6018      	str	r0, [r3, #0]
 800b8d0:	6813      	ldr	r3, [r2, #0]
 800b8d2:	062e      	lsls	r6, r5, #24
 800b8d4:	d501      	bpl.n	800b8da <_printf_i+0x13e>
 800b8d6:	6019      	str	r1, [r3, #0]
 800b8d8:	e002      	b.n	800b8e0 <_printf_i+0x144>
 800b8da:	066d      	lsls	r5, r5, #25
 800b8dc:	d5fb      	bpl.n	800b8d6 <_printf_i+0x13a>
 800b8de:	8019      	strh	r1, [r3, #0]
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	9d02      	ldr	r5, [sp, #8]
 800b8e4:	6123      	str	r3, [r4, #16]
 800b8e6:	e04f      	b.n	800b988 <_printf_i+0x1ec>
 800b8e8:	681a      	ldr	r2, [r3, #0]
 800b8ea:	1d11      	adds	r1, r2, #4
 800b8ec:	6019      	str	r1, [r3, #0]
 800b8ee:	6815      	ldr	r5, [r2, #0]
 800b8f0:	2100      	movs	r1, #0
 800b8f2:	6862      	ldr	r2, [r4, #4]
 800b8f4:	0028      	movs	r0, r5
 800b8f6:	f000 f859 	bl	800b9ac <memchr>
 800b8fa:	2800      	cmp	r0, #0
 800b8fc:	d001      	beq.n	800b902 <_printf_i+0x166>
 800b8fe:	1b40      	subs	r0, r0, r5
 800b900:	6060      	str	r0, [r4, #4]
 800b902:	6863      	ldr	r3, [r4, #4]
 800b904:	6123      	str	r3, [r4, #16]
 800b906:	2300      	movs	r3, #0
 800b908:	9a02      	ldr	r2, [sp, #8]
 800b90a:	7013      	strb	r3, [r2, #0]
 800b90c:	e03c      	b.n	800b988 <_printf_i+0x1ec>
 800b90e:	6923      	ldr	r3, [r4, #16]
 800b910:	002a      	movs	r2, r5
 800b912:	9904      	ldr	r1, [sp, #16]
 800b914:	9803      	ldr	r0, [sp, #12]
 800b916:	9d05      	ldr	r5, [sp, #20]
 800b918:	47a8      	blx	r5
 800b91a:	1c43      	adds	r3, r0, #1
 800b91c:	d03e      	beq.n	800b99c <_printf_i+0x200>
 800b91e:	6823      	ldr	r3, [r4, #0]
 800b920:	079b      	lsls	r3, r3, #30
 800b922:	d415      	bmi.n	800b950 <_printf_i+0x1b4>
 800b924:	9b07      	ldr	r3, [sp, #28]
 800b926:	68e0      	ldr	r0, [r4, #12]
 800b928:	4298      	cmp	r0, r3
 800b92a:	da39      	bge.n	800b9a0 <_printf_i+0x204>
 800b92c:	0018      	movs	r0, r3
 800b92e:	e037      	b.n	800b9a0 <_printf_i+0x204>
 800b930:	0022      	movs	r2, r4
 800b932:	2301      	movs	r3, #1
 800b934:	3219      	adds	r2, #25
 800b936:	9904      	ldr	r1, [sp, #16]
 800b938:	9803      	ldr	r0, [sp, #12]
 800b93a:	9e05      	ldr	r6, [sp, #20]
 800b93c:	47b0      	blx	r6
 800b93e:	1c43      	adds	r3, r0, #1
 800b940:	d02c      	beq.n	800b99c <_printf_i+0x200>
 800b942:	3501      	adds	r5, #1
 800b944:	68e3      	ldr	r3, [r4, #12]
 800b946:	9a07      	ldr	r2, [sp, #28]
 800b948:	1a9b      	subs	r3, r3, r2
 800b94a:	42ab      	cmp	r3, r5
 800b94c:	dcf0      	bgt.n	800b930 <_printf_i+0x194>
 800b94e:	e7e9      	b.n	800b924 <_printf_i+0x188>
 800b950:	2500      	movs	r5, #0
 800b952:	e7f7      	b.n	800b944 <_printf_i+0x1a8>
 800b954:	2800      	cmp	r0, #0
 800b956:	d0ad      	beq.n	800b8b4 <_printf_i+0x118>
 800b958:	9d02      	ldr	r5, [sp, #8]
 800b95a:	0039      	movs	r1, r7
 800b95c:	f7f4 fc62 	bl	8000224 <__aeabi_uidivmod>
 800b960:	5c73      	ldrb	r3, [r6, r1]
 800b962:	3d01      	subs	r5, #1
 800b964:	702b      	strb	r3, [r5, #0]
 800b966:	2800      	cmp	r0, #0
 800b968:	d1f7      	bne.n	800b95a <_printf_i+0x1be>
 800b96a:	2f08      	cmp	r7, #8
 800b96c:	d109      	bne.n	800b982 <_printf_i+0x1e6>
 800b96e:	6823      	ldr	r3, [r4, #0]
 800b970:	07db      	lsls	r3, r3, #31
 800b972:	d506      	bpl.n	800b982 <_printf_i+0x1e6>
 800b974:	6863      	ldr	r3, [r4, #4]
 800b976:	6922      	ldr	r2, [r4, #16]
 800b978:	4293      	cmp	r3, r2
 800b97a:	dc02      	bgt.n	800b982 <_printf_i+0x1e6>
 800b97c:	2330      	movs	r3, #48	; 0x30
 800b97e:	3d01      	subs	r5, #1
 800b980:	702b      	strb	r3, [r5, #0]
 800b982:	9b02      	ldr	r3, [sp, #8]
 800b984:	1b5b      	subs	r3, r3, r5
 800b986:	6123      	str	r3, [r4, #16]
 800b988:	9b05      	ldr	r3, [sp, #20]
 800b98a:	aa07      	add	r2, sp, #28
 800b98c:	9300      	str	r3, [sp, #0]
 800b98e:	0021      	movs	r1, r4
 800b990:	9b04      	ldr	r3, [sp, #16]
 800b992:	9803      	ldr	r0, [sp, #12]
 800b994:	f7ff fe94 	bl	800b6c0 <_printf_common>
 800b998:	1c43      	adds	r3, r0, #1
 800b99a:	d1b8      	bne.n	800b90e <_printf_i+0x172>
 800b99c:	2001      	movs	r0, #1
 800b99e:	4240      	negs	r0, r0
 800b9a0:	b009      	add	sp, #36	; 0x24
 800b9a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9a4:	0800c461 	.word	0x0800c461
 800b9a8:	0800c472 	.word	0x0800c472

0800b9ac <memchr>:
 800b9ac:	b2c9      	uxtb	r1, r1
 800b9ae:	1882      	adds	r2, r0, r2
 800b9b0:	4290      	cmp	r0, r2
 800b9b2:	d101      	bne.n	800b9b8 <memchr+0xc>
 800b9b4:	2000      	movs	r0, #0
 800b9b6:	4770      	bx	lr
 800b9b8:	7803      	ldrb	r3, [r0, #0]
 800b9ba:	428b      	cmp	r3, r1
 800b9bc:	d0fb      	beq.n	800b9b6 <memchr+0xa>
 800b9be:	3001      	adds	r0, #1
 800b9c0:	e7f6      	b.n	800b9b0 <memchr+0x4>

0800b9c2 <memmove>:
 800b9c2:	b510      	push	{r4, lr}
 800b9c4:	4288      	cmp	r0, r1
 800b9c6:	d902      	bls.n	800b9ce <memmove+0xc>
 800b9c8:	188b      	adds	r3, r1, r2
 800b9ca:	4298      	cmp	r0, r3
 800b9cc:	d303      	bcc.n	800b9d6 <memmove+0x14>
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	e007      	b.n	800b9e2 <memmove+0x20>
 800b9d2:	5c8b      	ldrb	r3, [r1, r2]
 800b9d4:	5483      	strb	r3, [r0, r2]
 800b9d6:	3a01      	subs	r2, #1
 800b9d8:	d2fb      	bcs.n	800b9d2 <memmove+0x10>
 800b9da:	bd10      	pop	{r4, pc}
 800b9dc:	5ccc      	ldrb	r4, [r1, r3]
 800b9de:	54c4      	strb	r4, [r0, r3]
 800b9e0:	3301      	adds	r3, #1
 800b9e2:	429a      	cmp	r2, r3
 800b9e4:	d1fa      	bne.n	800b9dc <memmove+0x1a>
 800b9e6:	e7f8      	b.n	800b9da <memmove+0x18>

0800b9e8 <_free_r>:
 800b9e8:	b570      	push	{r4, r5, r6, lr}
 800b9ea:	0005      	movs	r5, r0
 800b9ec:	2900      	cmp	r1, #0
 800b9ee:	d010      	beq.n	800ba12 <_free_r+0x2a>
 800b9f0:	1f0c      	subs	r4, r1, #4
 800b9f2:	6823      	ldr	r3, [r4, #0]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	da00      	bge.n	800b9fa <_free_r+0x12>
 800b9f8:	18e4      	adds	r4, r4, r3
 800b9fa:	0028      	movs	r0, r5
 800b9fc:	f7ff fcfe 	bl	800b3fc <__malloc_lock>
 800ba00:	4a1d      	ldr	r2, [pc, #116]	; (800ba78 <_free_r+0x90>)
 800ba02:	6813      	ldr	r3, [r2, #0]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d105      	bne.n	800ba14 <_free_r+0x2c>
 800ba08:	6063      	str	r3, [r4, #4]
 800ba0a:	6014      	str	r4, [r2, #0]
 800ba0c:	0028      	movs	r0, r5
 800ba0e:	f7ff fcf6 	bl	800b3fe <__malloc_unlock>
 800ba12:	bd70      	pop	{r4, r5, r6, pc}
 800ba14:	42a3      	cmp	r3, r4
 800ba16:	d909      	bls.n	800ba2c <_free_r+0x44>
 800ba18:	6821      	ldr	r1, [r4, #0]
 800ba1a:	1860      	adds	r0, r4, r1
 800ba1c:	4283      	cmp	r3, r0
 800ba1e:	d1f3      	bne.n	800ba08 <_free_r+0x20>
 800ba20:	6818      	ldr	r0, [r3, #0]
 800ba22:	685b      	ldr	r3, [r3, #4]
 800ba24:	1841      	adds	r1, r0, r1
 800ba26:	6021      	str	r1, [r4, #0]
 800ba28:	e7ee      	b.n	800ba08 <_free_r+0x20>
 800ba2a:	0013      	movs	r3, r2
 800ba2c:	685a      	ldr	r2, [r3, #4]
 800ba2e:	2a00      	cmp	r2, #0
 800ba30:	d001      	beq.n	800ba36 <_free_r+0x4e>
 800ba32:	42a2      	cmp	r2, r4
 800ba34:	d9f9      	bls.n	800ba2a <_free_r+0x42>
 800ba36:	6819      	ldr	r1, [r3, #0]
 800ba38:	1858      	adds	r0, r3, r1
 800ba3a:	42a0      	cmp	r0, r4
 800ba3c:	d10b      	bne.n	800ba56 <_free_r+0x6e>
 800ba3e:	6820      	ldr	r0, [r4, #0]
 800ba40:	1809      	adds	r1, r1, r0
 800ba42:	1858      	adds	r0, r3, r1
 800ba44:	6019      	str	r1, [r3, #0]
 800ba46:	4282      	cmp	r2, r0
 800ba48:	d1e0      	bne.n	800ba0c <_free_r+0x24>
 800ba4a:	6810      	ldr	r0, [r2, #0]
 800ba4c:	6852      	ldr	r2, [r2, #4]
 800ba4e:	1841      	adds	r1, r0, r1
 800ba50:	6019      	str	r1, [r3, #0]
 800ba52:	605a      	str	r2, [r3, #4]
 800ba54:	e7da      	b.n	800ba0c <_free_r+0x24>
 800ba56:	42a0      	cmp	r0, r4
 800ba58:	d902      	bls.n	800ba60 <_free_r+0x78>
 800ba5a:	230c      	movs	r3, #12
 800ba5c:	602b      	str	r3, [r5, #0]
 800ba5e:	e7d5      	b.n	800ba0c <_free_r+0x24>
 800ba60:	6821      	ldr	r1, [r4, #0]
 800ba62:	1860      	adds	r0, r4, r1
 800ba64:	4282      	cmp	r2, r0
 800ba66:	d103      	bne.n	800ba70 <_free_r+0x88>
 800ba68:	6810      	ldr	r0, [r2, #0]
 800ba6a:	6852      	ldr	r2, [r2, #4]
 800ba6c:	1841      	adds	r1, r0, r1
 800ba6e:	6021      	str	r1, [r4, #0]
 800ba70:	6062      	str	r2, [r4, #4]
 800ba72:	605c      	str	r4, [r3, #4]
 800ba74:	e7ca      	b.n	800ba0c <_free_r+0x24>
 800ba76:	46c0      	nop			; (mov r8, r8)
 800ba78:	20000134 	.word	0x20000134

0800ba7c <_realloc_r>:
 800ba7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba7e:	0007      	movs	r7, r0
 800ba80:	000d      	movs	r5, r1
 800ba82:	0016      	movs	r6, r2
 800ba84:	2900      	cmp	r1, #0
 800ba86:	d105      	bne.n	800ba94 <_realloc_r+0x18>
 800ba88:	0011      	movs	r1, r2
 800ba8a:	f7ff fc27 	bl	800b2dc <_malloc_r>
 800ba8e:	0004      	movs	r4, r0
 800ba90:	0020      	movs	r0, r4
 800ba92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba94:	2a00      	cmp	r2, #0
 800ba96:	d103      	bne.n	800baa0 <_realloc_r+0x24>
 800ba98:	f7ff ffa6 	bl	800b9e8 <_free_r>
 800ba9c:	0034      	movs	r4, r6
 800ba9e:	e7f7      	b.n	800ba90 <_realloc_r+0x14>
 800baa0:	f000 f812 	bl	800bac8 <_malloc_usable_size_r>
 800baa4:	002c      	movs	r4, r5
 800baa6:	42b0      	cmp	r0, r6
 800baa8:	d2f2      	bcs.n	800ba90 <_realloc_r+0x14>
 800baaa:	0031      	movs	r1, r6
 800baac:	0038      	movs	r0, r7
 800baae:	f7ff fc15 	bl	800b2dc <_malloc_r>
 800bab2:	1e04      	subs	r4, r0, #0
 800bab4:	d0ec      	beq.n	800ba90 <_realloc_r+0x14>
 800bab6:	0029      	movs	r1, r5
 800bab8:	0032      	movs	r2, r6
 800baba:	f7ff fbef 	bl	800b29c <memcpy>
 800babe:	0029      	movs	r1, r5
 800bac0:	0038      	movs	r0, r7
 800bac2:	f7ff ff91 	bl	800b9e8 <_free_r>
 800bac6:	e7e3      	b.n	800ba90 <_realloc_r+0x14>

0800bac8 <_malloc_usable_size_r>:
 800bac8:	1f0b      	subs	r3, r1, #4
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	1f18      	subs	r0, r3, #4
 800bace:	2b00      	cmp	r3, #0
 800bad0:	da01      	bge.n	800bad6 <_malloc_usable_size_r+0xe>
 800bad2:	580b      	ldr	r3, [r1, r0]
 800bad4:	18c0      	adds	r0, r0, r3
 800bad6:	4770      	bx	lr

0800bad8 <_init>:
 800bad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bada:	46c0      	nop			; (mov r8, r8)
 800badc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bade:	bc08      	pop	{r3}
 800bae0:	469e      	mov	lr, r3
 800bae2:	4770      	bx	lr

0800bae4 <_fini>:
 800bae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bae6:	46c0      	nop			; (mov r8, r8)
 800bae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800baea:	bc08      	pop	{r3}
 800baec:	469e      	mov	lr, r3
 800baee:	4770      	bx	lr
