cscope 15 /cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC               0000085647
	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/EWARM/startup_stm32wb55xx_cm4.s

2 ;* 
Fe
 
	gName
 : 
tup_m32wb55xx_cm4
.
s


3 ;* 
	gAuth
 : 
MCD
 
Aliti
 
Tm


4 ;* 
	gDesti
 : 
M4
 
ce
 
ve
 
b
 
of
 
the
 
STM32WB55xx
 
devis
 the

5 ;* 
	$IAR
 (
EWARM

tocha
.

7 ;* 
This
 
modu
 
rfms
:

8 ;* - 
S
 
the
 
l
 
SP


9 ;* - 
S
 
the
 
l
 
PC
 =
_r_ogm_t
,

10 ;* - 
S
 
the
 
ve
 
b
 
s
 
wh
h
exis
 
ISR


11 ;* 
addss
.

12 ;* - 
Bnches
 
to
 
ma
 

 
the
 
C
 
	`libry
 (
which
 
evtuly


13 ;* 
s
 
	`ma
()).

14 ;* 
A
 
Ret
 
the
 
C܋x
-
M4
 
oss
 
is
 

 
Thad
 
mode
,

15 ;* 
iܙy
 
is
 
Priveged
, 
d
 
the
 
Sck
 i
t
 
to
 
Ma
.

17 ;* @
i


19 ;* <
h2
><

>&
cy
; 
	`Cyright
 (
c
2019 
STMirics
.

20 ;* 
A
 
rights
 
rved
.</

></
h2
>

22 ;* 
This
 
sowe
 
compڒt
 
is
 
lind
 
by
 
ST
 
und
 
Ache
 
Lin
, 
Vsi
 2.0,

23 ;* 
the
 "Lin"; 
You
 
may
 
n
 
u
 
this
 
fe
 
ex
 

 
comn
 
wh
he

24 ;* 
Lin
. 
You
 
may
 
ob
 
a
 
cy
 
of
 
the
 Lin 

:

25 ;* 
ݒsour
.
g
/
lins
/
Ache
-2.0

30 ; 
The
 
modus
 

 
this
 
fe
 
e
 
uded
 i
the
 
librs
, 
d
 
may
 
be
 
ad


31 ; 
by
 
y
 
ur
-
defed
 
modus
 
th
 
defe
 
the
 
PUBLIC
 
symb
 
_ogm_t
 



32 ; 
a
 
ur
 
defed
 
t
 
symb
.

33 ; 
To
 
ovride
 
the
 
ctup
 
defed
 

h
libry
, 
simy
 
add
 
your
 
modifd


34 ; 
vsi
 
to
 
the
 
wkbch
 
oje
.

36 ; 
The
 
ve
 
b
 
is
 
nmly
 
lod
 

 
addss
 0.

37 ; 
Wh
 
debuggg
 

 
RAM
, 

 
n
 
be
 
lod
 iRAM, 
igd
 
to
 

 
a
 2^6.

38 ; 
The
 
me
 "__ve_b" 
has
 
ecl
 
mng
 
C
-
SPY
:

39 ; 

 
is
 
whe
 
the
 
SP
 
t
 
vue
 i
found
, 
d
h
NVIC
 
ve


40 ; 
b
 (
VTOR

is
 
lized
 
to
 
this
 
addss
 != 0.

42 ; 
C܋x
-
M
 
vsi


45 
MODULE
 ?
ctup


47 ;; 
Fwd
 
dei
 
of
 
is
.

48 
SECTION
 
CSTACK
:
DATA
:
	$NOROOT
(3)

50 
SECTION
 .
tvec
:
CODE
:
	$NOROOT
(2)

52 
EXTERN
 
__r_ogm_t


53 
EXTERN
 
SyemIn


54 
PUBLIC
 
__ve_b


56 
DATA


57 
__ve_b


58 
DCD
 
	$s
(
CSTACK
)

59 
DCD
 
Ret_Hdr
 ; 
Ret
 
Hdr


61 
DCD
 
NMI_Hdr
 ; 
NMI
 
Hdr


62 
DCD
 
HdFau_Hdr
 ; 
Hd
 
Fau
 
Hdr


63 
DCD
 
MemMage_Hdr
 ; 
MPU
 
Fau
 
Hdr


64 
DCD
 
BusFau_Hdr
 ; 
Bus
 
Fau
 
Hdr


65 
DCD
 
UgeFau_Hdr
 ; 
Uge
 
Fau
 
Hdr


66 
DCD
 0 ; 
Rerved


67 
DCD
 0 ; 
Rerved


68 
DCD
 0 ; 
Rerved


69 
DCD
 0 ; 
Rerved


70 
DCD
 
SVC_Hdr
 ; 
SVCl
 
Hdr


71 
DCD
 
DebugM_Hdr
 ; 
Debug
 
Mڙ
 
Hdr


72 
DCD
 0 ; 
Rerved


73 
DCD
 
PdSV_Hdr
 ; 
PdSV
 
Hdr


74 
DCD
 
SysTick_Hdr
 ; 
SysTick
 
Hdr


76 ; 
Ex
 
Irus


77 
DCD
 
WWDG_IRQHdr
 ; 
Wdow
 
WchDog


78 
DCD
 
PVD_PVM_IRQHdr
 ; 
PVD
 
d
 
PVM
 
Iru


79 
DCD
 
TAMP_STAMP_LSECSS_IRQHdr
 ; 
RTC
 
Tamr
, 
TimeSmp
 
Irus
 
d
 
LSECSS
 Interrupts

80 
DCD
 
RTC_WKUP_IRQHdr
 ; 
RTC
 
Wakeup
 
Iru


81 
DCD
 
FLASH_IRQHdr
 ; 
FLASH
 
glob
 
Iru


82 
DCD
 
RCC_IRQHdr
 ; 
RCC
 
Iru


83 
DCD
 
EXTI0_IRQHdr
 ; 
EXTI
 
Le
 0 
Iru


84 
DCD
 
EXTI1_IRQHdr
 ; 
EXTI
 
Le
 1 
Iru


85 
DCD
 
EXTI2_IRQHdr
 ; 
EXTI
 
Le
 2 
Iru


86 
DCD
 
EXTI3_IRQHdr
 ; 
EXTI
 
Le
 3 
Irup


87 
DCD
 
EXTI4_IRQHdr
 ; 
EXTI
 
Le
 4 
Iru


88 
DCD
 
DMA1_Chl1_IRQHdr
 ; 
DMA1
 
Chl
 1 
Iru


89 
DCD
 
DMA1_Chl2_IRQHdr
 ; 
DMA1
 
Chl
 2 
Iru


90 
DCD
 
DMA1_Chl3_IRQHdr
 ; 
DMA1
 
Chl
 3 
Iru


91 
DCD
 
DMA1_Chl4_IRQHdr
 ; 
DMA1
 
Chl
 4 
Iru


92 
DCD
 
DMA1_Chl5_IRQHdr
 ; 
DMA1
 
Chl
 5 
Iru


93 
DCD
 
DMA1_Chl6_IRQHdr
 ; 
DMA1
 
Chl
 6 
Iru


94 
DCD
 
DMA1_Chl7_IRQHdr
 ; 
DMA1
 
Chl
 7 
Iru


95 
DCD
 
ADC1_IRQHdr
 ; 
ADC1
 
Iru


96 
DCD
 
USB_HP_IRQHdr
 ; 
USB
 
High
 
Priܙy
 
Iru


97 
DCD
 
USB_LP_IRQHdr
 ; 
USB
 
Low
 
Priܙy
 
Iru


98 
DCD
 
C2SEV_PWR_C2H_IRQHdr
 ; 
CPU
 
M0
+ 
SEV
 
Iru


99 
DCD
 
COMP_IRQHdr
 ; 
COMP1
 
d
 
COMP2
 
Irus


100 
DCD
 
EXTI9_5_IRQHdr
 ; 
EXTI
 
Les
 [9:5] 
Iru


101 
DCD
 
TIM1_BRK_IRQHdr
 ; 
TIM1
 
Bak
 
Iru


102 
DCD
 
TIM1_UP_TIM16_IRQHdr
 ; 
TIM1
 
Upde
 
d
 
TIM16
 
glob
 
Irus


103 
DCD
 
TIM1_TRG_COM_TIM17_IRQHdr
 ; 
TIM1
 
Trigg
 
d
 
Communiti
nd 
TIM17
 
glob
 
Irus


104 
DCD
 
TIM1_CC_IRQHdr
 ; 
TIM1
 
Ctu
 
Com
 
Iru


105 
DCD
 
TIM2_IRQHdr
 ; 
TIM2
 
Glob
 
Iru


106 
DCD
 
PKA_IRQHdr
 ; 
PKA
 
Iru


107 
DCD
 
I2C1_EV_IRQHdr
 ; 
I2C1
 
Evt
 
Iru


108 
DCD
 
I2C1_ER_IRQHdr
 ; 
I2C1
 
E
 
Iru


109 
DCD
 
I2C3_EV_IRQHdr
 ; 
I2C3
 
Evt
 
Iru


110 
DCD
 
I2C3_ER_IRQHdr
 ; 
I2C3
 
E
 
Iru


111 
DCD
 
SPI1_IRQHdr
 ; 
SPI1
 
Iru


112 
DCD
 
SPI2_IRQHdr
 ; 
SPI2
 
Iru


113 
DCD
 
USART1_IRQHdr
 ; 
USART1
 
Iru


114 
DCD
 
LPUART1_IRQHdr
 ; 
LPUART1
 
Iru


115 
DCD
 
SAI1_IRQHdr
 ; 
SAI
 
Iru


116 
DCD
 
TSC_IRQHdr
 ; 
TSC
 
Iru


117 
DCD
 
EXTI15_10_IRQHdr
 ; 
EXTI
 
Les1
[15:10 ]
Irus


118 
DCD
 
RTC_Arm_IRQHdr
 ; 
RTC
 
	$Arms
 (
A
 
d
 
B

Iru


119 
DCD
 
CRS_IRQHdr
 ; 
CRS
 
u


120 
DCD
 
PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHdr
 ; 
WKUP
 
Iru
 
om
 
PWR


121 
DCD
 
IPCC_C1_RX_IRQHdr
 ; 
IPCC
 
CPU1
 
RX
 
occupd
 
u


122 
DCD
 
IPCC_C1_TX_IRQHdr
 ; 
IPCC
 
CPU1
 
RX
 

 
u


123 
DCD
 
HSEM_IRQHdr
 ; 
HSEM0
 
Iru


124 
DCD
 
LPTIM1_IRQHdr
 ; 
LPTIM1
 
Iru


125 
DCD
 
LPTIM2_IRQHdr
 ; 
LPTIM2
 
Iru


126 
DCD
 
LCD_IRQHdr
 ; 
LCD
 
Iru


127 
DCD
 
QUADSPI_IRQHdr
 ; 
QUADSPI
 
Iru


128 
DCD
 
AES1_IRQHdr
 ; 
AES1
 
Iru


129 
DCD
 
AES2_IRQHdr
 ; 
AES2
 
Iru


130 
DCD
 
RNG_IRQHdr
 ; 
RNG1
 
Iru


131 
DCD
 
FPU_IRQHdr
 ; 
FPU
 
Iru


132 
DCD
 
DMA2_Chl1_IRQHdr
 ; 
DMA2
 
Chl
 1 
Iru


133 
DCD
 
DMA2_Chl2_IRQHdr
 ; 
DMA2
 
Chl
 2 
Iru


134 
DCD
 
DMA2_Chl3_IRQHdr
 ; 
DMA2
 
Chl
 3 
Iru


135 
DCD
 
DMA2_Chl4_IRQHdr
 ; 
DMA2
 
Chl
 4 
Iru


136 
DCD
 
DMA2_Chl5_IRQHdr
 ; 
DMA2
 
Chl
 5 
Iru


137 
DCD
 
DMA2_Chl6_IRQHdr
 ; 
DMA2
 
Chl
 6 
Iru


138 
DCD
 
DMA2_Chl7_IRQHdr
 ; 
DMA2
 
Chl
 7 
Iru


139 
DCD
 
DMAMUX1_OVR_IRQHdr
 ; 
DMAMUX
 
ovrun
 
Iru


143 ;; 
Deu
 
u
 
hdrs
.

145 
THUMB


147 
PUBWEAK
 
Ret_Hdr


148 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(2)

149 
Ret_Hdr


150 
LDR
 
R0
, =
SyemIn


151 
BLX
 
R0


152 
LDR
 
R0
, =
__r_ogm_t


153 
BX
 
R0


155 
PUBWEAK
 
NMI_Hdr


156 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

157 
NMI_Hdr


158 
B
 
NMI_Hdr


160 
PUBWEAK
 
HdFau_Hdr


161 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

162 
HdFau_Hdr


163 
B
 
HdFau_Hdr


165 
PUBWEAK
 
MemMage_Hdr


166 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

167 
MemMage_Hdr


168 
B
 
MemMage_Hdr


170 
PUBWEAK
 
BusFau_Hdr


171 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

172 
BusFau_Hdr


173 
B
 
BusFau_Hdr


175 
PUBWEAK
 
UgeFau_Hdr


176 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

177 
UgeFau_Hdr


178 
B
 
UgeFau_Hdr


180 
PUBWEAK
 
SVC_Hdr


181 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

182 
SVC_Hdr


183 
B
 
SVC_Hdr


185 
PUBWEAK
 
DebugM_Hdr


186 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

187 
DebugM_Hdr


188 
B
 
DebugM_Hdr


190 
PUBWEAK
 
PdSV_Hdr


191 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

192 
PdSV_Hdr


193 
B
 
PdSV_Hdr


195 
PUBWEAK
 
SysTick_Hdr


196 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

197 
SysTick_Hdr


198 
B
 
SysTick_Hdr


200 
PUBWEAK
 
WWDG_IRQHdr


201 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

202 
WWDG_IRQHdr


203 
B
 
WWDG_IRQHdr


205 
PUBWEAK
 
PVD_PVM_IRQHdr


206 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

207 
PVD_PVM_IRQHdr


208 
B
 
PVD_PVM_IRQHdr


210 
PUBWEAK
 
TAMP_STAMP_LSECSS_IRQHdr


211 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

212 
TAMP_STAMP_LSECSS_IRQHdr


213 
B
 
TAMP_STAMP_LSECSS_IRQHdr


215 
PUBWEAK
 
RTC_WKUP_IRQHdr


216 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

217 
RTC_WKUP_IRQHdr


218 
B
 
RTC_WKUP_IRQHdr


220 
PUBWEAK
 
FLASH_IRQHdr


221 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

222 
FLASH_IRQHdr


223 
B
 
FLASH_IRQHdr


225 
PUBWEAK
 
RCC_IRQHdr


226 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

227 
RCC_IRQHdr


228 
B
 
RCC_IRQHdr


230 
PUBWEAK
 
EXTI0_IRQHdr


231 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

232 
EXTI0_IRQHdr


233 
B
 
EXTI0_IRQHdr


235 
PUBWEAK
 
EXTI1_IRQHdr


236 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

237 
EXTI1_IRQHdr


238 
B
 
EXTI1_IRQHdr


240 
PUBWEAK
 
EXTI2_IRQHdr


241 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

242 
EXTI2_IRQHdr


243 
B
 
EXTI2_IRQHdr


245 
PUBWEAK
 
EXTI3_IRQHdr


246 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

247 
EXTI3_IRQHdr


248 
B
 
EXTI3_IRQHdr


250 
PUBWEAK
 
EXTI4_IRQHdr


251 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

252 
EXTI4_IRQHdr


253 
B
 
EXTI4_IRQHdr


255 
PUBWEAK
 
DMA1_Chl1_IRQHdr


256 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

257 
DMA1_Chl1_IRQHdr


258 
B
 
DMA1_Chl1_IRQHdr


260 
PUBWEAK
 
DMA1_Chl2_IRQHdr


261 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

262 
DMA1_Chl2_IRQHdr


263 
B
 
DMA1_Chl2_IRQHdr


265 
PUBWEAK
 
DMA1_Chl3_IRQHdr


266 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

267 
DMA1_Chl3_IRQHdr


268 
B
 
DMA1_Chl3_IRQHdr


270 
PUBWEAK
 
DMA1_Chl4_IRQHdr


271 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

272 
DMA1_Chl4_IRQHdr


273 
B
 
DMA1_Chl4_IRQHdr


275 
PUBWEAK
 
DMA1_Chl5_IRQHdr


276 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

277 
DMA1_Chl5_IRQHdr


278 
B
 
DMA1_Chl5_IRQHdr


280 
PUBWEAK
 
DMA1_Chl6_IRQHdr


281 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

282 
DMA1_Chl6_IRQHdr


283 
B
 
DMA1_Chl6_IRQHdr


285 
PUBWEAK
 
DMA1_Chl7_IRQHdr


286 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

287 
DMA1_Chl7_IRQHdr


288 
B
 
DMA1_Chl7_IRQHdr


290 
PUBWEAK
 
ADC1_IRQHdr


291 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

292 
ADC1_IRQHdr


293 
B
 
ADC1_IRQHdr


295 
PUBWEAK
 
USB_HP_IRQHdr


296 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

297 
USB_HP_IRQHdr


298 
B
 
USB_HP_IRQHdr


300 
PUBWEAK
 
USB_LP_IRQHdr


301 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

302 
USB_LP_IRQHdr


303 
B
 
USB_LP_IRQHdr


305 
PUBWEAK
 
C2SEV_PWR_C2H_IRQHdr


306 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

307 
C2SEV_PWR_C2H_IRQHdr


308 
B
 
C2SEV_PWR_C2H_IRQHdr


310 
PUBWEAK
 
COMP_IRQHdr


311 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

312 
COMP_IRQHdr


313 
B
 
COMP_IRQHdr


315 
PUBWEAK
 
EXTI9_5_IRQHdr


316 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

317 
EXTI9_5_IRQHdr


318 
B
 
EXTI9_5_IRQHdr


320 
PUBWEAK
 
TIM1_BRK_IRQHdr


321 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

322 
TIM1_BRK_IRQHdr


323 
B
 
TIM1_BRK_IRQHdr


325 
PUBWEAK
 
TIM1_UP_TIM16_IRQHdr


326 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

327 
TIM1_UP_TIM16_IRQHdr


328 
B
 
TIM1_UP_TIM16_IRQHdr


330 
PUBWEAK
 
TIM1_TRG_COM_TIM17_IRQHdr


331 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

332 
TIM1_TRG_COM_TIM17_IRQHdr


333 
B
 
TIM1_TRG_COM_TIM17_IRQHdr


335 
PUBWEAK
 
TIM1_CC_IRQHdr


336 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

337 
TIM1_CC_IRQHdr


338 
B
 
TIM1_CC_IRQHdr


340 
PUBWEAK
 
TIM2_IRQHdr


341 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

342 
TIM2_IRQHdr


343 
B
 
TIM2_IRQHdr


345 
PUBWEAK
 
PKA_IRQHdr


346 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

347 
PKA_IRQHdr


348 
B
 
PKA_IRQHdr


350 
PUBWEAK
 
I2C1_EV_IRQHdr


351 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

352 
I2C1_EV_IRQHdr


353 
B
 
I2C1_EV_IRQHdr


355 
PUBWEAK
 
I2C1_ER_IRQHdr


356 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

357 
I2C1_ER_IRQHdr


358 
B
 
I2C1_ER_IRQHdr


360 
PUBWEAK
 
I2C3_EV_IRQHdr


361 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

362 
I2C3_EV_IRQHdr


363 
B
 
I2C3_EV_IRQHdr


365 
PUBWEAK
 
I2C3_ER_IRQHdr


366 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

367 
I2C3_ER_IRQHdr


368 
B
 
I2C3_ER_IRQHdr


370 
PUBWEAK
 
SPI1_IRQHdr


371 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

372 
SPI1_IRQHdr


373 
B
 
SPI1_IRQHdr


375 
PUBWEAK
 
SPI2_IRQHdr


376 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

377 
SPI2_IRQHdr


378 
B
 
SPI2_IRQHdr


380 
PUBWEAK
 
USART1_IRQHdr


381 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

382 
USART1_IRQHdr


383 
B
 
USART1_IRQHdr


385 
PUBWEAK
 
LPUART1_IRQHdr


386 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

387 
LPUART1_IRQHdr


388 
B
 
LPUART1_IRQHdr


390 
PUBWEAK
 
SAI1_IRQHdr


391 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

392 
SAI1_IRQHdr


393 
B
 
SAI1_IRQHdr


395 
PUBWEAK
 
TSC_IRQHdr


396 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

397 
TSC_IRQHdr


398 
B
 
TSC_IRQHdr


400 
PUBWEAK
 
EXTI15_10_IRQHdr


401 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

402 
EXTI15_10_IRQHdr


403 
B
 
EXTI15_10_IRQHdr


405 
PUBWEAK
 
RTC_Arm_IRQHdr


406 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

407 
RTC_Arm_IRQHdr


408 
B
 
RTC_Arm_IRQHdr


410 
PUBWEAK
 
CRS_IRQHdr


411 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

412 
CRS_IRQHdr


413 
B
 
CRS_IRQHdr


415 
PUBWEAK
 
PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHdr


416 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

417 
PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHdr


418 
B
 
PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHdr


420 
PUBWEAK
 
IPCC_C1_RX_IRQHdr


421 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

422 
IPCC_C1_RX_IRQHdr


423 
B
 
IPCC_C1_RX_IRQHdr


425 
PUBWEAK
 
IPCC_C1_TX_IRQHdr


426 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

427 
IPCC_C1_TX_IRQHdr


428 
B
 
IPCC_C1_TX_IRQHdr


430 
PUBWEAK
 
HSEM_IRQHdr


431 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

432 
HSEM_IRQHdr


433 
B
 
HSEM_IRQHdr


435 
PUBWEAK
 
LPTIM1_IRQHdr


436 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

437 
LPTIM1_IRQHdr


438 
B
 
LPTIM1_IRQHdr


440 
PUBWEAK
 
LPTIM2_IRQHdr


441 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

442 
LPTIM2_IRQHdr


443 
B
 
LPTIM2_IRQHdr


445 
PUBWEAK
 
LCD_IRQHdr


446 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

447 
LCD_IRQHdr


448 
B
 
LCD_IRQHdr


450 
PUBWEAK
 
QUADSPI_IRQHdr


451 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

452 
QUADSPI_IRQHdr


453 
B
 
QUADSPI_IRQHdr


455 
PUBWEAK
 
AES1_IRQHdr


456 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

457 
AES1_IRQHdr


458 
B
 
AES1_IRQHdr


460 
PUBWEAK
 
AES2_IRQHdr


461 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

462 
AES2_IRQHdr


463 
B
 
AES2_IRQHdr


465 
PUBWEAK
 
RNG_IRQHdr


466 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

467 
RNG_IRQHdr


468 
B
 
RNG_IRQHdr


470 
PUBWEAK
 
FPU_IRQHdr


471 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

472 
FPU_IRQHdr


473 
B
 
FPU_IRQHdr


475 
PUBWEAK
 
DMA2_Chl1_IRQHdr


476 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

477 
DMA2_Chl1_IRQHdr


478 
B
 
DMA2_Chl1_IRQHdr


480 
PUBWEAK
 
DMA2_Chl2_IRQHdr


481 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

482 
DMA2_Chl2_IRQHdr


483 
B
 
DMA2_Chl2_IRQHdr


485 
PUBWEAK
 
DMA2_Chl3_IRQHdr


486 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

487 
DMA2_Chl3_IRQHdr


488 
B
 
DMA2_Chl3_IRQHdr


490 
PUBWEAK
 
DMA2_Chl4_IRQHdr


491 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

492 
DMA2_Chl4_IRQHdr


493 
B
 
DMA2_Chl4_IRQHdr


495 
PUBWEAK
 
DMA2_Chl5_IRQHdr


496 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

497 
DMA2_Chl5_IRQHdr


498 
B
 
DMA2_Chl5_IRQHdr


500 
PUBWEAK
 
DMA2_Chl6_IRQHdr


501 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

502 
DMA2_Chl6_IRQHdr


503 
B
 
DMA2_Chl6_IRQHdr


505 
PUBWEAK
 
DMA2_Chl7_IRQHdr


506 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

507 
DMA2_Chl7_IRQHdr


508 
B
 
DMA2_Chl7_IRQHdr


510 
PUBWEAK
 
DMAMUX1_OVR_IRQHdr


511 
SECTION
 .
xt
:
CODE
:
NOROOT
:
	$REORDER
(1)

512 
DMAMUX1_OVR_IRQHdr


513 
B
 
DMAMUX1_OVR_IRQHdr


515 
END


517 ;************************ (
C

COPYRIGHT
 
STMirics
 *****
END
 
OF
 
FILE
*****

	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Inc/FreeRTOSConfig.h

30 #ide
FREERTOS_CONFIG_H


31 
	#FREERTOS_CONFIG_H


	)

50 #i
defed
(
__ICCARM__
|| defed(
__CC_ARM
|| defed(
__GNUC__
)

51 
	~<dt.h
>

52 
ut32_t
 
SyemCeClock
;

54 
	#cfigENABLE_FPU
 0

	)

55 
	#cfigENABLE_MPU
 0

	)

57 
	#cfigUSE_PREEMPTION
 1

	)

58 
	#cfigSUPPORT_STATIC_ALLOCATION
 0

	)

59 
	#cfigSUPPORT_DYNAMIC_ALLOCATION
 1

	)

60 
	#cfigUSE_IDLE_HOOK
 0

	)

61 
	#cfigUSE_TICK_HOOK
 0

	)

62 
	#cfigCPU_CLOCK_HZ
 ( 
SyemCeClock
 )

	)

63 
	#cfigTICK_RATE_HZ
 ((
TickTy_t
)1000)

	)

64 
	#cfigMAX_PRIORITIES
 ( 7 )

	)

65 
	#cfigMINIMAL_STACK_SIZE
 ((
ut16_t
)128)

	)

66 
	#cfigTOTAL_HEAP_SIZE
 ((
size_t
)3072)

	)

67 
	#cfigMAX_TASK_NAME_LEN
 ( 16 )

	)

68 
	#cfigUSE_16_BIT_TICKS
 0

	)

69 
	#cfigUSE_MUTEXES
 1

	)

70 
	#cfigQUEUE_REGISTRY_SIZE
 8

	)

71 
	#cfigUSE_PORT_OPTIMISED_TASK_SELECTION
 1

	)

75 
	#cfigMESSAGE_BUFFER_LENGTH_TYPE
 
size_t


	)

79 
	#cfigUSE_CO_ROUTINES
 0

	)

80 
	#cfigMAX_CO_ROUTINE_PRIORITIES
 ( 2 )

	)

84 
	#INCLUDE_vTaskPriܙyS
 1

	)

85 
	#INCLUDE_uxTaskPriܙyG
 1

	)

86 
	#INCLUDE_vTaskDe
 1

	)

87 
	#INCLUDE_vTaskC˪UpResours
 0

	)

88 
	#INCLUDE_vTaskSud
 1

	)

89 
	#INCLUDE_vTaskDayU
 0

	)

90 
	#INCLUDE_vTaskDay
 1

	)

91 
	#INCLUDE_xTaskGSchedurS
 1

	)

94 #ifde
__NVIC_PRIO_BITS


96 
	#cfigPRIO_BITS
 
__NVIC_PRIO_BITS


	)

98 
	#cfigPRIO_BITS
 4

	)

103 
	#cfigLIBRARY_LOWEST_INTERRUPT_PRIORITY
 15

	)

109 
	#cfigLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY
 5

	)

113 
	#cfigKERNEL_INTERRUPT_PRIORITY
 ( 
cfigLIBRARY_LOWEST_INTERRUPT_PRIORITY
 << (8 - 
cfigPRIO_BITS
)

	)

116 
	#cfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ( 
cfigLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY
 << (8 - 
cfigPRIO_BITS
)

	)

121 
	#cfigASSERT

x
 ) ifx ) =0 ) { 
	`skDISABLE_INTERRUPTS
();  ;; ); }

	)

126 
	#vPtSVCHdr
 
SVC_Hdr


	)

127 
	#xPtPdSVHdr
 
PdSV_Hdr


	)

132 
	#xPtSysTickHdr
 
SysTick_Hdr


	)

	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Inc/main.h

50 #ide
__MAIN_H


51 
	#__MAIN_H


	)

53 #ifde
__lulus


58 
	~"m32wbxx_h.h
"

62 
	~"m32wbxx_nueo.h
"

81 
E_Hdr
();

92 #ifde
__lulus


	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Inc/stm32wbxx_hal_conf.h

21 #ide
__STM32WBxx_HAL_CONF_H


22 
	#__STM32WBxx_HAL_CONF_H


	)

24 #ifde
__lulus


35 
	#HAL_MODULE_ENABLED


	)

56 
	#HAL_TIM_MODULE_ENABLED


	)

58 
	#HAL_UART_MODULE_ENABLED


	)

61 
	#HAL_EXTI_MODULE_ENABLED


	)

62 
	#HAL_CORTEX_MODULE_ENABLED


	)

63 
	#HAL_DMA_MODULE_ENABLED


	)

64 
	#HAL_FLASH_MODULE_ENABLED


	)

65 
	#HAL_GPIO_MODULE_ENABLED


	)

66 
	#HAL_PWR_MODULE_ENABLED


	)

67 
	#HAL_RCC_MODULE_ENABLED


	)

69 
	#USE_HAL_ADC_REGISTER_CALLBACKS
 0u

	)

70 
	#USE_HAL_COMP_REGISTER_CALLBACKS
 0u

	)

71 
	#USE_HAL_CRYP_REGISTER_CALLBACKS
 0u

	)

72 
	#USE_HAL_I2C_REGISTER_CALLBACKS
 0u

	)

73 
	#USE_HAL_IRDA_REGISTER_CALLBACKS
 0u

	)

74 
	#USE_HAL_LPTIM_REGISTER_CALLBACKS
 0u

	)

75 
	#USE_HAL_PCD_REGISTER_CALLBACKS
 0u

	)

76 
	#USE_HAL_PKA_REGISTER_CALLBACKS
 0u

	)

77 
	#USE_HAL_QSPI_REGISTER_CALLBACKS
 0u

	)

78 
	#USE_HAL_RNG_REGISTER_CALLBACKS
 0u

	)

79 
	#USE_HAL_RTC_REGISTER_CALLBACKS
 0u

	)

80 
	#USE_HAL_SAI_REGISTER_CALLBACKS
 0u

	)

81 
	#USE_HAL_SMARTCARD_REGISTER_CALLBACKS
 0u

	)

82 
	#USE_HAL_SMBUS_REGISTER_CALLBACKS
 0u

	)

83 
	#USE_HAL_SPI_REGISTER_CALLBACKS
 0u

	)

84 
	#USE_HAL_TIM_REGISTER_CALLBACKS
 0u

	)

85 
	#USE_HAL_TSC_REGISTER_CALLBACKS
 0u

	)

86 
	#USE_HAL_UART_REGISTER_CALLBACKS
 0u

	)

87 
	#USE_HAL_USART_REGISTER_CALLBACKS
 0u

	)

88 
	#USE_HAL_WWDG_REGISTER_CALLBACKS
 0u

	)

96 #i!
defed
 (
HSE_VALUE
)

97 
	#HSE_VALUE
 8000000U

	)

100 #i!
defed
 (
HSE_STARTUP_TIMEOUT
)

101 
	#HSE_STARTUP_TIMEOUT
 ((
ut32_t
)100

	)

108 #i!
defed
 (
MSI_VALUE
)

109 
	#MSI_VALUE
 ((
ut32_t
)4000000

	)

117 #i!
defed
 (
HSI_VALUE
)

118 
	#HSI_VALUE
 16000000U

	)

124 #i!
defed
 (
LSI1_VALUE
)

125 
	#LSI1_VALUE
 ((
ut32_t
)32000

	)

127 
The
 

 
vue
 
may
 
vy
 
ddg
 

 
the
 
vtis


128 

 
vޏge
 
d
 
mtu
.*/

132 #i!
defed
 (
LSI2_VALUE
)

133 
	#LSI2_VALUE
 ((
ut32_t
)32000

	)

135 
The
 

 
vue
 
may
 
vy
 
ddg
 

 
the
 
vtis


136 

 
vޏge
 
d
 
mtu
.*/

142 #i!
defed
 (
LSE_VALUE
)

143 
	#LSE_VALUE
 32768U

	)

150 #i!
defed
 (
HSI48_VALUE
)

151 
	#HSI48_VALUE
 ((
ut32_t
)48000000

	)

154 #i!
defed
 (
LSE_STARTUP_TIMEOUT
)

155 
	#LSE_STARTUP_TIMEOUT
 5000U

	)

163 #i!
defed
 (
EXTERNAL_SAI1_CLOCK_VALUE
)

164 
	#EXTERNAL_SAI1_CLOCK_VALUE
 ((
ut32_t
)2097000

	)

175 
	#VDD_VALUE
 3300U

	)

176 
	#TICK_INT_PRIORITY
 15U

	)

177 
	#USE_RTOS
 0U

	)

178 
	#PREFETCH_ENABLE
 1U

	)

179 
	#INSTRUCTION_CACHE_ENABLE
 1U

	)

180 
	#DATA_CACHE_ENABLE
 1U

	)

196 
	#USE_SPI_CRC
 0U

	)

202 #ifde
HAL_DMA_MODULE_ENABLED


203 
	~"m32wbxx_h_dma.h
"

206 #ifde
HAL_ADC_MODULE_ENABLED


207 
	~"m32wbxx_h_adc.h
"

210 #ifde
HAL_COMP_MODULE_ENABLED


211 
	~"m32wbxx_h_comp.h
"

214 #ifde
HAL_CORTEX_MODULE_ENABLED


215 
	~"m32wbxx_h_c܋x.h
"

218 #ifde
HAL_CRC_MODULE_ENABLED


219 
	~"m32wbxx_h_c.h
"

222 #ifde
HAL_CRYP_MODULE_ENABLED


223 
	~"m32wbxx_h_yp.h
"

226 #ifde
HAL_EXTI_MODULE_ENABLED


227 
	~"m32wbxx_h_exti.h
"

230 #ifde
HAL_FLASH_MODULE_ENABLED


231 
	~"m32wbxx_h_ash.h
"

234 #ifde
HAL_GPIO_MODULE_ENABLED


235 
	~"m32wbxx_h_gpio.h
"

238 #ifde
HAL_HSEM_MODULE_ENABLED


239 
	~"m32wbxx_h_hm.h
"

242 #ifde
HAL_I2C_MODULE_ENABLED


243 
	~"m32wbxx_h_i2c.h
"

246 #ifde
HAL_IPCC_MODULE_ENABLED


247 
	~"m32wbxx_h_cc.h
"

250 #ifde
HAL_IRDA_MODULE_ENABLED


251 
	~"m32wbxx_h_da.h
"

254 #ifde
HAL_IWDG_MODULE_ENABLED


255 
	~"m32wbxx_h_iwdg.h
"

258 #ifde
HAL_LCD_MODULE_ENABLED


259 
	~"m32wbxx_h_lcd.h
"

262 #ifde
HAL_LPTIM_MODULE_ENABLED


263 
	~"m32wbxx_h_tim.h
"

266 #ifde
HAL_PCD_MODULE_ENABLED


267 
	~"m32wbxx_h_pcd.h
"

270 #ifde
HAL_PKA_MODULE_ENABLED


271 
	~"m32wbxx_h_pka.h
"

274 #ifde
HAL_PWR_MODULE_ENABLED


275 
	~"m32wbxx_h_pwr.h
"

278 #ifde
HAL_QSPI_MODULE_ENABLED


279 
	~"m32wbxx_h_qi.h
"

282 #ifde
HAL_RCC_MODULE_ENABLED


283 
	~"m32wbxx_h_rcc.h
"

286 #ifde
HAL_RNG_MODULE_ENABLED


287 
	~"m32wbxx_h_g.h
"

290 #ifde
HAL_RTC_MODULE_ENABLED


291 
	~"m32wbxx_h_c.h
"

294 #ifde
HAL_SAI_MODULE_ENABLED


295 
	~"m32wbxx_h_i.h
"

298 #ifde
HAL_SMARTCARD_MODULE_ENABLED


299 
	~"m32wbxx_h_smtrd.h
"

302 #ifde
HAL_SMBUS_MODULE_ENABLED


303 
	~"m32wbxx_h_smbus.h
"

306 #ifde
HAL_SPI_MODULE_ENABLED


307 
	~"m32wbxx_h_i.h
"

310 #ifde
HAL_TIM_MODULE_ENABLED


311 
	~"m32wbxx_h_tim.h
"

314 #ifde
HAL_TSC_MODULE_ENABLED


315 
	~"m32wbxx_h_tsc.h
"

318 #ifde
HAL_UART_MODULE_ENABLED


319 
	~"m32wbxx_h_ut.h
"

322 #ifde
HAL_USART_MODULE_ENABLED


323 
	~"m32wbxx_h_u.h
"

326 #ifde
HAL_WWDG_MODULE_ENABLED


327 
	~"m32wbxx_h_wwdg.h
"

331 #ifde 
USE_FULL_ASSERT


340 
	#as_m
(
ex
(x? ()0U : 
	`as_ed
((
ut8_t
 *)
__FILE__
, 
__LINE__
))

	)

342 
as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
);

344 
	#as_m
(
ex
(()0U)

	)

347 #ifde
__lulus


	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Inc/stm32wbxx_it.h

23 #ide
__STM32WBxx_IT_H


24 
	#__STM32WBxx_IT_H


	)

26 #ifde
__lulus


51 
NMI_Hdr
();

52 
HdFau_Hdr
();

53 
MemMage_Hdr
();

54 
BusFau_Hdr
();

55 
UgeFau_Hdr
();

56 
DebugM_Hdr
();

57 
TIM1_UP_TIM16_IRQHdr
();

58 
USART1_IRQHdr
();

63 #ifde
__lulus


	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/MDK-ARM/startup_stm32wb55xx_cm4.s

2 ;* 
Fe
 
	gName
 : 
tup_m32wb55xx_cm4
.
s


3 ;* 
	gAuth
 : 
MCD
 
Aliti
 
Tm


4 ;* 
	gDesti
 : 
STM32WB55xx
 
devis
 
ve
 
b
 
MDK
-
ARM
 
tocha
.

5 ;* 
This
 
modu
 
	grfms
:

6 ;* - 
S
 
the
 
l
 
	gSP


7 ;* - 
S
 
the
 
l
 
	gPC
 =
Ret_Hdr


8 ;* - 
S
 
the
 
ve
 
b
 
s
 
wh
h
exis
 
ISR
 
	gaddss


9 ;* - 
Bnches
 
to
 
__ma
 

 
the
 
C
 
libry
 (
which
 
evtuly


10 ;* 
s
 
ma
()).

11 ;* 
A
 
Ret
 
the
 
C܋xM4
 
oss
 
is
 

 
Thad
 
	gmode
,

12 ;* 
iܙy
 
is
 
	gPriveged
, 
d
 
the
 
Sck
 i
t
 
to
 
	gMa
.

13 ;* <<< 
U
 
Cfiguti
 
Wizd
 

 
Cڋxt
 
	gMu
 >>>

15 ;* @
	gi


17 ;* 
Cyright
 (
c
2019 
	gSTMirics
. 
A
 
rights
 
	grved
.

19 ;* 
This
 
sowe
 
compڒt
 
is
 
lind
 
by
 
ST
 
und
 
Ache
 
	gLin
, 
	gVsi
 2.0,

20 ;* 
	gthe
 "Lin"; 
You
 
may
 
n
 
u
 
this
 
fe
 
ex
 

 
comn
 
wh
he

21 ;* 
	gLin
. 
You
 
may
 
ob
 
a
 
cy
 
of
 
the
 
Lin
 
	g
:

22 ;* 
	gݒsour
.
	gg
/
	glins
/
	gAche
-2.0

26 ; 
Amou
 
of
 
	$memy
 (

 
bys

lod
 
Sck


27 ; 
Ta
 
this
 
vue
 
to
 
your
 
iti
 
eds


28 ; <
h
> 
Sck
 
Cfiguti


29 ; <
o
> 
Sck
 
	`Size
 (

 
Bys
) <0x0-0xFFFFFFFF:8>

30 ; </
h
>

32 
Sck_Size
 
EQU
 0x00000400

34 
AREA
 
STACK
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

35 
Sck_Mem
 
SPACE
 
Sck_Size


36 
__l_


39 ; <
h
> 
Hp
 
Cfiguti


40 ; <
o
> 
Hp
 
	`Size
 (

 
Bys
) <0x0-0xFFFFFFFF:8>

41 ; </
h
>

43 
Hp_Size
 
EQU
 0x00000200

45 
AREA
 
HEAP
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

46 
__hp_ba


47 
Hp_Mem
 
SPACE
 
Hp_Size


48 
__hp_lim


50 
PRESERVE8


51 
THUMB


54 ; 
Ve
 
Tab
 
Md
 
to
 
Addss
 0 

 
Ret


55 
AREA
 
RESET
, 
DATA
, 
READONLY


56 
EXPORT
 
__Ves


57 
EXPORT
 
__Ves_End


58 
EXPORT
 
__Ves_Size


60 
__Ves
 
DCD
 
__l_
 ; 
T
 
of
 
Sck


61 
DCD
 
Ret_Hdr
 ; 
Ret
 
Hdr


62 
DCD
 
NMI_Hdr
 ; 
NMI
 
Hdr


63 
DCD
 
HdFau_Hdr
 ; 
Hd
 
Fau
 
Hdr


64 
DCD
 
MemMage_Hdr
 ; 
MPU
 
Fau
 
Hdr


65 
DCD
 
BusFau_Hdr
 ; 
Bus
 
Fau
 
Hdr


66 
DCD
 
UgeFau_Hdr
 ; 
Uge
 
Fau
 
Hdr


67 
DCD
 0 ; 
Rerved


68 
DCD
 0 ; 
Rerved


69 
DCD
 0 ; 
Rerved


70 
DCD
 0 ; 
Rerved


71 
DCD
 
SVC_Hdr
 ; 
SVCl
 
Hdr


72 
DCD
 
DebugM_Hdr
 ; 
Debug
 
Mڙ
 
Hdr


73 
DCD
 0 ; 
Rerved


74 
DCD
 
PdSV_Hdr
 ; 
PdSV
 
Hdr


75 
DCD
 
SysTick_Hdr
 ; 
SysTick
 
Hdr


77 ; 
Ex
 
Irus


78 
DCD
 
WWDG_IRQHdr
 ; 
Wdow
 
WchDog


79 
DCD
 
PVD_PVM_IRQHdr
 ; 
PVD
 
d
 
PVM
 
de


80 
DCD
 
TAMP_STAMP_LSECSS_IRQHdr
 ; 
RTC
 
Tamr
 
d
 
TimeSmp
 
Irus
nd 
LSECSS
 Interrupts

81 
DCD
 
RTC_WKUP_IRQHdr
 ; 
RTC
 
Wakeup
 
Iru


82 
DCD
 
FLASH_IRQHdr
 ; 
FLASH
 
glob
 
Iru


83 
DCD
 
RCC_IRQHdr
 ; 
RCC
 
Iru


84 
DCD
 
EXTI0_IRQHdr
 ; 
EXTI
 
Le
 0 
Iru


85 
DCD
 
EXTI1_IRQHdr
 ; 
EXTI
 
Le
 1 
Iru


86 
DCD
 
EXTI2_IRQHdr
 ; 
EXTI
 
Le
 2 
Iru


87 
DCD
 
EXTI3_IRQHdr
 ; 
EXTI
 
Le
 3 
Irup


88 
DCD
 
EXTI4_IRQHdr
 ; 
EXTI
 
Le
 4 
Iru


89 
DCD
 
DMA1_Chl1_IRQHdr
 ; 
DMA1
 
Chl
 1 
Iru


90 
DCD
 
DMA1_Chl2_IRQHdr
 ; 
DMA1
 
Chl
 2 
Iru


91 
DCD
 
DMA1_Chl3_IRQHdr
 ; 
DMA1
 
Chl
 3 
Iru


92 
DCD
 
DMA1_Chl4_IRQHdr
 ; 
DMA1
 
Chl
 4 
Iru


93 
DCD
 
DMA1_Chl5_IRQHdr
 ; 
DMA1
 
Chl
 5 
Iru


94 
DCD
 
DMA1_Chl6_IRQHdr
 ; 
DMA1
 
Chl
 6 
Iru


95 
DCD
 
DMA1_Chl7_IRQHdr
 ; 
DMA1
 
Chl
 7 
Iru


96 
DCD
 
ADC1_IRQHdr
 ; 
ADC1
 
Iru


97 
DCD
 
USB_HP_IRQHdr
 ; 
USB
 
High
 
Priܙy
 
Iru


98 
DCD
 
USB_LP_IRQHdr
 ; 
USB
 
Low
 
Priܙy
 
Iru


99 
DCD
 
C2SEV_PWR_C2H_IRQHdr
 ; 
CPU
 
M0
+ 
SEV
 
Iru


100 
DCD
 
COMP_IRQHdr
 ; 
COMP1
 
d
 
COMP2
 
Irus


101 
DCD
 
EXTI9_5_IRQHdr
 ; 
EXTI
 
Les
 [9:5] 
Iru


102 
DCD
 
TIM1_BRK_IRQHdr
 ; 
TIM1
 
Bak
 
Iru


103 
DCD
 
TIM1_UP_TIM16_IRQHdr
 ; 
TIM1
 
Upde
 
d
 
TIM16
 
glob
 
Irus


104 
DCD
 
TIM1_TRG_COM_TIM17_IRQHdr
 ; 
TIM1
 
Trigg
 
d
 
Communiti
nd 
TIM17
 
glob
 
Irus


105 
DCD
 
TIM1_CC_IRQHdr
 ; 
TIM1
 
Ctu
 
Com
 
Iru


106 
DCD
 
TIM2_IRQHdr
 ; 
TIM2
 
Glob
 
Iru


107 
DCD
 
PKA_IRQHdr
 ; 
PKA
 
Iru


108 
DCD
 
I2C1_EV_IRQHdr
 ; 
I2C1
 
Evt
 
Iru


109 
DCD
 
I2C1_ER_IRQHdr
 ; 
I2C1
 
E
 
Iru


110 
DCD
 
I2C3_EV_IRQHdr
 ; 
I2C3
 
Evt
 
Iru


111 
DCD
 
I2C3_ER_IRQHdr
 ; 
I2C3
 
E
 
Iru


112 
DCD
 
SPI1_IRQHdr
 ; 
SPI1
 
Iru


113 
DCD
 
SPI2_IRQHdr
 ; 
SPI2
 
Iru


114 
DCD
 
USART1_IRQHdr
 ; 
USART1
 
Iru


115 
DCD
 
LPUART1_IRQHdr
 ; 
LPUART1
 
Iru


116 
DCD
 
SAI1_IRQHdr
 ; 
SAI
 
Iru


117 
DCD
 
TSC_IRQHdr
 ; 
TSC
 
Iru


118 
DCD
 
EXTI15_10_IRQHdr
 ; 
EXTI
 
Les1
[15:10 ]
Irus


119 
DCD
 
RTC_Arm_IRQHdr
 ; 
RTC
 
	$Arms
 (
A
 
d
 
B

Iru


120 
DCD
 
CRS_IRQHdr
 ; 
CRS
 
u


121 
DCD
 
PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHdr
 ; 
WKUP
 
Iru
 
om
 
PWR


122 
DCD
 
IPCC_C1_RX_IRQHdr
 ; 
IPCC
 
CPU1
 
RX
 
occupd
 
u


123 
DCD
 
IPCC_C1_TX_IRQHdr
 ; 
IPCC
 
CPU1
 
RX
 

 
u


124 
DCD
 
HSEM_IRQHdr
 ; 
HSEM0
 
Iru


125 
DCD
 
LPTIM1_IRQHdr
 ; 
LPTIM1
 
Iru


126 
DCD
 
LPTIM2_IRQHdr
 ; 
LPTIM2
 
Iru


127 
DCD
 
LCD_IRQHdr
 ; 
LCD
 
Iru


128 
DCD
 
QUADSPI_IRQHdr
 ; 
QUADSPI
 
Iru


129 
DCD
 
AES1_IRQHdr
 ; 
AES1
 
Iru


130 
DCD
 
AES2_IRQHdr
 ; 
AES2
 
Iru


131 
DCD
 
RNG_IRQHdr
 ; 
RNG1
 
Iru


132 
DCD
 
FPU_IRQHdr
 ; 
FPU
 
Iru


133 
DCD
 
DMA2_Chl1_IRQHdr
 ; 
DMA2
 
Chl
 1 
Iru


134 
DCD
 
DMA2_Chl2_IRQHdr
 ; 
DMA2
 
Chl
 2 
Iru


135 
DCD
 
DMA2_Chl3_IRQHdr
 ; 
DMA2
 
Chl
 3 
Iru


136 
DCD
 
DMA2_Chl4_IRQHdr
 ; 
DMA2
 
Chl
 4 
Iru


137 
DCD
 
DMA2_Chl5_IRQHdr
 ; 
DMA2
 
Chl
 5 
Iru


138 
DCD
 
DMA2_Chl6_IRQHdr
 ; 
DMA2
 
Chl
 6 
Iru


139 
DCD
 
DMA2_Chl7_IRQHdr
 ; 
DMA2
 
Chl
 7 
Iru


140 
DCD
 
DMAMUX1_OVR_IRQHdr
 ; 
DMAMUX
 
ovrun
 
Iru


142 
__Ves_End


144 
__Ves_Size
 
EQU
 
__Ves_End
 - 
__Ves


146 
AREA
 |.
xt
|, 
CODE
, 
READONLY


148 ; 
Ret
 
hdr


149 
Ret_Hdr
 
PROC


150 
EXPORT
 
Ret_Hdr
 [
WEAK
]

151 
IMPORT
 
SyemIn


152 
IMPORT
 
__ma


154 
LDR
 
R0
, =
SyemIn


155 
BLX
 
R0


156 
LDR
 
R0
, =
__ma


157 
BX
 
R0


158 
ENDP


160 ; 
Dummy
 
Exi
 
	$Hdrs
 (
fe
 
los
 
which
 
n
 
be
 
modifd
)

162 
NMI_Hdr
 
PROC


163 
EXPORT
 
NMI_Hdr
 [
WEAK
]

164 
B
 .

165 
ENDP


166 
HdFau_Hdr
\

167 
PROC


168 
EXPORT
 
HdFau_Hdr
 [
WEAK
]

169 
B
 .

170 
ENDP


171 
MemMage_Hdr
\

172 
PROC


173 
EXPORT
 
MemMage_Hdr
 [
WEAK
]

174 
B
 .

175 
ENDP


176 
BusFau_Hdr
\

177 
PROC


178 
EXPORT
 
BusFau_Hdr
 [
WEAK
]

179 
B
 .

180 
ENDP


181 
UgeFau_Hdr
\

182 
PROC


183 
EXPORT
 
UgeFau_Hdr
 [
WEAK
]

184 
B
 .

185 
ENDP


186 
SVC_Hdr
 
PROC


187 
EXPORT
 
SVC_Hdr
 [
WEAK
]

188 
B
 .

189 
ENDP


190 
DebugM_Hdr
\

191 
PROC


192 
EXPORT
 
DebugM_Hdr
 [
WEAK
]

193 
B
 .

194 
ENDP


195 
PdSV_Hdr
 
PROC


196 
EXPORT
 
PdSV_Hdr
 [
WEAK
]

197 
B
 .

198 
ENDP


199 
SysTick_Hdr
 
PROC


200 
EXPORT
 
SysTick_Hdr
 [
WEAK
]

201 
B
 .

202 
ENDP


204 
Deu_Hdr
 
PROC


206 
EXPORT
 
WWDG_IRQHdr
 [
WEAK
]

207 
EXPORT
 
PVD_PVM_IRQHdr
 [
WEAK
]

208 
EXPORT
 
TAMP_STAMP_LSECSS_IRQHdr
 [
WEAK
]

209 
EXPORT
 
RTC_WKUP_IRQHdr
 [
WEAK
]

210 
EXPORT
 
FLASH_IRQHdr
 [
WEAK
]

211 
EXPORT
 
RCC_IRQHdr
 [
WEAK
]

212 
EXPORT
 
EXTI0_IRQHdr
 [
WEAK
]

213 
EXPORT
 
EXTI1_IRQHdr
 [
WEAK
]

214 
EXPORT
 
EXTI2_IRQHdr
 [
WEAK
]

215 
EXPORT
 
EXTI3_IRQHdr
 [
WEAK
]

216 
EXPORT
 
EXTI4_IRQHdr
 [
WEAK
]

217 
EXPORT
 
DMA1_Chl1_IRQHdr
 [
WEAK
]

218 
EXPORT
 
DMA1_Chl2_IRQHdr
 [
WEAK
]

219 
EXPORT
 
DMA1_Chl3_IRQHdr
 [
WEAK
]

220 
EXPORT
 
DMA1_Chl4_IRQHdr
 [
WEAK
]

221 
EXPORT
 
DMA1_Chl5_IRQHdr
 [
WEAK
]

222 
EXPORT
 
DMA1_Chl6_IRQHdr
 [
WEAK
]

223 
EXPORT
 
DMA1_Chl7_IRQHdr
 [
WEAK
]

224 
EXPORT
 
ADC1_IRQHdr
 [
WEAK
]

225 
EXPORT
 
USB_HP_IRQHdr
 [
WEAK
]

226 
EXPORT
 
USB_LP_IRQHdr
 [
WEAK
]

227 
EXPORT
 
C2SEV_PWR_C2H_IRQHdr
 [
WEAK
]

228 
EXPORT
 
COMP_IRQHdr
 [
WEAK
]

229 
EXPORT
 
EXTI9_5_IRQHdr
 [
WEAK
]

230 
EXPORT
 
TIM1_BRK_IRQHdr
 [
WEAK
]

231 
EXPORT
 
TIM1_UP_TIM16_IRQHdr
 [
WEAK
]

232 
EXPORT
 
TIM1_TRG_COM_TIM17_IRQHdr
 [
WEAK
]

233 
EXPORT
 
TIM1_CC_IRQHdr
 [
WEAK
]

234 
EXPORT
 
TIM2_IRQHdr
 [
WEAK
]

235 
EXPORT
 
PKA_IRQHdr
 [
WEAK
]

236 
EXPORT
 
I2C1_EV_IRQHdr
 [
WEAK
]

237 
EXPORT
 
I2C1_ER_IRQHdr
 [
WEAK
]

238 
EXPORT
 
I2C3_EV_IRQHdr
 [
WEAK
]

239 
EXPORT
 
I2C3_ER_IRQHdr
 [
WEAK
]

240 
EXPORT
 
SPI1_IRQHdr
 [
WEAK
]

241 
EXPORT
 
SPI2_IRQHdr
 [
WEAK
]

242 
EXPORT
 
USART1_IRQHdr
 [
WEAK
]

243 
EXPORT
 
LPUART1_IRQHdr
 [
WEAK
]

244 
EXPORT
 
SAI1_IRQHdr
 [
WEAK
]

245 
EXPORT
 
TSC_IRQHdr
 [
WEAK
]

246 
EXPORT
 
EXTI15_10_IRQHdr
 [
WEAK
]

247 
EXPORT
 
RTC_Arm_IRQHdr
 [
WEAK
]

248 
EXPORT
 
CRS_IRQHdr
 [
WEAK
]

249 
EXPORT
 
PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHdr
 [
WEAK
]

250 
EXPORT
 
IPCC_C1_RX_IRQHdr
 [
WEAK
]

251 
EXPORT
 
IPCC_C1_TX_IRQHdr
 [
WEAK
]

252 
EXPORT
 
HSEM_IRQHdr
 [
WEAK
]

253 
EXPORT
 
LPTIM1_IRQHdr
 [
WEAK
]

254 
EXPORT
 
LPTIM2_IRQHdr
 [
WEAK
]

255 
EXPORT
 
LCD_IRQHdr
 [
WEAK
]

256 
EXPORT
 
QUADSPI_IRQHdr
 [
WEAK
]

257 
EXPORT
 
AES1_IRQHdr
 [
WEAK
]

258 
EXPORT
 
AES2_IRQHdr
 [
WEAK
]

259 
EXPORT
 
RNG_IRQHdr
 [
WEAK
]

260 
EXPORT
 
FPU_IRQHdr
 [
WEAK
]

261 
EXPORT
 
DMA2_Chl1_IRQHdr
 [
WEAK
]

262 
EXPORT
 
DMA2_Chl2_IRQHdr
 [
WEAK
]

263 
EXPORT
 
DMA2_Chl3_IRQHdr
 [
WEAK
]

264 
EXPORT
 
DMA2_Chl4_IRQHdr
 [
WEAK
]

265 
EXPORT
 
DMA2_Chl5_IRQHdr
 [
WEAK
]

266 
EXPORT
 
DMA2_Chl6_IRQHdr
 [
WEAK
]

267 
EXPORT
 
DMA2_Chl7_IRQHdr
 [
WEAK
]

268 
EXPORT
 
DMAMUX1_OVR_IRQHdr
 [
WEAK
]

270 
WWDG_IRQHdr


271 
PVD_PVM_IRQHdr


272 
TAMP_STAMP_LSECSS_IRQHdr


273 
RTC_WKUP_IRQHdr


274 
FLASH_IRQHdr


275 
RCC_IRQHdr


276 
EXTI0_IRQHdr


277 
EXTI1_IRQHdr


278 
EXTI2_IRQHdr


279 
EXTI3_IRQHdr


280 
EXTI4_IRQHdr


281 
DMA1_Chl1_IRQHdr


282 
DMA1_Chl2_IRQHdr


283 
DMA1_Chl3_IRQHdr


284 
DMA1_Chl4_IRQHdr


285 
DMA1_Chl5_IRQHdr


286 
DMA1_Chl6_IRQHdr


287 
DMA1_Chl7_IRQHdr


288 
ADC1_IRQHdr


289 
USB_HP_IRQHdr


290 
USB_LP_IRQHdr


291 
C2SEV_PWR_C2H_IRQHdr


292 
COMP_IRQHdr


293 
EXTI9_5_IRQHdr


294 
TIM1_BRK_IRQHdr


295 
TIM1_UP_TIM16_IRQHdr


296 
TIM1_TRG_COM_TIM17_IRQHdr


297 
TIM1_CC_IRQHdr


298 
TIM2_IRQHdr


299 
PKA_IRQHdr


300 
I2C1_EV_IRQHdr


301 
I2C1_ER_IRQHdr


302 
I2C3_EV_IRQHdr


303 
I2C3_ER_IRQHdr


304 
SPI1_IRQHdr


305 
SPI2_IRQHdr


306 
USART1_IRQHdr


307 
LPUART1_IRQHdr


308 
SAI1_IRQHdr


309 
TSC_IRQHdr


310 
EXTI15_10_IRQHdr


311 
RTC_Arm_IRQHdr


312 
CRS_IRQHdr


313 
PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHdr


314 
IPCC_C1_RX_IRQHdr


315 
IPCC_C1_TX_IRQHdr


316 
HSEM_IRQHdr


317 
LPTIM1_IRQHdr


318 
LPTIM2_IRQHdr


319 
LCD_IRQHdr


320 
QUADSPI_IRQHdr


321 
AES1_IRQHdr


322 
AES2_IRQHdr


323 
RNG_IRQHdr


324 
FPU_IRQHdr


325 
DMA2_Chl1_IRQHdr


326 
DMA2_Chl2_IRQHdr


327 
DMA2_Chl3_IRQHdr


328 
DMA2_Chl4_IRQHdr


329 
DMA2_Chl5_IRQHdr


330 
DMA2_Chl6_IRQHdr


331 
DMA2_Chl7_IRQHdr


332 
DMAMUX1_OVR_IRQHdr


334 
B
 .

336 
ENDP


338 
ALIGN


341 ; 
Ur
 
Sck
 
d
 
Hp
 
lizi


343 
IF
 :
DEF
:
__MICROLIB


345 
EXPORT
 
__l_


346 
EXPORT
 
__hp_ba


347 
EXPORT
 
__hp_lim


349 
ELSE


351 
IMPORT
 
__u_two_gi_memy


352 
EXPORT
 
__ur_l_ackhp


354 
__ur_l_ackhp


356 
LDR
 
R0
, = 
Hp_Mem


357 
LDR
 
R1
, =(
Sck_Mem
 + 
Sck_Size
)

358 
LDR
 
R2
, = (
Hp_Mem
 + 
Hp_Size
)

359 
LDR
 
R3
, = 
Sck_Mem


360 
BX
 
LR


362 
ALIGN


364 
ENDIF


366 
END


368 ;************************ (
C

COPYRIGHT
 
STMirics
 *****
END
 
OF
 
FILE
*****

	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/STM32CubeIDE/Application/Startup/startup_stm32wb55rgvx.s

28 .
syax
 
	gunifd


29 .
u
 
	gc܋x
-
	gm4


30 .
u
 
	gsov


31 .
	gthumb


33 .
glob
 
	gg_pVes


34 .
glob
 
	gDeu_Hdr


38 .
wd
 
	g_sida


40 .
wd
 
	g_sda


42 .
wd
 
	g_eda


44 .
wd
 
	g_sbss


46 .
wd
 
	g_ebss


48 .
wd
 
	g_sMB_MEM2


50 .
wd
 
	g_eMB_MEM2


53 .
mao
 
INIT_BSS
 
	gt
, 
d


54 
ldr
 
	gr0
, =\
t


55 
ldr
 
r1
, =\
d


56 
movs
 
r3
, #0

57 
bl
 
	gLoFlZobss


58 .
	gdm


61 .
mao
 
INIT_DATA
 
	gt
, 
	gd
, 
c


62 
ldr
 
	gr0
, =\
t


63 
ldr
 
r1
, =\
d


64 
ldr
 
r2
, =\
c


65 
movs
 
r3
, #0

66 
bl
 
	gLoCyDaIn


67 .
	gdm


69 .
	gi
 .
	gxt
.
da_lizs


70 
	gCyDaIn
:

71 
ldr
 
r4
, [
r2
, 
r3
]

72 
r
 
	gr4
, [
r0
, 
r3
]

73 
adds
 
	gr3
,3, #4

75 
	gLoCyDaIn
:

76 
adds
 
r4
, 
	gr0
, 
r3


77 
cmp
 
	gr4
, 
r1


78 
bcc
 
CyDaIn


79 
bx
 



81 
	gFlZobss
:

82 
r
 
r3
, [
r0
]

83 
adds
 
	gr0
,0, #4

85 
	gLoFlZobss
:

86 
cmp
 
r0
, 
r1


87 
bcc
 
FlZobss


88 
bx
 
	g


90 .
	gi
 .
	gxt
.
	gRet_Hdr


91 .
wk
 
	gRet_Hdr


92 .
ty
 
	gRet_Hdr
, %
funi


93 
	gRet_Hdr
:

94 
ldr
 
r0
, =
_eack


95 
mov
 

, 
r0


97 
bl
 
SyemIn


100 
INIT_DATA
 
	g_sda
, 
	g_eda
, 
_sida


103 
INIT_BSS
 
	g_sbss
, 
_ebss


104 
INIT_BSS
 
	g_sMB_MEM2
, 
_eMB_MEM2


107 
bl
 
__libc__y


109 
bl
 
ma


111 
	gLoFev
:

112 
b
 
LoFev


114 .
size
 
Ret_Hdr
, .-
	gRet_Hdr


124 .
	gi
 .
	gxt
.
	gDeu_Hdr
,"ax",%
ogbs


125 
	gDeu_Hdr
:

126 
Infe_Lo
:

127 
b
 
Infe_Lo


128 .
size
 
Deu_Hdr
, .-
	gDeu_Hdr


136 .
	gi
 .
	gi_ve
,"a",%
	gogbs


137 .
ty
 
	gg_pVes
, %
	gobje


138 .
size
 
	gg_pVes
, .-
g_pVes


141 
	gg_pVes
:

142 .
wd
 
_eack


143 .
wd
 
Ret_Hdr


144 .
wd
 
NMI_Hdr


145 .
wd
 
HdFau_Hdr


146 .
wd
 
MemMage_Hdr


147 .
wd
 
BusFau_Hdr


148 .
wd
 
UgeFau_Hdr


149 .
wd
 0

150 .
wd
 0

151 .
wd
 0

152 .
wd
 0

153 .
wd
 
SVC_Hdr


154 .
wd
 
DebugM_Hdr


155 .
wd
 0

156 .
wd
 
PdSV_Hdr


157 .
wd
 
SysTick_Hdr


158 .
wd
 
WWDG_IRQHdr


159 .
wd
 
PVD_PVM_IRQHdr


160 .
wd
 
TAMP_STAMP_LSECSS_IRQHdr


161 .
wd
 
RTC_WKUP_IRQHdr


162 .
wd
 
FLASH_IRQHdr


163 .
wd
 
RCC_IRQHdr


164 .
wd
 
EXTI0_IRQHdr


165 .
wd
 
EXTI1_IRQHdr


166 .
wd
 
EXTI2_IRQHdr


167 .
wd
 
EXTI3_IRQHdr


168 .
wd
 
EXTI4_IRQHdr


169 .
wd
 
DMA1_Chl1_IRQHdr


170 .
wd
 
DMA1_Chl2_IRQHdr


171 .
wd
 
DMA1_Chl3_IRQHdr


172 .
wd
 
DMA1_Chl4_IRQHdr


173 .
wd
 
DMA1_Chl5_IRQHdr


174 .
wd
 
DMA1_Chl6_IRQHdr


175 .
wd
 
DMA1_Chl7_IRQHdr


176 .
wd
 
ADC1_IRQHdr


177 .
wd
 
USB_HP_IRQHdr


178 .
wd
 
USB_LP_IRQHdr


179 .
wd
 
C2SEV_PWR_C2H_IRQHdr


180 .
wd
 
COMP_IRQHdr


181 .
wd
 
EXTI9_5_IRQHdr


182 .
wd
 
TIM1_BRK_IRQHdr


183 .
wd
 
TIM1_UP_TIM16_IRQHdr


184 .
wd
 
TIM1_TRG_COM_TIM17_IRQHdr


185 .
wd
 
TIM1_CC_IRQHdr


186 .
wd
 
TIM2_IRQHdr


187 .
wd
 
PKA_IRQHdr


188 .
wd
 
I2C1_EV_IRQHdr


189 .
wd
 
I2C1_ER_IRQHdr


190 .
wd
 
I2C3_EV_IRQHdr


191 .
wd
 
I2C3_ER_IRQHdr


192 .
wd
 
SPI1_IRQHdr


193 .
wd
 
SPI2_IRQHdr


194 .
wd
 
USART1_IRQHdr


195 .
wd
 
LPUART1_IRQHdr


196 .
wd
 
SAI1_IRQHdr


197 .
wd
 
TSC_IRQHdr


198 .
wd
 
EXTI15_10_IRQHdr


199 .
wd
 
RTC_Arm_IRQHdr


200 .
wd
 
CRS_IRQHdr


201 .
wd
 
PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHdr


202 .
wd
 
IPCC_C1_RX_IRQHdr


203 .
wd
 
IPCC_C1_TX_IRQHdr


204 .
wd
 
HSEM_IRQHdr


205 .
wd
 
LPTIM1_IRQHdr


206 .
wd
 
LPTIM2_IRQHdr


207 .
wd
 
LCD_IRQHdr


208 .
wd
 
QUADSPI_IRQHdr


209 .
wd
 
AES1_IRQHdr


210 .
wd
 
AES2_IRQHdr


211 .
wd
 
RNG_IRQHdr


212 .
wd
 
FPU_IRQHdr


213 .
wd
 
DMA2_Chl1_IRQHdr


214 .
wd
 
DMA2_Chl2_IRQHdr


215 .
wd
 
DMA2_Chl3_IRQHdr


216 .
wd
 
DMA2_Chl4_IRQHdr


217 .
wd
 
DMA2_Chl5_IRQHdr


218 .
wd
 
DMA2_Chl6_IRQHdr


219 .
wd
 
DMA2_Chl7_IRQHdr


220 .
wd
 
DMAMUX1_OVR_IRQHdr


229 .
wk
 
NMI_Hdr


230 .
thumb_t
 
NMI_Hdr
,
	gDeu_Hdr


232 .
wk
 
	gHdFau_Hdr


233 .
thumb_t
 
	gHdFau_Hdr
,
	gDeu_Hdr


235 .
wk
 
	gMemMage_Hdr


236 .
thumb_t
 
	gMemMage_Hdr
,
	gDeu_Hdr


238 .
wk
 
	gBusFau_Hdr


239 .
thumb_t
 
	gBusFau_Hdr
,
	gDeu_Hdr


241 .
wk
 
	gUgeFau_Hdr


242 .
thumb_t
 
	gUgeFau_Hdr
,
	gDeu_Hdr


244 .
wk
 
	gSVC_Hdr


245 .
thumb_t
 
	gSVC_Hdr
,
	gDeu_Hdr


247 .
wk
 
	gDebugM_Hdr


248 .
thumb_t
 
	gDebugM_Hdr
,
	gDeu_Hdr


250 .
wk
 
	gPdSV_Hdr


251 .
thumb_t
 
	gPdSV_Hdr
,
	gDeu_Hdr


253 .
wk
 
	gSysTick_Hdr


254 .
thumb_t
 
	gSysTick_Hdr
,
	gDeu_Hdr


256 .
wk
 
	gWWDG_IRQHdr


257 .
thumb_t
 
	gWWDG_IRQHdr
,
	gDeu_Hdr


259 .
wk
 
	gPVD_PVM_IRQHdr


260 .
thumb_t
 
	gPVD_PVM_IRQHdr
,
	gDeu_Hdr


262 .
wk
 
	gTAMP_STAMP_LSECSS_IRQHdr


263 .
thumb_t
 
	gTAMP_STAMP_LSECSS_IRQHdr
,
	gDeu_Hdr


265 .
wk
 
	gRTC_WKUP_IRQHdr


266 .
thumb_t
 
	gRTC_WKUP_IRQHdr
,
	gDeu_Hdr


268 .
wk
 
	gFLASH_IRQHdr


269 .
thumb_t
 
	gFLASH_IRQHdr
,
	gDeu_Hdr


271 .
wk
 
	gRCC_IRQHdr


272 .
thumb_t
 
	gRCC_IRQHdr
,
	gDeu_Hdr


274 .
wk
 
	gEXTI0_IRQHdr


275 .
thumb_t
 
	gEXTI0_IRQHdr
,
	gDeu_Hdr


277 .
wk
 
	gEXTI1_IRQHdr


278 .
thumb_t
 
	gEXTI1_IRQHdr
,
	gDeu_Hdr


280 .
wk
 
	gEXTI2_IRQHdr


281 .
thumb_t
 
	gEXTI2_IRQHdr
,
	gDeu_Hdr


283 .
wk
 
	gEXTI3_IRQHdr


284 .
thumb_t
 
	gEXTI3_IRQHdr
,
	gDeu_Hdr


286 .
wk
 
	gEXTI4_IRQHdr


287 .
thumb_t
 
	gEXTI4_IRQHdr
,
	gDeu_Hdr


289 .
wk
 
	gDMA1_Chl1_IRQHdr


290 .
thumb_t
 
	gDMA1_Chl1_IRQHdr
,
	gDeu_Hdr


292 .
wk
 
	gDMA1_Chl2_IRQHdr


293 .
thumb_t
 
	gDMA1_Chl2_IRQHdr
,
	gDeu_Hdr


295 .
wk
 
	gDMA1_Chl3_IRQHdr


296 .
thumb_t
 
	gDMA1_Chl3_IRQHdr
,
	gDeu_Hdr


298 .
wk
 
	gDMA1_Chl4_IRQHdr


299 .
thumb_t
 
	gDMA1_Chl4_IRQHdr
,
	gDeu_Hdr


301 .
wk
 
	gDMA1_Chl5_IRQHdr


302 .
thumb_t
 
	gDMA1_Chl5_IRQHdr
,
	gDeu_Hdr


304 .
wk
 
	gDMA1_Chl6_IRQHdr


305 .
thumb_t
 
	gDMA1_Chl6_IRQHdr
,
	gDeu_Hdr


307 .
wk
 
	gDMA1_Chl7_IRQHdr


308 .
thumb_t
 
	gDMA1_Chl7_IRQHdr
,
	gDeu_Hdr


310 .
wk
 
	gADC1_IRQHdr


311 .
thumb_t
 
	gADC1_IRQHdr
,
	gDeu_Hdr


313 .
wk
 
	gUSB_HP_IRQHdr


314 .
thumb_t
 
	gUSB_HP_IRQHdr
,
	gDeu_Hdr


316 .
wk
 
	gUSB_LP_IRQHdr


317 .
thumb_t
 
	gUSB_LP_IRQHdr
,
	gDeu_Hdr


319 .
wk
 
	gC2SEV_PWR_C2H_IRQHdr


320 .
thumb_t
 
	gC2SEV_PWR_C2H_IRQHdr
,
	gDeu_Hdr


322 .
wk
 
	gCOMP_IRQHdr


323 .
thumb_t
 
	gCOMP_IRQHdr
,
	gDeu_Hdr


325 .
wk
 
	gEXTI9_5_IRQHdr


326 .
thumb_t
 
	gEXTI9_5_IRQHdr
,
	gDeu_Hdr


328 .
wk
 
	gTIM1_BRK_IRQHdr


329 .
thumb_t
 
	gTIM1_BRK_IRQHdr
,
	gDeu_Hdr


331 .
wk
 
	gTIM1_UP_TIM16_IRQHdr


332 .
thumb_t
 
	gTIM1_UP_TIM16_IRQHdr
,
	gDeu_Hdr


334 .
wk
 
	gTIM1_TRG_COM_TIM17_IRQHdr


335 .
thumb_t
 
	gTIM1_TRG_COM_TIM17_IRQHdr
,
	gDeu_Hdr


337 .
wk
 
	gTIM1_CC_IRQHdr


338 .
thumb_t
 
	gTIM1_CC_IRQHdr
,
	gDeu_Hdr


340 .
wk
 
	gTIM2_IRQHdr


341 .
thumb_t
 
	gTIM2_IRQHdr
,
	gDeu_Hdr


343 .
wk
 
	gPKA_IRQHdr


344 .
thumb_t
 
	gPKA_IRQHdr
,
	gDeu_Hdr


346 .
wk
 
	gI2C1_EV_IRQHdr


347 .
thumb_t
 
	gI2C1_EV_IRQHdr
,
	gDeu_Hdr


349 .
wk
 
	gI2C1_ER_IRQHdr


350 .
thumb_t
 
	gI2C1_ER_IRQHdr
,
	gDeu_Hdr


352 .
wk
 
	gI2C3_EV_IRQHdr


353 .
thumb_t
 
	gI2C3_EV_IRQHdr
,
	gDeu_Hdr


355 .
wk
 
	gI2C3_ER_IRQHdr


356 .
thumb_t
 
	gI2C3_ER_IRQHdr
,
	gDeu_Hdr


358 .
wk
 
	gSPI1_IRQHdr


359 .
thumb_t
 
	gSPI1_IRQHdr
,
	gDeu_Hdr


361 .
wk
 
	gSPI2_IRQHdr


362 .
thumb_t
 
	gSPI2_IRQHdr
,
	gDeu_Hdr


364 .
wk
 
	gUSART1_IRQHdr


365 .
thumb_t
 
	gUSART1_IRQHdr
,
	gDeu_Hdr


367 .
wk
 
	gLPUART1_IRQHdr


368 .
thumb_t
 
	gLPUART1_IRQHdr
,
	gDeu_Hdr


370 .
wk
 
	gSAI1_IRQHdr


371 .
thumb_t
 
	gSAI1_IRQHdr
,
	gDeu_Hdr


373 .
wk
 
	gTSC_IRQHdr


374 .
thumb_t
 
	gTSC_IRQHdr
,
	gDeu_Hdr


376 .
wk
 
	gEXTI15_10_IRQHdr


377 .
thumb_t
 
	gEXTI15_10_IRQHdr
,
	gDeu_Hdr


379 .
wk
 
	gRTC_Arm_IRQHdr


380 .
thumb_t
 
	gRTC_Arm_IRQHdr
,
	gDeu_Hdr


382 .
wk
 
	gCRS_IRQHdr


383 .
thumb_t
 
	gCRS_IRQHdr
,
	gDeu_Hdr


385 .
wk
 
	gPWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHdr


386 .
thumb_t
 
	gPWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHdr
,
	gDeu_Hdr


388 .
wk
 
	gIPCC_C1_RX_IRQHdr


389 .
thumb_t
 
	gIPCC_C1_RX_IRQHdr
,
	gDeu_Hdr


391 .
wk
 
	gIPCC_C1_TX_IRQHdr


392 .
thumb_t
 
	gIPCC_C1_TX_IRQHdr
,
	gDeu_Hdr


394 .
wk
 
	gHSEM_IRQHdr


395 .
thumb_t
 
	gHSEM_IRQHdr
,
	gDeu_Hdr


397 .
wk
 
	gLPTIM1_IRQHdr


398 .
thumb_t
 
	gLPTIM1_IRQHdr
,
	gDeu_Hdr


400 .
wk
 
	gLPTIM2_IRQHdr


401 .
thumb_t
 
	gLPTIM2_IRQHdr
,
	gDeu_Hdr


403 .
wk
 
	gLCD_IRQHdr


404 .
thumb_t
 
	gLCD_IRQHdr
,
	gDeu_Hdr


406 .
wk
 
	gQUADSPI_IRQHdr


407 .
thumb_t
 
	gQUADSPI_IRQHdr
,
	gDeu_Hdr


409 .
wk
 
	gAES1_IRQHdr


410 .
thumb_t
 
	gAES1_IRQHdr
,
	gDeu_Hdr


412 .
wk
 
	gAES2_IRQHdr


413 .
thumb_t
 
	gAES2_IRQHdr
,
	gDeu_Hdr


415 .
wk
 
	gRNG_IRQHdr


416 .
thumb_t
 
	gRNG_IRQHdr
,
	gDeu_Hdr


418 .
wk
 
	gFPU_IRQHdr


419 .
thumb_t
 
	gFPU_IRQHdr
,
	gDeu_Hdr


421 .
wk
 
	gDMA2_Chl1_IRQHdr


422 .
thumb_t
 
	gDMA2_Chl1_IRQHdr
,
	gDeu_Hdr


424 .
wk
 
	gDMA2_Chl2_IRQHdr


425 .
thumb_t
 
	gDMA2_Chl2_IRQHdr
,
	gDeu_Hdr


427 .
wk
 
	gDMA2_Chl3_IRQHdr


428 .
thumb_t
 
	gDMA2_Chl3_IRQHdr
,
	gDeu_Hdr


430 .
wk
 
	gDMA2_Chl4_IRQHdr


431 .
thumb_t
 
	gDMA2_Chl4_IRQHdr
,
	gDeu_Hdr


433 .
wk
 
	gDMA2_Chl5_IRQHdr


434 .
thumb_t
 
	gDMA2_Chl5_IRQHdr
,
	gDeu_Hdr


436 .
wk
 
	gDMA2_Chl6_IRQHdr


437 .
thumb_t
 
	gDMA2_Chl6_IRQHdr
,
	gDeu_Hdr


439 .
wk
 
	gDMA2_Chl7_IRQHdr


440 .
thumb_t
 
	gDMA2_Chl7_IRQHdr
,
	gDeu_Hdr


442 .
wk
 
	gDMAMUX1_OVR_IRQHdr


443 .
thumb_t
 
	gDMAMUX1_OVR_IRQHdr
,
	gDeu_Hdr


	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/STM32CubeIDE/Application/User/ipc_api.c

1 
	~"c_i.h
"

2 
	~"c_if.h
"

3 
	~<rg.h
>

4 
	~"cmsis_os.h
"

6 
	#IPC_TX_TASK_STACK
 (256U

	)

7 
	#IPC_RX_TASK_STACK
 (256U

	)

8 
	#IPC_TX_TASK_PRIO
 (
tskIDLE_PRIORITY


	)

9 
	#IPC_RX_TASK_PRIO
 (
tskIDLE_PRIORITY


	)

10 
	#IPC_QUEUE_TIMEOUT
 (1000

	)

12 
QueueHd_t
 
	gtxCmdQueue
;

13 
QueueHd_t
 
	grxCmdQueue
;

14 
TaskHd_t
 
	gtxTaskHd
 = 
NULL
;

15 
TaskHd_t
 
	grxTaskHd
 = 
NULL
;

16 
cRxCb_t
 
	grxMsgCb
 = 
NULL
;

17 
ut8_t
 
	gpktFrmC
 = 0;

26 
ut8_t
 
	$lcuϋChecksum
(
ut8_t
 *
da
, ut8_
n
)

28 
ut8_t
 
checksum
 = 0U;

29 
ut8_t
 
i
;

31 
i
 = 0U; i < 
n
; i++) {

32 
checksum
 +
da
[
i
];

35  
checksum
;

36 
	}
}

44 
	$videPack
(
cPack_t
 *
ck
)

46 
ut8_t
 
checksum
;

48 
checksum
 = 
	`lcuϋChecksum
(
ck
->
yld
,ack->
hd
.
daL
);

49 i(
checksum
 !
ck
->
yldChecksum
) {

54 
	}
}

61 
	$cTxTask
(*
m
)

63 
cPack_t
 *
ck
 = 
NULL
;

64 
BaTy_t
 
s
;

65 (
m
;

68 
s
 = 
	`xQueueReive
(
txCmdQueue
, &
ck
, 
ptMAX_DELAY
);

69 i(
s
 =
pdTRUE
) {

71 
	`cUtSdDa
(
ck
);

74 
	}
}

81 
	$cRxTask
(*
m
)

83 
cPack_t
 *
ck
 = 
NULL
;

84 
BaTy_t
 
s
;

85 (
m
;

88 
s
 = 
	`xQueueReive
(
rxCmdQueue
, &
ck
, 
ptMAX_DELAY
);

89 i(
s
 =
pdTRUE
) {

90 i(
	`videPack
(
ck
) != 0) {

93 i(
rxMsgCb
 !
NULL
) {

94 
	`rxMsgCb
(
ck
);

97 
	`vPtFe
(
ck
);

100 
	}
}

107 
	$cIn
()

109 
txCmdQueue
 = 
	`xQueueCe
(
IPC_TX_QUEUE_LEN
, (
cPack_t
*));

110 i(
txCmdQueue
 == 0U){

115 
rxCmdQueue
 = 
	`xQueueCe
(
IPC_TX_QUEUE_LEN
, (
cPack_t
*));

116 i(
rxCmdQueue
 == 0U){

121 
	`xTaskCe
(
cTxTask
, "c_tx", 
IPC_TX_TASK_STACK
, 
NULL
, 
IPC_TX_TASK_PRIO
, &
txTaskHd
);

122 i(
txTaskHd
 == 0U) {

126 
	`xTaskCe
(
cRxTask
, "c_rx", 
IPC_RX_TASK_STACK
, 
NULL
, 
IPC_RX_TASK_PRIO
, &
rxTaskHd
);

127 i(
rxTaskHd
 == 0U) {

132 
	}
}

140 
	$cRegiRxCb
(
cRxCb_t
 
rxCb
)

142 i(
rxCb
 =
NULL
) {

146 
rxMsgCb
 = 
rxCb
;

149 
	}
}

161 
	$cSdCommd
(
ut8_t
 
cId
, ut8_
dId
, 
ut16_t
 
cmdId
, ut8_*
yld
, ut8_
n
)

163 
cPack_t
 *
ck
 = 
NULL
;

164 
BaTy_t
 
s
;

166 i((
n
 > 0U&& (
yld
 =
NULL
)) {

170 
ck
 = 
	`pvPtMloc
(
IPC_PACKET_LEN
);

171 i(
ck
 =
NULL
) {

176 
	`memt
(
ck
, 0, 
IPC_PACKET_LEN
);

178 
ck
->
hd
.
ameC
 = 
pktFrmC
;

179 
ck
->
hd
.
cId
 = srcId;

180 
ck
->
hd
.
dId
 = dstId;

181 
ck
->
hd
.
cmdId
 = cmdId;

182 
ck
->
hd
.
daL
 = 
n
;

183 i(
n
 > 0U) {

185 (
	`memy
(
ck
->
yld
,ayld, 
n
);

187 
ck
->
yldChecksum
 = 
	`lcuϋChecksum
(
yld
, 
n
);

189 
s
 = 
	`xQueueSd
(
txCmdQueue
, (*&
ck
, (
TickTy_t

IPC_QUEUE_TIMEOUT
);

190 i(
s
 !
pdTRUE
) {

191 
	`vPtFe
(
ck
);

196 
pktFrmC
++;

199 
	}
}

208 
	$cProssReivedDa
(
ut8_t
 *
daP
, 
ut32_t
 
daL
)

210 
cPack_t
 *
ck
 = 
NULL
;

211 
BaTy_t
 
s
;

213 i(
daL
 !
IPC_PACKET_LEN
) {

217 
ck
 = 
	`pvPtMloc
(
IPC_PACKET_LEN
);

218 i(
ck
 =
NULL
) {

223 (
	`memy
(
ck
, 
daP
, 
daL
);

225 
s
 = 
	`xQueueSd
(
rxCmdQueue
, (*&
ck
, (
TickTy_t

IPC_QUEUE_TIMEOUT
);

226 i(
s
 !
pdTRUE
) {

227 
	`vPtFe
(
ck
);

232 
	}
}

	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/STM32CubeIDE/Application/User/ipc_api.h

1 #ide
__IPC_API_H


2 
	#__IPC_API_H


	)

4 #ifde
__lulus


8 
	~"dt.h
"

9 
	~"c_tys.h
"

11 
cIn
();

12 
cRegiRxCb
(
cRxCb_t
 
rx_cb
);

13 
cSdCommd
(
ut8_t
 
cId
, ut8_
dId
, 
ut16_t
 
cmdId
, ut8_*
yld
, ut8_
n
);

14 
cProssReivedDa
(
ut8_t
 *
daP
, 
ut32_t
 
daL
);

16 #ifde
__lulus


	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/STM32CubeIDE/Application/User/ipc_if.c

1 
	~"c_i.h
"

2 
	~"c_if.h
"

3 
	~"m32wbxx_h.h
"

4 
	~<rg.h
>

5 
	~"cmsis_os.h
"

7 
	#IPC_UART_TX_READY_EVT
 (1 << 0

	)

8 
	#IPC_UART_TASK_STACK
 (256U

	)

9 
	#IPC_UART_TASK_PRIO
 (
tskIDLE_PRIORITY
 + 1U

	)

11 
EvtGroupHd_t
 
	gcUtEvt
;

12 
UART_HdTyDef
 
	gcUtHd
;

13 
DMA_HdTyDef
 
	gcUtDmaTx
;

14 
DMA_HdTyDef
 
	gcUtDmaRx
;

15 
TaskHd_t
 
	gcUtTaskHd
 = 
NULL
;

17 
ut8_t
 
	gdmaRxBuf
[2][
IPC_PACKET_LEN
];

18 
ut8_t
 
	gdmaRxTmpBuf
[
IPC_PACKET_LEN
];

19 
ut8_t
 *
	gdmaRdyBufP
;

20 
ut8_t
 *
	gdmaAiveBufP
;

21 
ut8_t
 
	gdmaTxBufr
[
IPC_PACKET_LEN
];

26 
	$DMA2_Chl3_IRQHdr
()

28 
	`HAL_DMA_IRQHdr
(&
cUtDmaTx
);

29 
	}
}

34 
	$DMA2_Chl5_IRQHdr
()

36 
	`HAL_DMA_IRQHdr
(&
cUtDmaRx
);

37 
	}
}

42 
	$UART4_IRQHdr
()

44 
	`HAL_UART_IRQHdr
(&
cUtHd
);

45 
	}
}

52 
	$cUtTask
(*
m
)

54 
ut32_t
 
daL
 = 0U;

55 
BaTy_t
 
s
;

56 (
m
;

59 
s
 = 
	`xTaskNifyWa
(0x00, 0x00, &
daL
, 
ptMAX_DELAY
);

60 i(
s
 =
pdTRUE
) {

61 
	`cProssReivedDa
(
dmaRdyBufP
, 
daL
);

64 
	}
}

72 
	$cUtIn
(
baud
)

74 
cUtHd
.
In
 = 
USART1
;

75 
cUtHd
.
In
.
BaudRe
 = 
baud
;

76 
cUtHd
.
In
.
WdLgth
 = 
UART_WORDLENGTH_8B
;

77 
cUtHd
.
In
.
StBs
 = 
UART_STOPBITS_1
;

78 
cUtHd
.
In
.
Py
 = 
UART_PARITY_NONE
;

79 
cUtHd
.
In
.
Mode
 = 
UART_MODE_TX_RX
;

80 
cUtHd
.
In
.
HwFlowC
 = 
UART_HWCONTROL_NONE
;

81 
cUtHd
.
In
.
OvSamg
 = 
UART_OVERSAMPLING_16
;

82 
cUtHd
.
In
.
OBSamg
 = 
UART_ONE_BIT_SAMPLE_DISABLE
;

83 
cUtHd
.
AdvdIn
.
AdvFtuIn
 = 
UART_ADVFEATURE_NO_INIT
;

84 i(
	`HAL_UART_In
(&
cUtHd
!
HAL_OK
)

90 
	`__HAL_RCC_DMA2_CLK_ENABLE
();

93 
cUtDmaRx
.
In
 = 
DMA2_Chl5
;

94 
cUtDmaRx
.
In
.
Reque
 = 
DMA_REQUEST_USART1_RX
;

95 
cUtDmaRx
.
In
.
Dei
 = 
DMA_PERIPH_TO_MEMORY
;

96 
cUtDmaRx
.
In
.
PhInc
 = 
DMA_PINC_DISABLE
;

97 
cUtDmaRx
.
In
.
MemInc
 = 
DMA_MINC_ENABLE
;

98 
cUtDmaRx
.
In
.
PhDaAlignmt
 = 
DMA_PDATAALIGN_BYTE
;

99 
cUtDmaRx
.
In
.
MemDaAlignmt
 = 
DMA_MDATAALIGN_BYTE
;

100 
cUtDmaRx
.
In
.
Mode
 = 
DMA_CIRCULAR
;

101 
cUtDmaRx
.
In
.
Priܙy
 = 
DMA_PRIORITY_LOW
;

102 i(
	`HAL_DMA_In
(&
cUtDmaRx
!
HAL_OK
)

106 
	`__HAL_LINKDMA
(&
cUtHd
, 
hdmx
, 
cUtDmaRx
);

109 
cUtDmaTx
.
In
 = 
DMA2_Chl3
;

110 
cUtDmaTx
.
In
.
Reque
 = 
DMA_REQUEST_USART1_TX
;

111 
cUtDmaTx
.
In
.
Dei
 = 
DMA_MEMORY_TO_PERIPH
;

112 
cUtDmaTx
.
In
.
PhInc
 = 
DMA_PINC_DISABLE
;

113 
cUtDmaTx
.
In
.
MemInc
 = 
DMA_MINC_ENABLE
;

114 
cUtDmaTx
.
In
.
PhDaAlignmt
 = 
DMA_PDATAALIGN_BYTE
;

115 
cUtDmaTx
.
In
.
MemDaAlignmt
 = 
DMA_MDATAALIGN_BYTE
;

116 
cUtDmaTx
.
In
.
Mode
 = 
DMA_NORMAL
;

117 
cUtDmaTx
.
In
.
Priܙy
 = 
DMA_PRIORITY_LOW
;

118 i(
	`HAL_DMA_In
(&
cUtDmaTx
!
HAL_OK
)

123 
	`__HAL_LINKDMA
(&
cUtHd
, 
hdmx
, 
cUtDmaTx
);

126 
	`HAL_NVIC_SPriܙy
(
DMA2_Chl3_IRQn
, 5U, 1U);

127 
	`HAL_NVIC_EbIRQ
(
DMA2_Chl3_IRQn
);

130 
	`HAL_NVIC_SPriܙy
(
DMA2_Chl5_IRQn
, 5U, 0U);

131 
	`HAL_NVIC_EbIRQ
(
DMA2_Chl5_IRQn
);

134 
	`HAL_NVIC_SPriܙy
(
USART1_IRQn
, 5U, 0U);

135 
	`HAL_NVIC_EbIRQ
(
USART1_IRQn
);

137 
cUtEvt
 = 
	`xEvtGroupCe
();

138 
	`xEvtGroupSBs
(
cUtEvt
, 
IPC_UART_TX_READY_EVT
);

140 
	`xTaskCe
(
cUtTask
, "c_ut", 
IPC_UART_TASK_STACK
, 
NULL
, 
IPC_UART_TASK_PRIO
, &
cUtTaskHd
);

141 i(
cUtTaskHd
 == 0U) {

146 
dmaAiveBufP
 = 
dmaRxBuf
[0];

147 
dmaRdyBufP
 = 
dmaRxBuf
[1];

148 i(
	`HAL_UARTEx_ReiveToId_DMA
(&
cUtHd
, 
dmaRxTmpBuf
, 
IPC_PACKET_LEN
!
HAL_OK
) {

153 
	}
}

160 
	$HAL_UART_TxCtClback
(
UART_HdTyDef
 *
ut_hd
)

162 
BaTy_t
 
skWok
 = 
pdFALSE
;

163 
BaTy_t
 
s
;

165 
s
 = 
	`xEvtGroupSBsFromISR
(
cUtEvt
, 
IPC_UART_TX_READY_EVT
, &
skWok
);

166 if(
s
 =
pdPASS
) {

167 
	`ptYIELD_FROM_ISR
(
skWok
);

169 
	}
}

177 
	$cUtSdDa
(
cPack_t
 *
ck
)

179 
HAL_StusTyDef
 
s
;

181 
	`xEvtGroupWaBs
(
cUtEvt
, 
IPC_UART_TX_READY_EVT
, 
pdFALSE
,dFALSE, 
ptMAX_DELAY
);

183 (
	`memy
(
dmaTxBufr
, (
ut8_t
 *
ck
, 
IPC_PACKET_LEN
);

185 
s
 = 
	`HAL_UART_Tnsm_DMA
(&
cUtHd
, 
dmaTxBufr
, 
IPC_PACKET_LEN
);

186 i(
s
 !
HAL_OK
) {

187  -
s
;

190 
	`xEvtGroupCˬBs
(
cUtEvt
, 
IPC_UART_TX_READY_EVT
);

193 
	}
}

202 
	$bufrDaRdy
(
UART_HdTyDef
 *
hut
, 
ut8_t
* 
da
, 
ut16_t
 
n
)

212 
BaTy_t
 
skWok
 = 
pdFALSE
;

213 
	`xTaskNifyFromISR
(
cUtTaskHd
, 
n
, 
eSBs
, &
skWok
);

214 
	`ptYIELD_FROM_ISR
(
skWok
);

215 
	}
}

224 
	$HAL_UARTEx_RxEvtClback
(
UART_HdTyDef
 *
hut
, 
ut16_t
 
size
)

226 
ut16_t
 
dSize
 = 0;

227 
ut8_t
 *
emp
;

228 
ut16_t
 
i
;

229 
ut16_t
 
ivedDa
 = 0;

232 i(
size
 !
dSize
) {

233 i(
size
 > 
dSize
) {

234 
ivedDa
 = 
size
 - 
dSize
;

236 
i
 = 0U; i < 
ivedDa
; i++) {

237 
dmaAiveBufP
[
dSize
 + 
i
] = 
dmaRxTmpBuf
[oldSize + i];

241 
dSize
 = 
size
;

243 i(
size
 =
IPC_PACKET_LEN
) {

245 
emp
 = 
dmaRdyBufP
;

246 
dmaRdyBufP
 = 
dmaAiveBufP
;

247 
dmaAiveBufP
 = 
emp
;

250 
dSize
 = 0;

253 
	`bufrDaRdy
(
hut
, 
dmaRdyBufP
, 
size
);

256 
	}
}

	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/STM32CubeIDE/Application/User/ipc_if.h

1 #ide
__IPC_IF_H


2 
	#__IPC_IF_H


	)

4 #ifde
__lulus


8 
	~"dt.h
"

9 
	~"c_tys.h
"

11 
cUtIn
(
baud
);

12 
cUtSdDa
(
cPack_t
 *
ck
);

14 #ifde
__lulus


	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/STM32CubeIDE/Application/User/ipc_types.h

1 #ide
__IPC_TYPES_H


2 
	#__IPC_TYPES_H


	)

4 #ifde
__lulus


8 
	~"dt.h
"

10 
	#IPC_DATA_LEN
 (64U

	)

11 
	#IPC_HEADER_LEN
 (6U

	)

12 
	#IPC_PACKET_LEN
 (72U

	)

13 
	#IPC_TX_QUEUE_LEN
 (10U

	)

14 
	#IPC_RX_QUEUE_LEN
 (10U

	)

21 
ut8_t
 
ameC
;

22 
ut8_t
 
cId
;

23 
ut8_t
 
dId
;

24 
ut8_t
 
daL
;

25 
ut16_t
 
cmdId
;

26 } 
	tcPackHd_t
;

33 
cPackHd_t
 
hd
;

34 
ut8_t
 
rved
;

35 
ut8_t
 
yldChecksum
;

36 
ut8_t
 
yld
[
IPC_DATA_LEN
];

37 } 
	tcPack_t
;

43 (*
cRxCb_t
)(
	tcPack_t
 *
	trx_cmd
);

45 #ifde
__lulus


	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/STM32CubeIDE/Application/User/syscalls.c

25 
	~<sys/.h
>

26 
	~<dlib.h
>

27 
	~<o.h
>

28 
	~<dio.h
>

29 
	~<sigl.h
>

30 
	~<time.h
>

31 
	~<sys/time.h
>

32 
	~<sys/times.h
>

37 
o
;

38 
	$__io_putch
(
ch

	`__ibu__
((
wk
));

39 
	$__io_gch
(
	`__ibu__
((
wk
));

41 * 
ack_r
 
	`asm
("sp");

43 *
__v
[1] = { 0 
	}
};

44 **
	gv
 = 
__v
;

48 
	$li_mڙ_hds
()

50 
	}
}

52 
	$_gpid
()

55 
	}
}

57 
	$_kl
(
pid
, 
sig
)

59 
o
 = 
EINVAL
;

61 
	}
}

63 
	$_ex
 (
us
)

65 
	`_kl
(
us
, -1);

67 
	}
}

69 
__ibu__
((
wk
)
	$_ad
(
fe
, *
r
, 
n
)

71 
DaIdx
;

73 
DaIdx
 = 0; DaIdx < 
n
; DataIdx++)

75 *
r
++ = 
	`__io_gch
();

78  
n
;

79 
	}
}

81 
__ibu__
((
wk
)
	$_wre
(
fe
, *
r
, 
n
)

83 
DaIdx
;

85 
DaIdx
 = 0; DaIdx < 
n
; DataIdx++)

87 
	`__io_putch
(*
r
++);

89  
n
;

90 
	}
}

92 
	$_o
(
fe
)

95 
	}
}

98 
	$_f
(
fe
, 

 *

)

100 

->
_mode
 = 
S_IFCHR
;

102 
	}
}

104 
	$_iy
(
fe
)

107 
	}
}

109 
	$_lek
(
fe
, 
r
, 
d
)

112 
	}
}

114 
	$_ݒ
(*
th
, 
ags
, ...)

118 
	}
}

120 
	$_wa
(*
us
)

122 
o
 = 
ECHILD
;

124 
	}
}

126 
	$_uƚk
(*
me
)

128 
o
 = 
ENOENT
;

130 
	}
}

132 
	$_times
(
tms
 *
buf
)

135 
	}
}

137 
	$_
(*
fe
, 

 *

)

139 

->
_mode
 = 
S_IFCHR
;

141 
	}
}

143 
	$_lk
(*
d
, *
w
)

145 
o
 = 
EMLINK
;

147 
	}
}

149 
	$_fk
()

151 
o
 = 
EAGAIN
;

153 
	}
}

155 
	$_execve
(*
me
, **
gv
, **
v
)

157 
o
 = 
ENOMEM
;

159 
	}
}

	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/STM32CubeIDE/Application/User/sysmem.c

25 
	~<o.h
>

26 
	~<dio.h
>

29 
o
;

30 * 
ack_r
 
asm
("sp");

38 
ddr_t
 
	$_sbrk
(

)

40 
d
 
	`asm
("end");

41 *
hp_d
;

42 *
ev_hp_d
;

44 i(
hp_d
 == 0)

45 
hp_d
 = &
d
;

47 
ev_hp_d
 = 
hp_d
;

48 i(
hp_d
 + 

 > 
ack_r
)

50 
o
 = 
ENOMEM
;

51  (
ddr_t
) -1;

54 
hp_d
 +

;

56  (
ddr_t

ev_hp_d
;

57 
	}
}

	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/app_freertos.c

49 
	~"FeRTOS.h
"

50 
	~"sk.h
"

51 
	~"ma.h
"

	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/ipc_api.c

1 
	~"c_i.h
"

2 
	~"c_if.h
"

3 
	~<rg.h
>

4 
	~"cmsis_os.h
"

6 
	#IPC_TX_TASK_STACK
 (256U

	)

7 
	#IPC_RX_TASK_STACK
 (256U

	)

8 
	#IPC_TX_TASK_PRIO
 (
tskIDLE_PRIORITY


	)

9 
	#IPC_RX_TASK_PRIO
 (
tskIDLE_PRIORITY


	)

10 
	#IPC_QUEUE_TIMEOUT
 (1000

	)

12 
QueueHd_t
 
	gtxCmdQueue
;

13 
QueueHd_t
 
	grxCmdQueue
;

14 
TaskHd_t
 
	gtxTaskHd
 = 
NULL
;

15 
TaskHd_t
 
	grxTaskHd
 = 
NULL
;

16 
cRxCb_t
 
	grxMsgCb
 = 
NULL
;

17 
ut8_t
 
	gpktFrmC
 = 0;

26 
ut8_t
 
	$lcuϋChecksum
(
ut8_t
 *
da
, ut8_
n
)

28 
ut8_t
 
checksum
 = 0U;

29 
ut8_t
 
i
;

31 
i
 = 0U; i < 
n
; i++) {

32 
checksum
 +
da
[
i
];

35  
checksum
;

36 
	}
}

44 
	$videPack
(
cPack_t
 *
ck
)

46 
ut8_t
 
checksum
;

48 
checksum
 = 
	`lcuϋChecksum
(
ck
->
yld
,ack->
hd
.
daL
);

49 i(
checksum
 !
ck
->
yldChecksum
) {

54 
	}
}

61 
	$cTxTask
(*
m
)

63 
cPack_t
 *
ck
 = 
NULL
;

64 
BaTy_t
 
s
;

65 (
m
;

68 
s
 = 
	`xQueueReive
(
txCmdQueue
, &
ck
, 
ptMAX_DELAY
);

69 i(
s
 =
pdTRUE
) {

71 
	`cUtSdDa
(
ck
);

74 
	}
}

81 
	$cRxTask
(*
m
)

83 
cPack_t
 *
ck
 = 
NULL
;

84 
BaTy_t
 
s
;

85 (
m
;

88 
s
 = 
	`xQueueReive
(
rxCmdQueue
, &
ck
, 
ptMAX_DELAY
);

89 i(
s
 =
pdTRUE
) {

90 i(
	`videPack
(
ck
) != 0) {

93 i(
rxMsgCb
 !
NULL
) {

94 
	`rxMsgCb
(
ck
);

97 
	`vPtFe
(
ck
);

100 
	}
}

107 
	$cIn
()

109 
txCmdQueue
 = 
	`xQueueCe
(
IPC_TX_QUEUE_LEN
, (
cPack_t
*));

110 i(
txCmdQueue
 == 0U){

115 
rxCmdQueue
 = 
	`xQueueCe
(
IPC_TX_QUEUE_LEN
, (
cPack_t
*));

116 i(
rxCmdQueue
 == 0U){

121 
	`xTaskCe
(
cTxTask
, "c_tx", 
IPC_TX_TASK_STACK
, 
NULL
, 
IPC_TX_TASK_PRIO
, &
txTaskHd
);

122 i(
txTaskHd
 == 0U) {

126 
	`xTaskCe
(
cRxTask
, "c_rx", 
IPC_RX_TASK_STACK
, 
NULL
, 
IPC_RX_TASK_PRIO
, &
rxTaskHd
);

127 i(
rxTaskHd
 == 0U) {

132 
	}
}

140 
	$cRegiRxCb
(
cRxCb_t
 
rxCb
)

142 i(
rxCb
 =
NULL
) {

146 
rxMsgCb
 = 
rxCb
;

149 
	}
}

161 
	$cSdCommd
(
ut8_t
 
cId
, ut8_
dId
, 
ut16_t
 
cmdId
, ut8_*
yld
, ut8_
n
)

163 
cPack_t
 *
ck
 = 
NULL
;

164 
BaTy_t
 
s
;

166 i((
n
 > 0U&& (
yld
 =
NULL
)) {

170 
ck
 = 
	`pvPtMloc
(
IPC_PACKET_LEN
);

171 i(
ck
 =
NULL
) {

176 
	`memt
(
ck
, 0, 
IPC_PACKET_LEN
);

178 
ck
->
hd
.
ameC
 = 
pktFrmC
;

179 
ck
->
hd
.
cId
 = srcId;

180 
ck
->
hd
.
dId
 = dstId;

181 
ck
->
hd
.
cmdId
 = cmdId;

182 
ck
->
hd
.
daL
 = 
n
;

183 i(
n
 > 0U) {

185 (
	`memy
(
ck
->
yld
,ayld, 
n
);

187 
ck
->
yldChecksum
 = 
	`lcuϋChecksum
(
yld
, 
n
);

189 
s
 = 
	`xQueueSd
(
txCmdQueue
, (*&
ck
, (
TickTy_t

IPC_QUEUE_TIMEOUT
);

190 i(
s
 !
pdTRUE
) {

191 
	`vPtFe
(
ck
);

196 
pktFrmC
++;

199 
	}
}

208 
	$cProssReivedDa
(
ut8_t
 *
daP
, 
ut32_t
 
daL
)

210 
cPack_t
 *
ck
 = 
NULL
;

211 
BaTy_t
 
s
;

213 i(
daL
 !
IPC_PACKET_LEN
) {

217 
ck
 = 
	`pvPtMloc
(
IPC_PACKET_LEN
);

218 i(
ck
 =
NULL
) {

223 (
	`memy
(
ck
, 
daP
, 
daL
);

225 
s
 = 
	`xQueueSd
(
rxCmdQueue
, (*&
ck
, (
TickTy_t

IPC_QUEUE_TIMEOUT
);

226 i(
s
 !
pdTRUE
) {

227 
	`vPtFe
(
ck
);

232 
	}
}

	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/ipc_api.h

1 #ide
__IPC_API_H


2 
	#__IPC_API_H


	)

4 #ifde
__lulus


8 
	~"dt.h
"

9 
	~"c_tys.h
"

11 
cIn
();

12 
cRegiRxCb
(
cRxCb_t
 
rx_cb
);

13 
cSdCommd
(
ut8_t
 
cId
, ut8_
dId
, 
ut16_t
 
cmdId
, ut8_*
yld
, ut8_
n
);

14 
cProssReivedDa
(
ut8_t
 *
daP
, 
ut32_t
 
daL
);

16 #ifde
__lulus


	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/ipc_if.c

1 
	~"c_i.h
"

2 
	~"c_if.h
"

3 
	~"m32l4xx_h.h
"

4 
	~<rg.h
>

5 
	~"cmsis_os.h
"

7 
	#IPC_UART_TX_READY_EVT
 (1 << 0

	)

8 
	#IPC_UART_TASK_STACK
 (256U

	)

9 
	#IPC_UART_TASK_PRIO
 (
tskIDLE_PRIORITY
 + 1U

	)

11 
EvtGroupHd_t
 
	gcUtEvt
;

12 
UART_HdTyDef
 
	gcUtHd
;

13 
DMA_HdTyDef
 
	gcUtDmaTx
;

14 
DMA_HdTyDef
 
	gcUtDmaRx
;

15 
TaskHd_t
 
	gcUtTaskHd
 = 
NULL
;

17 
ut8_t
 
	gdmaRxBuf
[2][
IPC_PACKET_LEN
];

18 
ut8_t
 
	gdmaRxTmpBuf
[
IPC_PACKET_LEN
];

19 
ut8_t
 *
	gdmaRdyBufP
;

20 
ut8_t
 *
	gdmaAiveBufP
;

21 
ut8_t
 
	gdmaTxBufr
[
IPC_PACKET_LEN
];

26 
	$DMA2_Chl3_IRQHdr
()

28 
	`HAL_DMA_IRQHdr
(&
cUtDmaTx
);

29 
	}
}

34 
	$DMA2_Chl5_IRQHdr
()

36 
	`HAL_DMA_IRQHdr
(&
cUtDmaRx
);

37 
	}
}

42 
	$UART4_IRQHdr
()

44 
	`HAL_UART_IRQHdr
(&
cUtHd
);

45 
	}
}

52 
	$cUtTask
(*
m
)

54 
ut32_t
 
daL
 = 0U;

55 
BaTy_t
 
s
;

56 (
m
;

59 
s
 = 
	`xTaskNifyWa
(0x00, 0x00, &
daL
, 
ptMAX_DELAY
);

60 i(
s
 =
pdTRUE
) {

61 
	`cProssReivedDa
(
dmaRdyBufP
, 
daL
);

64 
	}
}

72 
	$cUtIn
(
baud
)

74 
cUtHd
.
In
 = 
USART1
;

75 
cUtHd
.
In
.
BaudRe
 = 
baud
;

76 
cUtHd
.
In
.
WdLgth
 = 
UART_WORDLENGTH_8B
;

77 
cUtHd
.
In
.
StBs
 = 
UART_STOPBITS_1
;

78 
cUtHd
.
In
.
Py
 = 
UART_PARITY_NONE
;

79 
cUtHd
.
In
.
Mode
 = 
UART_MODE_TX_RX
;

80 
cUtHd
.
In
.
HwFlowC
 = 
UART_HWCONTROL_NONE
;

81 
cUtHd
.
In
.
OvSamg
 = 
UART_OVERSAMPLING_16
;

82 
cUtHd
.
In
.
OBSamg
 = 
UART_ONE_BIT_SAMPLE_DISABLE
;

83 
cUtHd
.
AdvdIn
.
AdvFtuIn
 = 
UART_ADVFEATURE_NO_INIT
;

84 i(
	`HAL_UART_In
(&
cUtHd
!
HAL_OK
)

90 
	`__HAL_RCC_DMA2_CLK_ENABLE
();

93 
cUtDmaRx
.
In
 = 
DMA2_Chl5
;

94 
cUtDmaRx
.
In
.
Reque
 = 
DMA_REQUEST_2
;

95 
cUtDmaRx
.
In
.
Dei
 = 
DMA_PERIPH_TO_MEMORY
;

96 
cUtDmaRx
.
In
.
PhInc
 = 
DMA_PINC_DISABLE
;

97 
cUtDmaRx
.
In
.
MemInc
 = 
DMA_MINC_ENABLE
;

98 
cUtDmaRx
.
In
.
PhDaAlignmt
 = 
DMA_PDATAALIGN_BYTE
;

99 
cUtDmaRx
.
In
.
MemDaAlignmt
 = 
DMA_MDATAALIGN_BYTE
;

100 
cUtDmaRx
.
In
.
Mode
 = 
DMA_CIRCULAR
;

101 
cUtDmaRx
.
In
.
Priܙy
 = 
DMA_PRIORITY_LOW
;

102 i(
	`HAL_DMA_In
(&
cUtDmaRx
!
HAL_OK
)

106 
	`__HAL_LINKDMA
(&
cUtHd
, 
hdmx
, 
cUtDmaRx
);

109 
cUtDmaTx
.
In
 = 
DMA2_Chl3
;

110 
cUtDmaTx
.
In
.
Reque
 = 
DMA_REQUEST_2
;

111 
cUtDmaTx
.
In
.
Dei
 = 
DMA_MEMORY_TO_PERIPH
;

112 
cUtDmaTx
.
In
.
PhInc
 = 
DMA_PINC_DISABLE
;

113 
cUtDmaTx
.
In
.
MemInc
 = 
DMA_MINC_ENABLE
;

114 
cUtDmaTx
.
In
.
PhDaAlignmt
 = 
DMA_PDATAALIGN_BYTE
;

115 
cUtDmaTx
.
In
.
MemDaAlignmt
 = 
DMA_MDATAALIGN_BYTE
;

116 
cUtDmaTx
.
In
.
Mode
 = 
DMA_NORMAL
;

117 
cUtDmaTx
.
In
.
Priܙy
 = 
DMA_PRIORITY_LOW
;

118 i(
	`HAL_DMA_In
(&
cUtDmaTx
!
HAL_OK
)

123 
	`__HAL_LINKDMA
(&
cUtHd
, 
hdmx
, 
cUtDmaTx
);

126 
	`HAL_NVIC_SPriܙy
(
DMA2_Chl3_IRQn
, 5U, 1U);

127 
	`HAL_NVIC_EbIRQ
(
DMA2_Chl3_IRQn
);

130 
	`HAL_NVIC_SPriܙy
(
DMA2_Chl5_IRQn
, 5U, 0U);

131 
	`HAL_NVIC_EbIRQ
(
DMA2_Chl5_IRQn
);

134 
	`HAL_NVIC_SPriܙy
(
UART4_IRQn
, 5U, 0U);

135 
	`HAL_NVIC_EbIRQ
(
UART4_IRQn
);

137 
cUtEvt
 = 
	`xEvtGroupCe
();

138 
	`xEvtGroupSBs
(
cUtEvt
, 
IPC_UART_TX_READY_EVT
);

140 
	`xTaskCe
(
cUtTask
, "c_ut", 
IPC_UART_TASK_STACK
, 
NULL
, 
IPC_UART_TASK_PRIO
, &
cUtTaskHd
);

141 i(
cUtTaskHd
 == 0U) {

146 
dmaAiveBufP
 = 
dmaRxBuf
[0];

147 
dmaRdyBufP
 = 
dmaRxBuf
[1];

148 i(
	`HAL_UARTEx_ReiveToId_DMA
(&
cUtHd
, 
dmaRxTmpBuf
, 
IPC_PACKET_LEN
!
HAL_OK
) {

153 
	}
}

160 
	$HAL_UART_TxCtClback
(
UART_HdTyDef
 *
ut_hd
)

162 
BaTy_t
 
skWok
 = 
pdFALSE
;

163 
BaTy_t
 
s
;

165 
s
 = 
	`xEvtGroupSBsFromISR
(
cUtEvt
, 
IPC_UART_TX_READY_EVT
, &
skWok
);

166 if(
s
 =
pdPASS
) {

167 
	`ptYIELD_FROM_ISR
(
skWok
);

169 
	}
}

177 
	$cUtSdDa
(
cPack_t
 *
ck
)

179 
HAL_StusTyDef
 
s
;

181 
	`xEvtGroupWaBs
(
cUtEvt
, 
IPC_UART_TX_READY_EVT
, 
pdFALSE
,dFALSE, 
ptMAX_DELAY
);

183 (
	`memy
(
dmaTxBufr
, (
ut8_t
 *
ck
, 
IPC_PACKET_LEN
);

185 
s
 = 
	`HAL_UART_Tnsm_DMA
(&
cUtHd
, 
dmaTxBufr
, 
IPC_PACKET_LEN
);

186 i(
s
 !
HAL_OK
) {

187  -
s
;

190 
	`xEvtGroupCˬBs
(
cUtEvt
, 
IPC_UART_TX_READY_EVT
);

193 
	}
}

202 
	$bufrDaRdy
(
UART_HdTyDef
 *
hut
, 
ut8_t
* 
da
, 
ut16_t
 
n
)

212 
BaTy_t
 
skWok
 = 
pdFALSE
;

213 
	`xTaskNifyFromISR
(
cUtTaskHd
, 
n
, 
eSBs
, &
skWok
);

214 
	`ptYIELD_FROM_ISR
(
skWok
);

215 
	}
}

224 
	$HAL_UARTEx_RxEvtClback
(
UART_HdTyDef
 *
hut
, 
ut16_t
 
size
)

226 
ut16_t
 
dSize
 = 0;

227 
ut8_t
 *
emp
;

228 
ut16_t
 
i
;

229 
ut16_t
 
ivedDa
 = 0;

232 i(
size
 !
dSize
) {

233 i(
size
 > 
dSize
) {

234 
ivedDa
 = 
size
 - 
dSize
;

236 
i
 = 0U; i < 
ivedDa
; i++) {

237 
dmaAiveBufP
[
dSize
 + 
i
] = 
dmaRxTmpBuf
[oldSize + i];

241 
dSize
 = 
size
;

243 i(
size
 =
IPC_PACKET_LEN
) {

245 
emp
 = 
dmaRdyBufP
;

246 
dmaRdyBufP
 = 
dmaAiveBufP
;

247 
dmaAiveBufP
 = 
emp
;

250 
dSize
 = 0;

253 
	`bufrDaRdy
(
hut
, 
dmaRdyBufP
, 
size
);

256 
	}
}

	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/ipc_if.h

1 #ide
__IPC_IF_H


2 
	#__IPC_IF_H


	)

4 #ifde
__lulus


8 
	~"dt.h
"

9 
	~"c_tys.h
"

11 
cUtIn
(
baud
);

12 
cUtSdDa
(
cPack_t
 *
ck
);

14 #ifde
__lulus


	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/ipc_types.h

1 #ide
__IPC_TYPES_H


2 
	#__IPC_TYPES_H


	)

4 #ifde
__lulus


8 
	~"dt.h
"

10 
	#IPC_DATA_LEN
 (64U

	)

11 
	#IPC_HEADER_LEN
 (6U

	)

12 
	#IPC_PACKET_LEN
 (72U

	)

13 
	#IPC_TX_QUEUE_LEN
 (10U

	)

14 
	#IPC_RX_QUEUE_LEN
 (10U

	)

21 
ut8_t
 
ameC
;

22 
ut8_t
 
cId
;

23 
ut8_t
 
dId
;

24 
ut8_t
 
daL
;

25 
ut16_t
 
cmdId
;

26 } 
	tcPackHd_t
;

33 
cPackHd_t
 
hd
;

34 
ut8_t
 
rved
;

35 
ut8_t
 
yldChecksum
;

36 
ut8_t
 
yld
[
IPC_DATA_LEN
];

37 } 
	tcPack_t
;

43 (*
cRxCb_t
)(
	tcPack_t
 *
	trx_cmd
);

45 #ifde
__lulus


	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/main.c

48 
	~"ma.h
"

49 
	~"cmsis_os.h
"

50 
	~"c_tys.h
"

51 
	~"c_if.h
"

52 
	~"c_i.h
"

70 
	#STACK_SIZE
 256u

	)

71 
	#TASK_PRIORITY
 (
tskIDLE_PRIORITY
 + 2)

	)

75 
TaskHd_t
 
	gSdCmdTaskHd
 = 
NULL
;

76 
TaskHd_t
 
	gRecvCmdTaskHd
 = 
NULL
;

77 
RecvPack
(
cPack_t
 *
rx_cmd
);

78 
SdCmdTask
(*
m
);

79 
RecvCmdTask
(*
m
);

82 
__IO
 
ut32_t
 
	gOsStus
 = 0;

86 
SyemClock_Cfig
();

87 
LED_Thad1
(cڡ * 
gumt
);

88 
LED_Thad2
(cڡ * 
gumt
);

103 
	$ma
()

121 
	`HAL_In
();

128 
	`SyemClock_Cfig
();

155 
	`xTaskCe
(
SdCmdTask
, "SdCmd", 
STACK_SIZE
, 
NULL
, 
TASK_PRIORITY
, &
SdCmdTaskHd
);

156 i(
SdCmdTaskHd
 == 0U) {

160 
	`xTaskCe
(
RecvCmdTask
, "RecvCmd", 
STACK_SIZE
, 
NULL
, 
TASK_PRIORITY
, &
RecvCmdTaskHd
);

161 i(
RecvCmdTaskHd
 == 0U) {

169 
	`osKlS
();

181 
	}
}

183 
	$SdCmdTask
(*
m
)

186 cڡ 
TickTy_t
 
xDay
 = 200 / 
ptTICK_PERIOD_MS
;

189 
ut8_t
 
yld
[4] = { 0x30, 0x31, 0x32, 0x30 };

190 
	`cSdCommd
((
UARTpHd
 *)
m
, 0x41, 0x42,

191 0x4443, 
yld
, (payload));

193 
	`vTaskDay
(
xDay
);

195 
	}
}

198 
	$RecvCmdTask
(*
m
)

201 cڡ 
TickTy_t
 
xDay
 = 200 / 
ptTICK_PERIOD_MS
;

204 
	`cReiveCommd
((
UARTpHd
 *)
m
);

205 
	`vTaskDay
(
xDay
);

207 
	}
}

212 
	$SyemClock_Cfig
()

214 
RCC_OscInTyDef
 
RCC_OscInSu
 = {0};

215 
RCC_ClkInTyDef
 
RCC_ClkInSu
 = {0};

220 
RCC_OscInSu
.
OsctTy
 = 
RCC_OSCILLATORTYPE_MSI
;

221 
RCC_OscInSu
.
MSIS
 = 
RCC_MSI_ON
;

222 
RCC_OscInSu
.
MSICibtiVue
 = 
RCC_MSICALIBRATION_DEFAULT
;

223 
RCC_OscInSu
.
MSIClockRge
 = 
RCC_MSIRANGE_6
;

224 
RCC_OscInSu
.
PLL
.
PLLS
 = 
RCC_PLL_ON
;

225 
RCC_OscInSu
.
PLL
.
PLLSour
 = 
RCC_PLLSOURCE_MSI
;

226 
RCC_OscInSu
.
PLL
.
PLLM
 = 
RCC_PLLM_DIV1
;

227 
RCC_OscInSu
.
PLL
.
PLLN
 = 32;

228 
RCC_OscInSu
.
PLL
.
PLLP
 = 
RCC_PLLP_DIV5
;

229 
RCC_OscInSu
.
PLL
.
PLLR
 = 
RCC_PLLR_DIV2
;

230 
RCC_OscInSu
.
PLL
.
PLLQ
 = 4;

231 i(
	`HAL_RCC_OscCfig
(&
RCC_OscInSu
!
HAL_OK
)

233 
	`E_Hdr
();

237 
RCC_ClkInSu
.
ClockTy
 = 
RCC_CLOCKTYPE_HCLK4
|
RCC_CLOCKTYPE_HCLK2


238 |
RCC_CLOCKTYPE_HCLK
|
RCC_CLOCKTYPE_SYSCLK


239 |
RCC_CLOCKTYPE_PCLK1
|
RCC_CLOCKTYPE_PCLK2
;

240 
RCC_ClkInSu
.
SYSCLKSour
 = 
RCC_SYSCLKSOURCE_PLLCLK
;

241 
RCC_ClkInSu
.
AHBCLKDivid
 = 
RCC_SYSCLK_DIV1
;

242 
RCC_ClkInSu
.
APB1CLKDivid
 = 
RCC_HCLK_DIV1
;

243 
RCC_ClkInSu
.
APB2CLKDivid
 = 
RCC_HCLK_DIV1
;

244 
RCC_ClkInSu
.
AHBCLK2Divid
 = 
RCC_SYSCLK_DIV2
;

245 
RCC_ClkInSu
.
AHBCLK4Divid
 = 
RCC_SYSCLK_DIV1
;

247 i(
	`HAL_RCC_ClockCfig
(&
RCC_ClkInSu
, 
FLASH_LATENCY_3
!
HAL_OK
)

249 
	`E_Hdr
();

256 
	}
}

270 
	$HAL_TIM_PiodEpdClback
(
TIM_HdTyDef
 *
htim
)

275 i(
htim
->
In
 =
TIM17
) {

276 
	`HAL_IncTick
();

281 
	}
}

287 
	$E_Hdr
()

293 
	}
}

295 #ifde 
USE_FULL_ASSERT


303 
	$as_ed
(
ut8_t
 *
fe
, 
ut32_t
 
le
)

313 
	}
}

	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/main_bk.c

48 
	~"ma.h
"

49 
	~"cmsis_os.h
"

71 
UART_HdTyDef
 
	ghut1
;

73 
osThadId
 
	gdeuTaskHd
;

75 
__IO
 
ut32_t
 
	gOsStus
 = 0;

79 
SyemClock_Cfig
();

80 
MX_GPIO_In
();

81 
MX_USART1_UART_In
();

82 
SDeuTask
(cڡ * 
gumt
);

97 
	$ma
()

115 
	`HAL_In
();

122 
	`SyemClock_Cfig
();

126 
	`BSP_LED_In
(
LED1
);

127 
	`BSP_LED_In
(
LED2
);

131 
	`MX_GPIO_In
();

132 
	`MX_USART1_UART_In
();

160 
	`osKlS
();

172 
	}
}

178 
	$SyemClock_Cfig
()

180 
RCC_OscInTyDef
 
RCC_OscInSu
 = {0};

181 
RCC_ClkInTyDef
 
RCC_ClkInSu
 = {0};

186 
RCC_OscInSu
.
OsctTy
 = 
RCC_OSCILLATORTYPE_MSI
;

187 
RCC_OscInSu
.
MSIS
 = 
RCC_MSI_ON
;

188 
RCC_OscInSu
.
MSICibtiVue
 = 
RCC_MSICALIBRATION_DEFAULT
;

189 
RCC_OscInSu
.
MSIClockRge
 = 
RCC_MSIRANGE_6
;

190 
RCC_OscInSu
.
PLL
.
PLLS
 = 
RCC_PLL_ON
;

191 
RCC_OscInSu
.
PLL
.
PLLSour
 = 
RCC_PLLSOURCE_MSI
;

192 
RCC_OscInSu
.
PLL
.
PLLM
 = 
RCC_PLLM_DIV1
;

193 
RCC_OscInSu
.
PLL
.
PLLN
 = 32;

194 
RCC_OscInSu
.
PLL
.
PLLP
 = 
RCC_PLLP_DIV5
;

195 
RCC_OscInSu
.
PLL
.
PLLR
 = 
RCC_PLLR_DIV2
;

196 
RCC_OscInSu
.
PLL
.
PLLQ
 = 4;

197 i(
	`HAL_RCC_OscCfig
(&
RCC_OscInSu
!
HAL_OK
)

199 
	`E_Hdr
();

203 
RCC_ClkInSu
.
ClockTy
 = 
RCC_CLOCKTYPE_HCLK4
|
RCC_CLOCKTYPE_HCLK2


204 |
RCC_CLOCKTYPE_HCLK
|
RCC_CLOCKTYPE_SYSCLK


205 |
RCC_CLOCKTYPE_PCLK1
|
RCC_CLOCKTYPE_PCLK2
;

206 
RCC_ClkInSu
.
SYSCLKSour
 = 
RCC_SYSCLKSOURCE_PLLCLK
;

207 
RCC_ClkInSu
.
AHBCLKDivid
 = 
RCC_SYSCLK_DIV1
;

208 
RCC_ClkInSu
.
APB1CLKDivid
 = 
RCC_HCLK_DIV1
;

209 
RCC_ClkInSu
.
APB2CLKDivid
 = 
RCC_HCLK_DIV1
;

210 
RCC_ClkInSu
.
AHBCLK2Divid
 = 
RCC_SYSCLK_DIV2
;

211 
RCC_ClkInSu
.
AHBCLK4Divid
 = 
RCC_SYSCLK_DIV1
;

213 i(
	`HAL_RCC_ClockCfig
(&
RCC_ClkInSu
, 
FLASH_LATENCY_3
!
HAL_OK
)

215 
	`E_Hdr
();

222 
	}
}

229 
	$MX_USART1_UART_In
()

239 
hut1
.
In
 = 
USART1
;

240 
hut1
.
In
.
BaudRe
 = 115200;

241 
hut1
.
In
.
WdLgth
 = 
UART_WORDLENGTH_8B
;

242 
hut1
.
In
.
StBs
 = 
UART_STOPBITS_1
;

243 
hut1
.
In
.
Py
 = 
UART_PARITY_NONE
;

244 
hut1
.
In
.
Mode
 = 
UART_MODE_TX_RX
;

245 
hut1
.
In
.
HwFlowC
 = 
UART_HWCONTROL_NONE
;

246 
hut1
.
In
.
OvSamg
 = 
UART_OVERSAMPLING_16
;

247 
hut1
.
In
.
OBSamg
 = 
UART_ONE_BIT_SAMPLE_DISABLE
;

248 
hut1
.
In
.
ClockPsr
 = 
UART_PRESCALER_DIV1
;

249 
hut1
.
AdvdIn
.
AdvFtuIn
 = 
UART_ADVFEATURE_NO_INIT
;

250 i(
	`HAL_UART_In
(&
hut1
!
HAL_OK
)

252 
	`E_Hdr
();

254 i(
	`HAL_UARTEx_STxFifoThshd
(&
hut1
, 
UART_TXFIFO_THRESHOLD_1_8
!
HAL_OK
)

256 
	`E_Hdr
();

258 i(
	`HAL_UARTEx_SRxFifoThshd
(&
hut1
, 
UART_RXFIFO_THRESHOLD_1_8
!
HAL_OK
)

260 
	`E_Hdr
();

262 i(
	`HAL_UARTEx_DibFifoMode
(&
hut1
!
HAL_OK
)

264 
	`E_Hdr
();

270 
	}
}

277 
	$MX_GPIO_In
()

281 
	`__HAL_RCC_GPIOA_CLK_ENABLE
();

283 
	}
}

296 
	$SDeuTask
(cڡ * 
gumt
)

299 
ut32_t
 
cou
 = 0;

300 (
gumt
;

304 
cou
 = 
	`osKlSysTick
() + 5000;

307 
cou
 > 
	`osKlSysTick
())

309 
	`BSP_LED_Togg
(
LED1
);

311 
	`osDay
(200);

315 
	`BSP_LED_Off
(
LED1
);

318 
OsStus
 = 
	`osThadSud
(
NULL
);

320 
cou
 = 
	`osKlSysTick
() + 5000;

323 
cou
 > 
	`osKlSysTick
())

325 
	`BSP_LED_Togg
(
LED1
);

327 
	`osDay
(500);

331 
OsStus
 = 
	`osThadResume
(
THREAD2Hd
);

334 
	}
}

344 
	$HAL_TIM_PiodEpdClback
(
TIM_HdTyDef
 *
htim
)

349 i(
htim
->
In
 =
TIM1
) {

350 
	`HAL_IncTick
();

355 
	}
}

361 
	$E_Hdr
()

367 
	}
}

369 #ifde 
USE_FULL_ASSERT


377 
	$as_ed
(
ut8_t
 *
fe
, 
ut32_t
 
le
)

387 
	}
}

	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/stm32wbxx_hal_msp.c

50 
	~"ma.h
"

91 
	$HAL_MIn
()

99 
	`HAL_NVIC_SPriܙy
(
PdSV_IRQn
, 15, 0);

104 
	}
}

112 
	$HAL_UART_MIn
(
UART_HdTyDef
* 
hut
)

114 
GPIO_InTyDef
 
GPIO_InSu
 = {0};

115 if(
hut
->
In
==
USART1
)

121 
	`__HAL_RCC_USART1_CLK_ENABLE
();

123 
	`__HAL_RCC_GPIOA_CLK_ENABLE
();

128 
GPIO_InSu
.
P
 = 
GPIO_PIN_9
|
GPIO_PIN_10
;

129 
GPIO_InSu
.
Mode
 = 
GPIO_MODE_AF_PP
;

130 
GPIO_InSu
.
Pu
 = 
GPIO_NOPULL
;

131 
GPIO_InSu
.
Sed
 = 
GPIO_SPEED_FREQ_LOW
;

132 
GPIO_InSu
.
Aɔǋ
 = 
GPIO_AF7_USART1
;

133 
	`HAL_GPIO_In
(
GPIOA
, &
GPIO_InSu
);

136 
	`HAL_NVIC_SPriܙy
(
USART1_IRQn
, 5, 0);

137 
	`HAL_NVIC_EbIRQ
(
USART1_IRQn
);

143 
	}
}

151 
	$HAL_UART_MDeIn
(
UART_HdTyDef
* 
hut
)

153 if(
hut
->
In
==
USART1
)

159 
	`__HAL_RCC_USART1_CLK_DISABLE
();

165 
	`HAL_GPIO_DeIn
(
GPIOA
, 
GPIO_PIN_9
|
GPIO_PIN_10
);

168 
	`HAL_NVIC_DibIRQ
(
USART1_IRQn
);

174 
	}
}

	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/stm32wbxx_hal_timebase_tim.c

60 
	~"m32wbxx_h.h
"

61 
	~"m32wbxx_h_tim.h
"

67 
TIM_HdTyDef
 
	ghtim1
;

80 
HAL_StusTyDef
 
	$HAL_InTick
(
ut32_t
 
TickPriܙy
)

82 
RCC_ClkInTyDef
 
kcfig
;

83 
ut32_t
 
uwTimock
 = 0;

84 
ut32_t
 
uwPsrVue
 = 0;

85 
ut32_t
 
pFLcy
;

87 
	`HAL_NVIC_SPriܙy
(
TIM1_UP_TIM16_IRQn
, 
TickPriܙy
 ,0);

90 
	`HAL_NVIC_EbIRQ
(
TIM1_UP_TIM16_IRQn
);

93 
	`__HAL_RCC_TIM1_CLK_ENABLE
();

96 
	`HAL_RCC_GClockCfig
(&
kcfig
, &
pFLcy
);

99 
uwTimock
 = 
	`HAL_RCC_GPCLK2Fq
();

101 
uwPsrVue
 = (
ut32_t
((
uwTimock
 / 1000000U) - 1U);

104 
htim1
.
In
 = 
TIM1
;

112 
htim1
.
In
.
Piod
 = (1000000U / 1000U) - 1U;

113 
htim1
.
In
.
Psr
 = 
uwPsrVue
;

114 
htim1
.
In
.
ClockDivisi
 = 0;

115 
htim1
.
In
.
CouMode
 = 
TIM_COUNTERMODE_UP
;

117 if(
	`HAL_TIM_Ba_In
(&
htim1
=
HAL_OK
)

120  
	`HAL_TIM_Ba_S_IT
(&
htim1
);

124  
HAL_ERROR
;

125 
	}
}

133 
	$HAL_SudTick
()

136 
	`__HAL_TIM_DISABLE_IT
(&
htim1
, 
TIM_IT_UPDATE
);

137 
	}
}

145 
	$HAL_ResumeTick
()

148 
	`__HAL_TIM_ENABLE_IT
(&
htim1
, 
TIM_IT_UPDATE
);

149 
	}
}

	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/stm32wbxx_it.c

25 
	~"ma.h
"

26 
	~"m32wbxx_.h
"

63 
UART_HdTyDef
 
hut1
;

64 
TIM_HdTyDef
 
htim1
;

75 
	$NMI_Hdr
()

83 
	}
}

88 
	$HdFau_Hdr
()

98 
	}
}

103 
	$MemMage_Hdr
()

113 
	}
}

118 
	$BusFau_Hdr
()

128 
	}
}

133 
	$UgeFau_Hdr
()

143 
	}
}

148 
	$DebugM_Hdr
()

156 
	}
}

168 
	$TIM1_UP_TIM16_IRQHdr
()

173 
	`HAL_TIM_IRQHdr
(&
htim1
);

177 
	}
}

182 
	$USART1_IRQHdr
()

187 
	`HAL_UART_IRQHdr
(&
hut1
);

191 
	}
}

	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/system_stm32wbxx.c

86 
	~"m32wbxx.h
"

88 #i!
defed
 (
HSE_VALUE
)

89 
	#HSE_VALUE
 (32000000UL

	)

92 #i!
defed
 (
MSI_VALUE
)

93 
	#MSI_VALUE
 (4000000UL

	)

96 #i!
defed
 (
HSI_VALUE
)

97 
	#HSI_VALUE
 (16000000UL

	)

100 #i!
defed
 (
LSI_VALUE
)

101 
	#LSI_VALUE
 (32000UL

	)

104 #i!
defed
 (
LSE_VALUE
)

105 
	#LSE_VALUE
 (32768UL

	)

127 
	#VECT_TAB_OFFSET
 0x0U

	)

130 
	#VECT_TAB_BASE_ADDRESS
 
SRAM1_BASE


	)

155 
ut32_t
 
	gSyemCeClock
 = 4000000UL ;

157 cڡ 
ut32_t
 
	gAHBPscTab
[16UL] = {1UL, 3UL, 5UL, 1UL, 1UL, 6UL, 10UL, 32UL, 2UL, 4UL, 8UL, 16UL, 64UL, 128UL, 256UL, 512UL};

159 cڡ 
ut32_t
 
	gAPBPscTab
[8UL] = {0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL};

161 cڡ 
ut32_t
 
	gMSIRgeTab
[16UL] = {100000UL, 200000UL, 400000UL, 800000UL, 1000000UL, 2000000UL, \

164 cڡ 
ut32_t
 
	gSmpsPsrTab
[4UL][6UL]={{1UL,3UL,2UL,2UL,1UL,2UL}, \

190 
	$SyemIn
()

193 #i
	`defed
(
VECT_TAB_SRAM
&& defed(
VECT_TAB_BASE_ADDRESS
)

195 
SCB
->
VTOR
 = 
VECT_TAB_BASE_ADDRESS
 | 
VECT_TAB_OFFSET
;

197 
SCB
->
VTOR
 = 
VECT_TAB_OFFSET
;

201 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

202 
SCB
->
CPACR
 |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));

207 
RCC
->
CR
 |
RCC_CR_MSION
;

210 
RCC
->
CFGR
 = 0x00070000U;

213 
RCC
->
CR
 &(
ut32_t
)0xFAF6FEFBU;

216 
RCC
->
CSR
 &(
ut32_t
)0xFFFFFFFAU;

219 
RCC
->
CRRCR
 &(
ut32_t
)0xFFFFFFFEU;

222 
RCC
->
PLLCFGR
 = 0x22041000U;

225 
RCC
->
PLLSAI1CFGR
 = 0x22041000U;

228 
RCC
->
CR
 &= 0xFFFBFFFFU;

231 
RCC
->
CIER
 = 0x00000000;

232 
	}
}

276 
	$SyemCeClockUpde
()

278 
ut32_t
 
tmp
, 
msge
, 
lvco
, 

, 
lsour
 , 
lm
;

283 
msge
 = 
MSIRgeTab
[(
RCC
->
CR
 & 
RCC_CR_MSIRANGE
>> 
RCC_CR_MSIRANGE_Pos
];

286 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
)

289 
SyemCeClock
 = 
msge
;

294 
SyemCeClock
 = 
HSI_VALUE
;

298 
SyemCeClock
 = 
HSE_VALUE
;

305 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
);

306 
lm
 = ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
>> 
RCC_PLLCFGR_PLLM_Pos
) + 1UL ;

308 if(
lsour
 == 0x02UL)

310 
lvco
 = (
HSI_VALUE
 / 
lm
);

312 if(
lsour
 == 0x03UL)

314 
lvco
 = (
HSE_VALUE
 / 
lm
);

318 
lvco
 = (
msge
 / 
lm
);

321 
lvco
 =vc* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
>> 
RCC_PLLCFGR_PLLN_Pos
);

322 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
>> 
RCC_PLLCFGR_PLLR_Pos
) + 1UL);

324 
SyemCeClock
 = 
lvco
/

;

328 
SyemCeClock
 = 
msge
;

334 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
>> 
RCC_CFGR_HPRE_Pos
)];

336 
SyemCeClock
 = SyemCeClock / 
tmp
;

338 
	}
}

	@/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/readme.txt

	@
1
.
1
/usr/include
27
4834
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/EWARM/startup_stm32wb55xx_cm4.s
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Inc/FreeRTOSConfig.h
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Inc/main.h
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Inc/stm32wbxx_hal_conf.h
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Inc/stm32wbxx_it.h
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/MDK-ARM/startup_stm32wb55xx_cm4.s
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/STM32CubeIDE/Application/Startup/startup_stm32wb55rgvx.s
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/STM32CubeIDE/Application/User/ipc_api.c
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/STM32CubeIDE/Application/User/ipc_api.h
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/STM32CubeIDE/Application/User/ipc_if.c
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/STM32CubeIDE/Application/User/ipc_if.h
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/STM32CubeIDE/Application/User/ipc_types.h
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/STM32CubeIDE/Application/User/syscalls.c
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/STM32CubeIDE/Application/User/sysmem.c
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/app_freertos.c
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/ipc_api.c
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/ipc_api.h
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/ipc_if.c
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/ipc_if.h
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/ipc_types.h
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/main.c
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/main_bk.c
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/stm32wbxx_hal_msp.c
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/stm32wbxx_hal_timebase_tim.c
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/stm32wbxx_it.c
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/Src/system_stm32wbxx.c
/cygdrive/c/Users/bykowmar/Downloads/PASA/BLE_module/STmicro/stmicro_eval/STM32CubeWB-1/Projects/P-NUCLEO-WB55.Nucleo/Applications/FreeRTOS/FreeRTOS_IPC/readme.txt
