// Seed: 2477523590
module module_0;
  assign id_1 = -1;
  assign module_3.id_1 = 0;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  parameter id_3 = -1 & id_1;
  wire id_4, id_5;
  wire id_6, id_7, id_8, id_9, id_10;
  wire id_11;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri  id_0,
    output tri0 id_1,
    output wire id_2,
    input  wor  id_3
);
  parameter id_5 = 1;
  module_0 modCall_1 ();
endmodule
module module_3;
  supply0 id_1;
  assign id_2 = 1;
  assign id_1 = 1'b0;
  id_3(
      id_1.id_1
  );
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
