{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707841507111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707841507112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 11:25:06 2024 " "Processing started: Tue Feb 13 11:25:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707841507112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707841507112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MACs -c MACs " "Command: quartus_map --read_settings_files=on --write_settings_files=off MACs -c MACs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707841507112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707841507500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707841507500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MACs-rtl " "Found design unit 1: MACs-rtl" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707841518880 ""} { "Info" "ISGN_ENTITY_NAME" "1 MACs " "Found entity 1: MACs" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707841518880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707841518880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/multiplier.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/multiplier.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-rtl " "Found design unit 1: multiplier-rtl" {  } { { "../src/multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/multiplier.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707841518881 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../src/multiplier.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/multiplier.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707841518881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707841518881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/sub_add/sub_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/sub_add/sub_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_adder-SYN " "Found design unit 1: sub_adder-SYN" {  } { { "../src/sub_add/sub_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/sub_add/sub_adder.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707841518882 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_adder " "Found entity 1: sub_adder" {  } { { "../src/sub_add/sub_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/sub_add/sub_adder.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707841518882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707841518882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/parallel_add/parallel_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/parallel_add/parallel_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel_adder-SYN " "Found design unit 1: parallel_adder-SYN" {  } { { "../src/parallel_add/parallel_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/parallel_add/parallel_adder.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707841518885 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel_adder " "Found entity 1: parallel_adder" {  } { { "../src/parallel_add/parallel_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/parallel_add/parallel_adder.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707841518885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707841518885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MACs " "Elaborating entity \"MACs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707841518968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:mult\"" {  } { { "../src/MACs.vhdl" "mult" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707841519000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_adder multiplier:mult\|parallel_adder:adder " "Elaborating entity \"parallel_adder\" for hierarchy \"multiplier:mult\|parallel_adder:adder\"" {  } { { "../src/multiplier.vhdl" "adder" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/multiplier.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707841519027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add multiplier:mult\|parallel_adder:adder\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"multiplier:mult\|parallel_adder:adder\|parallel_add:parallel_add_component\"" {  } { { "../src/parallel_add/parallel_adder.vhd" "parallel_add_component" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/parallel_add/parallel_adder.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707841519064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier:mult\|parallel_adder:adder\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"multiplier:mult\|parallel_adder:adder\|parallel_add:parallel_add_component\"" {  } { { "../src/parallel_add/parallel_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/parallel_add/parallel_adder.vhd" 368 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707841519067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier:mult\|parallel_adder:adder\|parallel_add:parallel_add_component " "Instantiated megafunction \"multiplier:mult\|parallel_adder:adder\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707841519068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 16 " "Parameter \"size\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707841519068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 32 " "Parameter \"widthr\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707841519068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 1 " "Parameter \"shift\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707841519068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707841519068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707841519068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 1 " "Parameter \"pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707841519068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707841519068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707841519068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type parallel_add " "Parameter \"lpm_type\" = \"parallel_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707841519068 ""}  } { { "../src/parallel_add/parallel_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/parallel_add/parallel_adder.vhd" 368 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707841519068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_hag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_hag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_hag " "Found entity 1: par_add_hag" {  } { { "db/par_add_hag.tdf" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/quartus/db/par_add_hag.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707841519127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707841519127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_hag multiplier:mult\|parallel_adder:adder\|parallel_add:parallel_add_component\|par_add_hag:auto_generated " "Elaborating entity \"par_add_hag\" for hierarchy \"multiplier:mult\|parallel_adder:adder\|parallel_add:parallel_add_component\|par_add_hag:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "/usr/local/quartus/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707841519128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_adder sub_adder:add " "Elaborating entity \"sub_adder\" for hierarchy \"sub_adder:add\"" {  } { { "../src/MACs.vhdl" "add" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707841519148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sub_adder:add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sub_adder:add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "../src/sub_add/sub_adder.vhd" "LPM_ADD_SUB_component" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/sub_add/sub_adder.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707841519164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_adder:add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sub_adder:add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "../src/sub_add/sub_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/sub_add/sub_adder.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707841519172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_adder:add\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"sub_adder:add\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707841519172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707841519172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707841519172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707841519172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707841519172 ""}  } { { "../src/sub_add/sub_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/sub_add/sub_adder.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707841519172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgg " "Found entity 1: add_sub_pgg" {  } { { "db/add_sub_pgg.tdf" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/quartus/db/add_sub_pgg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707841519213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707841519213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pgg sub_adder:add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_pgg:auto_generated " "Elaborating entity \"add_sub_pgg\" for hierarchy \"sub_adder:add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_pgg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/usr/local/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707841519213 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "495 " "Ignored 495 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "495 " "Ignored 495 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1707841519548 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1707841519548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707841520245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707841520732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707841520732 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "54 " "Design contains 54 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[0\] " "Pin \"res\[0\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[1\] " "Pin \"res\[1\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[2\] " "Pin \"res\[2\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[3\] " "Pin \"res\[3\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[4\] " "Pin \"res\[4\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[5\] " "Pin \"res\[5\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[6\] " "Pin \"res\[6\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[7\] " "Pin \"res\[7\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[8\] " "Pin \"res\[8\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[9\] " "Pin \"res\[9\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[10\] " "Pin \"res\[10\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[11\] " "Pin \"res\[11\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[12\] " "Pin \"res\[12\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[13\] " "Pin \"res\[13\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[14\] " "Pin \"res\[14\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[15\] " "Pin \"res\[15\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[16\] " "Pin \"res\[16\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[17\] " "Pin \"res\[17\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[18\] " "Pin \"res\[18\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[19\] " "Pin \"res\[19\]\" is virtual output pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[16\] " "Pin \"dataa\[16\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[16\] " "Pin \"datab\[16\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[14\] " "Pin \"dataa\[14\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[13\] " "Pin \"datab\[13\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[13\] " "Pin \"dataa\[13\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[15\] " "Pin \"datab\[15\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[15\] " "Pin \"dataa\[15\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[14\] " "Pin \"datab\[14\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[1\] " "Pin \"datab\[1\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[8\] " "Pin \"dataa\[8\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[8\] " "Pin \"datab\[8\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[1\] " "Pin \"dataa\[1\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[3\] " "Pin \"datab\[3\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[12\] " "Pin \"dataa\[12\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[4\] " "Pin \"datab\[4\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[2\] " "Pin \"datab\[2\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[9\] " "Pin \"datab\[9\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[7\] " "Pin \"dataa\[7\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[10\] " "Pin \"datab\[10\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[5\] " "Pin \"datab\[5\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[11\] " "Pin \"datab\[11\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[10\] " "Pin \"dataa\[10\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[6\] " "Pin \"datab\[6\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[12\] " "Pin \"datab\[12\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[7\] " "Pin \"datab\[7\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[9\] " "Pin \"dataa\[9\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[11\] " "Pin \"dataa\[11\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[2\] " "Pin \"dataa\[2\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "datab\[0\] " "Pin \"datab\[0\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[3\] " "Pin \"dataa\[3\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[4\] " "Pin \"dataa\[4\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[5\] " "Pin \"dataa\[5\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[6\] " "Pin \"dataa\[6\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "dataa\[0\] " "Pin \"dataa\[0\]\" is virtual input pin" {  } { { "../src/MACs.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/MACs/src/MACs.vhdl" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1707841520844 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1707841520844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "464 " "Implemented 464 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707841520876 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707841520876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "461 " "Implemented 461 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707841520876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707841520876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707841520886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 13 11:25:20 2024 " "Processing ended: Tue Feb 13 11:25:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707841520886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707841520886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707841520886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707841520886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707841543678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707841543678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 11:25:43 2024 " "Processing started: Tue Feb 13 11:25:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707841543678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1707841543678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp MACs -c MACs --netlist_type=sgate " "Command: quartus_npp MACs -c MACs --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1707841543678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1707841543767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707841543842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 13 11:25:43 2024 " "Processing ended: Tue Feb 13 11:25:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707841543842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707841543842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707841543842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1707841543842 ""}
