<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from JSON register descriptions-->
  <register_group name="MPU">
    <gui_name language="en">MPU</gui_name>
    <description language="en">Memory protection Unit Control Registers</description>
    <register access="RW" name="MPU_CTRL_S" offset="0xE000ED94" size="4">
      <gui_name language="en">MPU Control Register</gui_name>
      <description language="en">Enables the MPU and, when the MPU is enabled, controls whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults, NMIs, and exception handlers when FAULTMASK is set to 1</description>
      <bitField conditional="false" enumerationId="MPU_CTRL_PRIVDEFENA" name="PRIVDEFENA">
        <gui_name language="en">PRIVDEFENA</gui_name>
        <description language="en">Privileged default enable</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_CTRL_HFNMIENA" name="HFNMIENA">
        <gui_name language="en">HFNMIENA</gui_name>
        <description language="en">HardFault, NMI enable</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_CTRL_ENABLE" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en">Enable</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_CTRL_NS" offset="0xE000ED94" size="4">
      <gui_name language="en">MPU Control Register</gui_name>
      <description language="en">Enables the MPU and, when the MPU is enabled, controls whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults, NMIs, and exception handlers when FAULTMASK is set to 1</description>
      <bitField conditional="false" enumerationId="MPU_CTRL_PRIVDEFENA" name="PRIVDEFENA">
        <gui_name language="en">PRIVDEFENA</gui_name>
        <description language="en">Privileged default enable</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_CTRL_HFNMIENA" name="HFNMIENA">
        <gui_name language="en">HFNMIENA</gui_name>
        <description language="en">HardFault, NMI enable</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_CTRL_ENABLE" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en">Enable</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_CTRL" offset="0xE000ED94" size="4">
      <gui_name language="en">MPU Control Register</gui_name>
      <description language="en">Enables the MPU and, when the MPU is enabled, controls whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults, NMIs, and exception handlers when FAULTMASK is set to 1</description>
      <bitField conditional="false" enumerationId="MPU_CTRL_PRIVDEFENA" name="PRIVDEFENA">
        <gui_name language="en">PRIVDEFENA</gui_name>
        <description language="en">Privileged default enable</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_CTRL_HFNMIENA" name="HFNMIENA">
        <gui_name language="en">HFNMIENA</gui_name>
        <description language="en">HardFault, NMI enable</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_CTRL_ENABLE" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en">Enable</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_MAIR0_S" offset="0xE000EDC0" size="4">
      <gui_name language="en">MPU Memory Attribute Indirection Register 0</gui_name>
      <description language="en">Along with MPU_MAIR1, provides the memory attribute encodings corresponding to the AttrIndx values</description>
      <bitField conditional="false" enumerationId="MPU_MAIR0_Attr0" name="Attr0">
        <gui_name language="en">Attr0</gui_name>
        <description language="en">Attribute 0</description>
        <definition>[7:0]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR0_Attr1" name="Attr1">
        <gui_name language="en">Attr1</gui_name>
        <description language="en">Attribute 1</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR0_Attr2" name="Attr2">
        <gui_name language="en">Attr2</gui_name>
        <description language="en">Attribute 2</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR0_Attr3" name="Attr3">
        <gui_name language="en">Attr3</gui_name>
        <description language="en">Attribute 3</description>
        <definition>[31:24]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_MAIR0_NS" offset="0xE000EDC0" size="4">
      <gui_name language="en">MPU Memory Attribute Indirection Register 0</gui_name>
      <description language="en">Along with MPU_MAIR1, provides the memory attribute encodings corresponding to the AttrIndx values</description>
      <bitField conditional="false" enumerationId="MPU_MAIR0_Attr0" name="Attr0">
        <gui_name language="en">Attr0</gui_name>
        <description language="en">Attribute 0</description>
        <definition>[7:0]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR0_Attr1" name="Attr1">
        <gui_name language="en">Attr1</gui_name>
        <description language="en">Attribute 1</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR0_Attr2" name="Attr2">
        <gui_name language="en">Attr2</gui_name>
        <description language="en">Attribute 2</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR0_Attr3" name="Attr3">
        <gui_name language="en">Attr3</gui_name>
        <description language="en">Attribute 3</description>
        <definition>[31:24]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_MAIR0" offset="0xE000EDC0" size="4">
      <gui_name language="en">MPU Memory Attribute Indirection Register 0</gui_name>
      <description language="en">Along with MPU_MAIR1, provides the memory attribute encodings corresponding to the AttrIndx values</description>
      <bitField conditional="false" enumerationId="MPU_MAIR0_Attr0" name="Attr0">
        <gui_name language="en">Attr0</gui_name>
        <description language="en">Attribute 0</description>
        <definition>[7:0]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR0_Attr1" name="Attr1">
        <gui_name language="en">Attr1</gui_name>
        <description language="en">Attribute 1</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR0_Attr2" name="Attr2">
        <gui_name language="en">Attr2</gui_name>
        <description language="en">Attribute 2</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR0_Attr3" name="Attr3">
        <gui_name language="en">Attr3</gui_name>
        <description language="en">Attribute 3</description>
        <definition>[31:24]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_MAIR1_S" offset="0xE000EDC4" size="4">
      <gui_name language="en">MPU Memory Attribute Indirection Register 1</gui_name>
      <description language="en">Along with MPU_MAIR0, provides the memory attribute encodings corresponding to the AttrIndx values</description>
      <bitField conditional="false" enumerationId="MPU_MAIR1_Attr0" name="Attr0">
        <gui_name language="en">Attr0</gui_name>
        <description language="en">Attribute 0</description>
        <definition>[7:0]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR1_Attr1" name="Attr1">
        <gui_name language="en">Attr1</gui_name>
        <description language="en">Attribute 1</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR1_Attr2" name="Attr2">
        <gui_name language="en">Attr2</gui_name>
        <description language="en">Attribute 2</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR1_Attr3" name="Attr3">
        <gui_name language="en">Attr3</gui_name>
        <description language="en">Attribute 3</description>
        <definition>[31:24]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_MAIR1_NS" offset="0xE000EDC4" size="4">
      <gui_name language="en">MPU Memory Attribute Indirection Register 1</gui_name>
      <description language="en">Along with MPU_MAIR0, provides the memory attribute encodings corresponding to the AttrIndx values</description>
      <bitField conditional="false" enumerationId="MPU_MAIR1_Attr0" name="Attr0">
        <gui_name language="en">Attr0</gui_name>
        <description language="en">Attribute 0</description>
        <definition>[7:0]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR1_Attr1" name="Attr1">
        <gui_name language="en">Attr1</gui_name>
        <description language="en">Attribute 1</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR1_Attr2" name="Attr2">
        <gui_name language="en">Attr2</gui_name>
        <description language="en">Attribute 2</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR1_Attr3" name="Attr3">
        <gui_name language="en">Attr3</gui_name>
        <description language="en">Attribute 3</description>
        <definition>[31:24]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_MAIR1" offset="0xE000EDC4" size="4">
      <gui_name language="en">MPU Memory Attribute Indirection Register 1</gui_name>
      <description language="en">Along with MPU_MAIR0, provides the memory attribute encodings corresponding to the AttrIndx values</description>
      <bitField conditional="false" enumerationId="MPU_MAIR1_Attr0" name="Attr0">
        <gui_name language="en">Attr0</gui_name>
        <description language="en">Attribute 0</description>
        <definition>[7:0]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR1_Attr1" name="Attr1">
        <gui_name language="en">Attr1</gui_name>
        <description language="en">Attribute 1</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR1_Attr2" name="Attr2">
        <gui_name language="en">Attr2</gui_name>
        <description language="en">Attribute 2</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_MAIR1_Attr3" name="Attr3">
        <gui_name language="en">Attr3</gui_name>
        <description language="en">Attribute 3</description>
        <definition>[31:24]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RASR0_S" offset="0xE000EDA0" size="4">
      <gui_name language="en"/>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en"/>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="AP">
        <gui_name language="en">AP</gui_name>
        <description language="en"/>
        <definition>[26:24]</definition>
      </bitField>
      <bitField conditional="false" name="TEX">
        <gui_name language="en">TEX</gui_name>
        <description language="en"/>
        <definition>[21:19]</definition>
      </bitField>
      <bitField conditional="false" name="S">
        <gui_name language="en">S</gui_name>
        <description language="en"/>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en"/>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" name="B">
        <gui_name language="en">B</gui_name>
        <description language="en"/>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" name="SRD">
        <gui_name language="en">SRD</gui_name>
        <description language="en"/>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="SIZE">
        <gui_name language="en">SIZE</gui_name>
        <description language="en"/>
        <definition>[5:1]</definition>
      </bitField>
      <bitField conditional="false" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en"/>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RASR1_S" offset="0xE000EDA0" size="4">
      <gui_name language="en"/>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en"/>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="AP">
        <gui_name language="en">AP</gui_name>
        <description language="en"/>
        <definition>[26:24]</definition>
      </bitField>
      <bitField conditional="false" name="TEX">
        <gui_name language="en">TEX</gui_name>
        <description language="en"/>
        <definition>[21:19]</definition>
      </bitField>
      <bitField conditional="false" name="S">
        <gui_name language="en">S</gui_name>
        <description language="en"/>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en"/>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" name="B">
        <gui_name language="en">B</gui_name>
        <description language="en"/>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" name="SRD">
        <gui_name language="en">SRD</gui_name>
        <description language="en"/>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="SIZE">
        <gui_name language="en">SIZE</gui_name>
        <description language="en"/>
        <definition>[5:1]</definition>
      </bitField>
      <bitField conditional="false" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en"/>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RASR2_S" offset="0xE000EDA0" size="4">
      <gui_name language="en"/>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en"/>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="AP">
        <gui_name language="en">AP</gui_name>
        <description language="en"/>
        <definition>[26:24]</definition>
      </bitField>
      <bitField conditional="false" name="TEX">
        <gui_name language="en">TEX</gui_name>
        <description language="en"/>
        <definition>[21:19]</definition>
      </bitField>
      <bitField conditional="false" name="S">
        <gui_name language="en">S</gui_name>
        <description language="en"/>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en"/>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" name="B">
        <gui_name language="en">B</gui_name>
        <description language="en"/>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" name="SRD">
        <gui_name language="en">SRD</gui_name>
        <description language="en"/>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="SIZE">
        <gui_name language="en">SIZE</gui_name>
        <description language="en"/>
        <definition>[5:1]</definition>
      </bitField>
      <bitField conditional="false" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en"/>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RASR3_S" offset="0xE000EDA0" size="4">
      <gui_name language="en"/>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en"/>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="AP">
        <gui_name language="en">AP</gui_name>
        <description language="en"/>
        <definition>[26:24]</definition>
      </bitField>
      <bitField conditional="false" name="TEX">
        <gui_name language="en">TEX</gui_name>
        <description language="en"/>
        <definition>[21:19]</definition>
      </bitField>
      <bitField conditional="false" name="S">
        <gui_name language="en">S</gui_name>
        <description language="en"/>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en"/>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" name="B">
        <gui_name language="en">B</gui_name>
        <description language="en"/>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" name="SRD">
        <gui_name language="en">SRD</gui_name>
        <description language="en"/>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="SIZE">
        <gui_name language="en">SIZE</gui_name>
        <description language="en"/>
        <definition>[5:1]</definition>
      </bitField>
      <bitField conditional="false" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en"/>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RASR0_NS" offset="0xE000EDA0" size="4">
      <gui_name language="en"/>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en"/>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="AP">
        <gui_name language="en">AP</gui_name>
        <description language="en"/>
        <definition>[26:24]</definition>
      </bitField>
      <bitField conditional="false" name="TEX">
        <gui_name language="en">TEX</gui_name>
        <description language="en"/>
        <definition>[21:19]</definition>
      </bitField>
      <bitField conditional="false" name="S">
        <gui_name language="en">S</gui_name>
        <description language="en"/>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en"/>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" name="B">
        <gui_name language="en">B</gui_name>
        <description language="en"/>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" name="SRD">
        <gui_name language="en">SRD</gui_name>
        <description language="en"/>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="SIZE">
        <gui_name language="en">SIZE</gui_name>
        <description language="en"/>
        <definition>[5:1]</definition>
      </bitField>
      <bitField conditional="false" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en"/>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RASR1_NS" offset="0xE000EDA0" size="4">
      <gui_name language="en"/>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en"/>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="AP">
        <gui_name language="en">AP</gui_name>
        <description language="en"/>
        <definition>[26:24]</definition>
      </bitField>
      <bitField conditional="false" name="TEX">
        <gui_name language="en">TEX</gui_name>
        <description language="en"/>
        <definition>[21:19]</definition>
      </bitField>
      <bitField conditional="false" name="S">
        <gui_name language="en">S</gui_name>
        <description language="en"/>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en"/>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" name="B">
        <gui_name language="en">B</gui_name>
        <description language="en"/>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" name="SRD">
        <gui_name language="en">SRD</gui_name>
        <description language="en"/>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="SIZE">
        <gui_name language="en">SIZE</gui_name>
        <description language="en"/>
        <definition>[5:1]</definition>
      </bitField>
      <bitField conditional="false" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en"/>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RASR2_NS" offset="0xE000EDA0" size="4">
      <gui_name language="en"/>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en"/>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="AP">
        <gui_name language="en">AP</gui_name>
        <description language="en"/>
        <definition>[26:24]</definition>
      </bitField>
      <bitField conditional="false" name="TEX">
        <gui_name language="en">TEX</gui_name>
        <description language="en"/>
        <definition>[21:19]</definition>
      </bitField>
      <bitField conditional="false" name="S">
        <gui_name language="en">S</gui_name>
        <description language="en"/>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en"/>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" name="B">
        <gui_name language="en">B</gui_name>
        <description language="en"/>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" name="SRD">
        <gui_name language="en">SRD</gui_name>
        <description language="en"/>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="SIZE">
        <gui_name language="en">SIZE</gui_name>
        <description language="en"/>
        <definition>[5:1]</definition>
      </bitField>
      <bitField conditional="false" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en"/>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RASR3_NS" offset="0xE000EDA0" size="4">
      <gui_name language="en"/>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en"/>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="AP">
        <gui_name language="en">AP</gui_name>
        <description language="en"/>
        <definition>[26:24]</definition>
      </bitField>
      <bitField conditional="false" name="TEX">
        <gui_name language="en">TEX</gui_name>
        <description language="en"/>
        <definition>[21:19]</definition>
      </bitField>
      <bitField conditional="false" name="S">
        <gui_name language="en">S</gui_name>
        <description language="en"/>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en"/>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" name="B">
        <gui_name language="en">B</gui_name>
        <description language="en"/>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" name="SRD">
        <gui_name language="en">SRD</gui_name>
        <description language="en"/>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="SIZE">
        <gui_name language="en">SIZE</gui_name>
        <description language="en"/>
        <definition>[5:1]</definition>
      </bitField>
      <bitField conditional="false" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en"/>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RASR0" offset="0xE000EDA0" size="4">
      <gui_name language="en"/>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en"/>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="AP">
        <gui_name language="en">AP</gui_name>
        <description language="en"/>
        <definition>[26:24]</definition>
      </bitField>
      <bitField conditional="false" name="TEX">
        <gui_name language="en">TEX</gui_name>
        <description language="en"/>
        <definition>[21:19]</definition>
      </bitField>
      <bitField conditional="false" name="S">
        <gui_name language="en">S</gui_name>
        <description language="en"/>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en"/>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" name="B">
        <gui_name language="en">B</gui_name>
        <description language="en"/>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" name="SRD">
        <gui_name language="en">SRD</gui_name>
        <description language="en"/>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="SIZE">
        <gui_name language="en">SIZE</gui_name>
        <description language="en"/>
        <definition>[5:1]</definition>
      </bitField>
      <bitField conditional="false" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en"/>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RASR1" offset="0xE000EDA0" size="4">
      <gui_name language="en"/>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en"/>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="AP">
        <gui_name language="en">AP</gui_name>
        <description language="en"/>
        <definition>[26:24]</definition>
      </bitField>
      <bitField conditional="false" name="TEX">
        <gui_name language="en">TEX</gui_name>
        <description language="en"/>
        <definition>[21:19]</definition>
      </bitField>
      <bitField conditional="false" name="S">
        <gui_name language="en">S</gui_name>
        <description language="en"/>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en"/>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" name="B">
        <gui_name language="en">B</gui_name>
        <description language="en"/>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" name="SRD">
        <gui_name language="en">SRD</gui_name>
        <description language="en"/>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="SIZE">
        <gui_name language="en">SIZE</gui_name>
        <description language="en"/>
        <definition>[5:1]</definition>
      </bitField>
      <bitField conditional="false" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en"/>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RASR2" offset="0xE000EDA0" size="4">
      <gui_name language="en"/>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en"/>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="AP">
        <gui_name language="en">AP</gui_name>
        <description language="en"/>
        <definition>[26:24]</definition>
      </bitField>
      <bitField conditional="false" name="TEX">
        <gui_name language="en">TEX</gui_name>
        <description language="en"/>
        <definition>[21:19]</definition>
      </bitField>
      <bitField conditional="false" name="S">
        <gui_name language="en">S</gui_name>
        <description language="en"/>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en"/>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" name="B">
        <gui_name language="en">B</gui_name>
        <description language="en"/>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" name="SRD">
        <gui_name language="en">SRD</gui_name>
        <description language="en"/>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="SIZE">
        <gui_name language="en">SIZE</gui_name>
        <description language="en"/>
        <definition>[5:1]</definition>
      </bitField>
      <bitField conditional="false" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en"/>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RASR3" offset="0xE000EDA0" size="4">
      <gui_name language="en"/>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en"/>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="AP">
        <gui_name language="en">AP</gui_name>
        <description language="en"/>
        <definition>[26:24]</definition>
      </bitField>
      <bitField conditional="false" name="TEX">
        <gui_name language="en">TEX</gui_name>
        <description language="en"/>
        <definition>[21:19]</definition>
      </bitField>
      <bitField conditional="false" name="S">
        <gui_name language="en">S</gui_name>
        <description language="en"/>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en"/>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" name="B">
        <gui_name language="en">B</gui_name>
        <description language="en"/>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" name="SRD">
        <gui_name language="en">SRD</gui_name>
        <description language="en"/>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="SIZE">
        <gui_name language="en">SIZE</gui_name>
        <description language="en"/>
        <definition>[5:1]</definition>
      </bitField>
      <bitField conditional="false" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en"/>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR0_S" offset="0xE000ED9C" size="4">
      <gui_name language="en">MPU Region Base Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="ADDR">
        <gui_name language="en">ADDR</gui_name>
        <description language="en"/>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="VALID">
        <gui_name language="en">VALID</gui_name>
        <description language="en"/>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en"/>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR1_S" offset="0xE000ED9C" size="4">
      <gui_name language="en">MPU Region Base Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="ADDR">
        <gui_name language="en">ADDR</gui_name>
        <description language="en"/>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="VALID">
        <gui_name language="en">VALID</gui_name>
        <description language="en"/>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en"/>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR2_S" offset="0xE000ED9C" size="4">
      <gui_name language="en">MPU Region Base Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="ADDR">
        <gui_name language="en">ADDR</gui_name>
        <description language="en"/>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="VALID">
        <gui_name language="en">VALID</gui_name>
        <description language="en"/>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en"/>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR3_S" offset="0xE000ED9C" size="4">
      <gui_name language="en">MPU Region Base Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="ADDR">
        <gui_name language="en">ADDR</gui_name>
        <description language="en"/>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="VALID">
        <gui_name language="en">VALID</gui_name>
        <description language="en"/>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en"/>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR0_NS" offset="0xE000ED9C" size="4">
      <gui_name language="en">MPU Region Base Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="ADDR">
        <gui_name language="en">ADDR</gui_name>
        <description language="en"/>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="VALID">
        <gui_name language="en">VALID</gui_name>
        <description language="en"/>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en"/>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR1_NS" offset="0xE000ED9C" size="4">
      <gui_name language="en">MPU Region Base Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="ADDR">
        <gui_name language="en">ADDR</gui_name>
        <description language="en"/>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="VALID">
        <gui_name language="en">VALID</gui_name>
        <description language="en"/>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en"/>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR2_NS" offset="0xE000ED9C" size="4">
      <gui_name language="en">MPU Region Base Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="ADDR">
        <gui_name language="en">ADDR</gui_name>
        <description language="en"/>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="VALID">
        <gui_name language="en">VALID</gui_name>
        <description language="en"/>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en"/>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR3_NS" offset="0xE000ED9C" size="4">
      <gui_name language="en">MPU Region Base Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="ADDR">
        <gui_name language="en">ADDR</gui_name>
        <description language="en"/>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="VALID">
        <gui_name language="en">VALID</gui_name>
        <description language="en"/>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en"/>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR0" offset="0xE000ED9C" size="4">
      <gui_name language="en">MPU Region Base Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="ADDR">
        <gui_name language="en">ADDR</gui_name>
        <description language="en"/>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="VALID">
        <gui_name language="en">VALID</gui_name>
        <description language="en"/>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en"/>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR1" offset="0xE000ED9C" size="4">
      <gui_name language="en">MPU Region Base Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="ADDR">
        <gui_name language="en">ADDR</gui_name>
        <description language="en"/>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="VALID">
        <gui_name language="en">VALID</gui_name>
        <description language="en"/>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en"/>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR2" offset="0xE000ED9C" size="4">
      <gui_name language="en">MPU Region Base Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="ADDR">
        <gui_name language="en">ADDR</gui_name>
        <description language="en"/>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="VALID">
        <gui_name language="en">VALID</gui_name>
        <description language="en"/>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en"/>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR3" offset="0xE000ED9C" size="4">
      <gui_name language="en">MPU Region Base Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="ADDR">
        <gui_name language="en">ADDR</gui_name>
        <description language="en"/>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="VALID">
        <gui_name language="en">VALID</gui_name>
        <description language="en"/>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en"/>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR_S" offset="0xE000ED9C" size="4">
      <gui_name language="en">MPU Region Base Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Base address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_SH" name="SH">
        <gui_name language="en">SH</gui_name>
        <description language="en">Shareability</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_XN" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute Never</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR_NS" offset="0xE000ED9C" size="4">
      <gui_name language="en">MPU Region Base Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Base address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_SH" name="SH">
        <gui_name language="en">SH</gui_name>
        <description language="en">Shareability</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_XN" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute Never</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR" offset="0xE000ED9C" size="4">
      <gui_name language="en">MPU Region Base Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Base address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_SH" name="SH">
        <gui_name language="en">SH</gui_name>
        <description language="en">Shareability</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_XN" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute Never</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR_A0_S" offset="0xE000EDA4" size="4">
      <gui_name language="en">MPU Region Base Address Register Alias 0</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(0[1:0]) FTSSS</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Base address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A0_SH" name="SH">
        <gui_name language="en">SH</gui_name>
        <description language="en">Shareability</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A0_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A0_XN" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute Never</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR_A1_S" offset="0xE000EDA4" size="4">
      <gui_name language="en">MPU Region Base Address Register Alias 1</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(1[1:0]) FTSSS</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Base address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A1_SH" name="SH">
        <gui_name language="en">SH</gui_name>
        <description language="en">Shareability</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A1_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A1_XN" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute Never</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR_A2_S" offset="0xE000EDA4" size="4">
      <gui_name language="en">MPU Region Base Address Register Alias 2</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(2[1:0]) FTSSS</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Base address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A2_SH" name="SH">
        <gui_name language="en">SH</gui_name>
        <description language="en">Shareability</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A2_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A2_XN" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute Never</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR_A0_NS" offset="0xE000EDA4" size="4">
      <gui_name language="en">MPU Region Base Address Register Alias 0</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(0[1:0]) FTSSS</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Base address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A0_SH" name="SH">
        <gui_name language="en">SH</gui_name>
        <description language="en">Shareability</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A0_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A0_XN" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute Never</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR_A1_NS" offset="0xE000EDA4" size="4">
      <gui_name language="en">MPU Region Base Address Register Alias 1</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(1[1:0]) FTSSS</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Base address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A1_SH" name="SH">
        <gui_name language="en">SH</gui_name>
        <description language="en">Shareability</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A1_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A1_XN" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute Never</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR_A2_NS" offset="0xE000EDA4" size="4">
      <gui_name language="en">MPU Region Base Address Register Alias 2</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(2[1:0]) FTSSS</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Base address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A2_SH" name="SH">
        <gui_name language="en">SH</gui_name>
        <description language="en">Shareability</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A2_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A2_XN" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute Never</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR_A0" offset="0xE000EDA4" size="4">
      <gui_name language="en">MPU Region Base Address Register Alias 0</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(0[1:0]) FTSSS</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Base address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A0_SH" name="SH">
        <gui_name language="en">SH</gui_name>
        <description language="en">Shareability</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A0_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A0_XN" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute Never</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR_A1" offset="0xE000EDA4" size="4">
      <gui_name language="en">MPU Region Base Address Register Alias 1</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(1[1:0]) FTSSS</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Base address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A1_SH" name="SH">
        <gui_name language="en">SH</gui_name>
        <description language="en">Shareability</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A1_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A1_XN" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute Never</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RBAR_A2" offset="0xE000EDA4" size="4">
      <gui_name language="en">MPU Region Base Address Register Alias 2</gui_name>
      <description language="en">Provides indirect read and write access to the base address of the MPU region selected by MPU_RNR[7:2]:(2[1:0]) FTSSS</description>
      <bitField conditional="false" name="BASE">
        <gui_name language="en">BASE</gui_name>
        <description language="en">Base address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A2_SH" name="SH">
        <gui_name language="en">SH</gui_name>
        <description language="en">Shareability</description>
        <definition>[4:3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A2_AP_2_1" name="AP_2_1">
        <gui_name language="en">AP_2_1</gui_name>
        <description language="en">Access permissions</description>
        <definition>[2:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RBAR_A2_XN" name="XN">
        <gui_name language="en">XN</gui_name>
        <description language="en">Execute Never</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RLAR_S" offset="0xE000EDA0" size="4">
      <gui_name language="en">MPU Region Limit Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Limit address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="AttrIndx">
        <gui_name language="en">AttrIndx</gui_name>
        <description language="en">Attribute index</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RLAR_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Enable</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RLAR_NS" offset="0xE000EDA0" size="4">
      <gui_name language="en">MPU Region Limit Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Limit address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="AttrIndx">
        <gui_name language="en">AttrIndx</gui_name>
        <description language="en">Attribute index</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RLAR_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Enable</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RLAR" offset="0xE000EDA0" size="4">
      <gui_name language="en">MPU Region Limit Address Register</gui_name>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region FTSSS</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Limit address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="AttrIndx">
        <gui_name language="en">AttrIndx</gui_name>
        <description language="en">Attribute index</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RLAR_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Enable</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RLAR_A0_S" offset="0xE000EDA8" size="4">
      <gui_name language="en">MPU Region Limit Address Register Alias 0</gui_name>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(0[1:0]) FTSSS</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Limit address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="AttrIndx">
        <gui_name language="en">AttrIndx</gui_name>
        <description language="en">Attribute index</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RLAR_A0_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Enable</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RLAR_A1_S" offset="0xE000EDA8" size="4">
      <gui_name language="en">MPU Region Limit Address Register Alias 1</gui_name>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(1[1:0]) FTSSS</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Limit address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="AttrIndx">
        <gui_name language="en">AttrIndx</gui_name>
        <description language="en">Attribute index</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RLAR_A1_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Enable</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RLAR_A2_S" offset="0xE000EDA8" size="4">
      <gui_name language="en">MPU Region Limit Address Register Alias 2</gui_name>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(2[1:0]) FTSSS</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Limit address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="AttrIndx">
        <gui_name language="en">AttrIndx</gui_name>
        <description language="en">Attribute index</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RLAR_A2_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Enable</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RLAR_A0_NS" offset="0xE000EDA8" size="4">
      <gui_name language="en">MPU Region Limit Address Register Alias 0</gui_name>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(0[1:0]) FTSSS</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Limit address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="AttrIndx">
        <gui_name language="en">AttrIndx</gui_name>
        <description language="en">Attribute index</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RLAR_A0_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Enable</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RLAR_A1_NS" offset="0xE000EDA8" size="4">
      <gui_name language="en">MPU Region Limit Address Register Alias 1</gui_name>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(1[1:0]) FTSSS</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Limit address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="AttrIndx">
        <gui_name language="en">AttrIndx</gui_name>
        <description language="en">Attribute index</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RLAR_A1_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Enable</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RLAR_A2_NS" offset="0xE000EDA8" size="4">
      <gui_name language="en">MPU Region Limit Address Register Alias 2</gui_name>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(2[1:0]) FTSSS</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Limit address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="AttrIndx">
        <gui_name language="en">AttrIndx</gui_name>
        <description language="en">Attribute index</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RLAR_A2_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Enable</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RLAR_A0" offset="0xE000EDA8" size="4">
      <gui_name language="en">MPU Region Limit Address Register Alias 0</gui_name>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(0[1:0]) FTSSS</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Limit address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="AttrIndx">
        <gui_name language="en">AttrIndx</gui_name>
        <description language="en">Attribute index</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RLAR_A0_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Enable</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RLAR_A1" offset="0xE000EDA8" size="4">
      <gui_name language="en">MPU Region Limit Address Register Alias 1</gui_name>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(1[1:0]) FTSSS</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Limit address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="AttrIndx">
        <gui_name language="en">AttrIndx</gui_name>
        <description language="en">Attribute index</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RLAR_A1_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Enable</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RLAR_A2" offset="0xE000EDA8" size="4">
      <gui_name language="en">MPU Region Limit Address Register Alias 2</gui_name>
      <description language="en">Provides indirect read and write access to the limit address of the currently selected MPU region selected by MPU_RNR[7:2]:(2[1:0]) FTSSS</description>
      <bitField conditional="false" name="LIMIT">
        <gui_name language="en">LIMIT</gui_name>
        <description language="en">Limit address</description>
        <definition>[31:5]</definition>
      </bitField>
      <bitField conditional="false" name="AttrIndx">
        <gui_name language="en">AttrIndx</gui_name>
        <description language="en">Attribute index</description>
        <definition>[3:1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="MPU_RLAR_A2_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Enable</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RNR_S" offset="0xE000ED98" size="4">
      <gui_name language="en">MPU Region Number Register</gui_name>
      <description language="en">Selects the region currently accessed by MPU_RBAR and MPU_RLAR</description>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en">Region number</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RNR_NS" offset="0xE000ED98" size="4">
      <gui_name language="en">MPU Region Number Register</gui_name>
      <description language="en">Selects the region currently accessed by MPU_RBAR and MPU_RLAR</description>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en">Region number</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" name="MPU_RNR" offset="0xE000ED98" size="4">
      <gui_name language="en">MPU Region Number Register</gui_name>
      <description language="en">Selects the region currently accessed by MPU_RBAR and MPU_RLAR</description>
      <bitField conditional="false" name="REGION">
        <gui_name language="en">REGION</gui_name>
        <description language="en">Region number</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RO" name="MPU_TYPE_S" offset="0xE000ED90" size="4">
      <gui_name language="en">MPU Type Register</gui_name>
      <description language="en">The MPU Type Register indicates how many regions the MPU FTSSS supports</description>
      <bitField conditional="false" name="DREGION">
        <gui_name language="en">DREGION</gui_name>
        <description language="en">Data regions</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="SEPARATE">
        <gui_name language="en">SEPARATE</gui_name>
        <description language="en">Separate</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RO" name="MPU_TYPE_NS" offset="0xE000ED90" size="4">
      <gui_name language="en">MPU Type Register</gui_name>
      <description language="en">The MPU Type Register indicates how many regions the MPU FTSSS supports</description>
      <bitField conditional="false" name="DREGION">
        <gui_name language="en">DREGION</gui_name>
        <description language="en">Data regions</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="SEPARATE">
        <gui_name language="en">SEPARATE</gui_name>
        <description language="en">Separate</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RO" name="MPU_TYPE" offset="0xE000ED90" size="4">
      <gui_name language="en">MPU Type Register</gui_name>
      <description language="en">The MPU Type Register indicates how many regions the MPU FTSSS supports</description>
      <bitField conditional="false" name="DREGION">
        <gui_name language="en">DREGION</gui_name>
        <description language="en">Data regions</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="SEPARATE">
        <gui_name language="en">SEPARATE</gui_name>
        <description language="en">Separate</description>
        <definition>[0]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="MPU_CTRL_PRIVDEFENA">
    <tcf:enumItem description="Use of default memory map disabled" name="Use_of_default_memory_map_disabled" number="0"/>
    <tcf:enumItem description="Use of default memory map enabled for privilege code" name="Use_of_default_memory_map_enabled_for_privilege_code" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_CTRL_HFNMIENA">
    <tcf:enumItem description="MPU disabled for these handlers" name="MPU_disabled_for_these_handlers" number="0"/>
    <tcf:enumItem description="MPU enabled for these handlers" name="MPU_enabled_for_these_handlers" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_CTRL_ENABLE">
    <tcf:enumItem description="The MPU is disabled" name="The_MPU_is_disabled" number="0"/>
    <tcf:enumItem description="The MPU is enabled" name="The_MPU_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_MAIR0_Attr0">
    <tcf:enumItem description="See MAIR_ATTR for encoding" name="See_MAIR_ATTR_for_encoding" number="0"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_MAIR0_Attr1">
    <tcf:enumItem description="See MAIR_ATTR for encoding" name="See_MAIR_ATTR_for_encoding" number="0"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_MAIR0_Attr2">
    <tcf:enumItem description="See MAIR_ATTR for encoding" name="See_MAIR_ATTR_for_encoding" number="0"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_MAIR0_Attr3">
    <tcf:enumItem description="See MAIR_ATTR for encoding" name="See_MAIR_ATTR_for_encoding" number="0"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_MAIR1_Attr0">
    <tcf:enumItem description="See MAIR_ATTR for encoding" name="See_MAIR_ATTR_for_encoding" number="0"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_MAIR1_Attr1">
    <tcf:enumItem description="See MAIR_ATTR for encoding" name="See_MAIR_ATTR_for_encoding" number="0"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_MAIR1_Attr2">
    <tcf:enumItem description="See MAIR_ATTR for encoding" name="See_MAIR_ATTR_for_encoding" number="0"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_MAIR1_Attr3">
    <tcf:enumItem description="See MAIR_ATTR for encoding" name="See_MAIR_ATTR_for_encoding" number="0"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_RBAR_SH">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
    <tcf:enumItem description="Reserved" name="Reserved" number="4"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_RBAR_AP_2_1">
    <tcf:enumItem description="Read/write by privileged code only" name="Read_write_by_privileged_code_only" number="0"/>
    <tcf:enumItem description="Read/write by any privilege level" name="Read_write_by_any_privilege_level" number="1"/>
    <tcf:enumItem description="Read-only by privileged code only" name="Read_only_by_privileged_code_only" number="2"/>
    <tcf:enumItem description="Read-only by any privilege level" name="Read_only_by_any_privilege_level" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_RBAR_XN">
    <tcf:enumItem description="Execution only permitted if read permitted" name="Execution_only_permitted_if_read_permitted" number="0"/>
    <tcf:enumItem description="Execution not permitted" name="Execution_not_permitted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_RBAR_A0_SH">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
    <tcf:enumItem description="Reserved" name="Reserved" number="4"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_RBAR_A0_AP_2_1">
    <tcf:enumItem description="Read/write by privileged code only" name="Read_write_by_privileged_code_only" number="0"/>
    <tcf:enumItem description="Read/write by any privilege level" name="Read_write_by_any_privilege_level" number="1"/>
    <tcf:enumItem description="Read-only by privileged code only" name="Read_only_by_privileged_code_only" number="2"/>
    <tcf:enumItem description="Read-only by any privilege level" name="Read_only_by_any_privilege_level" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_RBAR_A0_XN">
    <tcf:enumItem description="Execution only permitted if read permitted" name="Execution_only_permitted_if_read_permitted" number="0"/>
    <tcf:enumItem description="Execution not permitted" name="Execution_not_permitted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_RBAR_A1_SH">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
    <tcf:enumItem description="Reserved" name="Reserved" number="4"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_RBAR_A1_AP_2_1">
    <tcf:enumItem description="Read/write by privileged code only" name="Read_write_by_privileged_code_only" number="0"/>
    <tcf:enumItem description="Read/write by any privilege level" name="Read_write_by_any_privilege_level" number="1"/>
    <tcf:enumItem description="Read-only by privileged code only" name="Read_only_by_privileged_code_only" number="2"/>
    <tcf:enumItem description="Read-only by any privilege level" name="Read_only_by_any_privilege_level" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_RBAR_A1_XN">
    <tcf:enumItem description="Execution only permitted if read permitted" name="Execution_only_permitted_if_read_permitted" number="0"/>
    <tcf:enumItem description="Execution not permitted" name="Execution_not_permitted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_RBAR_A2_SH">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
    <tcf:enumItem description="Reserved" name="Reserved" number="4"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_RBAR_A2_AP_2_1">
    <tcf:enumItem description="Read/write by privileged code only" name="Read_write_by_privileged_code_only" number="0"/>
    <tcf:enumItem description="Read/write by any privilege level" name="Read_write_by_any_privilege_level" number="1"/>
    <tcf:enumItem description="Read-only by privileged code only" name="Read_only_by_privileged_code_only" number="2"/>
    <tcf:enumItem description="Read-only by any privilege level" name="Read_only_by_any_privilege_level" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_RBAR_A2_XN">
    <tcf:enumItem description="Execution only permitted if read permitted" name="Execution_only_permitted_if_read_permitted" number="0"/>
    <tcf:enumItem description="Execution not permitted" name="Execution_not_permitted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_RLAR_EN">
    <tcf:enumItem description="Region disabled" name="Region_disabled" number="0"/>
    <tcf:enumItem description="Region enabled" name="Region_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_RLAR_A0_EN">
    <tcf:enumItem description="Region disabled" name="Region_disabled" number="0"/>
    <tcf:enumItem description="Region enabled" name="Region_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_RLAR_A1_EN">
    <tcf:enumItem description="Region disabled" name="Region_disabled" number="0"/>
    <tcf:enumItem description="Region enabled" name="Region_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MPU_RLAR_A2_EN">
    <tcf:enumItem description="Region disabled" name="Region_disabled" number="0"/>
    <tcf:enumItem description="Region enabled" name="Region_enabled" number="1"/>
  </tcf:enumeration>
</register_list>