Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 97A732AC964
	for <lists+qemu-devel@lfdr.de>; Tue, 10 Nov 2020 00:33:35 +0100 (CET)
Received: from localhost ([::1]:43604 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1kcGfG-0004H6-MF
	for lists+qemu-devel@lfdr.de; Mon, 09 Nov 2020 18:33:34 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:59928)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1kcGdf-0003MK-Tk; Mon, 09 Nov 2020 18:31:57 -0500
Received: from mail-il1-x144.google.com ([2607:f8b0:4864:20::144]:34802)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1kcGdc-0004LM-CZ; Mon, 09 Nov 2020 18:31:55 -0500
Received: by mail-il1-x144.google.com with SMTP id l12so7234801ilo.1;
 Mon, 09 Nov 2020 15:31:51 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=8KtzDKp9tCxn8Uh54VByryftSGY11Xc6vj/T54Npiug=;
 b=OegwggdCI7RAWIMjxczGAam0K54I1CJE1L/f/p+sZ+fkWNPi6W9YynlKOfhz5+eOyT
 6ZPwMt6pyEL7fkb0M/cAqFyo8bqsKHk4UULE5ucb/msfKcstYQf2SyMR5M4dAmJkHIi0
 9sMsmJT6RCLWVnAOlt1rmB2lzY2gXS0Ye4jxF2kL6a/moXvK99mAU7HpIHKgI2xD+ne4
 1O2ff1qDUUG9Bqf+4IdHVWshn3OjxTAQWGwCjuYTH4/tm9IUDPhepC0NHAFT/tVwPb0P
 wSrMilOziyi70LmcCASGts/qtf0HCy/O95ACDMQGrpCpQaU2zjWy1CJxdMX01mfg0j6W
 zP3A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=8KtzDKp9tCxn8Uh54VByryftSGY11Xc6vj/T54Npiug=;
 b=bTcpKCHTQXaxHCn9hurX4S1BYJfgzDqWWLX+Sr8e5HfMW2aQTjWDu78nQFi2lYE0gT
 bIqkPTHluIELnU0cqcdykV3DIhxRvU0PsjBG6umk1xbGrs2WSEeU+yUzG0iVkIgtxJBc
 bVq1LRznboX59kbd+9lKUk0Bi0M+i/vFHU46rbAzdDr7xNG5J1xraWLWBoQ4tkKKIMPA
 n0SlMoBmo81gx5DXfgdVp2TFQYstEPFQx1MCmJZJkBFcRHaYmawTsG2RtpUgy0zEPZSH
 TC1PvF9lKUv7rbU9YMzYVDnUs9mNppW2HZHaR4zjlblyy2m56F8uLJ3GEqXJ6k3U/cq3
 HqAA==
X-Gm-Message-State: AOAM531d5NA4d0wechO2Vsx/ZldBTihnB+ZYaVb/6pW62B8HaS+TAzUf
 iCLfTEcymnlWaYmwTPP0qVApVW4aKF5MpsIDCt0=
X-Google-Smtp-Source: ABdhPJzAi57UfeeGK8o9W6MNbTfHKGWi6/pTMrxKypQz7LC430Cb8kH7DXjhnxP/tEriQ2yF5pbkPwLbimww9rfPv8I=
X-Received: by 2002:a92:5eda:: with SMTP id f87mr12819518ilg.131.1604964710512; 
 Mon, 09 Nov 2020 15:31:50 -0800 (PST)
MIME-Version: 1.0
References: <CAKmqyKP7KP0RR+mX-+Q9L5uFTELWEikJ+Dw7fOTYRnDr9m3FqQ@mail.gmail.com>
 <mhng-6bc48fcd-38b1-445d-afd0-e26db0f2d721@palmerdabbelt-glaptop1>
 <DM6PR04MB620155F1D24395CFE84B9C758DED0@DM6PR04MB6201.namprd04.prod.outlook.com>
In-Reply-To: <DM6PR04MB620155F1D24395CFE84B9C758DED0@DM6PR04MB6201.namprd04.prod.outlook.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Mon, 9 Nov 2020 15:19:49 -0800
Message-ID: <CAKmqyKOrQ66fOCqNtMrK4X88N-AKKxyLHy4DTgMTwEK43F_YNQ@mail.gmail.com>
Subject: Re: [PATCH v2 4/4] hw/riscv: Load the kernel after the firmware
To: Anup Patel <Anup.Patel@wdc.com>
Content-Type: text/plain; charset="UTF-8"
Received-SPF: pass client-ip=2607:f8b0:4864:20::144;
 envelope-from=alistair23@gmail.com; helo=mail-il1-x144.google.com
X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache.
 That's all we know.
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "qemu-riscv@nongnu.org" <qemu-riscv@nongnu.org>,
 Alistair Francis <Alistair.Francis@wdc.com>,
 "bmeng.cn@gmail.com" <bmeng.cn@gmail.com>, Palmer Dabbelt <palmer@dabbelt.com>,
 "qemu-devel@nongnu.org" <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Thu, Nov 5, 2020 at 8:15 PM Anup Patel <Anup.Patel@wdc.com> wrote:
>
>
>
> > -----Original Message-----
> > From: Qemu-riscv <qemu-riscv-
> > bounces+anup.patel=wdc.com@nongnu.org> On Behalf Of Palmer Dabbelt
> > Sent: 06 November 2020 08:19
> > To: alistair23@gmail.com
> > Cc: qemu-riscv@nongnu.org; bmeng.cn@gmail.com; Alistair Francis
> > <Alistair.Francis@wdc.com>; qemu-devel@nongnu.org
> > Subject: Re: [PATCH v2 4/4] hw/riscv: Load the kernel after the firmware
> >
> > On Tue, 20 Oct 2020 08:46:45 PDT (-0700), alistair23@gmail.com wrote:
> > > On Mon, Oct 19, 2020 at 4:17 PM Palmer Dabbelt <palmer@dabbelt.com>
> > wrote:
> > >>
> > >> On Tue, 13 Oct 2020 17:17:33 PDT (-0700), Alistair Francis wrote:
> > >> > Instead of loading the kernel at a hardcoded start address, let's
> > >> > load the kernel at the next alligned address after the end of the
> > firmware.
> > >> >
> > >> > This should have no impact for current users of OpenSBI, but will
> > >> > allow loading a noMMU kernel at the start of memory.
> > >> >
> > >> > Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
> > >> > ---
> > >> >  include/hw/riscv/boot.h |  3 +++
> > >> >  hw/riscv/boot.c         | 19 ++++++++++++++-----
> > >> >  hw/riscv/opentitan.c    |  3 ++-
> > >> >  hw/riscv/sifive_e.c     |  3 ++-
> > >> >  hw/riscv/sifive_u.c     | 10 ++++++++--
> > >> >  hw/riscv/spike.c        | 11 ++++++++---
> > >> >  hw/riscv/virt.c         | 11 ++++++++---
> > >> >  7 files changed, 45 insertions(+), 15 deletions(-)
> > >> >
> > >> > diff --git a/include/hw/riscv/boot.h b/include/hw/riscv/boot.h
> > >> > index 2975ed1a31..0b01988727 100644
> > >> > --- a/include/hw/riscv/boot.h
> > >> > +++ b/include/hw/riscv/boot.h
> > >> > @@ -25,6 +25,8 @@
> > >> >
> > >> >  bool riscv_is_32_bit(MachineState *machine);
> > >> >
> > >> > +target_ulong riscv_calc_kernel_start_addr(MachineState *machine,
> > >> > +                                          target_ulong
> > >> > +firmware_end_addr);
> > >> >  target_ulong riscv_find_and_load_firmware(MachineState *machine,
> > >> >                                            const char *default_machine_firmware,
> > >> >                                            hwaddr
> > >> > firmware_load_addr, @@ -34,6 +36,7 @@ target_ulong
> > riscv_load_firmware(const char *firmware_filename,
> > >> >                                   hwaddr firmware_load_addr,
> > >> >                                   symbol_fn_t sym_cb);
> > >> > target_ulong riscv_load_kernel(const char *kernel_filename,
> > >> > +                               target_ulong firmware_end_addr,
> > >> >                                 symbol_fn_t sym_cb);  hwaddr
> > >> > riscv_load_initrd(const char *filename, uint64_t mem_size,
> > >> >                           uint64_t kernel_entry, hwaddr *start);
> > >> > diff --git a/hw/riscv/boot.c b/hw/riscv/boot.c index
> > >> > 5dea644f47..9b3fe3fb1e 100644
> > >> > --- a/hw/riscv/boot.c
> > >> > +++ b/hw/riscv/boot.c
> > >> > @@ -33,10 +33,8 @@
> > >> >  #include <libfdt.h>
> > >> >
> > >> >  #if defined(TARGET_RISCV32)
> > >> > -# define KERNEL_BOOT_ADDRESS 0x80400000
> > >> >  #define fw_dynamic_info_data(__val)     cpu_to_le32(__val)
> > >> >  #else
> > >> > -# define KERNEL_BOOT_ADDRESS 0x80200000
> > >> >  #define fw_dynamic_info_data(__val)     cpu_to_le64(__val)
> > >> >  #endif
> > >> >
> > >> > @@ -49,6 +47,15 @@ bool riscv_is_32_bit(MachineState *machine)
> > >> >      }
> > >> >  }
> > >> >
> > >> > +target_ulong riscv_calc_kernel_start_addr(MachineState *machine,
> > >> > +                                          target_ulong firmware_end_addr) {
> > >> > +    if (riscv_is_32_bit(machine)) {
> > >> > +        return QEMU_ALIGN_UP(firmware_end_addr, 4 * MiB);
> > >> > +    } else {
> > >> > +        return QEMU_ALIGN_UP(firmware_end_addr, 2 * MiB);
> > >> > +    }
> > >> > +}
> > >> > +
> > >> >  target_ulong riscv_find_and_load_firmware(MachineState *machine,
> > >> >                                            const char *default_machine_firmware,
> > >> >                                            hwaddr
> > >> > firmware_load_addr, @@ -123,7 +130,9 @@ target_ulong
> > riscv_load_firmware(const char *firmware_filename,
> > >> >      exit(1);
> > >> >  }
> > >> >
> > >> > -target_ulong riscv_load_kernel(const char *kernel_filename,
> > >> > symbol_fn_t sym_cb)
> > >> > +target_ulong riscv_load_kernel(const char *kernel_filename,
> > >> > +                               target_ulong kernel_start_addr,
> > >> > +                               symbol_fn_t sym_cb)
> > >> >  {
> > >> >      uint64_t kernel_entry;
> > >> >
> > >> > @@ -138,9 +147,9 @@ target_ulong riscv_load_kernel(const char
> > *kernel_filename, symbol_fn_t sym_cb)
> > >> >          return kernel_entry;
> > >> >      }
> > >> >
> > >> > -    if (load_image_targphys_as(kernel_filename,
> > KERNEL_BOOT_ADDRESS,
> > >> > +    if (load_image_targphys_as(kernel_filename, kernel_start_addr,
> > >> >                                 ram_size, NULL) > 0) {
> > >> > -        return KERNEL_BOOT_ADDRESS;
> > >> > +        return kernel_start_addr;
> > >> >      }
> > >> >
> > >> >      error_report("could not load kernel '%s'", kernel_filename);
> > >> > diff --git a/hw/riscv/opentitan.c b/hw/riscv/opentitan.c index
> > >> > 0531bd879b..cc758b78b8 100644
> > >> > --- a/hw/riscv/opentitan.c
> > >> > +++ b/hw/riscv/opentitan.c
> > >> > @@ -75,7 +75,8 @@ static void opentitan_board_init(MachineState
> > *machine)
> > >> >      }
> > >> >
> > >> >      if (machine->kernel_filename) {
> > >> > -        riscv_load_kernel(machine->kernel_filename, NULL);
> > >> > +        riscv_load_kernel(machine->kernel_filename,
> > >> > +                          memmap[IBEX_DEV_RAM].base, NULL);
> > >> >      }
> > >> >  }
> > >> >
> > >> > diff --git a/hw/riscv/sifive_e.c b/hw/riscv/sifive_e.c index
> > >> > fcfac16816..59bac4cc9a 100644
> > >> > --- a/hw/riscv/sifive_e.c
> > >> > +++ b/hw/riscv/sifive_e.c
> > >> > @@ -114,7 +114,8 @@ static void sifive_e_machine_init(MachineState
> > *machine)
> > >> >                            memmap[SIFIVE_E_DEV_MROM].base,
> > >> > &address_space_memory);
> > >> >
> > >> >      if (machine->kernel_filename) {
> > >> > -        riscv_load_kernel(machine->kernel_filename, NULL);
> > >> > +        riscv_load_kernel(machine->kernel_filename,
> > >> > +                          memmap[SIFIVE_E_DEV_DTIM].base, NULL);
> > >> >      }
> > >> >  }
> > >> >
> > >> > diff --git a/hw/riscv/sifive_u.c b/hw/riscv/sifive_u.c index
> > >> > 5f3ad9bc0f..b2472c6627 100644
> > >> > --- a/hw/riscv/sifive_u.c
> > >> > +++ b/hw/riscv/sifive_u.c
> > >> > @@ -415,6 +415,7 @@ static void sifive_u_machine_init(MachineState
> > *machine)
> > >> >      MemoryRegion *main_mem = g_new(MemoryRegion, 1);
> > >> >      MemoryRegion *flash0 = g_new(MemoryRegion, 1);
> > >> >      target_ulong start_addr = memmap[SIFIVE_U_DEV_DRAM].base;
> > >> > +    target_ulong firmware_end_addr, kernel_start_addr;
> > >> >      uint32_t start_addr_hi32 = 0x00000000;
> > >> >      int i;
> > >> >      uint32_t fdt_load_addr;
> > >> > @@ -474,10 +475,15 @@ static void
> > sifive_u_machine_init(MachineState *machine)
> > >> >          break;
> > >> >      }
> > >> >
> > >> > -    riscv_find_and_load_firmware(machine, BIOS_FILENAME,
> > start_addr, NULL);
> > >> > +    firmware_end_addr = riscv_find_and_load_firmware(machine,
> > BIOS_FILENAME,
> > >> > +                                                     start_addr,
> > >> > + NULL);
> > >> >
> > >> >      if (machine->kernel_filename) {
> > >> > -        kernel_entry = riscv_load_kernel(machine->kernel_filename,
> > NULL);
> > >> > +        kernel_start_addr = riscv_calc_kernel_start_addr(machine,
> > >> > +
> > >> > + firmware_end_addr);
> > >> > +
> > >> > +        kernel_entry = riscv_load_kernel(machine->kernel_filename,
> > >> > +                                         kernel_start_addr, NULL);
> > >> >
> > >> >          if (machine->initrd_filename) {
> > >> >              hwaddr start;
> > >> > diff --git a/hw/riscv/spike.c b/hw/riscv/spike.c index
> > >> > 3fd152a035..facac6e7d2 100644
> > >> > --- a/hw/riscv/spike.c
> > >> > +++ b/hw/riscv/spike.c
> > >> > @@ -195,6 +195,7 @@ static void spike_board_init(MachineState
> > *machine)
> > >> >      MemoryRegion *system_memory = get_system_memory();
> > >> >      MemoryRegion *main_mem = g_new(MemoryRegion, 1);
> > >> >      MemoryRegion *mask_rom = g_new(MemoryRegion, 1);
> > >> > +    target_ulong firmware_end_addr, kernel_start_addr;
> > >> >      uint32_t fdt_load_addr;
> > >> >      uint64_t kernel_entry;
> > >> >      char *soc_name;
> > >> > @@ -261,12 +262,16 @@ static void spike_board_init(MachineState
> > *machine)
> > >> >      memory_region_add_subregion(system_memory,
> > memmap[SPIKE_MROM].base,
> > >> >                                  mask_rom);
> > >> >
> > >> > -    riscv_find_and_load_firmware(machine, BIOS_FILENAME,
> > >> > -                                 memmap[SPIKE_DRAM].base,
> > >> > -                                 htif_symbol_callback);
> > >> > +    firmware_end_addr = riscv_find_and_load_firmware(machine,
> > BIOS_FILENAME,
> > >> > +                                                     memmap[SPIKE_DRAM].base,
> > >> > +
> > >> > + htif_symbol_callback);
> > >> >
> > >> >      if (machine->kernel_filename) {
> > >> > +        kernel_start_addr = riscv_calc_kernel_start_addr(machine,
> > >> > +
> > >> > + firmware_end_addr);
> > >> > +
> > >> >          kernel_entry = riscv_load_kernel(machine->kernel_filename,
> > >> > +                                         kernel_start_addr,
> > >> >                                           htif_symbol_callback);
> > >> >
> > >> >          if (machine->initrd_filename) { diff --git
> > >> > a/hw/riscv/virt.c b/hw/riscv/virt.c index 41bd2f38ba..6bfd10dfc7
> > >> > 100644
> > >> > --- a/hw/riscv/virt.c
> > >> > +++ b/hw/riscv/virt.c
> > >> > @@ -493,6 +493,7 @@ static void virt_machine_init(MachineState
> > *machine)
> > >> >      char *plic_hart_config, *soc_name;
> > >> >      size_t plic_hart_config_len;
> > >> >      target_ulong start_addr = memmap[VIRT_DRAM].base;
> > >> > +    target_ulong firmware_end_addr, kernel_start_addr;
> > >> >      uint32_t fdt_load_addr;
> > >> >      uint64_t kernel_entry;
> > >> >      DeviceState *mmio_plic, *virtio_plic, *pcie_plic; @@ -602,11
> > >> > +603,15 @@ static void virt_machine_init(MachineState *machine)
> > >> >      memory_region_add_subregion(system_memory,
> > memmap[VIRT_MROM].base,
> > >> >                                  mask_rom);
> > >> >
> > >> > -    riscv_find_and_load_firmware(machine, BIOS_FILENAME,
> > >> > -                                 memmap[VIRT_DRAM].base, NULL);
> > >> > +    firmware_end_addr = riscv_find_and_load_firmware(machine,
> > BIOS_FILENAME,
> > >> > +                                                     start_addr,
> > >> > + NULL);
> > >> >
> > >> >      if (machine->kernel_filename) {
> > >> > -        kernel_entry = riscv_load_kernel(machine->kernel_filename,
> > NULL);
> > >> > +        kernel_start_addr = riscv_calc_kernel_start_addr(machine,
> > >> > +
> > >> > + firmware_end_addr);
> > >> > +
> > >> > +        kernel_entry = riscv_load_kernel(machine->kernel_filename,
> > >> > +                                         kernel_start_addr, NULL);
> > >> >
> > >> >          if (machine->initrd_filename) {
> > >> >              hwaddr start;
> > >>
> > >> It's probably worth going through and making sure we mark the right
> > >> regions as reserved in the DT, as with these being mobile we might run
> > into latent bugs.
> > >
> > > Do you mean mark where the firmware is as reserved?
> >
> > Ya.  We have some things like Linux assuming that the first page in memory is
> > reserved for the bootloader, which IIRC never really got written down in any
> > specifications.  That's an implicit S-mode ABI, so it doesn't apply directly, but
> > I'd guess there's some of this floating around elsewhere in the stack.
>
> Let's not do any DT reservation based on firmware load location because
> firmwares can relocate itself to some other address. Further, firmware such
> as OpenSBI can now create domains where only firmware knows how the
> system is partitioned into domains and do DT reservations accordingly.
>
> I suggest we let firmware add the required reservations in DT

Agreed. I don't think QEMU should be editing a DT for the firmware.
The firmware should do that itself if it wants to or needs to.

Alistair

>
> >
> > >> I haven't actually looked so maybe we're fine, but IIRC we sort of
> > >> papered over a handful of memory layout agreements that weren't even
> > >> in specs (or event meant to be in specs) that have stuck around for quite a
> > while.
> > >
> > > For the virt machine or the sifive_u?
> >
> > My guess is that any of this would apply to both of these, as the issue would
> > be assumptions within the firmware about the memory image provided to it
> > when it's entered.  That would be an ABI between the firmware and
> > whatever loads it, but IIRC for both the virt board and the sifive_u we
> > assume the firmware is just loaded directly my QEMU.
> >
> > The sifive_u board may be additionally constrained by SiFive's boot ROM, but
> > I don't remember it really caring about any of this.  Also not sure it's even
> > used any more, as it was really just a vehicle to demonstrate initializing the
> > widgets for which we couldn't release RTL.
> >
> > >> Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com>
> > >
> > > Thanks
> > >
> > > Alistair
>
> Regards,
> Anup
>

