set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {4-BitAdderSub.vho 4-BitAdderSub_vhd.sdo}}
	{{"Fast Model"} {4-BitAdderSub_fast.vho 4-BitAdderSub_vhd_fast.sdo}}
}
