Clock Domain Pair Hold Fix Requirements
---------------------------------------
driver_clock,	sink_clock,	excess_delay,	%_of_total_excess_delay,	excess_delay_vs_base_min_delay,	hold_fix_requirements_are_high
sys_clk_96M,	sys_clk_96M,	21441,	93.5%,	29.0%,	YES
