

================================================================
== Vitis HLS Report for 'cnn'
================================================================
* Date:           Tue Jan  5 16:17:19 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        deeplib
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.858 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                                          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |                         Loop Name                        |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_38_1                                         |        ?|        ?|         ?|          -|          -|    inf    |    no    |
        | + VITIS_LOOP_46_2                                        |      171|      171|        12|         10|          1|         17|    yes   |
        | + VITIS_LOOP_79_3                                        |       33|        ?|        34|         10|          1|   1 ~ ?   |    yes   |
        | + VITIS_LOOP_90_4                                        |       33|        ?|        34|         10|          1|   1 ~ ?   |    yes   |
        | + VITIS_LOOP_99_5                                        |       33|        ?|        34|         10|          1|   1 ~ ?   |    yes   |
        | + VITIS_LOOP_121_6_VITIS_LOOP_123_7_VITIS_LOOP_125_8     |        ?|        ?|         ?|          -|          -|          ?|    no    |
        |  ++ VITIS_LOOP_130_9                                     |        ?|        ?|         ?|          -|          -|          ?|    no    |
        |   +++ VITIS_LOOP_133_10                                  |        ?|        ?|         ?|          -|          -|          ?|    no    |
        |    ++++ VITIS_LOOP_136_11                                |        ?|        ?|        11|          -|          -|          ?|    no    |
        | + VITIS_LOOP_188_12                                      |       17|        ?|        18|         10|          1|   1 ~ ?   |    yes   |
        | + VITIS_LOOP_205_13_VITIS_LOOP_207_14_VITIS_LOOP_209_15  |        ?|        ?|         ?|          -|          -|          ?|    no    |
        |  ++ VITIS_LOOP_213_16                                    |        ?|        ?|         ?|          -|          -|          ?|    no    |
        |   +++ VITIS_LOOP_215_17                                  |        ?|        ?|  4 ~ 12  |          -|          -|          ?|    no    |
        | + VITIS_LOOP_272_18                                      |       33|        ?|        34|         10|          1|   1 ~ ?   |    yes   |
        | + VITIS_LOOP_282_19                                      |       33|        ?|        34|         10|          1|   1 ~ ?   |    yes   |
        | + VITIS_LOOP_290_20                                      |       55|        ?|  55 ~ ?  |          -|          -|   1 ~ ?   |    no    |
        |  ++ VITIS_LOOP_293_21                                    |       45|        ?|        42|         10|          1|   1 ~ ?   |    yes   |
        | + VITIS_LOOP_310_22                                      |       15|   327675|        16|         10|          1| 1 ~ 32767 |    yes   |
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 12
  * Pipeline-1: initiation interval (II) = 10, depth = 34
  * Pipeline-2: initiation interval (II) = 10, depth = 34
  * Pipeline-3: initiation interval (II) = 10, depth = 42
  * Pipeline-4: initiation interval (II) = 10, depth = 16
  * Pipeline-5: initiation interval (II) = 10, depth = 18
  * Pipeline-6: initiation interval (II) = 10, depth = 34
  * Pipeline-7: initiation interval (II) = 10, depth = 34
  * Pipeline-8: initiation interval (II) = 10, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 603
* Pipeline : 9
  Pipeline-0 : II = 10, D = 12, States = { 3 4 5 6 7 8 9 10 11 12 13 14 }
  Pipeline-1 : II = 10, D = 34, States = { 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 }
  Pipeline-2 : II = 10, D = 34, States = { 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 }
  Pipeline-3 : II = 10, D = 42, States = { 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 }
  Pipeline-4 : II = 10, D = 16, States = { 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 }
  Pipeline-5 : II = 10, D = 18, States = { 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 }
  Pipeline-6 : II = 10, D = 34, States = { 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 }
  Pipeline-7 : II = 10, D = 34, States = { 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 }
  Pipeline-8 : II = 10, D = 34, States = { 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 15 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 3 
15 --> 16 
16 --> 17 171 348 555 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 58 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 58 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 24 
58 --> 59 94 
59 --> 94 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 94 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 60 
94 --> 95 
95 --> 555 96 
96 --> 97 154 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 139 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 97 
139 --> 140 
140 --> 141 
141 --> 142 149 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 96 
154 --> 170 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 154 
170 --> 555 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 195 
176 --> 195 177 
177 --> 195 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 177 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 555 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 555 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 317 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 309 306 299 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 316 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 305 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 283 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 390 
355 --> 390 356 
356 --> 390 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 356 
390 --> 464 425 391 
391 --> 425 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 391 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 464 430 
430 --> 464 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 430 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 527 
527 --> 528 
528 --> 529 
529 --> 530 
530 --> 531 
531 --> 532 
532 --> 533 
533 --> 534 
534 --> 535 
535 --> 536 
536 --> 537 
537 --> 538 
538 --> 539 
539 --> 540 
540 --> 541 
541 --> 542 
542 --> 543 
543 --> 544 
544 --> 545 
545 --> 546 555 
546 --> 547 
547 --> 548 
548 --> 549 
549 --> 550 
550 --> 551 
551 --> 552 
552 --> 553 
553 --> 554 
554 --> 555 
555 --> 556 2 
556 --> 557 
557 --> 558 
558 --> 559 
559 --> 560 
560 --> 561 579 583 
561 --> 562 
562 --> 563 
563 --> 564 
564 --> 565 560 
565 --> 566 
566 --> 567 
567 --> 568 
568 --> 569 564 
569 --> 570 
570 --> 571 
571 --> 572 
572 --> 573 
573 --> 574 
574 --> 575 
575 --> 576 
576 --> 577 
577 --> 578 
578 --> 568 
579 --> 580 
580 --> 581 
581 --> 582 
582 --> 583 
583 --> 584 
584 --> 585 
585 --> 586 
586 --> 587 
587 --> 588 
588 --> 589 
589 --> 590 
590 --> 591 
591 --> 592 
592 --> 593 
593 --> 594 
594 --> 595 
595 --> 596 
596 --> 597 
597 --> 598 
598 --> 599 
599 --> 600 
600 --> 601 
601 --> 602 
602 --> 603 
603 --> 552 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 604 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_1, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 605 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data, void @empty_13, i32, i32, void @empty_0, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 606 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data"   --->   Operation 607 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data, void @empty_13, i32, i32, void @empty_0, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 608 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data"   --->   Operation 609 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%Input = alloca i64" [deeplib/main.cpp:40]   --->   Operation 610 'alloca' 'Input' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%Weight = alloca i64" [deeplib/main.cpp:40]   --->   Operation 611 'alloca' 'Weight' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%Bias = alloca i64" [deeplib/main.cpp:40]   --->   Operation 612 'alloca' 'Bias' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%Parameters = alloca i64" [deeplib/main.cpp:42]   --->   Operation 613 'alloca' 'Parameters' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%Parameters_addr = getelementptr i32 %Parameters, i64, i64"   --->   Operation 614 'getelementptr' 'Parameters_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%Parameters_addr_1 = getelementptr i32 %Parameters, i64, i64"   --->   Operation 615 'getelementptr' 'Parameters_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%Parameters_addr_2 = getelementptr i32 %Parameters, i64, i64"   --->   Operation 616 'getelementptr' 'Parameters_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%Parameters_addr_3 = getelementptr i32 %Parameters, i64, i64"   --->   Operation 617 'getelementptr' 'Parameters_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%Parameters_addr_4 = getelementptr i32 %Parameters, i64, i64"   --->   Operation 618 'getelementptr' 'Parameters_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%Parameters_addr_5 = getelementptr i32 %Parameters, i64, i64"   --->   Operation 619 'getelementptr' 'Parameters_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%Parameters_addr_6 = getelementptr i32 %Parameters, i64, i64"   --->   Operation 620 'getelementptr' 'Parameters_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%Parameters_addr_7 = getelementptr i32 %Parameters, i64, i64"   --->   Operation 621 'getelementptr' 'Parameters_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%Parameters_addr_8 = getelementptr i32 %Parameters, i64, i64"   --->   Operation 622 'getelementptr' 'Parameters_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%Parameters_addr_9 = getelementptr i32 %Parameters, i64, i64"   --->   Operation 623 'getelementptr' 'Parameters_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%Parameters_addr_10 = getelementptr i32 %Parameters, i64, i64"   --->   Operation 624 'getelementptr' 'Parameters_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%Parameters_addr_11 = getelementptr i32 %Parameters, i64, i64"   --->   Operation 625 'getelementptr' 'Parameters_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%Parameters_addr_12 = getelementptr i32 %Parameters, i64, i64"   --->   Operation 626 'getelementptr' 'Parameters_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%Parameters_addr_13 = getelementptr i32 %Parameters, i64, i64"   --->   Operation 627 'getelementptr' 'Parameters_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%Parameters_addr_14 = getelementptr i32 %Parameters, i64, i64"   --->   Operation 628 'getelementptr' 'Parameters_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%Parameters_addr_15 = getelementptr i32 %Parameters, i64, i64"   --->   Operation 629 'getelementptr' 'Parameters_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%Parameters_addr_16 = getelementptr i32 %Parameters, i64, i64"   --->   Operation 630 'getelementptr' 'Parameters_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%br_ln38 = br void" [deeplib/main.cpp:38]   --->   Operation 631 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%loop_begin = specloopbegin i32 @_ssdm_op_SpecLoopBegin"   --->   Operation 632 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [deeplib/main.cpp:40]   --->   Operation 633 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (1.76ns)   --->   "%br_ln46 = br void %bb282" [deeplib/main.cpp:46]   --->   Operation 634 'br' 'br_ln46' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 635 [1/1] (0.00ns)   --->   "%idx = phi i5 %add_ln46, void %bb282.split, i5, void" [deeplib/main.cpp:46]   --->   Operation 635 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 636 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (1.36ns)   --->   "%icmp_ln46 = icmp_eq  i5 %idx, i5" [deeplib/main.cpp:46]   --->   Operation 637 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 638 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 638 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 639 [1/1] (1.78ns)   --->   "%add_ln46 = add i5 %idx, i5" [deeplib/main.cpp:46]   --->   Operation 639 'add' 'add_ln46' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %bb282.split, void %bb281" [deeplib/main.cpp:46]   --->   Operation 640 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 641 [11/11] (2.23ns)   --->   "%tmp_4 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:49]   --->   Operation 641 'call' 'tmp_4' <Predicate = (!icmp_ln46)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.23>
ST_5 : Operation 642 [10/11] (2.23ns)   --->   "%tmp_4 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:49]   --->   Operation 642 'call' 'tmp_4' <Predicate = (!icmp_ln46)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.23>
ST_6 : Operation 643 [9/11] (2.23ns)   --->   "%tmp_4 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:49]   --->   Operation 643 'call' 'tmp_4' <Predicate = (!icmp_ln46)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.23>
ST_7 : Operation 644 [8/11] (2.23ns)   --->   "%tmp_4 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:49]   --->   Operation 644 'call' 'tmp_4' <Predicate = (!icmp_ln46)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.23>
ST_8 : Operation 645 [7/11] (2.23ns)   --->   "%tmp_4 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:49]   --->   Operation 645 'call' 'tmp_4' <Predicate = (!icmp_ln46)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.23>
ST_9 : Operation 646 [6/11] (2.23ns)   --->   "%tmp_4 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:49]   --->   Operation 646 'call' 'tmp_4' <Predicate = (!icmp_ln46)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.23>
ST_10 : Operation 647 [5/11] (2.23ns)   --->   "%tmp_4 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:49]   --->   Operation 647 'call' 'tmp_4' <Predicate = (!icmp_ln46)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.23>
ST_11 : Operation 648 [4/11] (2.23ns)   --->   "%tmp_4 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:49]   --->   Operation 648 'call' 'tmp_4' <Predicate = (!icmp_ln46)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.23>
ST_12 : Operation 649 [3/11] (2.23ns)   --->   "%tmp_4 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:49]   --->   Operation 649 'call' 'tmp_4' <Predicate = (!icmp_ln46)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.23>
ST_13 : Operation 650 [2/11] (2.23ns)   --->   "%tmp_4 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:49]   --->   Operation 650 'call' 'tmp_4' <Predicate = (!icmp_ln46)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 651 [1/1] (0.00ns)   --->   "%idx_cast = zext i5 %idx" [deeplib/main.cpp:46]   --->   Operation 651 'zext' 'idx_cast' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 652 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [deeplib/main.cpp:41]   --->   Operation 652 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 653 [1/11] (0.00ns)   --->   "%tmp_4 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:49]   --->   Operation 653 'call' 'tmp_4' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 654 [1/1] (0.00ns)   --->   "%Parameters_addr_17 = getelementptr i32 %Parameters, i64, i64 %idx_cast" [deeplib/main.cpp:49]   --->   Operation 654 'getelementptr' 'Parameters_addr_17' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 655 [1/1] (2.32ns)   --->   "%store_ln49 = store i32 %tmp_4, i5 %Parameters_addr_17" [deeplib/main.cpp:49]   --->   Operation 655 'store' 'store_ln49' <Predicate = (!icmp_ln46)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_14 : Operation 656 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb282"   --->   Operation 656 'br' 'br_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 15 <SV = 3> <Delay = 2.32>
ST_15 : Operation 657 [2/2] (2.32ns)   --->   "%Parameters_load = load i5 %Parameters_addr" [deeplib/main.cpp:58]   --->   Operation 657 'load' 'Parameters_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>

State 16 <SV = 4> <Delay = 3.62>
ST_16 : Operation 658 [1/2] (2.32ns)   --->   "%Parameters_load = load i5 %Parameters_addr" [deeplib/main.cpp:58]   --->   Operation 658 'load' 'Parameters_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_16 : Operation 659 [1/1] (1.30ns)   --->   "%switch_ln58 = switch i32 %Parameters_load, void %._crit_edge138, i32, void %bb266, i32, void %bb272, i32, void %bb280" [deeplib/main.cpp:58]   --->   Operation 659 'switch' 'switch_ln58' <Predicate = true> <Delay = 1.30>
ST_16 : Operation 660 [2/2] (2.32ns)   --->   "%Parameters_load_26 = load i5 %Parameters_addr_12" [deeplib/main.cpp:265]   --->   Operation 660 'load' 'Parameters_load_26' <Predicate = (Parameters_load == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_16 : Operation 661 [2/2] (2.32ns)   --->   "%Input_Size_2 = load i5 %Parameters_addr_14" [deeplib/main.cpp:172]   --->   Operation 661 'load' 'Input_Size_2' <Predicate = (Parameters_load == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_16 : Operation 662 [2/2] (2.32ns)   --->   "%Input_Size_3 = load i5 %Parameters_addr_11" [deeplib/main.cpp:173]   --->   Operation 662 'load' 'Input_Size_3' <Predicate = (Parameters_load == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_16 : Operation 663 [2/2] (2.32ns)   --->   "%Parameters_load_13 = load i5 %Parameters_addr_13" [deeplib/main.cpp:75]   --->   Operation 663 'load' 'Parameters_load_13' <Predicate = (Parameters_load == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>

State 17 <SV = 5> <Delay = 2.32>
ST_17 : Operation 664 [1/2] (2.32ns)   --->   "%Parameters_load_26 = load i5 %Parameters_addr_12" [deeplib/main.cpp:265]   --->   Operation 664 'load' 'Parameters_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>

State 18 <SV = 6> <Delay = 6.41>
ST_18 : Operation 665 [6/6] (6.41ns)   --->   "%Precision_1 = sitofp i32 %Parameters_load_26" [deeplib/main.cpp:265]   --->   Operation 665 'sitofp' 'Precision_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 7> <Delay = 6.41>
ST_19 : Operation 666 [5/6] (6.41ns)   --->   "%Precision_1 = sitofp i32 %Parameters_load_26" [deeplib/main.cpp:265]   --->   Operation 666 'sitofp' 'Precision_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 8> <Delay = 6.41>
ST_20 : Operation 667 [4/6] (6.41ns)   --->   "%Precision_1 = sitofp i32 %Parameters_load_26" [deeplib/main.cpp:265]   --->   Operation 667 'sitofp' 'Precision_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 9> <Delay = 6.41>
ST_21 : Operation 668 [2/2] (2.32ns)   --->   "%Input_Size_5 = load i5 %Parameters_addr_16" [deeplib/main.cpp:263]   --->   Operation 668 'load' 'Input_Size_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_21 : Operation 669 [2/2] (2.32ns)   --->   "%Relu_Activation_2 = load i5 %Parameters_addr_11" [deeplib/main.cpp:264]   --->   Operation 669 'load' 'Relu_Activation_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_21 : Operation 670 [3/6] (6.41ns)   --->   "%Precision_1 = sitofp i32 %Parameters_load_26" [deeplib/main.cpp:265]   --->   Operation 670 'sitofp' 'Precision_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 10> <Delay = 6.41>
ST_22 : Operation 671 [1/2] (2.32ns)   --->   "%Input_Size_5 = load i5 %Parameters_addr_16" [deeplib/main.cpp:263]   --->   Operation 671 'load' 'Input_Size_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_22 : Operation 672 [1/2] (2.32ns)   --->   "%Relu_Activation_2 = load i5 %Parameters_addr_11" [deeplib/main.cpp:264]   --->   Operation 672 'load' 'Relu_Activation_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_22 : Operation 673 [2/6] (6.41ns)   --->   "%Precision_1 = sitofp i32 %Parameters_load_26" [deeplib/main.cpp:265]   --->   Operation 673 'sitofp' 'Precision_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 674 [2/2] (2.32ns)   --->   "%Load_Input_2 = load i5 %Parameters_addr_7" [deeplib/main.cpp:266]   --->   Operation 674 'load' 'Load_Input_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_22 : Operation 675 [2/2] (2.32ns)   --->   "%Bias_Activation_1 = load i5 %Parameters_addr_8" [deeplib/main.cpp:267]   --->   Operation 675 'load' 'Bias_Activation_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>

State 23 <SV = 11> <Delay = 6.75>
ST_23 : Operation 676 [1/6] (6.41ns)   --->   "%Precision_1 = sitofp i32 %Parameters_load_26" [deeplib/main.cpp:265]   --->   Operation 676 'sitofp' 'Precision_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 677 [1/2] (2.32ns)   --->   "%Load_Input_2 = load i5 %Parameters_addr_7" [deeplib/main.cpp:266]   --->   Operation 677 'load' 'Load_Input_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_23 : Operation 678 [1/2] (2.32ns)   --->   "%Bias_Activation_1 = load i5 %Parameters_addr_8" [deeplib/main.cpp:267]   --->   Operation 678 'load' 'Bias_Activation_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_23 : Operation 679 [1/1] (2.47ns)   --->   "%icmp_ln270 = icmp_eq  i32 %Load_Input_2, i32" [deeplib/main.cpp:270]   --->   Operation 679 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 680 [1/1] (2.47ns)   --->   "%icmp_ln272 = icmp_sgt  i32 %Input_Size_5, i32" [deeplib/main.cpp:272]   --->   Operation 680 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 681 [1/1] (0.97ns)   --->   "%and_ln270 = and i1 %icmp_ln270, i1 %icmp_ln272" [deeplib/main.cpp:270]   --->   Operation 681 'and' 'and_ln270' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 682 [1/1] (0.00ns)   --->   "%br_ln270 = br i1 %and_ln270, void %._crit_edge116, void %.lr.ph115" [deeplib/main.cpp:270]   --->   Operation 682 'br' 'br_ln270' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln272 = trunc i32 %Input_Size_5" [deeplib/main.cpp:272]   --->   Operation 683 'trunc' 'trunc_ln272' <Predicate = (and_ln270)> <Delay = 0.00>
ST_23 : Operation 684 [1/1] (1.76ns)   --->   "%br_ln272 = br void %bb279" [deeplib/main.cpp:272]   --->   Operation 684 'br' 'br_ln272' <Predicate = (and_ln270)> <Delay = 1.76>

State 24 <SV = 12> <Delay = 2.47>
ST_24 : Operation 685 [1/1] (0.00ns)   --->   "%idx_1 = phi i15 %add_ln272, void %bb279.split, i15, void %.lr.ph115" [deeplib/main.cpp:272]   --->   Operation 685 'phi' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 686 [1/1] (0.00ns)   --->   "%idx_1_cast = zext i15 %idx_1" [deeplib/main.cpp:272]   --->   Operation 686 'zext' 'idx_1_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 687 [1/1] (2.47ns)   --->   "%icmp_ln272_1 = icmp_eq  i31 %idx_1_cast, i31 %trunc_ln272" [deeplib/main.cpp:272]   --->   Operation 687 'icmp' 'icmp_ln272_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 688 [1/1] (0.00ns)   --->   "%br_ln272 = br i1 %icmp_ln272_1, void %bb279.split, void %._crit_edge116.loopexit" [deeplib/main.cpp:272]   --->   Operation 688 'br' 'br_ln272' <Predicate = true> <Delay = 0.00>

State 25 <SV = 13> <Delay = 2.23>
ST_25 : Operation 689 [11/11] (2.23ns)   --->   "%tmp_5 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %Input_Size_5, i1" [deeplib/main.cpp:274]   --->   Operation 689 'call' 'tmp_5' <Predicate = (!icmp_ln272_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 14> <Delay = 2.23>
ST_26 : Operation 690 [10/11] (2.23ns)   --->   "%tmp_5 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %Input_Size_5, i1" [deeplib/main.cpp:274]   --->   Operation 690 'call' 'tmp_5' <Predicate = (!icmp_ln272_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 15> <Delay = 2.23>
ST_27 : Operation 691 [9/11] (2.23ns)   --->   "%tmp_5 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %Input_Size_5, i1" [deeplib/main.cpp:274]   --->   Operation 691 'call' 'tmp_5' <Predicate = (!icmp_ln272_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 16> <Delay = 2.23>
ST_28 : Operation 692 [8/11] (2.23ns)   --->   "%tmp_5 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %Input_Size_5, i1" [deeplib/main.cpp:274]   --->   Operation 692 'call' 'tmp_5' <Predicate = (!icmp_ln272_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 17> <Delay = 2.23>
ST_29 : Operation 693 [7/11] (2.23ns)   --->   "%tmp_5 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %Input_Size_5, i1" [deeplib/main.cpp:274]   --->   Operation 693 'call' 'tmp_5' <Predicate = (!icmp_ln272_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 18> <Delay = 2.23>
ST_30 : Operation 694 [6/11] (2.23ns)   --->   "%tmp_5 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %Input_Size_5, i1" [deeplib/main.cpp:274]   --->   Operation 694 'call' 'tmp_5' <Predicate = (!icmp_ln272_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 19> <Delay = 2.23>
ST_31 : Operation 695 [5/11] (2.23ns)   --->   "%tmp_5 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %Input_Size_5, i1" [deeplib/main.cpp:274]   --->   Operation 695 'call' 'tmp_5' <Predicate = (!icmp_ln272_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 20> <Delay = 2.23>
ST_32 : Operation 696 [4/11] (2.23ns)   --->   "%tmp_5 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %Input_Size_5, i1" [deeplib/main.cpp:274]   --->   Operation 696 'call' 'tmp_5' <Predicate = (!icmp_ln272_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 21> <Delay = 2.23>
ST_33 : Operation 697 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 697 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 698 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 698 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 699 [1/1] (1.94ns)   --->   "%add_ln272 = add i15 %idx_1, i15" [deeplib/main.cpp:272]   --->   Operation 699 'add' 'add_ln272' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 700 [3/11] (2.23ns)   --->   "%tmp_5 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %Input_Size_5, i1" [deeplib/main.cpp:274]   --->   Operation 700 'call' 'tmp_5' <Predicate = (!icmp_ln272_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 22> <Delay = 2.23>
ST_34 : Operation 701 [2/11] (2.23ns)   --->   "%tmp_5 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %Input_Size_5, i1" [deeplib/main.cpp:274]   --->   Operation 701 'call' 'tmp_5' <Predicate = (!icmp_ln272_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 23> <Delay = 6.41>
ST_35 : Operation 702 [1/11] (0.00ns)   --->   "%tmp_5 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %Input_Size_5, i1" [deeplib/main.cpp:274]   --->   Operation 702 'call' 'tmp_5' <Predicate = (!icmp_ln272_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 703 [6/6] (6.41ns)   --->   "%Temproray = sitofp i32 %tmp_5" [deeplib/main.cpp:274]   --->   Operation 703 'sitofp' 'Temproray' <Predicate = (!icmp_ln272_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 24> <Delay = 6.41>
ST_36 : Operation 704 [5/6] (6.41ns)   --->   "%Temproray = sitofp i32 %tmp_5" [deeplib/main.cpp:274]   --->   Operation 704 'sitofp' 'Temproray' <Predicate = (!icmp_ln272_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 25> <Delay = 6.41>
ST_37 : Operation 705 [4/6] (6.41ns)   --->   "%Temproray = sitofp i32 %tmp_5" [deeplib/main.cpp:274]   --->   Operation 705 'sitofp' 'Temproray' <Predicate = (!icmp_ln272_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 26> <Delay = 6.41>
ST_38 : Operation 706 [3/6] (6.41ns)   --->   "%Temproray = sitofp i32 %tmp_5" [deeplib/main.cpp:274]   --->   Operation 706 'sitofp' 'Temproray' <Predicate = (!icmp_ln272_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 27> <Delay = 6.41>
ST_39 : Operation 707 [2/6] (6.41ns)   --->   "%Temproray = sitofp i32 %tmp_5" [deeplib/main.cpp:274]   --->   Operation 707 'sitofp' 'Temproray' <Predicate = (!icmp_ln272_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 28> <Delay = 6.41>
ST_40 : Operation 708 [1/6] (6.41ns)   --->   "%Temproray = sitofp i32 %tmp_5" [deeplib/main.cpp:274]   --->   Operation 708 'sitofp' 'Temproray' <Predicate = (!icmp_ln272_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 29> <Delay = 6.07>
ST_41 : Operation 709 [16/16] (6.07ns)   --->   "%div1 = fdiv i32 %Temproray, i32 %Precision_1" [deeplib/main.cpp:275]   --->   Operation 709 'fdiv' 'div1' <Predicate = (!icmp_ln272_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 30> <Delay = 6.07>
ST_42 : Operation 710 [15/16] (6.07ns)   --->   "%div1 = fdiv i32 %Temproray, i32 %Precision_1" [deeplib/main.cpp:275]   --->   Operation 710 'fdiv' 'div1' <Predicate = (!icmp_ln272_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 31> <Delay = 6.07>
ST_43 : Operation 711 [14/16] (6.07ns)   --->   "%div1 = fdiv i32 %Temproray, i32 %Precision_1" [deeplib/main.cpp:275]   --->   Operation 711 'fdiv' 'div1' <Predicate = (!icmp_ln272_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 32> <Delay = 6.07>
ST_44 : Operation 712 [13/16] (6.07ns)   --->   "%div1 = fdiv i32 %Temproray, i32 %Precision_1" [deeplib/main.cpp:275]   --->   Operation 712 'fdiv' 'div1' <Predicate = (!icmp_ln272_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 33> <Delay = 6.07>
ST_45 : Operation 713 [12/16] (6.07ns)   --->   "%div1 = fdiv i32 %Temproray, i32 %Precision_1" [deeplib/main.cpp:275]   --->   Operation 713 'fdiv' 'div1' <Predicate = (!icmp_ln272_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 34> <Delay = 6.07>
ST_46 : Operation 714 [11/16] (6.07ns)   --->   "%div1 = fdiv i32 %Temproray, i32 %Precision_1" [deeplib/main.cpp:275]   --->   Operation 714 'fdiv' 'div1' <Predicate = (!icmp_ln272_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 35> <Delay = 6.07>
ST_47 : Operation 715 [10/16] (6.07ns)   --->   "%div1 = fdiv i32 %Temproray, i32 %Precision_1" [deeplib/main.cpp:275]   --->   Operation 715 'fdiv' 'div1' <Predicate = (!icmp_ln272_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 36> <Delay = 6.07>
ST_48 : Operation 716 [9/16] (6.07ns)   --->   "%div1 = fdiv i32 %Temproray, i32 %Precision_1" [deeplib/main.cpp:275]   --->   Operation 716 'fdiv' 'div1' <Predicate = (!icmp_ln272_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 37> <Delay = 6.07>
ST_49 : Operation 717 [8/16] (6.07ns)   --->   "%div1 = fdiv i32 %Temproray, i32 %Precision_1" [deeplib/main.cpp:275]   --->   Operation 717 'fdiv' 'div1' <Predicate = (!icmp_ln272_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 38> <Delay = 6.07>
ST_50 : Operation 718 [7/16] (6.07ns)   --->   "%div1 = fdiv i32 %Temproray, i32 %Precision_1" [deeplib/main.cpp:275]   --->   Operation 718 'fdiv' 'div1' <Predicate = (!icmp_ln272_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 39> <Delay = 6.07>
ST_51 : Operation 719 [6/16] (6.07ns)   --->   "%div1 = fdiv i32 %Temproray, i32 %Precision_1" [deeplib/main.cpp:275]   --->   Operation 719 'fdiv' 'div1' <Predicate = (!icmp_ln272_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 40> <Delay = 6.07>
ST_52 : Operation 720 [5/16] (6.07ns)   --->   "%div1 = fdiv i32 %Temproray, i32 %Precision_1" [deeplib/main.cpp:275]   --->   Operation 720 'fdiv' 'div1' <Predicate = (!icmp_ln272_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 41> <Delay = 6.07>
ST_53 : Operation 721 [4/16] (6.07ns)   --->   "%div1 = fdiv i32 %Temproray, i32 %Precision_1" [deeplib/main.cpp:275]   --->   Operation 721 'fdiv' 'div1' <Predicate = (!icmp_ln272_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 42> <Delay = 6.07>
ST_54 : Operation 722 [3/16] (6.07ns)   --->   "%div1 = fdiv i32 %Temproray, i32 %Precision_1" [deeplib/main.cpp:275]   --->   Operation 722 'fdiv' 'div1' <Predicate = (!icmp_ln272_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 43> <Delay = 6.07>
ST_55 : Operation 723 [2/16] (6.07ns)   --->   "%div1 = fdiv i32 %Temproray, i32 %Precision_1" [deeplib/main.cpp:275]   --->   Operation 723 'fdiv' 'div1' <Predicate = (!icmp_ln272_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 44> <Delay = 6.07>
ST_56 : Operation 724 [1/16] (6.07ns)   --->   "%div1 = fdiv i32 %Temproray, i32 %Precision_1" [deeplib/main.cpp:275]   --->   Operation 724 'fdiv' 'div1' <Predicate = (!icmp_ln272_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 45> <Delay = 3.25>
ST_57 : Operation 725 [1/1] (0.00ns)   --->   "%idx_1_cast18 = zext i15 %idx_1" [deeplib/main.cpp:272]   --->   Operation 725 'zext' 'idx_1_cast18' <Predicate = (!icmp_ln272_1)> <Delay = 0.00>
ST_57 : Operation 726 [1/1] (0.00ns)   --->   "%specloopname_ln272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [deeplib/main.cpp:272]   --->   Operation 726 'specloopname' 'specloopname_ln272' <Predicate = (!icmp_ln272_1)> <Delay = 0.00>
ST_57 : Operation 727 [1/1] (0.00ns)   --->   "%Input_addr = getelementptr i32 %Input, i64, i64 %idx_1_cast18" [deeplib/main.cpp:275]   --->   Operation 727 'getelementptr' 'Input_addr' <Predicate = (!icmp_ln272_1)> <Delay = 0.00>
ST_57 : Operation 728 [1/1] (3.25ns)   --->   "%store_ln275 = store i32 %div1, i15 %Input_addr" [deeplib/main.cpp:275]   --->   Operation 728 'store' 'store_ln275' <Predicate = (!icmp_ln272_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_57 : Operation 729 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb279"   --->   Operation 729 'br' 'br_ln0' <Predicate = (!icmp_ln272_1)> <Delay = 0.00>

State 58 <SV = 22> <Delay = 3.45>
ST_58 : Operation 730 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge116"   --->   Operation 730 'br' 'br_ln0' <Predicate = (and_ln270)> <Delay = 0.00>
ST_58 : Operation 731 [1/1] (2.47ns)   --->   "%icmp_ln280 = icmp_eq  i32 %Bias_Activation_1, i32" [deeplib/main.cpp:280]   --->   Operation 731 'icmp' 'icmp_ln280' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 732 [1/1] (0.00ns)   --->   "%br_ln280 = br i1 %icmp_ln280, void %._crit_edge121, void %bb278" [deeplib/main.cpp:280]   --->   Operation 732 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 733 [2/2] (2.32ns)   --->   "%Parameters_load_31 = load i5 %Parameters_addr_14"   --->   Operation 733 'load' 'Parameters_load_31' <Predicate = (icmp_ln280)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>

State 59 <SV = 23> <Delay = 5.77>
ST_59 : Operation 734 [1/2] (2.32ns)   --->   "%Parameters_load_31 = load i5 %Parameters_addr_14"   --->   Operation 734 'load' 'Parameters_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_59 : Operation 735 [1/1] (2.47ns)   --->   "%icmp_ln282 = icmp_sgt  i32 %Parameters_load_31, i32" [deeplib/main.cpp:282]   --->   Operation 735 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 736 [1/1] (0.00ns)   --->   "%br_ln282 = br i1 %icmp_ln282, void %._crit_edge121, void %.lr.ph120" [deeplib/main.cpp:282]   --->   Operation 736 'br' 'br_ln282' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln282 = trunc i32 %Parameters_load_31" [deeplib/main.cpp:282]   --->   Operation 737 'trunc' 'trunc_ln282' <Predicate = (icmp_ln282)> <Delay = 0.00>
ST_59 : Operation 738 [1/1] (1.76ns)   --->   "%br_ln282 = br void %bb277" [deeplib/main.cpp:282]   --->   Operation 738 'br' 'br_ln282' <Predicate = (icmp_ln282)> <Delay = 1.76>

State 60 <SV = 24> <Delay = 2.47>
ST_60 : Operation 739 [1/1] (0.00ns)   --->   "%idx_5 = phi i11 %add_ln282, void %bb277.split, i11, void %.lr.ph120" [deeplib/main.cpp:282]   --->   Operation 739 'phi' 'idx_5' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 740 [1/1] (0.00ns)   --->   "%idx_5_cast = zext i11 %idx_5" [deeplib/main.cpp:282]   --->   Operation 740 'zext' 'idx_5_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 741 [1/1] (2.47ns)   --->   "%icmp_ln282_1 = icmp_eq  i31 %idx_5_cast, i31 %trunc_ln282" [deeplib/main.cpp:282]   --->   Operation 741 'icmp' 'icmp_ln282_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 742 [1/1] (0.00ns)   --->   "%br_ln282 = br i1 %icmp_ln282_1, void %bb277.split, void %._crit_edge121.loopexit" [deeplib/main.cpp:282]   --->   Operation 742 'br' 'br_ln282' <Predicate = true> <Delay = 0.00>

State 61 <SV = 25> <Delay = 2.23>
ST_61 : Operation 743 [11/11] (2.23ns)   --->   "%tmp_9 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:285]   --->   Operation 743 'call' 'tmp_9' <Predicate = (!icmp_ln282_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 26> <Delay = 2.23>
ST_62 : Operation 744 [10/11] (2.23ns)   --->   "%tmp_9 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:285]   --->   Operation 744 'call' 'tmp_9' <Predicate = (!icmp_ln282_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 27> <Delay = 2.23>
ST_63 : Operation 745 [9/11] (2.23ns)   --->   "%tmp_9 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:285]   --->   Operation 745 'call' 'tmp_9' <Predicate = (!icmp_ln282_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 28> <Delay = 2.23>
ST_64 : Operation 746 [8/11] (2.23ns)   --->   "%tmp_9 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:285]   --->   Operation 746 'call' 'tmp_9' <Predicate = (!icmp_ln282_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 29> <Delay = 2.23>
ST_65 : Operation 747 [7/11] (2.23ns)   --->   "%tmp_9 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:285]   --->   Operation 747 'call' 'tmp_9' <Predicate = (!icmp_ln282_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 30> <Delay = 2.23>
ST_66 : Operation 748 [6/11] (2.23ns)   --->   "%tmp_9 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:285]   --->   Operation 748 'call' 'tmp_9' <Predicate = (!icmp_ln282_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 31> <Delay = 2.23>
ST_67 : Operation 749 [5/11] (2.23ns)   --->   "%tmp_9 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:285]   --->   Operation 749 'call' 'tmp_9' <Predicate = (!icmp_ln282_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 32> <Delay = 2.23>
ST_68 : Operation 750 [4/11] (2.23ns)   --->   "%tmp_9 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:285]   --->   Operation 750 'call' 'tmp_9' <Predicate = (!icmp_ln282_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 33> <Delay = 2.23>
ST_69 : Operation 751 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 751 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 752 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 752 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 753 [1/1] (1.63ns)   --->   "%add_ln282 = add i11 %idx_5, i11" [deeplib/main.cpp:282]   --->   Operation 753 'add' 'add_ln282' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 754 [3/11] (2.23ns)   --->   "%tmp_9 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:285]   --->   Operation 754 'call' 'tmp_9' <Predicate = (!icmp_ln282_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 34> <Delay = 2.23>
ST_70 : Operation 755 [2/11] (2.23ns)   --->   "%tmp_9 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:285]   --->   Operation 755 'call' 'tmp_9' <Predicate = (!icmp_ln282_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 35> <Delay = 6.41>
ST_71 : Operation 756 [1/11] (0.00ns)   --->   "%tmp_9 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:285]   --->   Operation 756 'call' 'tmp_9' <Predicate = (!icmp_ln282_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 757 [6/6] (6.41ns)   --->   "%Temproray_4 = sitofp i32 %tmp_9" [deeplib/main.cpp:285]   --->   Operation 757 'sitofp' 'Temproray_4' <Predicate = (!icmp_ln282_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 36> <Delay = 6.41>
ST_72 : Operation 758 [5/6] (6.41ns)   --->   "%Temproray_4 = sitofp i32 %tmp_9" [deeplib/main.cpp:285]   --->   Operation 758 'sitofp' 'Temproray_4' <Predicate = (!icmp_ln282_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 37> <Delay = 6.41>
ST_73 : Operation 759 [4/6] (6.41ns)   --->   "%Temproray_4 = sitofp i32 %tmp_9" [deeplib/main.cpp:285]   --->   Operation 759 'sitofp' 'Temproray_4' <Predicate = (!icmp_ln282_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 38> <Delay = 6.41>
ST_74 : Operation 760 [3/6] (6.41ns)   --->   "%Temproray_4 = sitofp i32 %tmp_9" [deeplib/main.cpp:285]   --->   Operation 760 'sitofp' 'Temproray_4' <Predicate = (!icmp_ln282_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 39> <Delay = 6.41>
ST_75 : Operation 761 [2/6] (6.41ns)   --->   "%Temproray_4 = sitofp i32 %tmp_9" [deeplib/main.cpp:285]   --->   Operation 761 'sitofp' 'Temproray_4' <Predicate = (!icmp_ln282_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 40> <Delay = 6.41>
ST_76 : Operation 762 [1/6] (6.41ns)   --->   "%Temproray_4 = sitofp i32 %tmp_9" [deeplib/main.cpp:285]   --->   Operation 762 'sitofp' 'Temproray_4' <Predicate = (!icmp_ln282_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 41> <Delay = 6.07>
ST_77 : Operation 763 [16/16] (6.07ns)   --->   "%div2 = fdiv i32 %Temproray_4, i32 %Precision_1" [deeplib/main.cpp:286]   --->   Operation 763 'fdiv' 'div2' <Predicate = (!icmp_ln282_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 42> <Delay = 6.07>
ST_78 : Operation 764 [15/16] (6.07ns)   --->   "%div2 = fdiv i32 %Temproray_4, i32 %Precision_1" [deeplib/main.cpp:286]   --->   Operation 764 'fdiv' 'div2' <Predicate = (!icmp_ln282_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 43> <Delay = 6.07>
ST_79 : Operation 765 [14/16] (6.07ns)   --->   "%div2 = fdiv i32 %Temproray_4, i32 %Precision_1" [deeplib/main.cpp:286]   --->   Operation 765 'fdiv' 'div2' <Predicate = (!icmp_ln282_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 44> <Delay = 6.07>
ST_80 : Operation 766 [13/16] (6.07ns)   --->   "%div2 = fdiv i32 %Temproray_4, i32 %Precision_1" [deeplib/main.cpp:286]   --->   Operation 766 'fdiv' 'div2' <Predicate = (!icmp_ln282_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 45> <Delay = 6.07>
ST_81 : Operation 767 [12/16] (6.07ns)   --->   "%div2 = fdiv i32 %Temproray_4, i32 %Precision_1" [deeplib/main.cpp:286]   --->   Operation 767 'fdiv' 'div2' <Predicate = (!icmp_ln282_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 46> <Delay = 6.07>
ST_82 : Operation 768 [11/16] (6.07ns)   --->   "%div2 = fdiv i32 %Temproray_4, i32 %Precision_1" [deeplib/main.cpp:286]   --->   Operation 768 'fdiv' 'div2' <Predicate = (!icmp_ln282_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 47> <Delay = 6.07>
ST_83 : Operation 769 [10/16] (6.07ns)   --->   "%div2 = fdiv i32 %Temproray_4, i32 %Precision_1" [deeplib/main.cpp:286]   --->   Operation 769 'fdiv' 'div2' <Predicate = (!icmp_ln282_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 48> <Delay = 6.07>
ST_84 : Operation 770 [9/16] (6.07ns)   --->   "%div2 = fdiv i32 %Temproray_4, i32 %Precision_1" [deeplib/main.cpp:286]   --->   Operation 770 'fdiv' 'div2' <Predicate = (!icmp_ln282_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 49> <Delay = 6.07>
ST_85 : Operation 771 [8/16] (6.07ns)   --->   "%div2 = fdiv i32 %Temproray_4, i32 %Precision_1" [deeplib/main.cpp:286]   --->   Operation 771 'fdiv' 'div2' <Predicate = (!icmp_ln282_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 50> <Delay = 6.07>
ST_86 : Operation 772 [7/16] (6.07ns)   --->   "%div2 = fdiv i32 %Temproray_4, i32 %Precision_1" [deeplib/main.cpp:286]   --->   Operation 772 'fdiv' 'div2' <Predicate = (!icmp_ln282_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 51> <Delay = 6.07>
ST_87 : Operation 773 [6/16] (6.07ns)   --->   "%div2 = fdiv i32 %Temproray_4, i32 %Precision_1" [deeplib/main.cpp:286]   --->   Operation 773 'fdiv' 'div2' <Predicate = (!icmp_ln282_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 52> <Delay = 6.07>
ST_88 : Operation 774 [5/16] (6.07ns)   --->   "%div2 = fdiv i32 %Temproray_4, i32 %Precision_1" [deeplib/main.cpp:286]   --->   Operation 774 'fdiv' 'div2' <Predicate = (!icmp_ln282_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 53> <Delay = 6.07>
ST_89 : Operation 775 [4/16] (6.07ns)   --->   "%div2 = fdiv i32 %Temproray_4, i32 %Precision_1" [deeplib/main.cpp:286]   --->   Operation 775 'fdiv' 'div2' <Predicate = (!icmp_ln282_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 54> <Delay = 6.07>
ST_90 : Operation 776 [3/16] (6.07ns)   --->   "%div2 = fdiv i32 %Temproray_4, i32 %Precision_1" [deeplib/main.cpp:286]   --->   Operation 776 'fdiv' 'div2' <Predicate = (!icmp_ln282_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 55> <Delay = 6.07>
ST_91 : Operation 777 [2/16] (6.07ns)   --->   "%div2 = fdiv i32 %Temproray_4, i32 %Precision_1" [deeplib/main.cpp:286]   --->   Operation 777 'fdiv' 'div2' <Predicate = (!icmp_ln282_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 56> <Delay = 6.07>
ST_92 : Operation 778 [1/16] (6.07ns)   --->   "%div2 = fdiv i32 %Temproray_4, i32 %Precision_1" [deeplib/main.cpp:286]   --->   Operation 778 'fdiv' 'div2' <Predicate = (!icmp_ln282_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 57> <Delay = 3.25>
ST_93 : Operation 779 [1/1] (0.00ns)   --->   "%idx_5_cast23 = zext i11 %idx_5" [deeplib/main.cpp:282]   --->   Operation 779 'zext' 'idx_5_cast23' <Predicate = (!icmp_ln282_1)> <Delay = 0.00>
ST_93 : Operation 780 [1/1] (0.00ns)   --->   "%specloopname_ln282 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [deeplib/main.cpp:282]   --->   Operation 780 'specloopname' 'specloopname_ln282' <Predicate = (!icmp_ln282_1)> <Delay = 0.00>
ST_93 : Operation 781 [1/1] (0.00ns)   --->   "%Bias_addr = getelementptr i32 %Bias, i64, i64 %idx_5_cast23" [deeplib/main.cpp:286]   --->   Operation 781 'getelementptr' 'Bias_addr' <Predicate = (!icmp_ln282_1)> <Delay = 0.00>
ST_93 : Operation 782 [1/1] (3.25ns)   --->   "%store_ln286 = store i32 %div2, i11 %Bias_addr" [deeplib/main.cpp:286]   --->   Operation 782 'store' 'store_ln286' <Predicate = (!icmp_ln282_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_93 : Operation 783 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb277"   --->   Operation 783 'br' 'br_ln0' <Predicate = (!icmp_ln282_1)> <Delay = 0.00>

State 94 <SV = 34> <Delay = 2.47>
ST_94 : Operation 784 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge121"   --->   Operation 784 'br' 'br_ln0' <Predicate = (icmp_ln280 & icmp_ln282)> <Delay = 0.00>
ST_94 : Operation 785 [2/2] (2.32ns)   --->   "%Parameters_load_32 = load i5 %Parameters_addr_14"   --->   Operation 785 'load' 'Parameters_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_94 : Operation 786 [1/1] (2.47ns)   --->   "%cmp318 = icmp_eq  i32 %Relu_Activation_2, i32" [deeplib/main.cpp:264]   --->   Operation 786 'icmp' 'cmp318' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 35> <Delay = 5.77>
ST_95 : Operation 787 [1/2] (2.32ns)   --->   "%Parameters_load_32 = load i5 %Parameters_addr_14"   --->   Operation 787 'load' 'Parameters_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_95 : Operation 788 [1/1] (2.47ns)   --->   "%icmp_ln290 = icmp_sgt  i32 %Parameters_load_32, i32" [deeplib/main.cpp:290]   --->   Operation 788 'icmp' 'icmp_ln290' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 789 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %icmp_ln290, void %._crit_edge138, void %.lr.ph132" [deeplib/main.cpp:290]   --->   Operation 789 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 790 [1/1] (0.00ns)   --->   "%trunc_ln290 = trunc i32 %Parameters_load_32" [deeplib/main.cpp:290]   --->   Operation 790 'trunc' 'trunc_ln290' <Predicate = (icmp_ln290)> <Delay = 0.00>
ST_95 : Operation 791 [1/1] (1.76ns)   --->   "%br_ln290 = br void" [deeplib/main.cpp:290]   --->   Operation 791 'br' 'br_ln290' <Predicate = (icmp_ln290)> <Delay = 1.76>

State 96 <SV = 36> <Delay = 3.44>
ST_96 : Operation 792 [1/1] (0.00ns)   --->   "%idx_7 = phi i15 %add_ln290, void %bb274, i15, void %.lr.ph132" [deeplib/main.cpp:290]   --->   Operation 792 'phi' 'idx_7' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln290_1 = zext i15 %idx_7" [deeplib/main.cpp:290]   --->   Operation 793 'zext' 'zext_ln290_1' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 794 [1/1] (2.47ns)   --->   "%icmp_ln290_1 = icmp_eq  i31 %zext_ln290_1, i31 %trunc_ln290" [deeplib/main.cpp:290]   --->   Operation 794 'icmp' 'icmp_ln290_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 795 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 795 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 796 [1/1] (1.94ns)   --->   "%add_ln290 = add i15 %idx_7, i15" [deeplib/main.cpp:290]   --->   Operation 796 'add' 'add_ln290' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 797 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %icmp_ln290_1, void %.split, void %bb273.preheader" [deeplib/main.cpp:290]   --->   Operation 797 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i15 %idx_7" [deeplib/main.cpp:290]   --->   Operation 798 'zext' 'zext_ln290' <Predicate = (!icmp_ln290_1)> <Delay = 0.00>
ST_96 : Operation 799 [1/1] (0.00ns)   --->   "%specloopname_ln290 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [deeplib/main.cpp:290]   --->   Operation 799 'specloopname' 'specloopname_ln290' <Predicate = (!icmp_ln290_1)> <Delay = 0.00>
ST_96 : Operation 800 [1/1] (1.76ns)   --->   "%br_ln293 = br void %bb276" [deeplib/main.cpp:293]   --->   Operation 800 'br' 'br_ln293' <Predicate = (!icmp_ln290_1)> <Delay = 1.76>
ST_96 : Operation 801 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb273"   --->   Operation 801 'br' 'br_ln0' <Predicate = (icmp_ln290_1)> <Delay = 1.76>

State 97 <SV = 37> <Delay = 2.47>
ST_97 : Operation 802 [1/1] (0.00ns)   --->   "%idx2_1 = phi i31 %add_ln293, void %bb276.split, i31, void %.split" [deeplib/main.cpp:293]   --->   Operation 802 'phi' 'idx2_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 803 [1/1] (0.00ns)   --->   "%idx2_1_cast = zext i31 %idx2_1" [deeplib/main.cpp:293]   --->   Operation 803 'zext' 'idx2_1_cast' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 804 [1/1] (2.47ns)   --->   "%icmp_ln293 = icmp_eq  i32 %idx2_1_cast, i32 %Input_Size_5" [deeplib/main.cpp:293]   --->   Operation 804 'icmp' 'icmp_ln293' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 805 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %icmp_ln293, void %bb276.split, void %._crit_edge127.loopexit" [deeplib/main.cpp:293]   --->   Operation 805 'br' 'br_ln293' <Predicate = true> <Delay = 0.00>

State 98 <SV = 38> <Delay = 2.23>
ST_98 : Operation 806 [11/11] (2.23ns)   --->   "%tmp_14 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:295]   --->   Operation 806 'call' 'tmp_14' <Predicate = (!icmp_ln293)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 39> <Delay = 2.23>
ST_99 : Operation 807 [10/11] (2.23ns)   --->   "%tmp_14 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:295]   --->   Operation 807 'call' 'tmp_14' <Predicate = (!icmp_ln293)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 40> <Delay = 2.23>
ST_100 : Operation 808 [9/11] (2.23ns)   --->   "%tmp_14 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:295]   --->   Operation 808 'call' 'tmp_14' <Predicate = (!icmp_ln293)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 41> <Delay = 2.23>
ST_101 : Operation 809 [8/11] (2.23ns)   --->   "%tmp_14 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:295]   --->   Operation 809 'call' 'tmp_14' <Predicate = (!icmp_ln293)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 42> <Delay = 2.23>
ST_102 : Operation 810 [7/11] (2.23ns)   --->   "%tmp_14 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:295]   --->   Operation 810 'call' 'tmp_14' <Predicate = (!icmp_ln293)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 43> <Delay = 2.23>
ST_103 : Operation 811 [6/11] (2.23ns)   --->   "%tmp_14 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:295]   --->   Operation 811 'call' 'tmp_14' <Predicate = (!icmp_ln293)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 44> <Delay = 2.23>
ST_104 : Operation 812 [5/11] (2.23ns)   --->   "%tmp_14 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:295]   --->   Operation 812 'call' 'tmp_14' <Predicate = (!icmp_ln293)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 105 <SV = 45> <Delay = 2.23>
ST_105 : Operation 813 [4/11] (2.23ns)   --->   "%tmp_14 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:295]   --->   Operation 813 'call' 'tmp_14' <Predicate = (!icmp_ln293)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 46> <Delay = 2.52>
ST_106 : Operation 814 [1/1] (2.52ns)   --->   "%add_ln293 = add i31 %idx2_1, i31" [deeplib/main.cpp:293]   --->   Operation 814 'add' 'add_ln293' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 815 [3/11] (2.23ns)   --->   "%tmp_14 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:295]   --->   Operation 815 'call' 'tmp_14' <Predicate = (!icmp_ln293)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 107 <SV = 47> <Delay = 2.23>
ST_107 : Operation 816 [2/11] (2.23ns)   --->   "%tmp_14 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:295]   --->   Operation 816 'call' 'tmp_14' <Predicate = (!icmp_ln293)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 48> <Delay = 6.41>
ST_108 : Operation 817 [1/11] (0.00ns)   --->   "%tmp_14 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:295]   --->   Operation 817 'call' 'tmp_14' <Predicate = (!icmp_ln293)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 818 [6/6] (6.41ns)   --->   "%Temproray_8 = sitofp i32 %tmp_14" [deeplib/main.cpp:295]   --->   Operation 818 'sitofp' 'Temproray_8' <Predicate = (!icmp_ln293)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 49> <Delay = 6.41>
ST_109 : Operation 819 [5/6] (6.41ns)   --->   "%Temproray_8 = sitofp i32 %tmp_14" [deeplib/main.cpp:295]   --->   Operation 819 'sitofp' 'Temproray_8' <Predicate = (!icmp_ln293)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 50> <Delay = 6.41>
ST_110 : Operation 820 [4/6] (6.41ns)   --->   "%Temproray_8 = sitofp i32 %tmp_14" [deeplib/main.cpp:295]   --->   Operation 820 'sitofp' 'Temproray_8' <Predicate = (!icmp_ln293)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 51> <Delay = 6.41>
ST_111 : Operation 821 [3/6] (6.41ns)   --->   "%Temproray_8 = sitofp i32 %tmp_14" [deeplib/main.cpp:295]   --->   Operation 821 'sitofp' 'Temproray_8' <Predicate = (!icmp_ln293)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 52> <Delay = 6.41>
ST_112 : Operation 822 [2/6] (6.41ns)   --->   "%Temproray_8 = sitofp i32 %tmp_14" [deeplib/main.cpp:295]   --->   Operation 822 'sitofp' 'Temproray_8' <Predicate = (!icmp_ln293)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 53> <Delay = 6.41>
ST_113 : Operation 823 [1/6] (6.41ns)   --->   "%Temproray_8 = sitofp i32 %tmp_14" [deeplib/main.cpp:295]   --->   Operation 823 'sitofp' 'Temproray_8' <Predicate = (!icmp_ln293)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 54> <Delay = 6.07>
ST_114 : Operation 824 [16/16] (6.07ns)   --->   "%Temproray_9 = fdiv i32 %Temproray_8, i32 %Precision_1" [deeplib/main.cpp:296]   --->   Operation 824 'fdiv' 'Temproray_9' <Predicate = (!icmp_ln293)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 55> <Delay = 6.07>
ST_115 : Operation 825 [15/16] (6.07ns)   --->   "%Temproray_9 = fdiv i32 %Temproray_8, i32 %Precision_1" [deeplib/main.cpp:296]   --->   Operation 825 'fdiv' 'Temproray_9' <Predicate = (!icmp_ln293)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 56> <Delay = 6.07>
ST_116 : Operation 826 [14/16] (6.07ns)   --->   "%Temproray_9 = fdiv i32 %Temproray_8, i32 %Precision_1" [deeplib/main.cpp:296]   --->   Operation 826 'fdiv' 'Temproray_9' <Predicate = (!icmp_ln293)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 57> <Delay = 6.07>
ST_117 : Operation 827 [13/16] (6.07ns)   --->   "%Temproray_9 = fdiv i32 %Temproray_8, i32 %Precision_1" [deeplib/main.cpp:296]   --->   Operation 827 'fdiv' 'Temproray_9' <Predicate = (!icmp_ln293)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 58> <Delay = 6.07>
ST_118 : Operation 828 [12/16] (6.07ns)   --->   "%Temproray_9 = fdiv i32 %Temproray_8, i32 %Precision_1" [deeplib/main.cpp:296]   --->   Operation 828 'fdiv' 'Temproray_9' <Predicate = (!icmp_ln293)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 59> <Delay = 6.07>
ST_119 : Operation 829 [11/16] (6.07ns)   --->   "%Temproray_9 = fdiv i32 %Temproray_8, i32 %Precision_1" [deeplib/main.cpp:296]   --->   Operation 829 'fdiv' 'Temproray_9' <Predicate = (!icmp_ln293)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 60> <Delay = 6.07>
ST_120 : Operation 830 [10/16] (6.07ns)   --->   "%Temproray_9 = fdiv i32 %Temproray_8, i32 %Precision_1" [deeplib/main.cpp:296]   --->   Operation 830 'fdiv' 'Temproray_9' <Predicate = (!icmp_ln293)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 61> <Delay = 6.07>
ST_121 : Operation 831 [9/16] (6.07ns)   --->   "%Temproray_9 = fdiv i32 %Temproray_8, i32 %Precision_1" [deeplib/main.cpp:296]   --->   Operation 831 'fdiv' 'Temproray_9' <Predicate = (!icmp_ln293)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 62> <Delay = 6.07>
ST_122 : Operation 832 [8/16] (6.07ns)   --->   "%Temproray_9 = fdiv i32 %Temproray_8, i32 %Precision_1" [deeplib/main.cpp:296]   --->   Operation 832 'fdiv' 'Temproray_9' <Predicate = (!icmp_ln293)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 63> <Delay = 6.07>
ST_123 : Operation 833 [7/16] (6.07ns)   --->   "%Temproray_9 = fdiv i32 %Temproray_8, i32 %Precision_1" [deeplib/main.cpp:296]   --->   Operation 833 'fdiv' 'Temproray_9' <Predicate = (!icmp_ln293)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 64> <Delay = 6.07>
ST_124 : Operation 834 [6/16] (6.07ns)   --->   "%Temproray_9 = fdiv i32 %Temproray_8, i32 %Precision_1" [deeplib/main.cpp:296]   --->   Operation 834 'fdiv' 'Temproray_9' <Predicate = (!icmp_ln293)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 65> <Delay = 6.07>
ST_125 : Operation 835 [5/16] (6.07ns)   --->   "%Temproray_9 = fdiv i32 %Temproray_8, i32 %Precision_1" [deeplib/main.cpp:296]   --->   Operation 835 'fdiv' 'Temproray_9' <Predicate = (!icmp_ln293)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 66> <Delay = 6.07>
ST_126 : Operation 836 [4/16] (6.07ns)   --->   "%Temproray_9 = fdiv i32 %Temproray_8, i32 %Precision_1" [deeplib/main.cpp:296]   --->   Operation 836 'fdiv' 'Temproray_9' <Predicate = (!icmp_ln293)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 67> <Delay = 6.07>
ST_127 : Operation 837 [1/1] (0.00ns)   --->   "%idx2_1_cast26 = zext i31 %idx2_1" [deeplib/main.cpp:293]   --->   Operation 837 'zext' 'idx2_1_cast26' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_127 : Operation 838 [3/16] (6.07ns)   --->   "%Temproray_9 = fdiv i32 %Temproray_8, i32 %Precision_1" [deeplib/main.cpp:296]   --->   Operation 838 'fdiv' 'Temproray_9' <Predicate = (!icmp_ln293)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 839 [1/1] (0.00ns)   --->   "%Input_addr_5 = getelementptr i32 %Input, i64, i64 %idx2_1_cast26" [deeplib/main.cpp:297]   --->   Operation 839 'getelementptr' 'Input_addr_5' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_127 : Operation 840 [2/2] (3.25ns)   --->   "%Input_load_2 = load i15 %Input_addr_5" [deeplib/main.cpp:297]   --->   Operation 840 'load' 'Input_load_2' <Predicate = (!icmp_ln293)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 128 <SV = 68> <Delay = 6.07>
ST_128 : Operation 841 [2/16] (6.07ns)   --->   "%Temproray_9 = fdiv i32 %Temproray_8, i32 %Precision_1" [deeplib/main.cpp:296]   --->   Operation 841 'fdiv' 'Temproray_9' <Predicate = (!icmp_ln293)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 842 [1/2] (3.25ns)   --->   "%Input_load_2 = load i15 %Input_addr_5" [deeplib/main.cpp:297]   --->   Operation 842 'load' 'Input_load_2' <Predicate = (!icmp_ln293)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 129 <SV = 69> <Delay = 6.07>
ST_129 : Operation 843 [1/16] (6.07ns)   --->   "%Temproray_9 = fdiv i32 %Temproray_8, i32 %Precision_1" [deeplib/main.cpp:296]   --->   Operation 843 'fdiv' 'Temproray_9' <Predicate = (!icmp_ln293)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 70> <Delay = 5.70>
ST_130 : Operation 844 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %Input_load_2, i32 %Temproray_9" [deeplib/main.cpp:297]   --->   Operation 844 'fmul' 'mul1' <Predicate = (!icmp_ln293)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 71> <Delay = 5.70>
ST_131 : Operation 845 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %Input_load_2, i32 %Temproray_9" [deeplib/main.cpp:297]   --->   Operation 845 'fmul' 'mul1' <Predicate = (!icmp_ln293)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 72> <Delay = 5.70>
ST_132 : Operation 846 [1/1] (0.00ns)   --->   "%Transfer_value_1 = phi i32 %Transfer_value_2, void %bb276.split, i32, void %.split"   --->   Operation 846 'phi' 'Transfer_value_1' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 847 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 847 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 848 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 848 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 849 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %Input_load_2, i32 %Temproray_9" [deeplib/main.cpp:297]   --->   Operation 849 'fmul' 'mul1' <Predicate = (!icmp_ln293)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 73> <Delay = 5.70>
ST_133 : Operation 850 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %Input_load_2, i32 %Temproray_9" [deeplib/main.cpp:297]   --->   Operation 850 'fmul' 'mul1' <Predicate = (!icmp_ln293)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 74> <Delay = 7.25>
ST_134 : Operation 851 [5/5] (7.25ns)   --->   "%Transfer_value_2 = fadd i32 %Transfer_value_1, i32 %mul1" [deeplib/main.cpp:297]   --->   Operation 851 'fadd' 'Transfer_value_2' <Predicate = (!icmp_ln293)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 75> <Delay = 7.25>
ST_135 : Operation 852 [4/5] (7.25ns)   --->   "%Transfer_value_2 = fadd i32 %Transfer_value_1, i32 %mul1" [deeplib/main.cpp:297]   --->   Operation 852 'fadd' 'Transfer_value_2' <Predicate = (!icmp_ln293)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 76> <Delay = 7.25>
ST_136 : Operation 853 [3/5] (7.25ns)   --->   "%Transfer_value_2 = fadd i32 %Transfer_value_1, i32 %mul1" [deeplib/main.cpp:297]   --->   Operation 853 'fadd' 'Transfer_value_2' <Predicate = (!icmp_ln293)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 77> <Delay = 7.25>
ST_137 : Operation 854 [2/5] (7.25ns)   --->   "%Transfer_value_2 = fadd i32 %Transfer_value_1, i32 %mul1" [deeplib/main.cpp:297]   --->   Operation 854 'fadd' 'Transfer_value_2' <Predicate = (!icmp_ln293)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 78> <Delay = 7.25>
ST_138 : Operation 855 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [deeplib/main.cpp:41]   --->   Operation 855 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_138 : Operation 856 [1/5] (7.25ns)   --->   "%Transfer_value_2 = fadd i32 %Transfer_value_1, i32 %mul1" [deeplib/main.cpp:297]   --->   Operation 856 'fadd' 'Transfer_value_2' <Predicate = (!icmp_ln293)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb276"   --->   Operation 857 'br' 'br_ln0' <Predicate = (!icmp_ln293)> <Delay = 0.00>

State 139 <SV = 73> <Delay = 5.43>
ST_139 : Operation 858 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp_olt  i32 %Transfer_value_1, i32" [deeplib/main.cpp:301]   --->   Operation 858 'fcmp' 'tmp_19' <Predicate = (cmp318)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 74> <Delay = 6.40>
ST_140 : Operation 859 [1/1] (0.00ns)   --->   "%bitcast_ln301 = bitcast i32 %Transfer_value_1" [deeplib/main.cpp:301]   --->   Operation 859 'bitcast' 'bitcast_ln301' <Predicate = (cmp318)> <Delay = 0.00>
ST_140 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln301, i32, i32" [deeplib/main.cpp:301]   --->   Operation 860 'partselect' 'tmp_18' <Predicate = (cmp318)> <Delay = 0.00>
ST_140 : Operation 861 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i32 %bitcast_ln301" [deeplib/main.cpp:301]   --->   Operation 861 'trunc' 'trunc_ln301' <Predicate = (cmp318)> <Delay = 0.00>
ST_140 : Operation 862 [1/1] (1.55ns)   --->   "%icmp_ln301 = icmp_ne  i8 %tmp_18, i8" [deeplib/main.cpp:301]   --->   Operation 862 'icmp' 'icmp_ln301' <Predicate = (cmp318)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 863 [1/1] (2.44ns)   --->   "%icmp_ln301_1 = icmp_eq  i23 %trunc_ln301, i23" [deeplib/main.cpp:301]   --->   Operation 863 'icmp' 'icmp_ln301_1' <Predicate = (cmp318)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node Transfer_value)   --->   "%or_ln301 = or i1 %icmp_ln301_1, i1 %icmp_ln301" [deeplib/main.cpp:301]   --->   Operation 864 'or' 'or_ln301' <Predicate = (cmp318)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 865 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp_olt  i32 %Transfer_value_1, i32" [deeplib/main.cpp:301]   --->   Operation 865 'fcmp' 'tmp_19' <Predicate = (cmp318)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node Transfer_value)   --->   "%and_ln301 = and i1 %or_ln301, i1 %tmp_19" [deeplib/main.cpp:301]   --->   Operation 866 'and' 'and_ln301' <Predicate = (cmp318)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node Transfer_value)   --->   "%select_ln301 = select i1 %and_ln301, i32, i32 %Transfer_value_1" [deeplib/main.cpp:301]   --->   Operation 867 'select' 'select_ln301' <Predicate = (cmp318)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_140 : Operation 868 [1/1] (0.97ns) (out node of the LUT)   --->   "%Transfer_value = select i1 %cmp318, i32 %select_ln301, i32 %Transfer_value_1" [deeplib/main.cpp:299]   --->   Operation 868 'select' 'Transfer_value' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 141 <SV = 75> <Delay = 3.25>
ST_141 : Operation 869 [1/1] (1.76ns)   --->   "%br_ln303 = br i1 %icmp_ln280, void %bb274, void %bb275" [deeplib/main.cpp:303]   --->   Operation 869 'br' 'br_ln303' <Predicate = true> <Delay = 1.76>
ST_141 : Operation 870 [1/1] (0.00ns)   --->   "%Bias_addr_2 = getelementptr i32 %Bias, i64, i64 %zext_ln290" [deeplib/main.cpp:305]   --->   Operation 870 'getelementptr' 'Bias_addr_2' <Predicate = (icmp_ln280)> <Delay = 0.00>
ST_141 : Operation 871 [2/2] (3.25ns)   --->   "%Bias_load = load i11 %Bias_addr_2" [deeplib/main.cpp:305]   --->   Operation 871 'load' 'Bias_load' <Predicate = (icmp_ln280)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 142 <SV = 76> <Delay = 3.25>
ST_142 : Operation 872 [1/2] (3.25ns)   --->   "%Bias_load = load i11 %Bias_addr_2" [deeplib/main.cpp:305]   --->   Operation 872 'load' 'Bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 143 <SV = 77> <Delay = 7.25>
ST_143 : Operation 873 [5/5] (7.25ns)   --->   "%Transfer_value_4 = fadd i32 %Transfer_value, i32 %Bias_load" [deeplib/main.cpp:305]   --->   Operation 873 'fadd' 'Transfer_value_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 78> <Delay = 7.25>
ST_144 : Operation 874 [4/5] (7.25ns)   --->   "%Transfer_value_4 = fadd i32 %Transfer_value, i32 %Bias_load" [deeplib/main.cpp:305]   --->   Operation 874 'fadd' 'Transfer_value_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 79> <Delay = 7.25>
ST_145 : Operation 875 [3/5] (7.25ns)   --->   "%Transfer_value_4 = fadd i32 %Transfer_value, i32 %Bias_load" [deeplib/main.cpp:305]   --->   Operation 875 'fadd' 'Transfer_value_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 80> <Delay = 7.25>
ST_146 : Operation 876 [2/5] (7.25ns)   --->   "%Transfer_value_4 = fadd i32 %Transfer_value, i32 %Bias_load" [deeplib/main.cpp:305]   --->   Operation 876 'fadd' 'Transfer_value_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 81> <Delay = 7.25>
ST_147 : Operation 877 [1/5] (7.25ns)   --->   "%Transfer_value_4 = fadd i32 %Transfer_value, i32 %Bias_load" [deeplib/main.cpp:305]   --->   Operation 877 'fadd' 'Transfer_value_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 82> <Delay = 1.76>
ST_148 : Operation 878 [1/1] (1.76ns)   --->   "%br_ln306 = br void %bb274" [deeplib/main.cpp:306]   --->   Operation 878 'br' 'br_ln306' <Predicate = true> <Delay = 1.76>

State 149 <SV = 83> <Delay = 5.70>
ST_149 : Operation 879 [1/1] (0.00ns)   --->   "%Transfer_value_3 = phi i32 %Transfer_value_4, void %bb275, i32 %Transfer_value, void %._crit_edge127.loopexit"   --->   Operation 879 'phi' 'Transfer_value_3' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 880 [4/4] (5.70ns)   --->   "%Transfer_value_5 = fmul i32 %Transfer_value_3, i32 %Precision_1" [deeplib/main.cpp:307]   --->   Operation 880 'fmul' 'Transfer_value_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 84> <Delay = 5.70>
ST_150 : Operation 881 [3/4] (5.70ns)   --->   "%Transfer_value_5 = fmul i32 %Transfer_value_3, i32 %Precision_1" [deeplib/main.cpp:307]   --->   Operation 881 'fmul' 'Transfer_value_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 85> <Delay = 5.70>
ST_151 : Operation 882 [2/4] (5.70ns)   --->   "%Transfer_value_5 = fmul i32 %Transfer_value_3, i32 %Precision_1" [deeplib/main.cpp:307]   --->   Operation 882 'fmul' 'Transfer_value_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 86> <Delay = 5.70>
ST_152 : Operation 883 [1/4] (5.70ns)   --->   "%Transfer_value_5 = fmul i32 %Transfer_value_3, i32 %Precision_1" [deeplib/main.cpp:307]   --->   Operation 883 'fmul' 'Transfer_value_5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 87> <Delay = 3.25>
ST_153 : Operation 884 [1/1] (0.00ns)   --->   "%Weight_addr_2 = getelementptr i32 %Weight, i64, i64 %zext_ln290" [deeplib/main.cpp:308]   --->   Operation 884 'getelementptr' 'Weight_addr_2' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 885 [1/1] (3.25ns)   --->   "%store_ln308 = store i32 %Transfer_value_5, i15 %Weight_addr_2" [deeplib/main.cpp:308]   --->   Operation 885 'store' 'store_ln308' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_153 : Operation 886 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 886 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 154 <SV = 37> <Delay = 3.44>
ST_154 : Operation 887 [1/1] (0.00ns)   --->   "%idx_9 = phi i15 %add_ln310, void %bb273.split, i15, void %bb273.preheader" [deeplib/main.cpp:310]   --->   Operation 887 'phi' 'idx_9' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 888 [1/1] (0.00ns)   --->   "%idx_9_cast83 = zext i15 %idx_9" [deeplib/main.cpp:310]   --->   Operation 888 'zext' 'idx_9_cast83' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 889 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 889 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 890 [1/1] (2.47ns)   --->   "%icmp_ln310 = icmp_eq  i31 %idx_9_cast83, i31 %trunc_ln290" [deeplib/main.cpp:310]   --->   Operation 890 'icmp' 'icmp_ln310' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 891 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 891 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 892 [1/1] (1.94ns)   --->   "%add_ln310 = add i15 %idx_9, i15" [deeplib/main.cpp:310]   --->   Operation 892 'add' 'add_ln310' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 893 [1/1] (0.00ns)   --->   "%br_ln310 = br i1 %icmp_ln310, void %bb273.split, void %._crit_edge138.loopexit" [deeplib/main.cpp:310]   --->   Operation 893 'br' 'br_ln310' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 894 [1/1] (0.00ns)   --->   "%idx_9_cast = zext i15 %idx_9" [deeplib/main.cpp:310]   --->   Operation 894 'zext' 'idx_9_cast' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_154 : Operation 895 [1/1] (0.00ns)   --->   "%Weight_addr_1 = getelementptr i32 %Weight, i64, i64 %idx_9_cast" [deeplib/main.cpp:312]   --->   Operation 895 'getelementptr' 'Weight_addr_1' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_154 : Operation 896 [2/2] (3.25ns)   --->   "%Weight_load_1 = load i15 %Weight_addr_1" [deeplib/main.cpp:312]   --->   Operation 896 'load' 'Weight_load_1' <Predicate = (!icmp_ln310)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 155 <SV = 38> <Delay = 3.25>
ST_155 : Operation 897 [1/2] (3.25ns)   --->   "%Weight_load_1 = load i15 %Weight_addr_1" [deeplib/main.cpp:312]   --->   Operation 897 'load' 'Weight_load_1' <Predicate = (!icmp_ln310)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 156 <SV = 39> <Delay = 4.78>
ST_156 : Operation 898 [4/4] (4.78ns)   --->   "%tmp_13 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Weight_load_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 898 'call' 'tmp_13' <Predicate = (!icmp_ln310)> <Delay = 4.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 40> <Delay = 6.32>
ST_157 : Operation 899 [3/4] (6.32ns)   --->   "%tmp_13 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Weight_load_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 899 'call' 'tmp_13' <Predicate = (!icmp_ln310)> <Delay = 6.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 41> <Delay = 6.32>
ST_158 : Operation 900 [2/4] (6.32ns)   --->   "%tmp_13 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Weight_load_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 900 'call' 'tmp_13' <Predicate = (!icmp_ln310)> <Delay = 6.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 159 <SV = 42> <Delay = 5.48>
ST_159 : Operation 901 [1/4] (3.25ns)   --->   "%tmp_13 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Weight_load_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 901 'call' 'tmp_13' <Predicate = (!icmp_ln310)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_159 : Operation 902 [11/11] (2.23ns)   --->   "%empty_56 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_13, i1" [deeplib/main.cpp:312]   --->   Operation 902 'call' 'empty_56' <Predicate = (!icmp_ln310)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 160 <SV = 43> <Delay = 2.23>
ST_160 : Operation 903 [10/11] (2.23ns)   --->   "%empty_56 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_13, i1" [deeplib/main.cpp:312]   --->   Operation 903 'call' 'empty_56' <Predicate = (!icmp_ln310)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 161 <SV = 44> <Delay = 2.23>
ST_161 : Operation 904 [9/11] (2.23ns)   --->   "%empty_56 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_13, i1" [deeplib/main.cpp:312]   --->   Operation 904 'call' 'empty_56' <Predicate = (!icmp_ln310)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 162 <SV = 45> <Delay = 2.23>
ST_162 : Operation 905 [8/11] (2.23ns)   --->   "%empty_56 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_13, i1" [deeplib/main.cpp:312]   --->   Operation 905 'call' 'empty_56' <Predicate = (!icmp_ln310)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 163 <SV = 46> <Delay = 2.23>
ST_163 : Operation 906 [7/11] (2.23ns)   --->   "%empty_56 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_13, i1" [deeplib/main.cpp:312]   --->   Operation 906 'call' 'empty_56' <Predicate = (!icmp_ln310)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 164 <SV = 47> <Delay = 2.23>
ST_164 : Operation 907 [6/11] (2.23ns)   --->   "%empty_56 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_13, i1" [deeplib/main.cpp:312]   --->   Operation 907 'call' 'empty_56' <Predicate = (!icmp_ln310)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 165 <SV = 48> <Delay = 2.23>
ST_165 : Operation 908 [5/11] (2.23ns)   --->   "%empty_56 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_13, i1" [deeplib/main.cpp:312]   --->   Operation 908 'call' 'empty_56' <Predicate = (!icmp_ln310)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 166 <SV = 49> <Delay = 2.23>
ST_166 : Operation 909 [4/11] (2.23ns)   --->   "%empty_56 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_13, i1" [deeplib/main.cpp:312]   --->   Operation 909 'call' 'empty_56' <Predicate = (!icmp_ln310)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 167 <SV = 50> <Delay = 2.23>
ST_167 : Operation 910 [3/11] (2.23ns)   --->   "%empty_56 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_13, i1" [deeplib/main.cpp:312]   --->   Operation 910 'call' 'empty_56' <Predicate = (!icmp_ln310)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 168 <SV = 51> <Delay = 2.23>
ST_168 : Operation 911 [2/11] (2.23ns)   --->   "%empty_56 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_13, i1" [deeplib/main.cpp:312]   --->   Operation 911 'call' 'empty_56' <Predicate = (!icmp_ln310)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 169 <SV = 52> <Delay = 0.00>
ST_169 : Operation 912 [1/1] (0.00ns)   --->   "%specloopname_ln310 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [deeplib/main.cpp:310]   --->   Operation 912 'specloopname' 'specloopname_ln310' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_169 : Operation 913 [1/11] (0.00ns)   --->   "%empty_56 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_13, i1" [deeplib/main.cpp:312]   --->   Operation 913 'call' 'empty_56' <Predicate = (!icmp_ln310)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_169 : Operation 914 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb273"   --->   Operation 914 'br' 'br_ln0' <Predicate = (!icmp_ln310)> <Delay = 0.00>

State 170 <SV = 38> <Delay = 0.00>
ST_170 : Operation 915 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge138"   --->   Operation 915 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 171 <SV = 5> <Delay = 2.32>
ST_171 : Operation 916 [1/2] (2.32ns)   --->   "%Input_Size_2 = load i5 %Parameters_addr_14" [deeplib/main.cpp:172]   --->   Operation 916 'load' 'Input_Size_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_171 : Operation 917 [1/2] (2.32ns)   --->   "%Input_Size_3 = load i5 %Parameters_addr_11" [deeplib/main.cpp:173]   --->   Operation 917 'load' 'Input_Size_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_171 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = trunc i32 %Input_Size_3" [deeplib/main.cpp:42]   --->   Operation 918 'trunc' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 919 [2/2] (2.32ns)   --->   "%Input_Size_4 = load i5 %Parameters_addr_12" [deeplib/main.cpp:174]   --->   Operation 919 'load' 'Input_Size_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_171 : Operation 920 [2/2] (2.32ns)   --->   "%Window_Size = load i5 %Parameters_addr_7" [deeplib/main.cpp:175]   --->   Operation 920 'load' 'Window_Size' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>

State 172 <SV = 6> <Delay = 2.32>
ST_172 : Operation 921 [1/2] (2.32ns)   --->   "%Input_Size_4 = load i5 %Parameters_addr_12" [deeplib/main.cpp:174]   --->   Operation 921 'load' 'Input_Size_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_172 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln42_6 = trunc i32 %Input_Size_4" [deeplib/main.cpp:42]   --->   Operation 922 'trunc' 'trunc_ln42_6' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 923 [1/2] (2.32ns)   --->   "%Window_Size = load i5 %Parameters_addr_7" [deeplib/main.cpp:175]   --->   Operation 923 'load' 'Window_Size' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_172 : Operation 924 [2/2] (2.32ns)   --->   "%Window_Size_1 = load i5 %Parameters_addr_8" [deeplib/main.cpp:176]   --->   Operation 924 'load' 'Window_Size_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_172 : Operation 925 [2/2] (2.32ns)   --->   "%Stride_Size_2 = load i5 %Parameters_addr_9" [deeplib/main.cpp:177]   --->   Operation 925 'load' 'Stride_Size_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>

State 173 <SV = 7> <Delay = 2.32>
ST_173 : Operation 926 [1/2] (2.32ns)   --->   "%Window_Size_1 = load i5 %Parameters_addr_8" [deeplib/main.cpp:176]   --->   Operation 926 'load' 'Window_Size_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_173 : Operation 927 [1/2] (2.32ns)   --->   "%Stride_Size_2 = load i5 %Parameters_addr_9" [deeplib/main.cpp:177]   --->   Operation 927 'load' 'Stride_Size_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_173 : Operation 928 [2/2] (2.32ns)   --->   "%Stride_Size_3 = load i5 %Parameters_addr_10" [deeplib/main.cpp:178]   --->   Operation 928 'load' 'Stride_Size_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_173 : Operation 929 [2/2] (2.32ns)   --->   "%Pooling_Mode = load i5 %Parameters_addr_5" [deeplib/main.cpp:179]   --->   Operation 929 'load' 'Pooling_Mode' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>

State 174 <SV = 8> <Delay = 2.32>
ST_174 : Operation 930 [1/2] (2.32ns)   --->   "%Stride_Size_3 = load i5 %Parameters_addr_10" [deeplib/main.cpp:178]   --->   Operation 930 'load' 'Stride_Size_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_174 : Operation 931 [1/2] (2.32ns)   --->   "%Pooling_Mode = load i5 %Parameters_addr_5" [deeplib/main.cpp:179]   --->   Operation 931 'load' 'Pooling_Mode' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_174 : Operation 932 [2/2] (2.32ns)   --->   "%Relu_Activation_1 = load i5 %Parameters_addr_15" [deeplib/main.cpp:180]   --->   Operation 932 'load' 'Relu_Activation_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_174 : Operation 933 [2/2] (2.32ns)   --->   "%Load_Input_1 = load i5 %Parameters_addr_1" [deeplib/main.cpp:182]   --->   Operation 933 'load' 'Load_Input_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>

State 175 <SV = 9> <Delay = 5.77>
ST_175 : Operation 934 [1/2] (2.32ns)   --->   "%Relu_Activation_1 = load i5 %Parameters_addr_15" [deeplib/main.cpp:180]   --->   Operation 934 'load' 'Relu_Activation_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_175 : Operation 935 [1/2] (2.32ns)   --->   "%Load_Input_1 = load i5 %Parameters_addr_1" [deeplib/main.cpp:182]   --->   Operation 935 'load' 'Load_Input_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_175 : Operation 936 [1/1] (2.47ns)   --->   "%icmp_ln186 = icmp_eq  i32 %Load_Input_1, i32" [deeplib/main.cpp:186]   --->   Operation 936 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 937 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %icmp_ln186, void %._crit_edge80, void %bb271" [deeplib/main.cpp:186]   --->   Operation 937 'br' 'br_ln186' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 938 [2/2] (2.32ns)   --->   "%Parameters_load_30 = load i5 %Parameters_addr_16"   --->   Operation 938 'load' 'Parameters_load_30' <Predicate = (icmp_ln186)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>

State 176 <SV = 10> <Delay = 5.77>
ST_176 : Operation 939 [1/2] (2.32ns)   --->   "%Parameters_load_30 = load i5 %Parameters_addr_16"   --->   Operation 939 'load' 'Parameters_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_176 : Operation 940 [1/1] (2.47ns)   --->   "%icmp_ln188 = icmp_sgt  i32 %Parameters_load_30, i32" [deeplib/main.cpp:188]   --->   Operation 940 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 941 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %icmp_ln188, void %._crit_edge80, void %.lr.ph79" [deeplib/main.cpp:188]   --->   Operation 941 'br' 'br_ln188' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i32 %Parameters_load_30" [deeplib/main.cpp:188]   --->   Operation 942 'trunc' 'trunc_ln188' <Predicate = (icmp_ln188)> <Delay = 0.00>
ST_176 : Operation 943 [1/1] (1.76ns)   --->   "%br_ln188 = br void %bb270" [deeplib/main.cpp:188]   --->   Operation 943 'br' 'br_ln188' <Predicate = (icmp_ln188)> <Delay = 1.76>

State 177 <SV = 11> <Delay = 2.47>
ST_177 : Operation 944 [1/1] (0.00ns)   --->   "%idx_3 = phi i15 %add_ln188, void %bb270.split, i15, void %.lr.ph79" [deeplib/main.cpp:188]   --->   Operation 944 'phi' 'idx_3' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 945 [1/1] (0.00ns)   --->   "%idx_3_cast = zext i15 %idx_3" [deeplib/main.cpp:188]   --->   Operation 945 'zext' 'idx_3_cast' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 946 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 946 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 947 [1/1] (2.47ns)   --->   "%icmp_ln188_1 = icmp_eq  i31 %idx_3_cast, i31 %trunc_ln188" [deeplib/main.cpp:188]   --->   Operation 947 'icmp' 'icmp_ln188_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 948 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 948 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 949 [1/1] (1.94ns)   --->   "%add_ln188 = add i15 %idx_3, i15" [deeplib/main.cpp:188]   --->   Operation 949 'add' 'add_ln188' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 950 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %icmp_ln188_1, void %bb270.split, void %._crit_edge80.loopexit" [deeplib/main.cpp:188]   --->   Operation 950 'br' 'br_ln188' <Predicate = true> <Delay = 0.00>

State 178 <SV = 12> <Delay = 2.23>
ST_178 : Operation 951 [11/11] (2.23ns)   --->   "%tmp_7 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:190]   --->   Operation 951 'call' 'tmp_7' <Predicate = (!icmp_ln188_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 179 <SV = 13> <Delay = 2.23>
ST_179 : Operation 952 [10/11] (2.23ns)   --->   "%tmp_7 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:190]   --->   Operation 952 'call' 'tmp_7' <Predicate = (!icmp_ln188_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 180 <SV = 14> <Delay = 2.23>
ST_180 : Operation 953 [9/11] (2.23ns)   --->   "%tmp_7 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:190]   --->   Operation 953 'call' 'tmp_7' <Predicate = (!icmp_ln188_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 181 <SV = 15> <Delay = 2.23>
ST_181 : Operation 954 [8/11] (2.23ns)   --->   "%tmp_7 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:190]   --->   Operation 954 'call' 'tmp_7' <Predicate = (!icmp_ln188_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 182 <SV = 16> <Delay = 2.23>
ST_182 : Operation 955 [7/11] (2.23ns)   --->   "%tmp_7 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:190]   --->   Operation 955 'call' 'tmp_7' <Predicate = (!icmp_ln188_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 183 <SV = 17> <Delay = 2.23>
ST_183 : Operation 956 [6/11] (2.23ns)   --->   "%tmp_7 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:190]   --->   Operation 956 'call' 'tmp_7' <Predicate = (!icmp_ln188_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 184 <SV = 18> <Delay = 2.23>
ST_184 : Operation 957 [5/11] (2.23ns)   --->   "%tmp_7 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:190]   --->   Operation 957 'call' 'tmp_7' <Predicate = (!icmp_ln188_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 185 <SV = 19> <Delay = 2.23>
ST_185 : Operation 958 [4/11] (2.23ns)   --->   "%tmp_7 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:190]   --->   Operation 958 'call' 'tmp_7' <Predicate = (!icmp_ln188_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 186 <SV = 20> <Delay = 2.23>
ST_186 : Operation 959 [3/11] (2.23ns)   --->   "%tmp_7 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:190]   --->   Operation 959 'call' 'tmp_7' <Predicate = (!icmp_ln188_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 187 <SV = 21> <Delay = 2.23>
ST_187 : Operation 960 [2/11] (2.23ns)   --->   "%tmp_7 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:190]   --->   Operation 960 'call' 'tmp_7' <Predicate = (!icmp_ln188_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 188 <SV = 22> <Delay = 6.41>
ST_188 : Operation 961 [1/11] (0.00ns)   --->   "%tmp_7 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:190]   --->   Operation 961 'call' 'tmp_7' <Predicate = (!icmp_ln188_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_188 : Operation 962 [6/6] (6.41ns)   --->   "%Temproray_2 = sitofp i32 %tmp_7" [deeplib/main.cpp:190]   --->   Operation 962 'sitofp' 'Temproray_2' <Predicate = (!icmp_ln188_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 189 <SV = 23> <Delay = 6.41>
ST_189 : Operation 963 [5/6] (6.41ns)   --->   "%Temproray_2 = sitofp i32 %tmp_7" [deeplib/main.cpp:190]   --->   Operation 963 'sitofp' 'Temproray_2' <Predicate = (!icmp_ln188_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 190 <SV = 24> <Delay = 6.41>
ST_190 : Operation 964 [4/6] (6.41ns)   --->   "%Temproray_2 = sitofp i32 %tmp_7" [deeplib/main.cpp:190]   --->   Operation 964 'sitofp' 'Temproray_2' <Predicate = (!icmp_ln188_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 191 <SV = 25> <Delay = 6.41>
ST_191 : Operation 965 [3/6] (6.41ns)   --->   "%Temproray_2 = sitofp i32 %tmp_7" [deeplib/main.cpp:190]   --->   Operation 965 'sitofp' 'Temproray_2' <Predicate = (!icmp_ln188_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 192 <SV = 26> <Delay = 6.41>
ST_192 : Operation 966 [2/6] (6.41ns)   --->   "%Temproray_2 = sitofp i32 %tmp_7" [deeplib/main.cpp:190]   --->   Operation 966 'sitofp' 'Temproray_2' <Predicate = (!icmp_ln188_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 193 <SV = 27> <Delay = 6.41>
ST_193 : Operation 967 [1/6] (6.41ns)   --->   "%Temproray_2 = sitofp i32 %tmp_7" [deeplib/main.cpp:190]   --->   Operation 967 'sitofp' 'Temproray_2' <Predicate = (!icmp_ln188_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 194 <SV = 28> <Delay = 3.25>
ST_194 : Operation 968 [1/1] (0.00ns)   --->   "%idx_3_cast20 = zext i15 %idx_3" [deeplib/main.cpp:188]   --->   Operation 968 'zext' 'idx_3_cast20' <Predicate = (!icmp_ln188_1)> <Delay = 0.00>
ST_194 : Operation 969 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [deeplib/main.cpp:188]   --->   Operation 969 'specloopname' 'specloopname_ln188' <Predicate = (!icmp_ln188_1)> <Delay = 0.00>
ST_194 : Operation 970 [1/1] (0.00ns)   --->   "%Input_addr_2 = getelementptr i32 %Input, i64, i64 %idx_3_cast20" [deeplib/main.cpp:191]   --->   Operation 970 'getelementptr' 'Input_addr_2' <Predicate = (!icmp_ln188_1)> <Delay = 0.00>
ST_194 : Operation 971 [1/1] (3.25ns)   --->   "%store_ln191 = store i32 %Temproray_2, i15 %Input_addr_2" [deeplib/main.cpp:191]   --->   Operation 971 'store' 'store_ln191' <Predicate = (!icmp_ln188_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_194 : Operation 972 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb270"   --->   Operation 972 'br' 'br_ln0' <Predicate = (!icmp_ln188_1)> <Delay = 0.00>

State 195 <SV = 12> <Delay = 4.13>
ST_195 : Operation 973 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge80"   --->   Operation 973 'br' 'br_ln0' <Predicate = (icmp_ln186 & icmp_ln188)> <Delay = 0.00>
ST_195 : Operation 974 [36/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 974 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 975 [36/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 975 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 976 [1/1] (2.47ns)   --->   "%cmp204 = icmp_eq  i32 %Pooling_Mode, i32" [deeplib/main.cpp:179]   --->   Operation 976 'icmp' 'cmp204' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 977 [1/1] (2.47ns)   --->   "%cmp238 = icmp_eq  i32 %Pooling_Mode, i32" [deeplib/main.cpp:179]   --->   Operation 977 'icmp' 'cmp238' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 978 [1/1] (2.47ns)   --->   "%cmp266 = icmp_eq  i32 %Relu_Activation_1, i32" [deeplib/main.cpp:180]   --->   Operation 978 'icmp' 'cmp266' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 13> <Delay = 4.13>
ST_196 : Operation 979 [35/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 979 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 980 [35/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 980 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 14> <Delay = 4.13>
ST_197 : Operation 981 [34/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 981 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 982 [34/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 982 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 15> <Delay = 4.13>
ST_198 : Operation 983 [33/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 983 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 984 [33/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 984 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 16> <Delay = 4.13>
ST_199 : Operation 985 [32/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 985 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 986 [32/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 986 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 17> <Delay = 4.13>
ST_200 : Operation 987 [31/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 987 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 988 [31/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 988 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 18> <Delay = 4.13>
ST_201 : Operation 989 [30/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 989 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 990 [30/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 990 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 19> <Delay = 4.13>
ST_202 : Operation 991 [29/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 991 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 992 [29/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 992 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 20> <Delay = 4.13>
ST_203 : Operation 993 [28/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 993 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 994 [28/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 994 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 21> <Delay = 4.13>
ST_204 : Operation 995 [27/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 995 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 996 [27/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 996 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 22> <Delay = 4.13>
ST_205 : Operation 997 [26/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 997 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 998 [26/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 998 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 23> <Delay = 4.13>
ST_206 : Operation 999 [25/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 999 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1000 [25/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1000 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 24> <Delay = 4.13>
ST_207 : Operation 1001 [24/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1001 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1002 [24/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1002 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 25> <Delay = 4.13>
ST_208 : Operation 1003 [23/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1003 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1004 [23/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1004 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 26> <Delay = 4.13>
ST_209 : Operation 1005 [22/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1005 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1006 [22/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1006 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 27> <Delay = 4.13>
ST_210 : Operation 1007 [21/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1007 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1008 [21/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1008 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 28> <Delay = 4.13>
ST_211 : Operation 1009 [20/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1009 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1010 [20/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1010 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 29> <Delay = 4.13>
ST_212 : Operation 1011 [19/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1011 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1012 [19/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1012 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 30> <Delay = 4.13>
ST_213 : Operation 1013 [18/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1013 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1014 [18/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1014 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 31> <Delay = 4.13>
ST_214 : Operation 1015 [17/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1015 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1016 [17/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1016 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 32> <Delay = 4.13>
ST_215 : Operation 1017 [16/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1017 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1018 [16/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1018 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 33> <Delay = 4.13>
ST_216 : Operation 1019 [15/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1019 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1020 [15/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1020 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 34> <Delay = 4.13>
ST_217 : Operation 1021 [14/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1021 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1022 [14/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1022 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 35> <Delay = 4.13>
ST_218 : Operation 1023 [13/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1023 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1024 [13/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1024 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 36> <Delay = 4.13>
ST_219 : Operation 1025 [12/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1025 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1026 [12/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1026 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 37> <Delay = 4.13>
ST_220 : Operation 1027 [11/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1027 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1028 [11/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1028 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 38> <Delay = 4.13>
ST_221 : Operation 1029 [10/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1029 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1030 [10/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1030 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 39> <Delay = 4.13>
ST_222 : Operation 1031 [9/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1031 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1032 [9/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1032 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 40> <Delay = 4.13>
ST_223 : Operation 1033 [8/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1033 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1034 [8/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1034 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 41> <Delay = 4.13>
ST_224 : Operation 1035 [7/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1035 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1036 [7/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1036 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 42> <Delay = 4.13>
ST_225 : Operation 1037 [6/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1037 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1038 [6/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1038 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 43> <Delay = 4.13>
ST_226 : Operation 1039 [5/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1039 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1040 [5/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1040 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 44> <Delay = 4.13>
ST_227 : Operation 1041 [4/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1041 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1042 [4/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1042 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 45> <Delay = 4.13>
ST_228 : Operation 1043 [3/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1043 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1044 [3/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1044 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 46> <Delay = 4.13>
ST_229 : Operation 1045 [2/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1045 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1046 [2/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1046 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 47> <Delay = 4.13>
ST_230 : Operation 1047 [1/36] (4.13ns)   --->   "%H_Result = sdiv i32 %Input_Size_3, i32 %Stride_Size_2" [deeplib/main.cpp:195]   --->   Operation 1047 'sdiv' 'H_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1048 [1/36] (4.13ns)   --->   "%W_Result = sdiv i32 %Input_Size_4, i32 %Stride_Size_3" [deeplib/main.cpp:196]   --->   Operation 1048 'sdiv' 'W_Result' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 48> <Delay = 6.91>
ST_231 : Operation 1049 [2/2] (6.91ns)   --->   "%mul_ln199 = mul i32 %H_Result, i32 %W_Result" [deeplib/main.cpp:199]   --->   Operation 1049 'mul' 'mul_ln199' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 49> <Delay = 6.91>
ST_232 : Operation 1050 [1/2] (6.91ns)   --->   "%mul_ln199 = mul i32 %H_Result, i32 %W_Result" [deeplib/main.cpp:199]   --->   Operation 1050 'mul' 'mul_ln199' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 50> <Delay = 6.91>
ST_233 : Operation 1051 [2/2] (6.91ns)   --->   "%mul_ln199_1 = mul i32 %mul_ln199, i32 %Input_Size_2" [deeplib/main.cpp:199]   --->   Operation 1051 'mul' 'mul_ln199_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 51> <Delay = 6.91>
ST_234 : Operation 1052 [1/2] (6.91ns)   --->   "%mul_ln199_1 = mul i32 %mul_ln199, i32 %Input_Size_2" [deeplib/main.cpp:199]   --->   Operation 1052 'mul' 'mul_ln199_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 52> <Delay = 6.41>
ST_235 : Operation 1053 [6/6] (6.41ns)   --->   "%Temproray_3 = sitofp i32 %mul_ln199_1" [deeplib/main.cpp:199]   --->   Operation 1053 'sitofp' 'Temproray_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 236 <SV = 53> <Delay = 6.41>
ST_236 : Operation 1054 [5/6] (6.41ns)   --->   "%Temproray_3 = sitofp i32 %mul_ln199_1" [deeplib/main.cpp:199]   --->   Operation 1054 'sitofp' 'Temproray_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 237 <SV = 54> <Delay = 6.41>
ST_237 : Operation 1055 [4/6] (6.41ns)   --->   "%Temproray_3 = sitofp i32 %mul_ln199_1" [deeplib/main.cpp:199]   --->   Operation 1055 'sitofp' 'Temproray_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 238 <SV = 55> <Delay = 6.41>
ST_238 : Operation 1056 [3/6] (6.41ns)   --->   "%Temproray_3 = sitofp i32 %mul_ln199_1" [deeplib/main.cpp:199]   --->   Operation 1056 'sitofp' 'Temproray_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 239 <SV = 56> <Delay = 6.41>
ST_239 : Operation 1057 [2/6] (6.41ns)   --->   "%Temproray_3 = sitofp i32 %mul_ln199_1" [deeplib/main.cpp:199]   --->   Operation 1057 'sitofp' 'Temproray_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 240 <SV = 57> <Delay = 6.41>
ST_240 : Operation 1058 [1/6] (6.41ns)   --->   "%Temproray_3 = sitofp i32 %mul_ln199_1" [deeplib/main.cpp:199]   --->   Operation 1058 'sitofp' 'Temproray_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 241 <SV = 58> <Delay = 4.78>
ST_241 : Operation 1059 [4/4] (4.78ns)   --->   "%tmp_8 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Temproray_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 1059 'call' 'tmp_8' <Predicate = true> <Delay = 4.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 242 <SV = 59> <Delay = 6.32>
ST_242 : Operation 1060 [3/4] (6.32ns)   --->   "%tmp_8 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Temproray_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 1060 'call' 'tmp_8' <Predicate = true> <Delay = 6.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 243 <SV = 60> <Delay = 6.32>
ST_243 : Operation 1061 [2/4] (6.32ns)   --->   "%tmp_8 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Temproray_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 1061 'call' 'tmp_8' <Predicate = true> <Delay = 6.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 244 <SV = 61> <Delay = 5.48>
ST_244 : Operation 1062 [1/4] (3.25ns)   --->   "%tmp_8 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Temproray_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 1062 'call' 'tmp_8' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_244 : Operation 1063 [11/11] (2.23ns)   --->   "%empty_40 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_8, i1" [deeplib/main.cpp:200]   --->   Operation 1063 'call' 'empty_40' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 245 <SV = 62> <Delay = 2.23>
ST_245 : Operation 1064 [10/11] (2.23ns)   --->   "%empty_40 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_8, i1" [deeplib/main.cpp:200]   --->   Operation 1064 'call' 'empty_40' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 246 <SV = 63> <Delay = 2.23>
ST_246 : Operation 1065 [9/11] (2.23ns)   --->   "%empty_40 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_8, i1" [deeplib/main.cpp:200]   --->   Operation 1065 'call' 'empty_40' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 247 <SV = 64> <Delay = 2.23>
ST_247 : Operation 1066 [8/11] (2.23ns)   --->   "%empty_40 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_8, i1" [deeplib/main.cpp:200]   --->   Operation 1066 'call' 'empty_40' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 248 <SV = 65> <Delay = 2.23>
ST_248 : Operation 1067 [7/11] (2.23ns)   --->   "%empty_40 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_8, i1" [deeplib/main.cpp:200]   --->   Operation 1067 'call' 'empty_40' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 249 <SV = 66> <Delay = 2.23>
ST_249 : Operation 1068 [6/11] (2.23ns)   --->   "%empty_40 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_8, i1" [deeplib/main.cpp:200]   --->   Operation 1068 'call' 'empty_40' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 250 <SV = 67> <Delay = 2.23>
ST_250 : Operation 1069 [5/11] (2.23ns)   --->   "%empty_40 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_8, i1" [deeplib/main.cpp:200]   --->   Operation 1069 'call' 'empty_40' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 251 <SV = 68> <Delay = 2.23>
ST_251 : Operation 1070 [4/11] (2.23ns)   --->   "%empty_40 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_8, i1" [deeplib/main.cpp:200]   --->   Operation 1070 'call' 'empty_40' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 252 <SV = 69> <Delay = 2.23>
ST_252 : Operation 1071 [3/11] (2.23ns)   --->   "%empty_40 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_8, i1" [deeplib/main.cpp:200]   --->   Operation 1071 'call' 'empty_40' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 253 <SV = 70> <Delay = 2.23>
ST_253 : Operation 1072 [2/11] (2.23ns)   --->   "%empty_40 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_8, i1" [deeplib/main.cpp:200]   --->   Operation 1072 'call' 'empty_40' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 254 <SV = 71> <Delay = 0.00>
ST_254 : Operation 1073 [1/11] (0.00ns)   --->   "%empty_40 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_8, i1" [deeplib/main.cpp:200]   --->   Operation 1073 'call' 'empty_40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 255 <SV = 72> <Delay = 2.23>
ST_255 : Operation 1074 [11/11] (2.23ns)   --->   "%empty_41 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result, i1, i32 %empty_40" [deeplib/main.cpp:201]   --->   Operation 1074 'call' 'empty_41' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 256 <SV = 73> <Delay = 2.23>
ST_256 : Operation 1075 [10/11] (2.23ns)   --->   "%empty_41 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result, i1, i32 %empty_40" [deeplib/main.cpp:201]   --->   Operation 1075 'call' 'empty_41' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 257 <SV = 74> <Delay = 2.23>
ST_257 : Operation 1076 [9/11] (2.23ns)   --->   "%empty_41 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result, i1, i32 %empty_40" [deeplib/main.cpp:201]   --->   Operation 1076 'call' 'empty_41' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 258 <SV = 75> <Delay = 2.23>
ST_258 : Operation 1077 [8/11] (2.23ns)   --->   "%empty_41 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result, i1, i32 %empty_40" [deeplib/main.cpp:201]   --->   Operation 1077 'call' 'empty_41' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 259 <SV = 76> <Delay = 2.23>
ST_259 : Operation 1078 [7/11] (2.23ns)   --->   "%empty_41 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result, i1, i32 %empty_40" [deeplib/main.cpp:201]   --->   Operation 1078 'call' 'empty_41' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 260 <SV = 77> <Delay = 2.23>
ST_260 : Operation 1079 [6/11] (2.23ns)   --->   "%empty_41 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result, i1, i32 %empty_40" [deeplib/main.cpp:201]   --->   Operation 1079 'call' 'empty_41' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 261 <SV = 78> <Delay = 2.23>
ST_261 : Operation 1080 [5/11] (2.23ns)   --->   "%empty_41 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result, i1, i32 %empty_40" [deeplib/main.cpp:201]   --->   Operation 1080 'call' 'empty_41' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 262 <SV = 79> <Delay = 2.23>
ST_262 : Operation 1081 [4/11] (2.23ns)   --->   "%empty_41 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result, i1, i32 %empty_40" [deeplib/main.cpp:201]   --->   Operation 1081 'call' 'empty_41' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 263 <SV = 80> <Delay = 2.23>
ST_263 : Operation 1082 [3/11] (2.23ns)   --->   "%empty_41 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result, i1, i32 %empty_40" [deeplib/main.cpp:201]   --->   Operation 1082 'call' 'empty_41' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 264 <SV = 81> <Delay = 2.23>
ST_264 : Operation 1083 [2/11] (2.23ns)   --->   "%empty_41 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result, i1, i32 %empty_40" [deeplib/main.cpp:201]   --->   Operation 1083 'call' 'empty_41' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 265 <SV = 82> <Delay = 0.00>
ST_265 : Operation 1084 [1/11] (0.00ns)   --->   "%empty_41 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result, i1, i32 %empty_40" [deeplib/main.cpp:201]   --->   Operation 1084 'call' 'empty_41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 266 <SV = 83> <Delay = 2.23>
ST_266 : Operation 1085 [11/11] (2.23ns)   --->   "%empty_42 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result, i1, i32 %empty_41" [deeplib/main.cpp:202]   --->   Operation 1085 'call' 'empty_42' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 267 <SV = 84> <Delay = 2.23>
ST_267 : Operation 1086 [10/11] (2.23ns)   --->   "%empty_42 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result, i1, i32 %empty_41" [deeplib/main.cpp:202]   --->   Operation 1086 'call' 'empty_42' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 268 <SV = 85> <Delay = 2.23>
ST_268 : Operation 1087 [9/11] (2.23ns)   --->   "%empty_42 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result, i1, i32 %empty_41" [deeplib/main.cpp:202]   --->   Operation 1087 'call' 'empty_42' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 269 <SV = 86> <Delay = 6.91>
ST_269 : Operation 1088 [8/11] (2.23ns)   --->   "%empty_42 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result, i1, i32 %empty_41" [deeplib/main.cpp:202]   --->   Operation 1088 'call' 'empty_42' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_269 : Operation 1089 [2/2] (6.91ns)   --->   "%mul263 = mul i32 %Window_Size, i32 %Window_Size" [deeplib/main.cpp:175]   --->   Operation 1089 'mul' 'mul263' <Predicate = (cmp238)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 87> <Delay = 6.91>
ST_270 : Operation 1090 [7/11] (2.23ns)   --->   "%empty_42 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result, i1, i32 %empty_41" [deeplib/main.cpp:202]   --->   Operation 1090 'call' 'empty_42' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_270 : Operation 1091 [1/2] (6.91ns)   --->   "%mul263 = mul i32 %Window_Size, i32 %Window_Size" [deeplib/main.cpp:175]   --->   Operation 1091 'mul' 'mul263' <Predicate = (cmp238)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 88> <Delay = 6.41>
ST_271 : Operation 1092 [6/11] (2.23ns)   --->   "%empty_42 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result, i1, i32 %empty_41" [deeplib/main.cpp:202]   --->   Operation 1092 'call' 'empty_42' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_271 : Operation 1093 [6/6] (6.41ns)   --->   "%conv = sitofp i32 %mul263" [deeplib/main.cpp:175]   --->   Operation 1093 'sitofp' 'conv' <Predicate = (cmp238)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 272 <SV = 89> <Delay = 6.41>
ST_272 : Operation 1094 [5/11] (2.23ns)   --->   "%empty_42 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result, i1, i32 %empty_41" [deeplib/main.cpp:202]   --->   Operation 1094 'call' 'empty_42' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_272 : Operation 1095 [5/6] (6.41ns)   --->   "%conv = sitofp i32 %mul263" [deeplib/main.cpp:175]   --->   Operation 1095 'sitofp' 'conv' <Predicate = (cmp238)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 273 <SV = 90> <Delay = 6.41>
ST_273 : Operation 1096 [4/11] (2.23ns)   --->   "%empty_42 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result, i1, i32 %empty_41" [deeplib/main.cpp:202]   --->   Operation 1096 'call' 'empty_42' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_273 : Operation 1097 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul223 = mul i15 %trunc_ln42_6, i15 %trunc_ln42_5" [deeplib/main.cpp:42]   --->   Operation 1097 'mul' 'mul223' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_273 : Operation 1098 [4/6] (6.41ns)   --->   "%conv = sitofp i32 %mul263" [deeplib/main.cpp:175]   --->   Operation 1098 'sitofp' 'conv' <Predicate = (cmp238)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 274 <SV = 91> <Delay = 6.41>
ST_274 : Operation 1099 [3/11] (2.23ns)   --->   "%empty_42 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result, i1, i32 %empty_41" [deeplib/main.cpp:202]   --->   Operation 1099 'call' 'empty_42' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_274 : Operation 1100 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul223 = mul i15 %trunc_ln42_6, i15 %trunc_ln42_5" [deeplib/main.cpp:42]   --->   Operation 1100 'mul' 'mul223' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_274 : Operation 1101 [3/6] (6.41ns)   --->   "%conv = sitofp i32 %mul263" [deeplib/main.cpp:175]   --->   Operation 1101 'sitofp' 'conv' <Predicate = (cmp238)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 275 <SV = 92> <Delay = 6.41>
ST_275 : Operation 1102 [2/11] (2.23ns)   --->   "%empty_42 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result, i1, i32 %empty_41" [deeplib/main.cpp:202]   --->   Operation 1102 'call' 'empty_42' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_275 : Operation 1103 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul223 = mul i15 %trunc_ln42_6, i15 %trunc_ln42_5" [deeplib/main.cpp:42]   --->   Operation 1103 'mul' 'mul223' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_275 : Operation 1104 [2/6] (6.41ns)   --->   "%conv = sitofp i32 %mul263" [deeplib/main.cpp:175]   --->   Operation 1104 'sitofp' 'conv' <Predicate = (cmp238)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 276 <SV = 93> <Delay = 6.91>
ST_276 : Operation 1105 [1/11] (0.00ns)   --->   "%empty_42 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result, i1, i32 %empty_41" [deeplib/main.cpp:202]   --->   Operation 1105 'call' 'empty_42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_276 : Operation 1106 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul223 = mul i15 %trunc_ln42_6, i15 %trunc_ln42_5" [deeplib/main.cpp:42]   --->   Operation 1106 'mul' 'mul223' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 1107 [1/6] (6.41ns)   --->   "%conv = sitofp i32 %mul263" [deeplib/main.cpp:175]   --->   Operation 1107 'sitofp' 'conv' <Predicate = (cmp238)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_276 : Operation 1108 [1/1] (2.47ns)   --->   "%icmp_ln205 = icmp_sgt  i32 %Input_Size_2, i32" [deeplib/main.cpp:205]   --->   Operation 1108 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 1109 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %._crit_edge138, void %.lr.ph110" [deeplib/main.cpp:205]   --->   Operation 1109 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1110 [1/1] (0.00ns)   --->   "%trunc_ln205 = trunc i32 %Stride_Size_3" [deeplib/main.cpp:205]   --->   Operation 1110 'trunc' 'trunc_ln205' <Predicate = (icmp_ln205)> <Delay = 0.00>
ST_276 : Operation 1111 [1/1] (0.00ns)   --->   "%trunc_ln205_1 = trunc i32 %Stride_Size_2" [deeplib/main.cpp:205]   --->   Operation 1111 'trunc' 'trunc_ln205_1' <Predicate = (icmp_ln205)> <Delay = 0.00>
ST_276 : Operation 1112 [1/1] (0.00ns)   --->   "%trunc_ln205_2 = trunc i32 %Input_Size_2" [deeplib/main.cpp:205]   --->   Operation 1112 'trunc' 'trunc_ln205_2' <Predicate = (icmp_ln205)> <Delay = 0.00>
ST_276 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i32 %H_Result" [deeplib/main.cpp:205]   --->   Operation 1113 'zext' 'zext_ln205' <Predicate = (icmp_ln205)> <Delay = 0.00>
ST_276 : Operation 1114 [1/1] (0.00ns)   --->   "%zext_ln205_1 = zext i32 %W_Result" [deeplib/main.cpp:205]   --->   Operation 1114 'zext' 'zext_ln205_1' <Predicate = (icmp_ln205)> <Delay = 0.00>
ST_276 : Operation 1115 [2/2] (6.91ns)   --->   "%mul_ln205 = mul i64 %zext_ln205_1, i64 %zext_ln205" [deeplib/main.cpp:205]   --->   Operation 1115 'mul' 'mul_ln205' <Predicate = (icmp_ln205)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 94> <Delay = 6.91>
ST_277 : Operation 1116 [1/2] (6.91ns)   --->   "%mul_ln205 = mul i64 %zext_ln205_1, i64 %zext_ln205" [deeplib/main.cpp:205]   --->   Operation 1116 'mul' 'mul_ln205' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 95> <Delay = 6.97>
ST_278 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln205_2 = zext i31 %trunc_ln205_2" [deeplib/main.cpp:205]   --->   Operation 1117 'zext' 'zext_ln205_2' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln205_3 = zext i64 %mul_ln205" [deeplib/main.cpp:205]   --->   Operation 1118 'zext' 'zext_ln205_3' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1119 [5/5] (6.97ns)   --->   "%mul_ln205_1 = mul i95 %zext_ln205_3, i95 %zext_ln205_2" [deeplib/main.cpp:205]   --->   Operation 1119 'mul' 'mul_ln205_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 96> <Delay = 6.97>
ST_279 : Operation 1120 [4/5] (6.97ns)   --->   "%mul_ln205_1 = mul i95 %zext_ln205_3, i95 %zext_ln205_2" [deeplib/main.cpp:205]   --->   Operation 1120 'mul' 'mul_ln205_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 97> <Delay = 6.97>
ST_280 : Operation 1121 [3/5] (6.97ns)   --->   "%mul_ln205_1 = mul i95 %zext_ln205_3, i95 %zext_ln205_2" [deeplib/main.cpp:205]   --->   Operation 1121 'mul' 'mul_ln205_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 98> <Delay = 6.97>
ST_281 : Operation 1122 [2/5] (6.97ns)   --->   "%mul_ln205_1 = mul i95 %zext_ln205_3, i95 %zext_ln205_2" [deeplib/main.cpp:205]   --->   Operation 1122 'mul' 'mul_ln205_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 99> <Delay = 6.97>
ST_282 : Operation 1123 [1/5] (6.97ns)   --->   "%mul_ln205_1 = mul i95 %zext_ln205_3, i95 %zext_ln205_2" [deeplib/main.cpp:205]   --->   Operation 1123 'mul' 'mul_ln205_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 1124 [1/1] (2.47ns)   --->   "%icmp_ln209 = icmp_eq  i32 %W_Result, i32" [deeplib/main.cpp:209]   --->   Operation 1124 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 1125 [1/1] (1.76ns)   --->   "%br_ln205 = br void" [deeplib/main.cpp:205]   --->   Operation 1125 'br' 'br_ln205' <Predicate = true> <Delay = 1.76>

State 283 <SV = 100> <Delay = 4.40>
ST_283 : Operation 1126 [1/1] (0.00ns)   --->   "%indvar_flatten54 = phi i95, void %.lr.ph110, i95 %add_ln205, void %._crit_edge95.loopexit" [deeplib/main.cpp:205]   --->   Operation 1126 'phi' 'indvar_flatten54' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1127 [1/1] (0.00ns)   --->   "%idx2 = phi i32, void %.lr.ph110, i32 %select_ln207_3, void %._crit_edge95.loopexit" [deeplib/main.cpp:207]   --->   Operation 1127 'phi' 'idx2' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln207 = trunc i32 %idx2" [deeplib/main.cpp:207]   --->   Operation 1128 'trunc' 'trunc_ln207' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1129 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_43 = mul i15 %trunc_ln207, i15 %trunc_ln205_1" [deeplib/main.cpp:207]   --->   Operation 1129 'mul' 'empty_43' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_283 : Operation 1130 [1/1] (3.11ns)   --->   "%icmp_ln205_1 = icmp_eq  i95 %indvar_flatten54, i95 %mul_ln205_1" [deeplib/main.cpp:205]   --->   Operation 1130 'icmp' 'icmp_ln205_1' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 1131 [1/1] (4.40ns)   --->   "%add_ln205 = add i95, i95 %indvar_flatten54" [deeplib/main.cpp:205]   --->   Operation 1131 'add' 'add_ln205' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 101> <Delay = 2.15>
ST_284 : Operation 1132 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_43 = mul i15 %trunc_ln207, i15 %trunc_ln205_1" [deeplib/main.cpp:207]   --->   Operation 1132 'mul' 'empty_43' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 285 <SV = 102> <Delay = 2.15>
ST_285 : Operation 1133 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_43 = mul i15 %trunc_ln207, i15 %trunc_ln205_1" [deeplib/main.cpp:207]   --->   Operation 1133 'mul' 'empty_43' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 286 <SV = 103> <Delay = 2.15>
ST_286 : Operation 1134 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_43 = mul i15 %trunc_ln207, i15 %trunc_ln205_1" [deeplib/main.cpp:207]   --->   Operation 1134 'mul' 'empty_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_286 : Operation 1135 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_44 = mul i15 %empty_43, i15 %trunc_ln42_6" [deeplib/main.cpp:207]   --->   Operation 1135 'mul' 'empty_44' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 287 <SV = 104> <Delay = 2.15>
ST_287 : Operation 1136 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_44 = mul i15 %empty_43, i15 %trunc_ln42_6" [deeplib/main.cpp:207]   --->   Operation 1136 'mul' 'empty_44' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 288 <SV = 105> <Delay = 2.15>
ST_288 : Operation 1137 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_44 = mul i15 %empty_43, i15 %trunc_ln42_6" [deeplib/main.cpp:207]   --->   Operation 1137 'mul' 'empty_44' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 289 <SV = 106> <Delay = 6.72>
ST_289 : Operation 1138 [1/1] (0.00ns)   --->   "%idx_4 = phi i31, void %.lr.ph110, i31 %select_ln205_1, void %._crit_edge95.loopexit" [deeplib/main.cpp:205]   --->   Operation 1138 'phi' 'idx_4' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 1139 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i64, void %.lr.ph110, i64 %select_ln207_4, void %._crit_edge95.loopexit" [deeplib/main.cpp:207]   --->   Operation 1139 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 1140 [1/1] (0.00ns)   --->   "%idx3 = phi i32, void %.lr.ph110, i32 %add_ln209, void %._crit_edge95.loopexit" [deeplib/main.cpp:209]   --->   Operation 1140 'phi' 'idx3' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 1141 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_44 = mul i15 %empty_43, i15 %trunc_ln42_6" [deeplib/main.cpp:207]   --->   Operation 1141 'mul' 'empty_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_289 : Operation 1142 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205_1, void %._crit_edge106.loopexit, void %._crit_edge138.loopexit120" [deeplib/main.cpp:205]   --->   Operation 1142 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 1143 [1/1] (2.77ns)   --->   "%icmp_ln207 = icmp_eq  i64 %indvar_flatten33, i64 %mul_ln205" [deeplib/main.cpp:207]   --->   Operation 1143 'icmp' 'icmp_ln207' <Predicate = (!icmp_ln205_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 1144 [1/1] (0.69ns)   --->   "%select_ln205 = select i1 %icmp_ln207, i32, i32 %idx2" [deeplib/main.cpp:205]   --->   Operation 1144 'select' 'select_ln205' <Predicate = (!icmp_ln205_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_289 : Operation 1145 [1/1] (2.52ns)   --->   "%add_ln205_1 = add i31, i31 %idx_4" [deeplib/main.cpp:205]   --->   Operation 1145 'add' 'add_ln205_1' <Predicate = (!icmp_ln205_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 1146 [1/1] (0.73ns)   --->   "%select_ln205_1 = select i1 %icmp_ln207, i31 %add_ln205_1, i31 %idx_4" [deeplib/main.cpp:205]   --->   Operation 1146 'select' 'select_ln205_1' <Predicate = (!icmp_ln205_1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_289 : Operation 1147 [1/1] (0.00ns)   --->   "%trunc_ln205_3 = trunc i31 %select_ln205_1" [deeplib/main.cpp:205]   --->   Operation 1147 'trunc' 'trunc_ln205_3' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_289 : Operation 1148 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln205_2 = mul i15 %trunc_ln205_3, i15 %mul223" [deeplib/main.cpp:205]   --->   Operation 1148 'mul' 'mul_ln205_2' <Predicate = (!icmp_ln205_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_289 : Operation 1149 [1/1] (2.47ns)   --->   "%icmp_ln209_1 = icmp_eq  i32 %idx3, i32 %W_Result" [deeplib/main.cpp:209]   --->   Operation 1149 'icmp' 'icmp_ln209_1' <Predicate = (!icmp_ln205_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 1150 [1/1] (0.99ns)   --->   "%select_ln205_4 = select i1 %icmp_ln207, i1 %icmp_ln209, i1 %icmp_ln209_1" [deeplib/main.cpp:205]   --->   Operation 1150 'select' 'select_ln205_4' <Predicate = (!icmp_ln205_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_289 : Operation 1151 [1/1] (2.55ns)   --->   "%add_ln207 = add i32, i32 %select_ln205" [deeplib/main.cpp:207]   --->   Operation 1151 'add' 'add_ln207' <Predicate = (!icmp_ln205_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 1152 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = trunc i32 %add_ln207" [deeplib/main.cpp:207]   --->   Operation 1152 'trunc' 'trunc_ln207_1' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_289 : Operation 1153 [1/1] (0.69ns)   --->   "%select_ln207_3 = select i1 %select_ln205_4, i32 %add_ln207, i32 %select_ln205" [deeplib/main.cpp:207]   --->   Operation 1153 'select' 'select_ln207_3' <Predicate = (!icmp_ln205_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_289 : Operation 1154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge138"   --->   Operation 1154 'br' 'br_ln0' <Predicate = (icmp_ln205_1)> <Delay = 0.00>

State 290 <SV = 107> <Delay = 2.15>
ST_290 : Operation 1155 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln205_2 = mul i15 %trunc_ln205_3, i15 %mul223" [deeplib/main.cpp:205]   --->   Operation 1155 'mul' 'mul_ln205_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_290 : Operation 1156 [4/4] (2.15ns) (root node of the DSP)   --->   "%p_mid129 = mul i15 %trunc_ln207_1, i15 %trunc_ln205_1" [deeplib/main.cpp:207]   --->   Operation 1156 'mul' 'p_mid129' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 291 <SV = 108> <Delay = 2.15>
ST_291 : Operation 1157 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln205_2 = mul i15 %trunc_ln205_3, i15 %mul223" [deeplib/main.cpp:205]   --->   Operation 1157 'mul' 'mul_ln205_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_291 : Operation 1158 [3/4] (2.15ns) (root node of the DSP)   --->   "%p_mid129 = mul i15 %trunc_ln207_1, i15 %trunc_ln205_1" [deeplib/main.cpp:207]   --->   Operation 1158 'mul' 'p_mid129' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 292 <SV = 109> <Delay = 2.15>
ST_292 : Operation 1159 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln205_2 = mul i15 %trunc_ln205_3, i15 %mul223" [deeplib/main.cpp:205]   --->   Operation 1159 'mul' 'mul_ln205_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_292 : Operation 1160 [2/4] (2.15ns) (root node of the DSP)   --->   "%p_mid129 = mul i15 %trunc_ln207_1, i15 %trunc_ln205_1" [deeplib/main.cpp:207]   --->   Operation 1160 'mul' 'p_mid129' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 293 <SV = 110> <Delay = 3.12>
ST_293 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_1)   --->   "%select_ln205_2 = select i1 %icmp_ln207, i15, i15 %empty_43" [deeplib/main.cpp:205]   --->   Operation 1161 'select' 'select_ln205_2' <Predicate = (!select_ln205_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_293 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node select_ln207)   --->   "%or_ln207 = or i1 %select_ln205_4, i1 %icmp_ln207" [deeplib/main.cpp:207]   --->   Operation 1162 'or' 'or_ln207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 1163 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln207 = select i1 %or_ln207, i32, i32 %idx3" [deeplib/main.cpp:207]   --->   Operation 1163 'select' 'select_ln207' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_293 : Operation 1164 [1/4] (0.00ns) (root node of the DSP)   --->   "%p_mid129 = mul i15 %trunc_ln207_1, i15 %trunc_ln205_1" [deeplib/main.cpp:207]   --->   Operation 1164 'mul' 'p_mid129' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_293 : Operation 1165 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln207_1 = select i1 %select_ln205_4, i15 %p_mid129, i15 %select_ln205_2" [deeplib/main.cpp:207]   --->   Operation 1165 'select' 'select_ln207_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_293 : Operation 1166 [4/4] (2.15ns) (root node of the DSP)   --->   "%p_mid131 = mul i15 %p_mid129, i15 %trunc_ln42_6" [deeplib/main.cpp:207]   --->   Operation 1166 'mul' 'p_mid131' <Predicate = (select_ln205_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_293 : Operation 1167 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i32 %select_ln207" [deeplib/main.cpp:209]   --->   Operation 1167 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 1168 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_49 = mul i15 %trunc_ln209, i15 %trunc_ln205" [deeplib/main.cpp:209]   --->   Operation 1168 'mul' 'empty_49' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 294 <SV = 111> <Delay = 2.15>
ST_294 : Operation 1169 [3/4] (2.15ns) (root node of the DSP)   --->   "%p_mid131 = mul i15 %p_mid129, i15 %trunc_ln42_6" [deeplib/main.cpp:207]   --->   Operation 1169 'mul' 'p_mid131' <Predicate = (select_ln205_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_294 : Operation 1170 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_49 = mul i15 %trunc_ln209, i15 %trunc_ln205" [deeplib/main.cpp:209]   --->   Operation 1170 'mul' 'empty_49' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 295 <SV = 112> <Delay = 2.15>
ST_295 : Operation 1171 [2/4] (2.15ns) (root node of the DSP)   --->   "%p_mid131 = mul i15 %p_mid129, i15 %trunc_ln42_6" [deeplib/main.cpp:207]   --->   Operation 1171 'mul' 'p_mid131' <Predicate = (select_ln205_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_295 : Operation 1172 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_49 = mul i15 %trunc_ln209, i15 %trunc_ln205" [deeplib/main.cpp:209]   --->   Operation 1172 'mul' 'empty_49' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 296 <SV = 113> <Delay = 0.75>
ST_296 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node select_ln207_2)   --->   "%select_ln205_3 = select i1 %icmp_ln207, i15, i15 %empty_44" [deeplib/main.cpp:205]   --->   Operation 1173 'select' 'select_ln205_3' <Predicate = (!select_ln205_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_296 : Operation 1174 [1/4] (0.00ns) (root node of the DSP)   --->   "%p_mid131 = mul i15 %p_mid129, i15 %trunc_ln42_6" [deeplib/main.cpp:207]   --->   Operation 1174 'mul' 'p_mid131' <Predicate = (select_ln205_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_296 : Operation 1175 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln207_2 = select i1 %select_ln205_4, i15 %p_mid131, i15 %select_ln205_3" [deeplib/main.cpp:207]   --->   Operation 1175 'select' 'select_ln207_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_296 : Operation 1176 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_49 = mul i15 %trunc_ln209, i15 %trunc_ln205" [deeplib/main.cpp:209]   --->   Operation 1176 'mul' 'empty_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 297 <SV = 114> <Delay = 7.12>
ST_297 : Operation 1177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i15 %mul_ln205_2, i15 %empty_49" [deeplib/main.cpp:205]   --->   Operation 1177 'add' 'tmp11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_297 : Operation 1178 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%empty_50 = add i15 %tmp11, i15 %select_ln207_2" [deeplib/main.cpp:205]   --->   Operation 1178 'add' 'empty_50' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_297 : Operation 1179 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %empty_50" [deeplib/main.cpp:205]   --->   Operation 1179 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1180 [1/1] (0.00ns)   --->   "%Input_addr_3 = getelementptr i32 %Input, i64, i64 %p_cast" [deeplib/main.cpp:205]   --->   Operation 1180 'getelementptr' 'Input_addr_3' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1181 [2/2] (3.25ns)   --->   "%Pool_Value_1 = load i15 %Input_addr_3" [deeplib/main.cpp:222]   --->   Operation 1181 'load' 'Pool_Value_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 298 <SV = 115> <Delay = 3.25>
ST_298 : Operation 1182 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_205_13_VITIS_LOOP_207_14_VITIS_LOOP_209_15_str"   --->   Operation 1182 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1183 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_207_14_VITIS_LOOP_209_15_str"   --->   Operation 1183 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1184 [1/1] (0.00ns)   --->   "%specpipeline_ln209 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_12" [deeplib/main.cpp:209]   --->   Operation 1184 'specpipeline' 'specpipeline_ln209' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1185 [1/1] (0.00ns)   --->   "%specloopname_ln209 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [deeplib/main.cpp:209]   --->   Operation 1185 'specloopname' 'specloopname_ln209' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1186 [1/2] (3.25ns)   --->   "%Pool_Value_1 = load i15 %Input_addr_3" [deeplib/main.cpp:222]   --->   Operation 1186 'load' 'Pool_Value_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_298 : Operation 1187 [1/1] (1.76ns)   --->   "%br_ln213 = br void" [deeplib/main.cpp:213]   --->   Operation 1187 'br' 'br_ln213' <Predicate = true> <Delay = 1.76>

State 299 <SV = 116> <Delay = 6.07>
ST_299 : Operation 1188 [1/1] (0.00ns)   --->   "%k = phi i32 %add_ln213, void %._crit_edge88.loopexit, i32, void %._crit_edge106.loopexit" [deeplib/main.cpp:220]   --->   Operation 1188 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1189 [1/1] (0.00ns)   --->   "%Pool_Value_3 = phi i32 %Pool_Value_5, void %._crit_edge88.loopexit, i32, void %._crit_edge106.loopexit"   --->   Operation 1189 'phi' 'Pool_Value_3' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1190 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i32 %k" [deeplib/main.cpp:213]   --->   Operation 1190 'trunc' 'trunc_ln213' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1191 [1/1] (2.47ns)   --->   "%icmp_ln213 = icmp_eq  i32 %k, i32 %Window_Size" [deeplib/main.cpp:213]   --->   Operation 1191 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1192 [1/1] (2.55ns)   --->   "%add_ln213 = add i32, i32 %k" [deeplib/main.cpp:213]   --->   Operation 1192 'add' 'add_ln213' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1193 [1/1] (0.00ns)   --->   "%br_ln213 = br i1 %icmp_ln213, void %.split12, void %._crit_edge95.loopexit" [deeplib/main.cpp:213]   --->   Operation 1193 'br' 'br_ln213' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1194 [1/1] (1.65ns) (grouped into DSP with root node tmp12)   --->   "%empty_45 = add i15 %trunc_ln213, i15 %select_ln207_1" [deeplib/main.cpp:213]   --->   Operation 1194 'add' 'empty_45' <Predicate = (!icmp_ln213)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_299 : Operation 1195 [3/3] (1.05ns) (grouped into DSP with root node tmp12)   --->   "%empty_46 = mul i15 %empty_45, i15 %trunc_ln42_6" [deeplib/main.cpp:213]   --->   Operation 1195 'mul' 'empty_46' <Predicate = (!icmp_ln213)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_299 : Operation 1196 [16/16] (6.07ns)   --->   "%Pool_Value = fdiv i32 %Pool_Value_3, i32 %conv" [deeplib/main.cpp:243]   --->   Operation 1196 'fdiv' 'Pool_Value' <Predicate = (icmp_ln213 & cmp238)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1197 [1/1] (2.55ns)   --->   "%add_ln209 = add i32, i32 %select_ln207" [deeplib/main.cpp:209]   --->   Operation 1197 'add' 'add_ln209' <Predicate = (icmp_ln213)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1198 [1/1] (3.52ns)   --->   "%add_ln207_1 = add i64, i64 %indvar_flatten33" [deeplib/main.cpp:207]   --->   Operation 1198 'add' 'add_ln207_1' <Predicate = (icmp_ln213 & !icmp_ln207)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1199 [1/1] (1.48ns)   --->   "%select_ln207_4 = select i1 %icmp_ln207, i64, i64 %add_ln207_1" [deeplib/main.cpp:207]   --->   Operation 1199 'select' 'select_ln207_4' <Predicate = (icmp_ln213)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 300 <SV = 117> <Delay = 1.05>
ST_300 : Operation 1200 [2/3] (1.05ns) (grouped into DSP with root node tmp12)   --->   "%empty_46 = mul i15 %empty_45, i15 %trunc_ln42_6" [deeplib/main.cpp:213]   --->   Operation 1200 'mul' 'empty_46' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 301 <SV = 118> <Delay = 2.10>
ST_301 : Operation 1201 [1/3] (0.00ns) (grouped into DSP with root node tmp12)   --->   "%empty_46 = mul i15 %empty_45, i15 %trunc_ln42_6" [deeplib/main.cpp:213]   --->   Operation 1201 'mul' 'empty_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_301 : Operation 1202 [2/2] (2.10ns) (root node of the DSP)   --->   "%tmp12 = add i15 %mul_ln205_2, i15 %empty_46" [deeplib/main.cpp:205]   --->   Operation 1202 'add' 'tmp12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 302 <SV = 119> <Delay = 4.04>
ST_302 : Operation 1203 [1/2] (2.10ns) (root node of the DSP)   --->   "%tmp12 = add i15 %mul_ln205_2, i15 %empty_46" [deeplib/main.cpp:205]   --->   Operation 1203 'add' 'tmp12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_302 : Operation 1204 [1/1] (1.94ns)   --->   "%empty_47 = add i15 %tmp12, i15 %empty_49" [deeplib/main.cpp:205]   --->   Operation 1204 'add' 'empty_47' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 120> <Delay = 3.25>
ST_303 : Operation 1205 [1/1] (0.00ns)   --->   "%p_cast27 = zext i15 %empty_47" [deeplib/main.cpp:205]   --->   Operation 1205 'zext' 'p_cast27' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 1206 [1/1] (0.00ns)   --->   "%Input_addr_4 = getelementptr i32 %Input, i64, i64 %p_cast27" [deeplib/main.cpp:205]   --->   Operation 1206 'getelementptr' 'Input_addr_4' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 1207 [2/2] (3.25ns)   --->   "%Input_load_1 = load i15 %Input_addr_4" [deeplib/main.cpp:236]   --->   Operation 1207 'load' 'Input_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 304 <SV = 121> <Delay = 3.25>
ST_304 : Operation 1208 [1/1] (0.00ns)   --->   "%specloopname_ln213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [deeplib/main.cpp:213]   --->   Operation 1208 'specloopname' 'specloopname_ln213' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 1209 [1/2] (3.25ns)   --->   "%Input_load_1 = load i15 %Input_addr_4" [deeplib/main.cpp:236]   --->   Operation 1209 'load' 'Input_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_304 : Operation 1210 [1/1] (1.76ns)   --->   "%br_ln215 = br void" [deeplib/main.cpp:215]   --->   Operation 1210 'br' 'br_ln215' <Predicate = true> <Delay = 1.76>

State 305 <SV = 122> <Delay = 7.88>
ST_305 : Operation 1211 [1/1] (0.00ns)   --->   "%i = phi i32, void %.split12, i32 %add_ln215, void %._crit_edge10" [deeplib/main.cpp:234]   --->   Operation 1211 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 1212 [1/1] (0.00ns)   --->   "%Pool_Value_5 = phi i32 %Pool_Value_3, void %.split12, i32 %Pool_Value_6, void %._crit_edge10"   --->   Operation 1212 'phi' 'Pool_Value_5' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 1213 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i32 %i" [deeplib/main.cpp:215]   --->   Operation 1213 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 1214 [1/1] (2.47ns)   --->   "%icmp_ln215 = icmp_eq  i32 %i, i32 %Window_Size_1" [deeplib/main.cpp:215]   --->   Operation 1214 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1215 [1/1] (2.55ns)   --->   "%add_ln215 = add i32, i32 %i" [deeplib/main.cpp:215]   --->   Operation 1215 'add' 'add_ln215' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1216 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void %.split10, void %._crit_edge88.loopexit" [deeplib/main.cpp:215]   --->   Operation 1216 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 1217 [1/1] (0.00ns)   --->   "%specloopname_ln215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [deeplib/main.cpp:215]   --->   Operation 1217 'specloopname' 'specloopname_ln215' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_305 : Operation 1218 [1/1] (1.81ns)   --->   "%br_ln218 = br i1 %cmp204, void %.split10._crit_edge, void" [deeplib/main.cpp:218]   --->   Operation 1218 'br' 'br_ln218' <Predicate = (!icmp_ln215)> <Delay = 1.81>
ST_305 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln220)   --->   "%or_ln220 = or i32 %i, i32 %k" [deeplib/main.cpp:220]   --->   Operation 1219 'or' 'or_ln220' <Predicate = (!icmp_ln215 & cmp204)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1220 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln220 = icmp_eq  i32 %or_ln220, i32" [deeplib/main.cpp:220]   --->   Operation 1220 'icmp' 'icmp_ln220' <Predicate = (!icmp_ln215 & cmp204)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1221 [1/1] (1.81ns)   --->   "%br_ln220 = br i1 %icmp_ln220, void %bb269, void %.split10._crit_edge" [deeplib/main.cpp:220]   --->   Operation 1221 'br' 'br_ln220' <Predicate = (!icmp_ln215 & cmp204)> <Delay = 1.81>
ST_305 : Operation 1222 [1/1] (1.94ns)   --->   "%add_ln227 = add i15 %trunc_ln215, i15 %empty_47" [deeplib/main.cpp:227]   --->   Operation 1222 'add' 'add_ln227' <Predicate = (!icmp_ln215 & cmp204 & !icmp_ln220)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i15 %add_ln227" [deeplib/main.cpp:227]   --->   Operation 1223 'zext' 'zext_ln227' <Predicate = (!icmp_ln215 & cmp204 & !icmp_ln220)> <Delay = 0.00>
ST_305 : Operation 1224 [1/1] (0.00ns)   --->   "%Input_addr_6 = getelementptr i32 %Input, i64, i64 %zext_ln227" [deeplib/main.cpp:227]   --->   Operation 1224 'getelementptr' 'Input_addr_6' <Predicate = (!icmp_ln215 & cmp204 & !icmp_ln220)> <Delay = 0.00>
ST_305 : Operation 1225 [2/2] (3.25ns)   --->   "%Temproray_11 = load i15 %Input_addr_6" [deeplib/main.cpp:227]   --->   Operation 1225 'load' 'Temproray_11' <Predicate = (!icmp_ln215 & cmp204 & !icmp_ln220)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_305 : Operation 1226 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1226 'br' 'br_ln0' <Predicate = (icmp_ln215)> <Delay = 0.00>

State 306 <SV = 123> <Delay = 3.25>
ST_306 : Operation 1227 [1/2] (3.25ns)   --->   "%Temproray_11 = load i15 %Input_addr_6" [deeplib/main.cpp:227]   --->   Operation 1227 'load' 'Temproray_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 307 <SV = 124> <Delay = 5.43>
ST_307 : Operation 1228 [2/2] (5.43ns)   --->   "%tmp_17 = fcmp_ogt  i32 %Temproray_11, i32 %Pool_Value_5" [deeplib/main.cpp:228]   --->   Operation 1228 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 125> <Delay = 7.10>
ST_308 : Operation 1229 [1/1] (0.00ns)   --->   "%bitcast_ln228 = bitcast i32 %Temproray_11" [deeplib/main.cpp:228]   --->   Operation 1229 'bitcast' 'bitcast_ln228' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228, i32, i32" [deeplib/main.cpp:228]   --->   Operation 1230 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1231 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i32 %bitcast_ln228" [deeplib/main.cpp:228]   --->   Operation 1231 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1232 [1/1] (0.00ns)   --->   "%bitcast_ln228_1 = bitcast i32 %Pool_Value_5" [deeplib/main.cpp:228]   --->   Operation 1232 'bitcast' 'bitcast_ln228_1' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_1, i32, i32" [deeplib/main.cpp:228]   --->   Operation 1233 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln228_1 = trunc i32 %bitcast_ln228_1" [deeplib/main.cpp:228]   --->   Operation 1234 'trunc' 'trunc_ln228_1' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 1235 [1/1] (1.55ns)   --->   "%icmp_ln228 = icmp_ne  i8 %tmp_12, i8" [deeplib/main.cpp:228]   --->   Operation 1235 'icmp' 'icmp_ln228' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1236 [1/1] (2.44ns)   --->   "%icmp_ln228_1 = icmp_eq  i23 %trunc_ln228, i23" [deeplib/main.cpp:228]   --->   Operation 1236 'icmp' 'icmp_ln228_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node and_ln228_1)   --->   "%or_ln228 = or i1 %icmp_ln228_1, i1 %icmp_ln228" [deeplib/main.cpp:228]   --->   Operation 1237 'or' 'or_ln228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1238 [1/1] (1.55ns)   --->   "%icmp_ln228_2 = icmp_ne  i8 %tmp_16, i8" [deeplib/main.cpp:228]   --->   Operation 1238 'icmp' 'icmp_ln228_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1239 [1/1] (2.44ns)   --->   "%icmp_ln228_3 = icmp_eq  i23 %trunc_ln228_1, i23" [deeplib/main.cpp:228]   --->   Operation 1239 'icmp' 'icmp_ln228_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node and_ln228_1)   --->   "%or_ln228_1 = or i1 %icmp_ln228_3, i1 %icmp_ln228_2" [deeplib/main.cpp:228]   --->   Operation 1240 'or' 'or_ln228_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node and_ln228_1)   --->   "%and_ln228 = and i1 %or_ln228, i1 %or_ln228_1" [deeplib/main.cpp:228]   --->   Operation 1241 'and' 'and_ln228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1242 [1/2] (5.43ns)   --->   "%tmp_17 = fcmp_ogt  i32 %Temproray_11, i32 %Pool_Value_5" [deeplib/main.cpp:228]   --->   Operation 1242 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1243 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln228_1 = and i1 %and_ln228, i1 %tmp_17" [deeplib/main.cpp:228]   --->   Operation 1243 'and' 'and_ln228_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1244 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln228 = select i1 %and_ln228_1, i32 %Temproray_11, i32 %Pool_Value_5" [deeplib/main.cpp:228]   --->   Operation 1244 'select' 'select_ln228' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 309 <SV = 126> <Delay = 2.47>
ST_309 : Operation 1245 [1/1] (1.81ns)   --->   "%br_ln228 = br void %.split10._crit_edge" [deeplib/main.cpp:228]   --->   Operation 1245 'br' 'br_ln228' <Predicate = (cmp204 & !icmp_ln220)> <Delay = 1.81>
ST_309 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln234)   --->   "%or_ln234 = or i32 %i, i32 %k" [deeplib/main.cpp:234]   --->   Operation 1246 'or' 'or_ln234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1247 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln234 = icmp_eq  i32 %or_ln234, i32" [deeplib/main.cpp:234]   --->   Operation 1247 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 127> <Delay = 7.25>
ST_310 : Operation 1248 [1/1] (0.00ns)   --->   "%Pool_Value_4 = phi i32 %select_ln228, void %bb269, i32 %Pool_Value_5, void %.split10, i32 %Pool_Value_1, void"   --->   Operation 1248 'phi' 'Pool_Value_4' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 1249 [1/1] (0.97ns)   --->   "%and_ln232 = and i1 %cmp238, i1 %icmp_ln234" [deeplib/main.cpp:232]   --->   Operation 1249 'and' 'and_ln232' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 1250 [1/1] (1.76ns)   --->   "%br_ln232 = br i1 %and_ln232, void %._crit_edge10, void %bb267" [deeplib/main.cpp:232]   --->   Operation 1250 'br' 'br_ln232' <Predicate = true> <Delay = 1.76>
ST_310 : Operation 1251 [5/5] (7.25ns)   --->   "%Pool_Value_9 = fadd i32 %Pool_Value_4, i32 %Input_load_1" [deeplib/main.cpp:236]   --->   Operation 1251 'fadd' 'Pool_Value_9' <Predicate = (and_ln232)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 128> <Delay = 7.25>
ST_311 : Operation 1252 [4/5] (7.25ns)   --->   "%Pool_Value_9 = fadd i32 %Pool_Value_4, i32 %Input_load_1" [deeplib/main.cpp:236]   --->   Operation 1252 'fadd' 'Pool_Value_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 129> <Delay = 7.25>
ST_312 : Operation 1253 [3/5] (7.25ns)   --->   "%Pool_Value_9 = fadd i32 %Pool_Value_4, i32 %Input_load_1" [deeplib/main.cpp:236]   --->   Operation 1253 'fadd' 'Pool_Value_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 130> <Delay = 7.25>
ST_313 : Operation 1254 [2/5] (7.25ns)   --->   "%Pool_Value_9 = fadd i32 %Pool_Value_4, i32 %Input_load_1" [deeplib/main.cpp:236]   --->   Operation 1254 'fadd' 'Pool_Value_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 131> <Delay = 7.25>
ST_314 : Operation 1255 [1/5] (7.25ns)   --->   "%Pool_Value_9 = fadd i32 %Pool_Value_4, i32 %Input_load_1" [deeplib/main.cpp:236]   --->   Operation 1255 'fadd' 'Pool_Value_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 132> <Delay = 1.76>
ST_315 : Operation 1256 [1/1] (1.76ns)   --->   "%br_ln237 = br void %._crit_edge10" [deeplib/main.cpp:237]   --->   Operation 1256 'br' 'br_ln237' <Predicate = true> <Delay = 1.76>

State 316 <SV = 133> <Delay = 0.00>
ST_316 : Operation 1257 [1/1] (0.00ns)   --->   "%Pool_Value_6 = phi i32 %Pool_Value_9, void %bb267, i32 %Pool_Value_4, void %.split10._crit_edge"   --->   Operation 1257 'phi' 'Pool_Value_6' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1258 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1258 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 317 <SV = 117> <Delay = 6.07>
ST_317 : Operation 1259 [15/16] (6.07ns)   --->   "%Pool_Value = fdiv i32 %Pool_Value_3, i32 %conv" [deeplib/main.cpp:243]   --->   Operation 1259 'fdiv' 'Pool_Value' <Predicate = (cmp238)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 118> <Delay = 6.07>
ST_318 : Operation 1260 [14/16] (6.07ns)   --->   "%Pool_Value = fdiv i32 %Pool_Value_3, i32 %conv" [deeplib/main.cpp:243]   --->   Operation 1260 'fdiv' 'Pool_Value' <Predicate = (cmp238)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 119> <Delay = 6.07>
ST_319 : Operation 1261 [13/16] (6.07ns)   --->   "%Pool_Value = fdiv i32 %Pool_Value_3, i32 %conv" [deeplib/main.cpp:243]   --->   Operation 1261 'fdiv' 'Pool_Value' <Predicate = (cmp238)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 120> <Delay = 6.07>
ST_320 : Operation 1262 [12/16] (6.07ns)   --->   "%Pool_Value = fdiv i32 %Pool_Value_3, i32 %conv" [deeplib/main.cpp:243]   --->   Operation 1262 'fdiv' 'Pool_Value' <Predicate = (cmp238)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 121> <Delay = 6.07>
ST_321 : Operation 1263 [11/16] (6.07ns)   --->   "%Pool_Value = fdiv i32 %Pool_Value_3, i32 %conv" [deeplib/main.cpp:243]   --->   Operation 1263 'fdiv' 'Pool_Value' <Predicate = (cmp238)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 122> <Delay = 6.07>
ST_322 : Operation 1264 [10/16] (6.07ns)   --->   "%Pool_Value = fdiv i32 %Pool_Value_3, i32 %conv" [deeplib/main.cpp:243]   --->   Operation 1264 'fdiv' 'Pool_Value' <Predicate = (cmp238)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 123> <Delay = 6.07>
ST_323 : Operation 1265 [9/16] (6.07ns)   --->   "%Pool_Value = fdiv i32 %Pool_Value_3, i32 %conv" [deeplib/main.cpp:243]   --->   Operation 1265 'fdiv' 'Pool_Value' <Predicate = (cmp238)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 124> <Delay = 6.07>
ST_324 : Operation 1266 [8/16] (6.07ns)   --->   "%Pool_Value = fdiv i32 %Pool_Value_3, i32 %conv" [deeplib/main.cpp:243]   --->   Operation 1266 'fdiv' 'Pool_Value' <Predicate = (cmp238)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 125> <Delay = 6.07>
ST_325 : Operation 1267 [7/16] (6.07ns)   --->   "%Pool_Value = fdiv i32 %Pool_Value_3, i32 %conv" [deeplib/main.cpp:243]   --->   Operation 1267 'fdiv' 'Pool_Value' <Predicate = (cmp238)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 126> <Delay = 6.07>
ST_326 : Operation 1268 [6/16] (6.07ns)   --->   "%Pool_Value = fdiv i32 %Pool_Value_3, i32 %conv" [deeplib/main.cpp:243]   --->   Operation 1268 'fdiv' 'Pool_Value' <Predicate = (cmp238)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 127> <Delay = 6.07>
ST_327 : Operation 1269 [5/16] (6.07ns)   --->   "%Pool_Value = fdiv i32 %Pool_Value_3, i32 %conv" [deeplib/main.cpp:243]   --->   Operation 1269 'fdiv' 'Pool_Value' <Predicate = (cmp238)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 128> <Delay = 6.07>
ST_328 : Operation 1270 [4/16] (6.07ns)   --->   "%Pool_Value = fdiv i32 %Pool_Value_3, i32 %conv" [deeplib/main.cpp:243]   --->   Operation 1270 'fdiv' 'Pool_Value' <Predicate = (cmp238)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 129> <Delay = 6.07>
ST_329 : Operation 1271 [3/16] (6.07ns)   --->   "%Pool_Value = fdiv i32 %Pool_Value_3, i32 %conv" [deeplib/main.cpp:243]   --->   Operation 1271 'fdiv' 'Pool_Value' <Predicate = (cmp238)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 130> <Delay = 6.07>
ST_330 : Operation 1272 [2/16] (6.07ns)   --->   "%Pool_Value = fdiv i32 %Pool_Value_3, i32 %conv" [deeplib/main.cpp:243]   --->   Operation 1272 'fdiv' 'Pool_Value' <Predicate = (cmp238)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 131> <Delay = 6.77>
ST_331 : Operation 1273 [1/16] (6.07ns)   --->   "%Pool_Value = fdiv i32 %Pool_Value_3, i32 %conv" [deeplib/main.cpp:243]   --->   Operation 1273 'fdiv' 'Pool_Value' <Predicate = (cmp238)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 1274 [1/1] (0.69ns)   --->   "%Pool_Value_2 = select i1 %cmp238, i32 %Pool_Value, i32 %Pool_Value_3" [deeplib/main.cpp:241]   --->   Operation 1274 'select' 'Pool_Value_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 332 <SV = 132> <Delay = 5.43>
ST_332 : Operation 1275 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_olt  i32 %Pool_Value_2, i32" [deeplib/main.cpp:247]   --->   Operation 1275 'fcmp' 'tmp_2' <Predicate = (cmp266)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 133> <Delay = 6.40>
ST_333 : Operation 1276 [1/1] (0.00ns)   --->   "%bitcast_ln247 = bitcast i32 %Pool_Value_2" [deeplib/main.cpp:247]   --->   Operation 1276 'bitcast' 'bitcast_ln247' <Predicate = (cmp266)> <Delay = 0.00>
ST_333 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln247, i32, i32" [deeplib/main.cpp:247]   --->   Operation 1277 'partselect' 'tmp_1' <Predicate = (cmp266)> <Delay = 0.00>
ST_333 : Operation 1278 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i32 %bitcast_ln247" [deeplib/main.cpp:247]   --->   Operation 1278 'trunc' 'trunc_ln247' <Predicate = (cmp266)> <Delay = 0.00>
ST_333 : Operation 1279 [1/1] (1.55ns)   --->   "%icmp_ln247 = icmp_ne  i8 %tmp_1, i8" [deeplib/main.cpp:247]   --->   Operation 1279 'icmp' 'icmp_ln247' <Predicate = (cmp266)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1280 [1/1] (2.44ns)   --->   "%icmp_ln247_1 = icmp_eq  i23 %trunc_ln247, i23" [deeplib/main.cpp:247]   --->   Operation 1280 'icmp' 'icmp_ln247_1' <Predicate = (cmp266)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node Pool_Value_7)   --->   "%or_ln247 = or i1 %icmp_ln247_1, i1 %icmp_ln247" [deeplib/main.cpp:247]   --->   Operation 1281 'or' 'or_ln247' <Predicate = (cmp266)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1282 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_olt  i32 %Pool_Value_2, i32" [deeplib/main.cpp:247]   --->   Operation 1282 'fcmp' 'tmp_2' <Predicate = (cmp266)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node Pool_Value_7)   --->   "%and_ln247 = and i1 %or_ln247, i1 %tmp_2" [deeplib/main.cpp:247]   --->   Operation 1283 'and' 'and_ln247' <Predicate = (cmp266)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node Pool_Value_7)   --->   "%select_ln247 = select i1 %and_ln247, i32, i32 %Pool_Value_2" [deeplib/main.cpp:247]   --->   Operation 1284 'select' 'select_ln247' <Predicate = (cmp266)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_333 : Operation 1285 [1/1] (0.97ns) (out node of the LUT)   --->   "%Pool_Value_7 = select i1 %cmp266, i32 %select_ln247, i32 %Pool_Value_2" [deeplib/main.cpp:245]   --->   Operation 1285 'select' 'Pool_Value_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 334 <SV = 134> <Delay = 4.78>
ST_334 : Operation 1286 [4/4] (4.78ns)   --->   "%tmp_3 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Pool_Value_7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 1286 'call' 'tmp_3' <Predicate = true> <Delay = 4.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 335 <SV = 135> <Delay = 6.32>
ST_335 : Operation 1287 [3/4] (6.32ns)   --->   "%tmp_3 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Pool_Value_7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 1287 'call' 'tmp_3' <Predicate = true> <Delay = 6.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 336 <SV = 136> <Delay = 6.32>
ST_336 : Operation 1288 [2/4] (6.32ns)   --->   "%tmp_3 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Pool_Value_7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 1288 'call' 'tmp_3' <Predicate = true> <Delay = 6.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 337 <SV = 137> <Delay = 5.48>
ST_337 : Operation 1289 [1/4] (3.25ns)   --->   "%tmp_3 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Pool_Value_7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 1289 'call' 'tmp_3' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_337 : Operation 1290 [11/11] (2.23ns)   --->   "%empty_48 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_3, i1, i32 %empty_40, i32 %empty_41, i32 %empty_42, i32 %empty_40, i32 %empty_41, i32 %empty_42" [deeplib/main.cpp:249]   --->   Operation 1290 'call' 'empty_48' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 338 <SV = 138> <Delay = 2.23>
ST_338 : Operation 1291 [10/11] (2.23ns)   --->   "%empty_48 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_3, i1, i32 %empty_40, i32 %empty_41, i32 %empty_42, i32 %empty_40, i32 %empty_41, i32 %empty_42" [deeplib/main.cpp:249]   --->   Operation 1291 'call' 'empty_48' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 339 <SV = 139> <Delay = 2.23>
ST_339 : Operation 1292 [9/11] (2.23ns)   --->   "%empty_48 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_3, i1, i32 %empty_40, i32 %empty_41, i32 %empty_42, i32 %empty_40, i32 %empty_41, i32 %empty_42" [deeplib/main.cpp:249]   --->   Operation 1292 'call' 'empty_48' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 340 <SV = 140> <Delay = 2.23>
ST_340 : Operation 1293 [8/11] (2.23ns)   --->   "%empty_48 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_3, i1, i32 %empty_40, i32 %empty_41, i32 %empty_42, i32 %empty_40, i32 %empty_41, i32 %empty_42" [deeplib/main.cpp:249]   --->   Operation 1293 'call' 'empty_48' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 341 <SV = 141> <Delay = 2.23>
ST_341 : Operation 1294 [7/11] (2.23ns)   --->   "%empty_48 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_3, i1, i32 %empty_40, i32 %empty_41, i32 %empty_42, i32 %empty_40, i32 %empty_41, i32 %empty_42" [deeplib/main.cpp:249]   --->   Operation 1294 'call' 'empty_48' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 342 <SV = 142> <Delay = 2.23>
ST_342 : Operation 1295 [6/11] (2.23ns)   --->   "%empty_48 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_3, i1, i32 %empty_40, i32 %empty_41, i32 %empty_42, i32 %empty_40, i32 %empty_41, i32 %empty_42" [deeplib/main.cpp:249]   --->   Operation 1295 'call' 'empty_48' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 343 <SV = 143> <Delay = 2.23>
ST_343 : Operation 1296 [5/11] (2.23ns)   --->   "%empty_48 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_3, i1, i32 %empty_40, i32 %empty_41, i32 %empty_42, i32 %empty_40, i32 %empty_41, i32 %empty_42" [deeplib/main.cpp:249]   --->   Operation 1296 'call' 'empty_48' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 344 <SV = 144> <Delay = 2.23>
ST_344 : Operation 1297 [4/11] (2.23ns)   --->   "%empty_48 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_3, i1, i32 %empty_40, i32 %empty_41, i32 %empty_42, i32 %empty_40, i32 %empty_41, i32 %empty_42" [deeplib/main.cpp:249]   --->   Operation 1297 'call' 'empty_48' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 345 <SV = 145> <Delay = 2.23>
ST_345 : Operation 1298 [3/11] (2.23ns)   --->   "%empty_48 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_3, i1, i32 %empty_40, i32 %empty_41, i32 %empty_42, i32 %empty_40, i32 %empty_41, i32 %empty_42" [deeplib/main.cpp:249]   --->   Operation 1298 'call' 'empty_48' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 346 <SV = 146> <Delay = 2.23>
ST_346 : Operation 1299 [2/11] (2.23ns)   --->   "%empty_48 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_3, i1, i32 %empty_40, i32 %empty_41, i32 %empty_42, i32 %empty_40, i32 %empty_41, i32 %empty_42" [deeplib/main.cpp:249]   --->   Operation 1299 'call' 'empty_48' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 347 <SV = 147> <Delay = 0.00>
ST_347 : Operation 1300 [1/11] (0.00ns)   --->   "%empty_48 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_3, i1, i32 %empty_40, i32 %empty_41, i32 %empty_42, i32 %empty_40, i32 %empty_41, i32 %empty_42" [deeplib/main.cpp:249]   --->   Operation 1300 'call' 'empty_48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_347 : Operation 1301 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1301 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 348 <SV = 5> <Delay = 2.32>
ST_348 : Operation 1302 [2/2] (2.32ns)   --->   "%Relu_Activation = load i5 %Parameters_addr_1" [deeplib/main.cpp:60]   --->   Operation 1302 'load' 'Relu_Activation' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_348 : Operation 1303 [2/2] (2.32ns)   --->   "%Bias_Activation = load i5 %Parameters_addr_2" [deeplib/main.cpp:61]   --->   Operation 1303 'load' 'Bias_Activation' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_348 : Operation 1304 [1/2] (2.32ns)   --->   "%Parameters_load_13 = load i5 %Parameters_addr_13" [deeplib/main.cpp:75]   --->   Operation 1304 'load' 'Parameters_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>

State 349 <SV = 6> <Delay = 6.41>
ST_349 : Operation 1305 [1/2] (2.32ns)   --->   "%Relu_Activation = load i5 %Parameters_addr_1" [deeplib/main.cpp:60]   --->   Operation 1305 'load' 'Relu_Activation' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_349 : Operation 1306 [1/2] (2.32ns)   --->   "%Bias_Activation = load i5 %Parameters_addr_2" [deeplib/main.cpp:61]   --->   Operation 1306 'load' 'Bias_Activation' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_349 : Operation 1307 [2/2] (2.32ns)   --->   "%Load_Input = load i5 %Parameters_addr_3" [deeplib/main.cpp:62]   --->   Operation 1307 'load' 'Load_Input' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_349 : Operation 1308 [2/2] (2.32ns)   --->   "%Load_Weight = load i5 %Parameters_addr_4" [deeplib/main.cpp:63]   --->   Operation 1308 'load' 'Load_Weight' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_349 : Operation 1309 [6/6] (6.41ns)   --->   "%Precision = sitofp i32 %Parameters_load_13" [deeplib/main.cpp:75]   --->   Operation 1309 'sitofp' 'Precision' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 350 <SV = 7> <Delay = 6.41>
ST_350 : Operation 1310 [1/2] (2.32ns)   --->   "%Load_Input = load i5 %Parameters_addr_3" [deeplib/main.cpp:62]   --->   Operation 1310 'load' 'Load_Input' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_350 : Operation 1311 [1/2] (2.32ns)   --->   "%Load_Weight = load i5 %Parameters_addr_4" [deeplib/main.cpp:63]   --->   Operation 1311 'load' 'Load_Weight' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_350 : Operation 1312 [2/2] (2.32ns)   --->   "%Stride_Size = load i5 %Parameters_addr_5" [deeplib/main.cpp:64]   --->   Operation 1312 'load' 'Stride_Size' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_350 : Operation 1313 [2/2] (2.32ns)   --->   "%Stride_Size_1 = load i5 %Parameters_addr_6" [deeplib/main.cpp:65]   --->   Operation 1313 'load' 'Stride_Size_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_350 : Operation 1314 [5/6] (6.41ns)   --->   "%Precision = sitofp i32 %Parameters_load_13" [deeplib/main.cpp:75]   --->   Operation 1314 'sitofp' 'Precision' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_350 : Operation 1315 [1/1] (2.47ns)   --->   "%icmp_ln77 = icmp_eq  i32 %Load_Input, i32" [deeplib/main.cpp:77]   --->   Operation 1315 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 8> <Delay = 6.41>
ST_351 : Operation 1316 [1/2] (2.32ns)   --->   "%Stride_Size = load i5 %Parameters_addr_5" [deeplib/main.cpp:64]   --->   Operation 1316 'load' 'Stride_Size' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_351 : Operation 1317 [1/2] (2.32ns)   --->   "%Stride_Size_1 = load i5 %Parameters_addr_6" [deeplib/main.cpp:65]   --->   Operation 1317 'load' 'Stride_Size_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_351 : Operation 1318 [2/2] (2.32ns)   --->   "%Filter_size = load i5 %Parameters_addr_7" [deeplib/main.cpp:66]   --->   Operation 1318 'load' 'Filter_size' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_351 : Operation 1319 [2/2] (2.32ns)   --->   "%Filter_size_1 = load i5 %Parameters_addr_8" [deeplib/main.cpp:67]   --->   Operation 1319 'load' 'Filter_size_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_351 : Operation 1320 [4/6] (6.41ns)   --->   "%Precision = sitofp i32 %Parameters_load_13" [deeplib/main.cpp:75]   --->   Operation 1320 'sitofp' 'Precision' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 352 <SV = 9> <Delay = 6.41>
ST_352 : Operation 1321 [1/2] (2.32ns)   --->   "%Filter_size = load i5 %Parameters_addr_7" [deeplib/main.cpp:66]   --->   Operation 1321 'load' 'Filter_size' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_352 : Operation 1322 [1/2] (2.32ns)   --->   "%Filter_size_1 = load i5 %Parameters_addr_8" [deeplib/main.cpp:67]   --->   Operation 1322 'load' 'Filter_size_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_352 : Operation 1323 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %Filter_size_1" [deeplib/main.cpp:42]   --->   Operation 1323 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 1324 [2/2] (2.32ns)   --->   "%Filter_size_2 = load i5 %Parameters_addr_9" [deeplib/main.cpp:68]   --->   Operation 1324 'load' 'Filter_size_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_352 : Operation 1325 [2/2] (2.32ns)   --->   "%Filter_size_3 = load i5 %Parameters_addr_10" [deeplib/main.cpp:69]   --->   Operation 1325 'load' 'Filter_size_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_352 : Operation 1326 [3/6] (6.41ns)   --->   "%Precision = sitofp i32 %Parameters_load_13" [deeplib/main.cpp:75]   --->   Operation 1326 'sitofp' 'Precision' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 353 <SV = 10> <Delay = 6.41>
ST_353 : Operation 1327 [1/2] (2.32ns)   --->   "%Filter_size_2 = load i5 %Parameters_addr_9" [deeplib/main.cpp:68]   --->   Operation 1327 'load' 'Filter_size_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_353 : Operation 1328 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i32 %Filter_size_2" [deeplib/main.cpp:42]   --->   Operation 1328 'trunc' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 1329 [1/2] (2.32ns)   --->   "%Filter_size_3 = load i5 %Parameters_addr_10" [deeplib/main.cpp:69]   --->   Operation 1329 'load' 'Filter_size_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_353 : Operation 1330 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = trunc i32 %Filter_size_3" [deeplib/main.cpp:42]   --->   Operation 1330 'trunc' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 1331 [2/2] (2.32ns)   --->   "%Input_Size = load i5 %Parameters_addr_11" [deeplib/main.cpp:71]   --->   Operation 1331 'load' 'Input_Size' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_353 : Operation 1332 [2/2] (2.32ns)   --->   "%Input_Size_1 = load i5 %Parameters_addr_12" [deeplib/main.cpp:72]   --->   Operation 1332 'load' 'Input_Size_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_353 : Operation 1333 [2/6] (6.41ns)   --->   "%Precision = sitofp i32 %Parameters_load_13" [deeplib/main.cpp:75]   --->   Operation 1333 'sitofp' 'Precision' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 354 <SV = 11> <Delay = 6.41>
ST_354 : Operation 1334 [1/2] (2.32ns)   --->   "%Input_Size = load i5 %Parameters_addr_11" [deeplib/main.cpp:71]   --->   Operation 1334 'load' 'Input_Size' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_354 : Operation 1335 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = trunc i32 %Input_Size" [deeplib/main.cpp:42]   --->   Operation 1335 'trunc' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1336 [1/2] (2.32ns)   --->   "%Input_Size_1 = load i5 %Parameters_addr_12" [deeplib/main.cpp:72]   --->   Operation 1336 'load' 'Input_Size_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_354 : Operation 1337 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = trunc i32 %Input_Size_1" [deeplib/main.cpp:42]   --->   Operation 1337 'trunc' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1338 [1/6] (6.41ns)   --->   "%Precision = sitofp i32 %Parameters_load_13" [deeplib/main.cpp:75]   --->   Operation 1338 'sitofp' 'Precision' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_354 : Operation 1339 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %._crit_edge, void %bb265" [deeplib/main.cpp:77]   --->   Operation 1339 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 1340 [2/2] (2.32ns)   --->   "%Parameters_load_29 = load i5 %Parameters_addr_16"   --->   Operation 1340 'load' 'Parameters_load_29' <Predicate = (icmp_ln77)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>

State 355 <SV = 12> <Delay = 5.77>
ST_355 : Operation 1341 [1/2] (2.32ns)   --->   "%Parameters_load_29 = load i5 %Parameters_addr_16"   --->   Operation 1341 'load' 'Parameters_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17> <RAM>
ST_355 : Operation 1342 [1/1] (2.47ns)   --->   "%icmp_ln79 = icmp_sgt  i32 %Parameters_load_29, i32" [deeplib/main.cpp:79]   --->   Operation 1342 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 1343 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %._crit_edge, void %.lr.ph" [deeplib/main.cpp:79]   --->   Operation 1343 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 1344 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %Parameters_load_29" [deeplib/main.cpp:79]   --->   Operation 1344 'trunc' 'trunc_ln79' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_355 : Operation 1345 [1/1] (1.76ns)   --->   "%br_ln79 = br void %bb264" [deeplib/main.cpp:79]   --->   Operation 1345 'br' 'br_ln79' <Predicate = (icmp_ln79)> <Delay = 1.76>

State 356 <SV = 13> <Delay = 2.47>
ST_356 : Operation 1346 [1/1] (0.00ns)   --->   "%idx_2 = phi i15 %add_ln79, void %bb264.split, i15, void %.lr.ph" [deeplib/main.cpp:79]   --->   Operation 1346 'phi' 'idx_2' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 1347 [1/1] (0.00ns)   --->   "%idx_2_cast = zext i15 %idx_2" [deeplib/main.cpp:79]   --->   Operation 1347 'zext' 'idx_2_cast' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 1348 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1348 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 1349 [1/1] (2.47ns)   --->   "%icmp_ln79_1 = icmp_eq  i31 %idx_2_cast, i31 %trunc_ln79" [deeplib/main.cpp:79]   --->   Operation 1349 'icmp' 'icmp_ln79_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 1350 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1350 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 1351 [1/1] (1.94ns)   --->   "%add_ln79 = add i15 %idx_2, i15" [deeplib/main.cpp:79]   --->   Operation 1351 'add' 'add_ln79' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 1352 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79_1, void %bb264.split, void %._crit_edge.loopexit" [deeplib/main.cpp:79]   --->   Operation 1352 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 357 <SV = 14> <Delay = 2.23>
ST_357 : Operation 1353 [11/11] (2.23ns)   --->   "%tmp_6 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:81]   --->   Operation 1353 'call' 'tmp_6' <Predicate = (!icmp_ln79_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 358 <SV = 15> <Delay = 2.23>
ST_358 : Operation 1354 [10/11] (2.23ns)   --->   "%tmp_6 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:81]   --->   Operation 1354 'call' 'tmp_6' <Predicate = (!icmp_ln79_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 359 <SV = 16> <Delay = 2.23>
ST_359 : Operation 1355 [9/11] (2.23ns)   --->   "%tmp_6 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:81]   --->   Operation 1355 'call' 'tmp_6' <Predicate = (!icmp_ln79_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 360 <SV = 17> <Delay = 2.23>
ST_360 : Operation 1356 [8/11] (2.23ns)   --->   "%tmp_6 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:81]   --->   Operation 1356 'call' 'tmp_6' <Predicate = (!icmp_ln79_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 361 <SV = 18> <Delay = 2.23>
ST_361 : Operation 1357 [7/11] (2.23ns)   --->   "%tmp_6 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:81]   --->   Operation 1357 'call' 'tmp_6' <Predicate = (!icmp_ln79_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 362 <SV = 19> <Delay = 2.23>
ST_362 : Operation 1358 [6/11] (2.23ns)   --->   "%tmp_6 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:81]   --->   Operation 1358 'call' 'tmp_6' <Predicate = (!icmp_ln79_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 363 <SV = 20> <Delay = 2.23>
ST_363 : Operation 1359 [5/11] (2.23ns)   --->   "%tmp_6 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:81]   --->   Operation 1359 'call' 'tmp_6' <Predicate = (!icmp_ln79_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 364 <SV = 21> <Delay = 2.23>
ST_364 : Operation 1360 [4/11] (2.23ns)   --->   "%tmp_6 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:81]   --->   Operation 1360 'call' 'tmp_6' <Predicate = (!icmp_ln79_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 365 <SV = 22> <Delay = 2.23>
ST_365 : Operation 1361 [3/11] (2.23ns)   --->   "%tmp_6 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:81]   --->   Operation 1361 'call' 'tmp_6' <Predicate = (!icmp_ln79_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 366 <SV = 23> <Delay = 2.23>
ST_366 : Operation 1362 [2/11] (2.23ns)   --->   "%tmp_6 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:81]   --->   Operation 1362 'call' 'tmp_6' <Predicate = (!icmp_ln79_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 367 <SV = 24> <Delay = 6.41>
ST_367 : Operation 1363 [1/11] (0.00ns)   --->   "%tmp_6 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:81]   --->   Operation 1363 'call' 'tmp_6' <Predicate = (!icmp_ln79_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_367 : Operation 1364 [6/6] (6.41ns)   --->   "%Temproray_1 = sitofp i32 %tmp_6" [deeplib/main.cpp:81]   --->   Operation 1364 'sitofp' 'Temproray_1' <Predicate = (!icmp_ln79_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 368 <SV = 25> <Delay = 6.41>
ST_368 : Operation 1365 [5/6] (6.41ns)   --->   "%Temproray_1 = sitofp i32 %tmp_6" [deeplib/main.cpp:81]   --->   Operation 1365 'sitofp' 'Temproray_1' <Predicate = (!icmp_ln79_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 369 <SV = 26> <Delay = 6.41>
ST_369 : Operation 1366 [4/6] (6.41ns)   --->   "%Temproray_1 = sitofp i32 %tmp_6" [deeplib/main.cpp:81]   --->   Operation 1366 'sitofp' 'Temproray_1' <Predicate = (!icmp_ln79_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 370 <SV = 27> <Delay = 6.41>
ST_370 : Operation 1367 [3/6] (6.41ns)   --->   "%Temproray_1 = sitofp i32 %tmp_6" [deeplib/main.cpp:81]   --->   Operation 1367 'sitofp' 'Temproray_1' <Predicate = (!icmp_ln79_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 371 <SV = 28> <Delay = 6.41>
ST_371 : Operation 1368 [2/6] (6.41ns)   --->   "%Temproray_1 = sitofp i32 %tmp_6" [deeplib/main.cpp:81]   --->   Operation 1368 'sitofp' 'Temproray_1' <Predicate = (!icmp_ln79_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 372 <SV = 29> <Delay = 6.41>
ST_372 : Operation 1369 [1/6] (6.41ns)   --->   "%Temproray_1 = sitofp i32 %tmp_6" [deeplib/main.cpp:81]   --->   Operation 1369 'sitofp' 'Temproray_1' <Predicate = (!icmp_ln79_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 373 <SV = 30> <Delay = 6.07>
ST_373 : Operation 1370 [16/16] (6.07ns)   --->   "%div = fdiv i32 %Temproray_1, i32 %Precision" [deeplib/main.cpp:82]   --->   Operation 1370 'fdiv' 'div' <Predicate = (!icmp_ln79_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 31> <Delay = 6.07>
ST_374 : Operation 1371 [15/16] (6.07ns)   --->   "%div = fdiv i32 %Temproray_1, i32 %Precision" [deeplib/main.cpp:82]   --->   Operation 1371 'fdiv' 'div' <Predicate = (!icmp_ln79_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 32> <Delay = 6.07>
ST_375 : Operation 1372 [14/16] (6.07ns)   --->   "%div = fdiv i32 %Temproray_1, i32 %Precision" [deeplib/main.cpp:82]   --->   Operation 1372 'fdiv' 'div' <Predicate = (!icmp_ln79_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 33> <Delay = 6.07>
ST_376 : Operation 1373 [13/16] (6.07ns)   --->   "%div = fdiv i32 %Temproray_1, i32 %Precision" [deeplib/main.cpp:82]   --->   Operation 1373 'fdiv' 'div' <Predicate = (!icmp_ln79_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 34> <Delay = 6.07>
ST_377 : Operation 1374 [12/16] (6.07ns)   --->   "%div = fdiv i32 %Temproray_1, i32 %Precision" [deeplib/main.cpp:82]   --->   Operation 1374 'fdiv' 'div' <Predicate = (!icmp_ln79_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 35> <Delay = 6.07>
ST_378 : Operation 1375 [11/16] (6.07ns)   --->   "%div = fdiv i32 %Temproray_1, i32 %Precision" [deeplib/main.cpp:82]   --->   Operation 1375 'fdiv' 'div' <Predicate = (!icmp_ln79_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 36> <Delay = 6.07>
ST_379 : Operation 1376 [10/16] (6.07ns)   --->   "%div = fdiv i32 %Temproray_1, i32 %Precision" [deeplib/main.cpp:82]   --->   Operation 1376 'fdiv' 'div' <Predicate = (!icmp_ln79_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 37> <Delay = 6.07>
ST_380 : Operation 1377 [9/16] (6.07ns)   --->   "%div = fdiv i32 %Temproray_1, i32 %Precision" [deeplib/main.cpp:82]   --->   Operation 1377 'fdiv' 'div' <Predicate = (!icmp_ln79_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 38> <Delay = 6.07>
ST_381 : Operation 1378 [8/16] (6.07ns)   --->   "%div = fdiv i32 %Temproray_1, i32 %Precision" [deeplib/main.cpp:82]   --->   Operation 1378 'fdiv' 'div' <Predicate = (!icmp_ln79_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 39> <Delay = 6.07>
ST_382 : Operation 1379 [7/16] (6.07ns)   --->   "%div = fdiv i32 %Temproray_1, i32 %Precision" [deeplib/main.cpp:82]   --->   Operation 1379 'fdiv' 'div' <Predicate = (!icmp_ln79_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 40> <Delay = 6.07>
ST_383 : Operation 1380 [6/16] (6.07ns)   --->   "%div = fdiv i32 %Temproray_1, i32 %Precision" [deeplib/main.cpp:82]   --->   Operation 1380 'fdiv' 'div' <Predicate = (!icmp_ln79_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 41> <Delay = 6.07>
ST_384 : Operation 1381 [5/16] (6.07ns)   --->   "%div = fdiv i32 %Temproray_1, i32 %Precision" [deeplib/main.cpp:82]   --->   Operation 1381 'fdiv' 'div' <Predicate = (!icmp_ln79_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 42> <Delay = 6.07>
ST_385 : Operation 1382 [4/16] (6.07ns)   --->   "%div = fdiv i32 %Temproray_1, i32 %Precision" [deeplib/main.cpp:82]   --->   Operation 1382 'fdiv' 'div' <Predicate = (!icmp_ln79_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 43> <Delay = 6.07>
ST_386 : Operation 1383 [3/16] (6.07ns)   --->   "%div = fdiv i32 %Temproray_1, i32 %Precision" [deeplib/main.cpp:82]   --->   Operation 1383 'fdiv' 'div' <Predicate = (!icmp_ln79_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 44> <Delay = 6.07>
ST_387 : Operation 1384 [2/16] (6.07ns)   --->   "%div = fdiv i32 %Temproray_1, i32 %Precision" [deeplib/main.cpp:82]   --->   Operation 1384 'fdiv' 'div' <Predicate = (!icmp_ln79_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 45> <Delay = 6.07>
ST_388 : Operation 1385 [1/16] (6.07ns)   --->   "%div = fdiv i32 %Temproray_1, i32 %Precision" [deeplib/main.cpp:82]   --->   Operation 1385 'fdiv' 'div' <Predicate = (!icmp_ln79_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 46> <Delay = 3.25>
ST_389 : Operation 1386 [1/1] (0.00ns)   --->   "%idx_2_cast19 = zext i15 %idx_2" [deeplib/main.cpp:79]   --->   Operation 1386 'zext' 'idx_2_cast19' <Predicate = (!icmp_ln79_1)> <Delay = 0.00>
ST_389 : Operation 1387 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [deeplib/main.cpp:79]   --->   Operation 1387 'specloopname' 'specloopname_ln79' <Predicate = (!icmp_ln79_1)> <Delay = 0.00>
ST_389 : Operation 1388 [1/1] (0.00ns)   --->   "%Input_addr_1 = getelementptr i32 %Input, i64, i64 %idx_2_cast19" [deeplib/main.cpp:82]   --->   Operation 1388 'getelementptr' 'Input_addr_1' <Predicate = (!icmp_ln79_1)> <Delay = 0.00>
ST_389 : Operation 1389 [1/1] (3.25ns)   --->   "%store_ln82 = store i32 %div, i15 %Input_addr_1" [deeplib/main.cpp:82]   --->   Operation 1389 'store' 'store_ln82' <Predicate = (!icmp_ln79_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_389 : Operation 1390 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb264"   --->   Operation 1390 'br' 'br_ln0' <Predicate = (!icmp_ln79_1)> <Delay = 0.00>

State 390 <SV = 14> <Delay = 8.85>
ST_390 : Operation 1391 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 1391 'br' 'br_ln0' <Predicate = (icmp_ln77 & icmp_ln79)> <Delay = 0.00>
ST_390 : Operation 1392 [1/1] (2.47ns)   --->   "%icmp_ln85 = icmp_eq  i32 %Load_Weight, i32" [deeplib/main.cpp:85]   --->   Operation 1392 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 1393 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %._crit_edge40, void" [deeplib/main.cpp:85]   --->   Operation 1393 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 1394 [1/1] (2.47ns)   --->   "%icmp_ln88 = icmp_eq  i32 %Bias_Activation, i32" [deeplib/main.cpp:88]   --->   Operation 1394 'icmp' 'icmp_ln88' <Predicate = (icmp_ln85)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 1395 [1/1] (2.47ns)   --->   "%icmp_ln90 = icmp_sgt  i32 %Filter_size, i32" [deeplib/main.cpp:90]   --->   Operation 1395 'icmp' 'icmp_ln90' <Predicate = (icmp_ln85)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 1396 [1/1] (0.97ns)   --->   "%and_ln88 = and i1 %icmp_ln88, i1 %icmp_ln90" [deeplib/main.cpp:88]   --->   Operation 1396 'and' 'and_ln88' <Predicate = (icmp_ln85)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 1397 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %and_ln88, void %._crit_edge35, void %.lr.ph34" [deeplib/main.cpp:88]   --->   Operation 1397 'br' 'br_ln88' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_390 : Operation 1398 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i32 %Filter_size" [deeplib/main.cpp:90]   --->   Operation 1398 'trunc' 'trunc_ln90' <Predicate = (icmp_ln85 & and_ln88)> <Delay = 0.00>
ST_390 : Operation 1399 [1/1] (1.76ns)   --->   "%br_ln90 = br void %bb263" [deeplib/main.cpp:90]   --->   Operation 1399 'br' 'br_ln90' <Predicate = (icmp_ln85 & and_ln88)> <Delay = 1.76>

State 391 <SV = 15> <Delay = 2.47>
ST_391 : Operation 1400 [1/1] (0.00ns)   --->   "%idx_6 = phi i11 %add_ln90, void %bb263.split, i11, void %.lr.ph34" [deeplib/main.cpp:90]   --->   Operation 1400 'phi' 'idx_6' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 1401 [1/1] (0.00ns)   --->   "%idx_6_cast = zext i11 %idx_6" [deeplib/main.cpp:90]   --->   Operation 1401 'zext' 'idx_6_cast' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 1402 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1402 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 1403 [1/1] (2.47ns)   --->   "%icmp_ln90_1 = icmp_eq  i31 %idx_6_cast, i31 %trunc_ln90" [deeplib/main.cpp:90]   --->   Operation 1403 'icmp' 'icmp_ln90_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 1404 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1404 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 1405 [1/1] (1.63ns)   --->   "%add_ln90 = add i11 %idx_6, i11" [deeplib/main.cpp:90]   --->   Operation 1405 'add' 'add_ln90' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 1406 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90_1, void %bb263.split, void %._crit_edge35.loopexit" [deeplib/main.cpp:90]   --->   Operation 1406 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>

State 392 <SV = 16> <Delay = 2.23>
ST_392 : Operation 1407 [11/11] (2.23ns)   --->   "%tmp_s = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:93]   --->   Operation 1407 'call' 'tmp_s' <Predicate = (!icmp_ln90_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 393 <SV = 17> <Delay = 2.23>
ST_393 : Operation 1408 [10/11] (2.23ns)   --->   "%tmp_s = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:93]   --->   Operation 1408 'call' 'tmp_s' <Predicate = (!icmp_ln90_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 394 <SV = 18> <Delay = 2.23>
ST_394 : Operation 1409 [9/11] (2.23ns)   --->   "%tmp_s = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:93]   --->   Operation 1409 'call' 'tmp_s' <Predicate = (!icmp_ln90_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 395 <SV = 19> <Delay = 2.23>
ST_395 : Operation 1410 [8/11] (2.23ns)   --->   "%tmp_s = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:93]   --->   Operation 1410 'call' 'tmp_s' <Predicate = (!icmp_ln90_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 396 <SV = 20> <Delay = 2.23>
ST_396 : Operation 1411 [7/11] (2.23ns)   --->   "%tmp_s = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:93]   --->   Operation 1411 'call' 'tmp_s' <Predicate = (!icmp_ln90_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 397 <SV = 21> <Delay = 2.23>
ST_397 : Operation 1412 [6/11] (2.23ns)   --->   "%tmp_s = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:93]   --->   Operation 1412 'call' 'tmp_s' <Predicate = (!icmp_ln90_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 398 <SV = 22> <Delay = 2.23>
ST_398 : Operation 1413 [5/11] (2.23ns)   --->   "%tmp_s = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:93]   --->   Operation 1413 'call' 'tmp_s' <Predicate = (!icmp_ln90_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 399 <SV = 23> <Delay = 2.23>
ST_399 : Operation 1414 [4/11] (2.23ns)   --->   "%tmp_s = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:93]   --->   Operation 1414 'call' 'tmp_s' <Predicate = (!icmp_ln90_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 400 <SV = 24> <Delay = 2.23>
ST_400 : Operation 1415 [3/11] (2.23ns)   --->   "%tmp_s = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:93]   --->   Operation 1415 'call' 'tmp_s' <Predicate = (!icmp_ln90_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 401 <SV = 25> <Delay = 2.23>
ST_401 : Operation 1416 [2/11] (2.23ns)   --->   "%tmp_s = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:93]   --->   Operation 1416 'call' 'tmp_s' <Predicate = (!icmp_ln90_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 402 <SV = 26> <Delay = 6.41>
ST_402 : Operation 1417 [1/11] (0.00ns)   --->   "%tmp_s = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:93]   --->   Operation 1417 'call' 'tmp_s' <Predicate = (!icmp_ln90_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_402 : Operation 1418 [6/6] (6.41ns)   --->   "%Temproray_5 = sitofp i32 %tmp_s" [deeplib/main.cpp:93]   --->   Operation 1418 'sitofp' 'Temproray_5' <Predicate = (!icmp_ln90_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 403 <SV = 27> <Delay = 6.41>
ST_403 : Operation 1419 [5/6] (6.41ns)   --->   "%Temproray_5 = sitofp i32 %tmp_s" [deeplib/main.cpp:93]   --->   Operation 1419 'sitofp' 'Temproray_5' <Predicate = (!icmp_ln90_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 404 <SV = 28> <Delay = 6.41>
ST_404 : Operation 1420 [4/6] (6.41ns)   --->   "%Temproray_5 = sitofp i32 %tmp_s" [deeplib/main.cpp:93]   --->   Operation 1420 'sitofp' 'Temproray_5' <Predicate = (!icmp_ln90_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 405 <SV = 29> <Delay = 6.41>
ST_405 : Operation 1421 [3/6] (6.41ns)   --->   "%Temproray_5 = sitofp i32 %tmp_s" [deeplib/main.cpp:93]   --->   Operation 1421 'sitofp' 'Temproray_5' <Predicate = (!icmp_ln90_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 406 <SV = 30> <Delay = 6.41>
ST_406 : Operation 1422 [2/6] (6.41ns)   --->   "%Temproray_5 = sitofp i32 %tmp_s" [deeplib/main.cpp:93]   --->   Operation 1422 'sitofp' 'Temproray_5' <Predicate = (!icmp_ln90_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 407 <SV = 31> <Delay = 6.41>
ST_407 : Operation 1423 [1/6] (6.41ns)   --->   "%Temproray_5 = sitofp i32 %tmp_s" [deeplib/main.cpp:93]   --->   Operation 1423 'sitofp' 'Temproray_5' <Predicate = (!icmp_ln90_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 408 <SV = 32> <Delay = 6.07>
ST_408 : Operation 1424 [16/16] (6.07ns)   --->   "%div3 = fdiv i32 %Temproray_5, i32 %Precision" [deeplib/main.cpp:94]   --->   Operation 1424 'fdiv' 'div3' <Predicate = (!icmp_ln90_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 33> <Delay = 6.07>
ST_409 : Operation 1425 [15/16] (6.07ns)   --->   "%div3 = fdiv i32 %Temproray_5, i32 %Precision" [deeplib/main.cpp:94]   --->   Operation 1425 'fdiv' 'div3' <Predicate = (!icmp_ln90_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 34> <Delay = 6.07>
ST_410 : Operation 1426 [14/16] (6.07ns)   --->   "%div3 = fdiv i32 %Temproray_5, i32 %Precision" [deeplib/main.cpp:94]   --->   Operation 1426 'fdiv' 'div3' <Predicate = (!icmp_ln90_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 35> <Delay = 6.07>
ST_411 : Operation 1427 [13/16] (6.07ns)   --->   "%div3 = fdiv i32 %Temproray_5, i32 %Precision" [deeplib/main.cpp:94]   --->   Operation 1427 'fdiv' 'div3' <Predicate = (!icmp_ln90_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 36> <Delay = 6.07>
ST_412 : Operation 1428 [12/16] (6.07ns)   --->   "%div3 = fdiv i32 %Temproray_5, i32 %Precision" [deeplib/main.cpp:94]   --->   Operation 1428 'fdiv' 'div3' <Predicate = (!icmp_ln90_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 37> <Delay = 6.07>
ST_413 : Operation 1429 [11/16] (6.07ns)   --->   "%div3 = fdiv i32 %Temproray_5, i32 %Precision" [deeplib/main.cpp:94]   --->   Operation 1429 'fdiv' 'div3' <Predicate = (!icmp_ln90_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 38> <Delay = 6.07>
ST_414 : Operation 1430 [10/16] (6.07ns)   --->   "%div3 = fdiv i32 %Temproray_5, i32 %Precision" [deeplib/main.cpp:94]   --->   Operation 1430 'fdiv' 'div3' <Predicate = (!icmp_ln90_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 39> <Delay = 6.07>
ST_415 : Operation 1431 [9/16] (6.07ns)   --->   "%div3 = fdiv i32 %Temproray_5, i32 %Precision" [deeplib/main.cpp:94]   --->   Operation 1431 'fdiv' 'div3' <Predicate = (!icmp_ln90_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 40> <Delay = 6.07>
ST_416 : Operation 1432 [8/16] (6.07ns)   --->   "%div3 = fdiv i32 %Temproray_5, i32 %Precision" [deeplib/main.cpp:94]   --->   Operation 1432 'fdiv' 'div3' <Predicate = (!icmp_ln90_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 41> <Delay = 6.07>
ST_417 : Operation 1433 [7/16] (6.07ns)   --->   "%div3 = fdiv i32 %Temproray_5, i32 %Precision" [deeplib/main.cpp:94]   --->   Operation 1433 'fdiv' 'div3' <Predicate = (!icmp_ln90_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 42> <Delay = 6.07>
ST_418 : Operation 1434 [6/16] (6.07ns)   --->   "%div3 = fdiv i32 %Temproray_5, i32 %Precision" [deeplib/main.cpp:94]   --->   Operation 1434 'fdiv' 'div3' <Predicate = (!icmp_ln90_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 43> <Delay = 6.07>
ST_419 : Operation 1435 [5/16] (6.07ns)   --->   "%div3 = fdiv i32 %Temproray_5, i32 %Precision" [deeplib/main.cpp:94]   --->   Operation 1435 'fdiv' 'div3' <Predicate = (!icmp_ln90_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 44> <Delay = 6.07>
ST_420 : Operation 1436 [4/16] (6.07ns)   --->   "%div3 = fdiv i32 %Temproray_5, i32 %Precision" [deeplib/main.cpp:94]   --->   Operation 1436 'fdiv' 'div3' <Predicate = (!icmp_ln90_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 45> <Delay = 6.07>
ST_421 : Operation 1437 [3/16] (6.07ns)   --->   "%div3 = fdiv i32 %Temproray_5, i32 %Precision" [deeplib/main.cpp:94]   --->   Operation 1437 'fdiv' 'div3' <Predicate = (!icmp_ln90_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 46> <Delay = 6.07>
ST_422 : Operation 1438 [2/16] (6.07ns)   --->   "%div3 = fdiv i32 %Temproray_5, i32 %Precision" [deeplib/main.cpp:94]   --->   Operation 1438 'fdiv' 'div3' <Predicate = (!icmp_ln90_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 47> <Delay = 6.07>
ST_423 : Operation 1439 [1/16] (6.07ns)   --->   "%div3 = fdiv i32 %Temproray_5, i32 %Precision" [deeplib/main.cpp:94]   --->   Operation 1439 'fdiv' 'div3' <Predicate = (!icmp_ln90_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 48> <Delay = 3.25>
ST_424 : Operation 1440 [1/1] (0.00ns)   --->   "%idx_6_cast21 = zext i11 %idx_6" [deeplib/main.cpp:90]   --->   Operation 1440 'zext' 'idx_6_cast21' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>
ST_424 : Operation 1441 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [deeplib/main.cpp:90]   --->   Operation 1441 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>
ST_424 : Operation 1442 [1/1] (0.00ns)   --->   "%Bias_addr_1 = getelementptr i32 %Bias, i64, i64 %idx_6_cast21" [deeplib/main.cpp:94]   --->   Operation 1442 'getelementptr' 'Bias_addr_1' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>
ST_424 : Operation 1443 [1/1] (3.25ns)   --->   "%store_ln94 = store i32 %div3, i11 %Bias_addr_1" [deeplib/main.cpp:94]   --->   Operation 1443 'store' 'store_ln94' <Predicate = (!icmp_ln90_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_424 : Operation 1444 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb263"   --->   Operation 1444 'br' 'br_ln0' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>

State 425 <SV = 16> <Delay = 6.91>
ST_425 : Operation 1445 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge35"   --->   Operation 1445 'br' 'br_ln0' <Predicate = (and_ln88)> <Delay = 0.00>
ST_425 : Operation 1446 [2/2] (6.91ns)   --->   "%tmp2 = mul i32 %Filter_size, i32 %Filter_size_2" [deeplib/main.cpp:66]   --->   Operation 1446 'mul' 'tmp2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 1447 [2/2] (6.91ns)   --->   "%tmp4 = mul i32 %Filter_size_1, i32 %Filter_size_3" [deeplib/main.cpp:67]   --->   Operation 1447 'mul' 'tmp4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 17> <Delay = 6.91>
ST_426 : Operation 1448 [1/2] (6.91ns)   --->   "%tmp2 = mul i32 %Filter_size, i32 %Filter_size_2" [deeplib/main.cpp:66]   --->   Operation 1448 'mul' 'tmp2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 1449 [1/2] (6.91ns)   --->   "%tmp4 = mul i32 %Filter_size_1, i32 %Filter_size_3" [deeplib/main.cpp:67]   --->   Operation 1449 'mul' 'tmp4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 427 <SV = 18> <Delay = 6.91>
ST_427 : Operation 1450 [2/2] (6.91ns)   --->   "%mul54 = mul i32 %tmp4, i32 %tmp2" [deeplib/main.cpp:67]   --->   Operation 1450 'mul' 'mul54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 19> <Delay = 6.91>
ST_428 : Operation 1451 [1/2] (6.91ns)   --->   "%mul54 = mul i32 %tmp4, i32 %tmp2" [deeplib/main.cpp:67]   --->   Operation 1451 'mul' 'mul54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 20> <Delay = 3.45>
ST_429 : Operation 1452 [1/1] (2.47ns)   --->   "%icmp_ln99 = icmp_sgt  i32 %mul54, i32" [deeplib/main.cpp:99]   --->   Operation 1452 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 1453 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %._crit_edge40, void %.lr.ph39" [deeplib/main.cpp:99]   --->   Operation 1453 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 1454 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i32 %mul54" [deeplib/main.cpp:99]   --->   Operation 1454 'trunc' 'trunc_ln99' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_429 : Operation 1455 [1/1] (1.76ns)   --->   "%br_ln99 = br void %bb262" [deeplib/main.cpp:99]   --->   Operation 1455 'br' 'br_ln99' <Predicate = (icmp_ln99)> <Delay = 1.76>

State 430 <SV = 21> <Delay = 2.47>
ST_430 : Operation 1456 [1/1] (0.00ns)   --->   "%idx_8 = phi i15 %add_ln99, void %bb262.split, i15, void %.lr.ph39" [deeplib/main.cpp:99]   --->   Operation 1456 'phi' 'idx_8' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 1457 [1/1] (0.00ns)   --->   "%idx_8_cast = zext i15 %idx_8" [deeplib/main.cpp:99]   --->   Operation 1457 'zext' 'idx_8_cast' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 1458 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1458 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 1459 [1/1] (2.47ns)   --->   "%icmp_ln99_1 = icmp_eq  i31 %idx_8_cast, i31 %trunc_ln99" [deeplib/main.cpp:99]   --->   Operation 1459 'icmp' 'icmp_ln99_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 1460 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1460 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 1461 [1/1] (1.94ns)   --->   "%add_ln99 = add i15 %idx_8, i15" [deeplib/main.cpp:99]   --->   Operation 1461 'add' 'add_ln99' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 1462 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99_1, void %bb262.split, void %._crit_edge40.loopexit" [deeplib/main.cpp:99]   --->   Operation 1462 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>

State 431 <SV = 22> <Delay = 2.23>
ST_431 : Operation 1463 [11/11] (2.23ns)   --->   "%tmp_10 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:102]   --->   Operation 1463 'call' 'tmp_10' <Predicate = (!icmp_ln99_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 432 <SV = 23> <Delay = 2.23>
ST_432 : Operation 1464 [10/11] (2.23ns)   --->   "%tmp_10 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:102]   --->   Operation 1464 'call' 'tmp_10' <Predicate = (!icmp_ln99_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 433 <SV = 24> <Delay = 2.23>
ST_433 : Operation 1465 [9/11] (2.23ns)   --->   "%tmp_10 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:102]   --->   Operation 1465 'call' 'tmp_10' <Predicate = (!icmp_ln99_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 434 <SV = 25> <Delay = 2.23>
ST_434 : Operation 1466 [8/11] (2.23ns)   --->   "%tmp_10 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:102]   --->   Operation 1466 'call' 'tmp_10' <Predicate = (!icmp_ln99_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 435 <SV = 26> <Delay = 2.23>
ST_435 : Operation 1467 [7/11] (2.23ns)   --->   "%tmp_10 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:102]   --->   Operation 1467 'call' 'tmp_10' <Predicate = (!icmp_ln99_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 436 <SV = 27> <Delay = 2.23>
ST_436 : Operation 1468 [6/11] (2.23ns)   --->   "%tmp_10 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:102]   --->   Operation 1468 'call' 'tmp_10' <Predicate = (!icmp_ln99_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 437 <SV = 28> <Delay = 2.23>
ST_437 : Operation 1469 [5/11] (2.23ns)   --->   "%tmp_10 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:102]   --->   Operation 1469 'call' 'tmp_10' <Predicate = (!icmp_ln99_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 438 <SV = 29> <Delay = 2.23>
ST_438 : Operation 1470 [4/11] (2.23ns)   --->   "%tmp_10 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:102]   --->   Operation 1470 'call' 'tmp_10' <Predicate = (!icmp_ln99_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 439 <SV = 30> <Delay = 2.23>
ST_439 : Operation 1471 [3/11] (2.23ns)   --->   "%tmp_10 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:102]   --->   Operation 1471 'call' 'tmp_10' <Predicate = (!icmp_ln99_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 440 <SV = 31> <Delay = 2.23>
ST_440 : Operation 1472 [2/11] (2.23ns)   --->   "%tmp_10 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:102]   --->   Operation 1472 'call' 'tmp_10' <Predicate = (!icmp_ln99_1)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 441 <SV = 32> <Delay = 6.41>
ST_441 : Operation 1473 [1/11] (0.00ns)   --->   "%tmp_10 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32, i1" [deeplib/main.cpp:102]   --->   Operation 1473 'call' 'tmp_10' <Predicate = (!icmp_ln99_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_441 : Operation 1474 [6/6] (6.41ns)   --->   "%Temproray_6 = sitofp i32 %tmp_10" [deeplib/main.cpp:102]   --->   Operation 1474 'sitofp' 'Temproray_6' <Predicate = (!icmp_ln99_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 442 <SV = 33> <Delay = 6.41>
ST_442 : Operation 1475 [5/6] (6.41ns)   --->   "%Temproray_6 = sitofp i32 %tmp_10" [deeplib/main.cpp:102]   --->   Operation 1475 'sitofp' 'Temproray_6' <Predicate = (!icmp_ln99_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 443 <SV = 34> <Delay = 6.41>
ST_443 : Operation 1476 [4/6] (6.41ns)   --->   "%Temproray_6 = sitofp i32 %tmp_10" [deeplib/main.cpp:102]   --->   Operation 1476 'sitofp' 'Temproray_6' <Predicate = (!icmp_ln99_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 444 <SV = 35> <Delay = 6.41>
ST_444 : Operation 1477 [3/6] (6.41ns)   --->   "%Temproray_6 = sitofp i32 %tmp_10" [deeplib/main.cpp:102]   --->   Operation 1477 'sitofp' 'Temproray_6' <Predicate = (!icmp_ln99_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 445 <SV = 36> <Delay = 6.41>
ST_445 : Operation 1478 [2/6] (6.41ns)   --->   "%Temproray_6 = sitofp i32 %tmp_10" [deeplib/main.cpp:102]   --->   Operation 1478 'sitofp' 'Temproray_6' <Predicate = (!icmp_ln99_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 446 <SV = 37> <Delay = 6.41>
ST_446 : Operation 1479 [1/6] (6.41ns)   --->   "%Temproray_6 = sitofp i32 %tmp_10" [deeplib/main.cpp:102]   --->   Operation 1479 'sitofp' 'Temproray_6' <Predicate = (!icmp_ln99_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 447 <SV = 38> <Delay = 6.07>
ST_447 : Operation 1480 [16/16] (6.07ns)   --->   "%div4 = fdiv i32 %Temproray_6, i32 %Precision" [deeplib/main.cpp:103]   --->   Operation 1480 'fdiv' 'div4' <Predicate = (!icmp_ln99_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 39> <Delay = 6.07>
ST_448 : Operation 1481 [15/16] (6.07ns)   --->   "%div4 = fdiv i32 %Temproray_6, i32 %Precision" [deeplib/main.cpp:103]   --->   Operation 1481 'fdiv' 'div4' <Predicate = (!icmp_ln99_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 40> <Delay = 6.07>
ST_449 : Operation 1482 [14/16] (6.07ns)   --->   "%div4 = fdiv i32 %Temproray_6, i32 %Precision" [deeplib/main.cpp:103]   --->   Operation 1482 'fdiv' 'div4' <Predicate = (!icmp_ln99_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 41> <Delay = 6.07>
ST_450 : Operation 1483 [13/16] (6.07ns)   --->   "%div4 = fdiv i32 %Temproray_6, i32 %Precision" [deeplib/main.cpp:103]   --->   Operation 1483 'fdiv' 'div4' <Predicate = (!icmp_ln99_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 42> <Delay = 6.07>
ST_451 : Operation 1484 [12/16] (6.07ns)   --->   "%div4 = fdiv i32 %Temproray_6, i32 %Precision" [deeplib/main.cpp:103]   --->   Operation 1484 'fdiv' 'div4' <Predicate = (!icmp_ln99_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 43> <Delay = 6.07>
ST_452 : Operation 1485 [11/16] (6.07ns)   --->   "%div4 = fdiv i32 %Temproray_6, i32 %Precision" [deeplib/main.cpp:103]   --->   Operation 1485 'fdiv' 'div4' <Predicate = (!icmp_ln99_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 453 <SV = 44> <Delay = 6.07>
ST_453 : Operation 1486 [10/16] (6.07ns)   --->   "%div4 = fdiv i32 %Temproray_6, i32 %Precision" [deeplib/main.cpp:103]   --->   Operation 1486 'fdiv' 'div4' <Predicate = (!icmp_ln99_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 454 <SV = 45> <Delay = 6.07>
ST_454 : Operation 1487 [9/16] (6.07ns)   --->   "%div4 = fdiv i32 %Temproray_6, i32 %Precision" [deeplib/main.cpp:103]   --->   Operation 1487 'fdiv' 'div4' <Predicate = (!icmp_ln99_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 455 <SV = 46> <Delay = 6.07>
ST_455 : Operation 1488 [8/16] (6.07ns)   --->   "%div4 = fdiv i32 %Temproray_6, i32 %Precision" [deeplib/main.cpp:103]   --->   Operation 1488 'fdiv' 'div4' <Predicate = (!icmp_ln99_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 47> <Delay = 6.07>
ST_456 : Operation 1489 [7/16] (6.07ns)   --->   "%div4 = fdiv i32 %Temproray_6, i32 %Precision" [deeplib/main.cpp:103]   --->   Operation 1489 'fdiv' 'div4' <Predicate = (!icmp_ln99_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 457 <SV = 48> <Delay = 6.07>
ST_457 : Operation 1490 [6/16] (6.07ns)   --->   "%div4 = fdiv i32 %Temproray_6, i32 %Precision" [deeplib/main.cpp:103]   --->   Operation 1490 'fdiv' 'div4' <Predicate = (!icmp_ln99_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 49> <Delay = 6.07>
ST_458 : Operation 1491 [5/16] (6.07ns)   --->   "%div4 = fdiv i32 %Temproray_6, i32 %Precision" [deeplib/main.cpp:103]   --->   Operation 1491 'fdiv' 'div4' <Predicate = (!icmp_ln99_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 459 <SV = 50> <Delay = 6.07>
ST_459 : Operation 1492 [4/16] (6.07ns)   --->   "%div4 = fdiv i32 %Temproray_6, i32 %Precision" [deeplib/main.cpp:103]   --->   Operation 1492 'fdiv' 'div4' <Predicate = (!icmp_ln99_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 51> <Delay = 6.07>
ST_460 : Operation 1493 [3/16] (6.07ns)   --->   "%div4 = fdiv i32 %Temproray_6, i32 %Precision" [deeplib/main.cpp:103]   --->   Operation 1493 'fdiv' 'div4' <Predicate = (!icmp_ln99_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 52> <Delay = 6.07>
ST_461 : Operation 1494 [2/16] (6.07ns)   --->   "%div4 = fdiv i32 %Temproray_6, i32 %Precision" [deeplib/main.cpp:103]   --->   Operation 1494 'fdiv' 'div4' <Predicate = (!icmp_ln99_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 53> <Delay = 6.07>
ST_462 : Operation 1495 [1/16] (6.07ns)   --->   "%div4 = fdiv i32 %Temproray_6, i32 %Precision" [deeplib/main.cpp:103]   --->   Operation 1495 'fdiv' 'div4' <Predicate = (!icmp_ln99_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 463 <SV = 54> <Delay = 3.25>
ST_463 : Operation 1496 [1/1] (0.00ns)   --->   "%idx_8_cast25 = zext i15 %idx_8" [deeplib/main.cpp:99]   --->   Operation 1496 'zext' 'idx_8_cast25' <Predicate = (!icmp_ln99_1)> <Delay = 0.00>
ST_463 : Operation 1497 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [deeplib/main.cpp:99]   --->   Operation 1497 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99_1)> <Delay = 0.00>
ST_463 : Operation 1498 [1/1] (0.00ns)   --->   "%Weight_addr = getelementptr i32 %Weight, i64, i64 %idx_8_cast25" [deeplib/main.cpp:103]   --->   Operation 1498 'getelementptr' 'Weight_addr' <Predicate = (!icmp_ln99_1)> <Delay = 0.00>
ST_463 : Operation 1499 [1/1] (3.25ns)   --->   "%store_ln103 = store i32 %div4, i15 %Weight_addr" [deeplib/main.cpp:103]   --->   Operation 1499 'store' 'store_ln103' <Predicate = (!icmp_ln99_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_463 : Operation 1500 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb262"   --->   Operation 1500 'br' 'br_ln0' <Predicate = (!icmp_ln99_1)> <Delay = 0.00>

State 464 <SV = 22> <Delay = 6.68>
ST_464 : Operation 1501 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge40"   --->   Operation 1501 'br' 'br_ln0' <Predicate = (icmp_ln85 & icmp_ln99)> <Delay = 0.00>
ST_464 : Operation 1502 [1/1] (2.55ns)   --->   "%sub_ln108 = sub i32 %Input_Size, i32 %Filter_size_2" [deeplib/main.cpp:108]   --->   Operation 1502 'sub' 'sub_ln108' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 1503 [36/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1503 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 1504 [1/1] (2.55ns)   --->   "%sub_ln109 = sub i32 %Input_Size_1, i32 %Filter_size_3" [deeplib/main.cpp:109]   --->   Operation 1504 'sub' 'sub_ln109' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 1505 [36/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1505 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 1506 [1/1] (2.47ns)   --->   "%cmp135 = icmp_eq  i32 %Bias_Activation, i32" [deeplib/main.cpp:61]   --->   Operation 1506 'icmp' 'cmp135' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 1507 [1/1] (2.47ns)   --->   "%cmp139 = icmp_eq  i32 %Relu_Activation, i32" [deeplib/main.cpp:60]   --->   Operation 1507 'icmp' 'cmp139' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 23> <Delay = 4.13>
ST_465 : Operation 1508 [35/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1508 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_465 : Operation 1509 [35/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1509 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 24> <Delay = 4.13>
ST_466 : Operation 1510 [34/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1510 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_466 : Operation 1511 [34/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1511 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 467 <SV = 25> <Delay = 4.13>
ST_467 : Operation 1512 [33/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1512 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_467 : Operation 1513 [33/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1513 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 26> <Delay = 4.13>
ST_468 : Operation 1514 [32/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1514 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_468 : Operation 1515 [32/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1515 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 469 <SV = 27> <Delay = 4.13>
ST_469 : Operation 1516 [31/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1516 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_469 : Operation 1517 [31/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1517 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 470 <SV = 28> <Delay = 4.13>
ST_470 : Operation 1518 [30/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1518 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_470 : Operation 1519 [30/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1519 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 471 <SV = 29> <Delay = 4.13>
ST_471 : Operation 1520 [29/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1520 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 1521 [29/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1521 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 472 <SV = 30> <Delay = 4.13>
ST_472 : Operation 1522 [28/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1522 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 1523 [28/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1523 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 473 <SV = 31> <Delay = 4.13>
ST_473 : Operation 1524 [27/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1524 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_473 : Operation 1525 [27/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1525 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 474 <SV = 32> <Delay = 4.13>
ST_474 : Operation 1526 [26/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1526 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 1527 [26/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1527 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 475 <SV = 33> <Delay = 4.13>
ST_475 : Operation 1528 [25/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1528 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 1529 [25/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1529 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 34> <Delay = 4.13>
ST_476 : Operation 1530 [24/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1530 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 1531 [24/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1531 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 35> <Delay = 4.13>
ST_477 : Operation 1532 [23/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1532 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_477 : Operation 1533 [23/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1533 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 36> <Delay = 4.13>
ST_478 : Operation 1534 [22/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1534 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 1535 [22/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1535 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 479 <SV = 37> <Delay = 4.13>
ST_479 : Operation 1536 [21/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1536 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_479 : Operation 1537 [21/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1537 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 38> <Delay = 4.13>
ST_480 : Operation 1538 [20/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1538 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 1539 [20/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1539 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 39> <Delay = 4.13>
ST_481 : Operation 1540 [19/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1540 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 1541 [19/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1541 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 40> <Delay = 4.13>
ST_482 : Operation 1542 [18/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1542 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 1543 [18/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1543 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 483 <SV = 41> <Delay = 4.13>
ST_483 : Operation 1544 [17/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1544 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_483 : Operation 1545 [17/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1545 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 42> <Delay = 4.13>
ST_484 : Operation 1546 [16/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1546 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_484 : Operation 1547 [16/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1547 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 43> <Delay = 4.13>
ST_485 : Operation 1548 [15/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1548 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 1549 [15/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1549 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 486 <SV = 44> <Delay = 4.13>
ST_486 : Operation 1550 [14/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1550 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_486 : Operation 1551 [14/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1551 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 487 <SV = 45> <Delay = 4.13>
ST_487 : Operation 1552 [13/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1552 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_487 : Operation 1553 [13/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1553 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 46> <Delay = 4.13>
ST_488 : Operation 1554 [12/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1554 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 1555 [12/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1555 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 489 <SV = 47> <Delay = 4.13>
ST_489 : Operation 1556 [11/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1556 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_489 : Operation 1557 [11/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1557 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 490 <SV = 48> <Delay = 4.13>
ST_490 : Operation 1558 [10/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1558 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_490 : Operation 1559 [10/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1559 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 49> <Delay = 4.13>
ST_491 : Operation 1560 [9/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1560 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_491 : Operation 1561 [9/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1561 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 50> <Delay = 4.13>
ST_492 : Operation 1562 [8/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1562 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_492 : Operation 1563 [8/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1563 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 51> <Delay = 4.13>
ST_493 : Operation 1564 [7/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1564 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_493 : Operation 1565 [7/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1565 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 52> <Delay = 4.13>
ST_494 : Operation 1566 [6/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1566 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_494 : Operation 1567 [6/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1567 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 53> <Delay = 4.13>
ST_495 : Operation 1568 [5/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1568 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 1569 [5/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1569 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 54> <Delay = 4.13>
ST_496 : Operation 1570 [4/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1570 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 1571 [4/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1571 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 55> <Delay = 4.13>
ST_497 : Operation 1572 [3/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1572 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 1573 [3/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1573 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 56> <Delay = 4.13>
ST_498 : Operation 1574 [2/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1574 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 1575 [2/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1575 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 499 <SV = 57> <Delay = 6.68>
ST_499 : Operation 1576 [1/36] (4.13ns)   --->   "%sdiv_ln108 = sdiv i32 %sub_ln108, i32 %Stride_Size" [deeplib/main.cpp:108]   --->   Operation 1576 'sdiv' 'sdiv_ln108' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 1577 [1/1] (2.55ns)   --->   "%H_Result_1 = add i32 %sdiv_ln108, i32" [deeplib/main.cpp:108]   --->   Operation 1577 'add' 'H_Result_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 1578 [1/36] (4.13ns)   --->   "%sdiv_ln109 = sdiv i32 %sub_ln109, i32 %Stride_Size_1" [deeplib/main.cpp:109]   --->   Operation 1578 'sdiv' 'sdiv_ln109' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 1579 [1/1] (2.55ns)   --->   "%W_Result_1 = add i32 %sdiv_ln109, i32" [deeplib/main.cpp:109]   --->   Operation 1579 'add' 'W_Result_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 58> <Delay = 6.91>
ST_500 : Operation 1580 [2/2] (6.91ns)   --->   "%mul_ln112 = mul i32 %H_Result_1, i32 %W_Result_1" [deeplib/main.cpp:112]   --->   Operation 1580 'mul' 'mul_ln112' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 59> <Delay = 6.91>
ST_501 : Operation 1581 [1/2] (6.91ns)   --->   "%mul_ln112 = mul i32 %H_Result_1, i32 %W_Result_1" [deeplib/main.cpp:112]   --->   Operation 1581 'mul' 'mul_ln112' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 60> <Delay = 6.91>
ST_502 : Operation 1582 [2/2] (6.91ns)   --->   "%mul_ln112_1 = mul i32 %mul_ln112, i32 %Filter_size" [deeplib/main.cpp:112]   --->   Operation 1582 'mul' 'mul_ln112_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 503 <SV = 61> <Delay = 6.91>
ST_503 : Operation 1583 [1/2] (6.91ns)   --->   "%mul_ln112_1 = mul i32 %mul_ln112, i32 %Filter_size" [deeplib/main.cpp:112]   --->   Operation 1583 'mul' 'mul_ln112_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 504 <SV = 62> <Delay = 6.41>
ST_504 : Operation 1584 [6/6] (6.41ns)   --->   "%Temproray_7 = sitofp i32 %mul_ln112_1" [deeplib/main.cpp:112]   --->   Operation 1584 'sitofp' 'Temproray_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 505 <SV = 63> <Delay = 6.41>
ST_505 : Operation 1585 [5/6] (6.41ns)   --->   "%Temproray_7 = sitofp i32 %mul_ln112_1" [deeplib/main.cpp:112]   --->   Operation 1585 'sitofp' 'Temproray_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 506 <SV = 64> <Delay = 6.41>
ST_506 : Operation 1586 [4/6] (6.41ns)   --->   "%Temproray_7 = sitofp i32 %mul_ln112_1" [deeplib/main.cpp:112]   --->   Operation 1586 'sitofp' 'Temproray_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 507 <SV = 65> <Delay = 6.41>
ST_507 : Operation 1587 [3/6] (6.41ns)   --->   "%Temproray_7 = sitofp i32 %mul_ln112_1" [deeplib/main.cpp:112]   --->   Operation 1587 'sitofp' 'Temproray_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 508 <SV = 66> <Delay = 6.41>
ST_508 : Operation 1588 [2/6] (6.41ns)   --->   "%Temproray_7 = sitofp i32 %mul_ln112_1" [deeplib/main.cpp:112]   --->   Operation 1588 'sitofp' 'Temproray_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 509 <SV = 67> <Delay = 6.41>
ST_509 : Operation 1589 [1/6] (6.41ns)   --->   "%Temproray_7 = sitofp i32 %mul_ln112_1" [deeplib/main.cpp:112]   --->   Operation 1589 'sitofp' 'Temproray_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 118 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 510 <SV = 68> <Delay = 4.78>
ST_510 : Operation 1590 [4/4] (4.78ns)   --->   "%tmp_11 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Temproray_7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 1590 'call' 'tmp_11' <Predicate = true> <Delay = 4.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 511 <SV = 69> <Delay = 6.32>
ST_511 : Operation 1591 [3/4] (6.32ns)   --->   "%tmp_11 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Temproray_7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 1591 'call' 'tmp_11' <Predicate = true> <Delay = 6.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 512 <SV = 70> <Delay = 6.32>
ST_512 : Operation 1592 [2/4] (6.32ns)   --->   "%tmp_11 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Temproray_7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 1592 'call' 'tmp_11' <Predicate = true> <Delay = 6.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 513 <SV = 71> <Delay = 5.48>
ST_513 : Operation 1593 [1/4] (3.25ns)   --->   "%tmp_11 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Temproray_7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 1593 'call' 'tmp_11' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_513 : Operation 1594 [11/11] (2.23ns)   --->   "%empty_32 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_11, i1" [deeplib/main.cpp:113]   --->   Operation 1594 'call' 'empty_32' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 514 <SV = 72> <Delay = 2.23>
ST_514 : Operation 1595 [10/11] (2.23ns)   --->   "%empty_32 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_11, i1" [deeplib/main.cpp:113]   --->   Operation 1595 'call' 'empty_32' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 515 <SV = 73> <Delay = 2.23>
ST_515 : Operation 1596 [9/11] (2.23ns)   --->   "%empty_32 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_11, i1" [deeplib/main.cpp:113]   --->   Operation 1596 'call' 'empty_32' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 516 <SV = 74> <Delay = 2.23>
ST_516 : Operation 1597 [8/11] (2.23ns)   --->   "%empty_32 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_11, i1" [deeplib/main.cpp:113]   --->   Operation 1597 'call' 'empty_32' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 517 <SV = 75> <Delay = 2.23>
ST_517 : Operation 1598 [7/11] (2.23ns)   --->   "%empty_32 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_11, i1" [deeplib/main.cpp:113]   --->   Operation 1598 'call' 'empty_32' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 518 <SV = 76> <Delay = 2.23>
ST_518 : Operation 1599 [6/11] (2.23ns)   --->   "%empty_32 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_11, i1" [deeplib/main.cpp:113]   --->   Operation 1599 'call' 'empty_32' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 519 <SV = 77> <Delay = 2.23>
ST_519 : Operation 1600 [5/11] (2.23ns)   --->   "%empty_32 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_11, i1" [deeplib/main.cpp:113]   --->   Operation 1600 'call' 'empty_32' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 520 <SV = 78> <Delay = 2.23>
ST_520 : Operation 1601 [4/11] (2.23ns)   --->   "%empty_32 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_11, i1" [deeplib/main.cpp:113]   --->   Operation 1601 'call' 'empty_32' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 521 <SV = 79> <Delay = 2.23>
ST_521 : Operation 1602 [3/11] (2.23ns)   --->   "%empty_32 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_11, i1" [deeplib/main.cpp:113]   --->   Operation 1602 'call' 'empty_32' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 522 <SV = 80> <Delay = 2.23>
ST_522 : Operation 1603 [2/11] (2.23ns)   --->   "%empty_32 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_11, i1" [deeplib/main.cpp:113]   --->   Operation 1603 'call' 'empty_32' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 523 <SV = 81> <Delay = 0.00>
ST_523 : Operation 1604 [1/11] (0.00ns)   --->   "%empty_32 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_11, i1" [deeplib/main.cpp:113]   --->   Operation 1604 'call' 'empty_32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 524 <SV = 82> <Delay = 2.23>
ST_524 : Operation 1605 [11/11] (2.23ns)   --->   "%empty_33 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result_1, i1, i32 %empty_32" [deeplib/main.cpp:114]   --->   Operation 1605 'call' 'empty_33' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 525 <SV = 83> <Delay = 2.23>
ST_525 : Operation 1606 [10/11] (2.23ns)   --->   "%empty_33 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result_1, i1, i32 %empty_32" [deeplib/main.cpp:114]   --->   Operation 1606 'call' 'empty_33' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 526 <SV = 84> <Delay = 2.23>
ST_526 : Operation 1607 [9/11] (2.23ns)   --->   "%empty_33 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result_1, i1, i32 %empty_32" [deeplib/main.cpp:114]   --->   Operation 1607 'call' 'empty_33' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 527 <SV = 85> <Delay = 2.23>
ST_527 : Operation 1608 [8/11] (2.23ns)   --->   "%empty_33 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result_1, i1, i32 %empty_32" [deeplib/main.cpp:114]   --->   Operation 1608 'call' 'empty_33' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 528 <SV = 86> <Delay = 2.23>
ST_528 : Operation 1609 [7/11] (2.23ns)   --->   "%empty_33 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result_1, i1, i32 %empty_32" [deeplib/main.cpp:114]   --->   Operation 1609 'call' 'empty_33' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 529 <SV = 87> <Delay = 2.23>
ST_529 : Operation 1610 [6/11] (2.23ns)   --->   "%empty_33 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result_1, i1, i32 %empty_32" [deeplib/main.cpp:114]   --->   Operation 1610 'call' 'empty_33' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 530 <SV = 88> <Delay = 2.23>
ST_530 : Operation 1611 [5/11] (2.23ns)   --->   "%empty_33 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result_1, i1, i32 %empty_32" [deeplib/main.cpp:114]   --->   Operation 1611 'call' 'empty_33' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 531 <SV = 89> <Delay = 2.23>
ST_531 : Operation 1612 [4/11] (2.23ns)   --->   "%empty_33 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result_1, i1, i32 %empty_32" [deeplib/main.cpp:114]   --->   Operation 1612 'call' 'empty_33' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 532 <SV = 90> <Delay = 2.23>
ST_532 : Operation 1613 [3/11] (2.23ns)   --->   "%empty_33 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result_1, i1, i32 %empty_32" [deeplib/main.cpp:114]   --->   Operation 1613 'call' 'empty_33' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 533 <SV = 91> <Delay = 2.23>
ST_533 : Operation 1614 [2/11] (2.23ns)   --->   "%empty_33 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result_1, i1, i32 %empty_32" [deeplib/main.cpp:114]   --->   Operation 1614 'call' 'empty_33' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 534 <SV = 92> <Delay = 0.00>
ST_534 : Operation 1615 [1/11] (0.00ns)   --->   "%empty_33 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %H_Result_1, i1, i32 %empty_32" [deeplib/main.cpp:114]   --->   Operation 1615 'call' 'empty_33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 535 <SV = 93> <Delay = 2.23>
ST_535 : Operation 1616 [11/11] (2.23ns)   --->   "%empty_34 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result_1, i1, i32 %empty_33" [deeplib/main.cpp:115]   --->   Operation 1616 'call' 'empty_34' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 536 <SV = 94> <Delay = 2.23>
ST_536 : Operation 1617 [10/11] (2.23ns)   --->   "%empty_34 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result_1, i1, i32 %empty_33" [deeplib/main.cpp:115]   --->   Operation 1617 'call' 'empty_34' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 537 <SV = 95> <Delay = 2.23>
ST_537 : Operation 1618 [9/11] (2.23ns)   --->   "%empty_34 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result_1, i1, i32 %empty_33" [deeplib/main.cpp:115]   --->   Operation 1618 'call' 'empty_34' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 538 <SV = 96> <Delay = 2.23>
ST_538 : Operation 1619 [8/11] (2.23ns)   --->   "%empty_34 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result_1, i1, i32 %empty_33" [deeplib/main.cpp:115]   --->   Operation 1619 'call' 'empty_34' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 539 <SV = 97> <Delay = 2.23>
ST_539 : Operation 1620 [7/11] (2.23ns)   --->   "%empty_34 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result_1, i1, i32 %empty_33" [deeplib/main.cpp:115]   --->   Operation 1620 'call' 'empty_34' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_539 : Operation 1621 [4/4] (2.15ns) (root node of the DSP)   --->   "%tmp6 = mul i15 %trunc_ln42, i15 %trunc_ln42_2" [deeplib/main.cpp:42]   --->   Operation 1621 'mul' 'tmp6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 540 <SV = 98> <Delay = 2.23>
ST_540 : Operation 1622 [6/11] (2.23ns)   --->   "%empty_34 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result_1, i1, i32 %empty_33" [deeplib/main.cpp:115]   --->   Operation 1622 'call' 'empty_34' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_540 : Operation 1623 [3/4] (2.15ns) (root node of the DSP)   --->   "%tmp6 = mul i15 %trunc_ln42, i15 %trunc_ln42_2" [deeplib/main.cpp:42]   --->   Operation 1623 'mul' 'tmp6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 541 <SV = 99> <Delay = 2.23>
ST_541 : Operation 1624 [5/11] (2.23ns)   --->   "%empty_34 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result_1, i1, i32 %empty_33" [deeplib/main.cpp:115]   --->   Operation 1624 'call' 'empty_34' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_541 : Operation 1625 [2/4] (2.15ns) (root node of the DSP)   --->   "%tmp6 = mul i15 %trunc_ln42, i15 %trunc_ln42_2" [deeplib/main.cpp:42]   --->   Operation 1625 'mul' 'tmp6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 542 <SV = 100> <Delay = 2.23>
ST_542 : Operation 1626 [4/11] (2.23ns)   --->   "%empty_34 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result_1, i1, i32 %empty_33" [deeplib/main.cpp:115]   --->   Operation 1626 'call' 'empty_34' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_542 : Operation 1627 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul95 = mul i15 %trunc_ln42_4, i15 %trunc_ln42_3" [deeplib/main.cpp:42]   --->   Operation 1627 'mul' 'mul95' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_542 : Operation 1628 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp6 = mul i15 %trunc_ln42, i15 %trunc_ln42_2" [deeplib/main.cpp:42]   --->   Operation 1628 'mul' 'tmp6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_542 : Operation 1629 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul117 = mul i15 %tmp6, i15 %trunc_ln42_1" [deeplib/main.cpp:42]   --->   Operation 1629 'mul' 'mul117' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 543 <SV = 101> <Delay = 2.23>
ST_543 : Operation 1630 [3/11] (2.23ns)   --->   "%empty_34 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result_1, i1, i32 %empty_33" [deeplib/main.cpp:115]   --->   Operation 1630 'call' 'empty_34' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_543 : Operation 1631 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul95 = mul i15 %trunc_ln42_4, i15 %trunc_ln42_3" [deeplib/main.cpp:42]   --->   Operation 1631 'mul' 'mul95' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_543 : Operation 1632 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul117 = mul i15 %tmp6, i15 %trunc_ln42_1" [deeplib/main.cpp:42]   --->   Operation 1632 'mul' 'mul117' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 544 <SV = 102> <Delay = 2.23>
ST_544 : Operation 1633 [2/11] (2.23ns)   --->   "%empty_34 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result_1, i1, i32 %empty_33" [deeplib/main.cpp:115]   --->   Operation 1633 'call' 'empty_34' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_544 : Operation 1634 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul95 = mul i15 %trunc_ln42_4, i15 %trunc_ln42_3" [deeplib/main.cpp:42]   --->   Operation 1634 'mul' 'mul95' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_544 : Operation 1635 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul117 = mul i15 %tmp6, i15 %trunc_ln42_1" [deeplib/main.cpp:42]   --->   Operation 1635 'mul' 'mul117' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 545 <SV = 103> <Delay = 6.91>
ST_545 : Operation 1636 [1/11] (0.00ns)   --->   "%empty_34 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %W_Result_1, i1, i32 %empty_33" [deeplib/main.cpp:115]   --->   Operation 1636 'call' 'empty_34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_545 : Operation 1637 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul95 = mul i15 %trunc_ln42_4, i15 %trunc_ln42_3" [deeplib/main.cpp:42]   --->   Operation 1637 'mul' 'mul95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_545 : Operation 1638 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul117 = mul i15 %tmp6, i15 %trunc_ln42_1" [deeplib/main.cpp:42]   --->   Operation 1638 'mul' 'mul117' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_545 : Operation 1639 [1/1] (2.47ns)   --->   "%icmp_ln121 = icmp_sgt  i32 %Filter_size, i32" [deeplib/main.cpp:121]   --->   Operation 1639 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 1640 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %._crit_edge138, void %.lr.ph74" [deeplib/main.cpp:121]   --->   Operation 1640 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 1641 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i32 %Stride_Size_1" [deeplib/main.cpp:121]   --->   Operation 1641 'trunc' 'trunc_ln121' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_545 : Operation 1642 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = trunc i32 %Stride_Size" [deeplib/main.cpp:121]   --->   Operation 1642 'trunc' 'trunc_ln121_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_545 : Operation 1643 [1/1] (0.00ns)   --->   "%trunc_ln121_2 = trunc i32 %Filter_size" [deeplib/main.cpp:121]   --->   Operation 1643 'trunc' 'trunc_ln121_2' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_545 : Operation 1644 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i32 %H_Result_1" [deeplib/main.cpp:121]   --->   Operation 1644 'zext' 'zext_ln121' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_545 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i32 %W_Result_1" [deeplib/main.cpp:121]   --->   Operation 1645 'zext' 'zext_ln121_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_545 : Operation 1646 [2/2] (6.91ns)   --->   "%mul_ln121 = mul i64 %zext_ln121_1, i64 %zext_ln121" [deeplib/main.cpp:121]   --->   Operation 1646 'mul' 'mul_ln121' <Predicate = (icmp_ln121)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 546 <SV = 104> <Delay = 6.91>
ST_546 : Operation 1647 [1/2] (6.91ns)   --->   "%mul_ln121 = mul i64 %zext_ln121_1, i64 %zext_ln121" [deeplib/main.cpp:121]   --->   Operation 1647 'mul' 'mul_ln121' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 547 <SV = 105> <Delay = 6.97>
ST_547 : Operation 1648 [1/1] (0.00ns)   --->   "%zext_ln121_2 = zext i31 %trunc_ln121_2" [deeplib/main.cpp:121]   --->   Operation 1648 'zext' 'zext_ln121_2' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln121_3 = zext i64 %mul_ln121" [deeplib/main.cpp:121]   --->   Operation 1649 'zext' 'zext_ln121_3' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 1650 [5/5] (6.97ns)   --->   "%mul_ln121_1 = mul i95 %zext_ln121_3, i95 %zext_ln121_2" [deeplib/main.cpp:121]   --->   Operation 1650 'mul' 'mul_ln121_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 548 <SV = 106> <Delay = 6.97>
ST_548 : Operation 1651 [4/5] (6.97ns)   --->   "%mul_ln121_1 = mul i95 %zext_ln121_3, i95 %zext_ln121_2" [deeplib/main.cpp:121]   --->   Operation 1651 'mul' 'mul_ln121_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 107> <Delay = 6.97>
ST_549 : Operation 1652 [3/5] (6.97ns)   --->   "%mul_ln121_1 = mul i95 %zext_ln121_3, i95 %zext_ln121_2" [deeplib/main.cpp:121]   --->   Operation 1652 'mul' 'mul_ln121_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 108> <Delay = 6.97>
ST_550 : Operation 1653 [2/5] (6.97ns)   --->   "%mul_ln121_1 = mul i95 %zext_ln121_3, i95 %zext_ln121_2" [deeplib/main.cpp:121]   --->   Operation 1653 'mul' 'mul_ln121_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 551 <SV = 109> <Delay = 6.97>
ST_551 : Operation 1654 [1/5] (6.97ns)   --->   "%mul_ln121_1 = mul i95 %zext_ln121_3, i95 %zext_ln121_2" [deeplib/main.cpp:121]   --->   Operation 1654 'mul' 'mul_ln121_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_551 : Operation 1655 [1/1] (2.47ns)   --->   "%icmp_ln125 = icmp_eq  i32 %W_Result_1, i32" [deeplib/main.cpp:125]   --->   Operation 1655 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_551 : Operation 1656 [1/1] (1.76ns)   --->   "%br_ln121 = br void" [deeplib/main.cpp:121]   --->   Operation 1656 'br' 'br_ln121' <Predicate = true> <Delay = 1.76>

State 552 <SV = 110> <Delay = 4.40>
ST_552 : Operation 1657 [1/1] (0.00ns)   --->   "%indvar_flatten19 = phi i95, void %.lr.ph74, i95 %add_ln121, void %._crit_edge59.loopexit._crit_edge" [deeplib/main.cpp:121]   --->   Operation 1657 'phi' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_552 : Operation 1658 [1/1] (0.00ns)   --->   "%idx2_2 = phi i32, void %.lr.ph74, i32 %select_ln123_2, void %._crit_edge59.loopexit._crit_edge" [deeplib/main.cpp:123]   --->   Operation 1658 'phi' 'idx2_2' <Predicate = true> <Delay = 0.00>
ST_552 : Operation 1659 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i32 %idx2_2" [deeplib/main.cpp:123]   --->   Operation 1659 'trunc' 'trunc_ln123' <Predicate = true> <Delay = 0.00>
ST_552 : Operation 1660 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_35 = mul i15 %trunc_ln123, i15 %trunc_ln121_1" [deeplib/main.cpp:123]   --->   Operation 1660 'mul' 'empty_35' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_552 : Operation 1661 [1/1] (3.11ns)   --->   "%icmp_ln121_1 = icmp_eq  i95 %indvar_flatten19, i95 %mul_ln121_1" [deeplib/main.cpp:121]   --->   Operation 1661 'icmp' 'icmp_ln121_1' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_552 : Operation 1662 [1/1] (4.40ns)   --->   "%add_ln121 = add i95, i95 %indvar_flatten19" [deeplib/main.cpp:121]   --->   Operation 1662 'add' 'add_ln121' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 553 <SV = 111> <Delay = 2.15>
ST_553 : Operation 1663 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_35 = mul i15 %trunc_ln123, i15 %trunc_ln121_1" [deeplib/main.cpp:123]   --->   Operation 1663 'mul' 'empty_35' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 554 <SV = 112> <Delay = 2.15>
ST_554 : Operation 1664 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_35 = mul i15 %trunc_ln123, i15 %trunc_ln121_1" [deeplib/main.cpp:123]   --->   Operation 1664 'mul' 'empty_35' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 555 <SV = 113> <Delay = 6.89>
ST_555 : Operation 1665 [1/1] (0.00ns)   --->   "%idx_10 = phi i31, void %.lr.ph74, i31 %select_ln121_1, void %._crit_edge59.loopexit._crit_edge" [deeplib/main.cpp:121]   --->   Operation 1665 'phi' 'idx_10' <Predicate = (Parameters_load == 0 & icmp_ln121)> <Delay = 0.00>
ST_555 : Operation 1666 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %.lr.ph74, i64 %select_ln123_3, void %._crit_edge59.loopexit._crit_edge" [deeplib/main.cpp:123]   --->   Operation 1666 'phi' 'indvar_flatten' <Predicate = (Parameters_load == 0 & icmp_ln121)> <Delay = 0.00>
ST_555 : Operation 1667 [1/1] (0.00ns)   --->   "%idx3_1 = phi i32, void %.lr.ph74, i32 %add_ln125, void %._crit_edge59.loopexit._crit_edge" [deeplib/main.cpp:125]   --->   Operation 1667 'phi' 'idx3_1' <Predicate = (Parameters_load == 0 & icmp_ln121)> <Delay = 0.00>
ST_555 : Operation 1668 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_35 = mul i15 %trunc_ln123, i15 %trunc_ln121_1" [deeplib/main.cpp:123]   --->   Operation 1668 'mul' 'empty_35' <Predicate = (Parameters_load == 0 & icmp_ln121)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_555 : Operation 1669 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121_1, void %._crit_edge70.loopexit, void %._crit_edge138.loopexit121" [deeplib/main.cpp:121]   --->   Operation 1669 'br' 'br_ln121' <Predicate = (Parameters_load == 0 & icmp_ln121)> <Delay = 0.00>
ST_555 : Operation 1670 [1/1] (2.77ns)   --->   "%icmp_ln123 = icmp_eq  i64 %indvar_flatten, i64 %mul_ln121" [deeplib/main.cpp:123]   --->   Operation 1670 'icmp' 'icmp_ln123' <Predicate = (Parameters_load == 0 & icmp_ln121 & !icmp_ln121_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_555 : Operation 1671 [1/1] (0.69ns)   --->   "%select_ln121 = select i1 %icmp_ln123, i32, i32 %idx2_2" [deeplib/main.cpp:121]   --->   Operation 1671 'select' 'select_ln121' <Predicate = (Parameters_load == 0 & icmp_ln121 & !icmp_ln121_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_555 : Operation 1672 [1/1] (2.52ns)   --->   "%add_ln121_1 = add i31, i31 %idx_10" [deeplib/main.cpp:121]   --->   Operation 1672 'add' 'add_ln121_1' <Predicate = (Parameters_load == 0 & icmp_ln121 & !icmp_ln121_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_555 : Operation 1673 [1/1] (0.73ns)   --->   "%select_ln121_1 = select i1 %icmp_ln123, i31 %add_ln121_1, i31 %idx_10" [deeplib/main.cpp:121]   --->   Operation 1673 'select' 'select_ln121_1' <Predicate = (Parameters_load == 0 & icmp_ln121 & !icmp_ln121_1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_555 : Operation 1674 [1/1] (0.00ns)   --->   "%trunc_ln121_3 = trunc i31 %select_ln121_1" [deeplib/main.cpp:121]   --->   Operation 1674 'trunc' 'trunc_ln121_3' <Predicate = (Parameters_load == 0 & icmp_ln121 & !icmp_ln121_1)> <Delay = 0.00>
ST_555 : Operation 1675 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln121_2 = mul i15 %trunc_ln121_3, i15 %mul117" [deeplib/main.cpp:121]   --->   Operation 1675 'mul' 'mul_ln121_2' <Predicate = (Parameters_load == 0 & icmp_ln121 & !icmp_ln121_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_555 : Operation 1676 [1/1] (2.47ns)   --->   "%icmp_ln125_1 = icmp_eq  i32 %idx3_1, i32 %W_Result_1" [deeplib/main.cpp:125]   --->   Operation 1676 'icmp' 'icmp_ln125_1' <Predicate = (Parameters_load == 0 & icmp_ln121 & !icmp_ln121_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_555 : Operation 1677 [1/1] (0.99ns)   --->   "%select_ln121_3 = select i1 %icmp_ln123, i1 %icmp_ln125, i1 %icmp_ln125_1" [deeplib/main.cpp:121]   --->   Operation 1677 'select' 'select_ln121_3' <Predicate = (Parameters_load == 0 & icmp_ln121 & !icmp_ln121_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_555 : Operation 1678 [1/1] (2.55ns)   --->   "%add_ln123 = add i32, i32 %select_ln121" [deeplib/main.cpp:123]   --->   Operation 1678 'add' 'add_ln123' <Predicate = (Parameters_load == 0 & icmp_ln121 & !icmp_ln121_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_555 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node select_ln123)   --->   "%or_ln123 = or i1 %select_ln121_3, i1 %icmp_ln123" [deeplib/main.cpp:123]   --->   Operation 1679 'or' 'or_ln123' <Predicate = (Parameters_load == 0 & icmp_ln121 & !icmp_ln121_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_555 : Operation 1680 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln123 = select i1 %or_ln123, i32, i32 %idx3_1" [deeplib/main.cpp:123]   --->   Operation 1680 'select' 'select_ln123' <Predicate = (Parameters_load == 0 & icmp_ln121 & !icmp_ln121_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_555 : Operation 1681 [1/1] (0.00ns)   --->   "%trunc_ln123_1 = trunc i32 %add_ln123" [deeplib/main.cpp:123]   --->   Operation 1681 'trunc' 'trunc_ln123_1' <Predicate = (Parameters_load == 0 & icmp_ln121 & !icmp_ln121_1)> <Delay = 0.00>
ST_555 : Operation 1682 [1/1] (0.69ns)   --->   "%select_ln123_2 = select i1 %select_ln121_3, i32 %add_ln123, i32 %select_ln121" [deeplib/main.cpp:123]   --->   Operation 1682 'select' 'select_ln123_2' <Predicate = (Parameters_load == 0 & icmp_ln121 & !icmp_ln121_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_555 : Operation 1683 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i32 %select_ln123" [deeplib/main.cpp:125]   --->   Operation 1683 'trunc' 'trunc_ln125' <Predicate = (Parameters_load == 0 & icmp_ln121 & !icmp_ln121_1)> <Delay = 0.00>
ST_555 : Operation 1684 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_38 = mul i15 %trunc_ln125, i15 %trunc_ln121" [deeplib/main.cpp:125]   --->   Operation 1684 'mul' 'empty_38' <Predicate = (Parameters_load == 0 & icmp_ln121 & !icmp_ln121_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_555 : Operation 1685 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge138"   --->   Operation 1685 'br' 'br_ln0' <Predicate = (Parameters_load == 0 & icmp_ln121 & icmp_ln121_1)> <Delay = 0.00>
ST_555 : Operation 1686 [1/1] (0.00ns)   --->   "%br_ln38 = br void" [deeplib/main.cpp:38]   --->   Operation 1686 'br' 'br_ln38' <Predicate = (icmp_ln121_1) | (!icmp_ln121) | (Parameters_load != 0)> <Delay = 0.00>

State 556 <SV = 114> <Delay = 2.15>
ST_556 : Operation 1687 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln121_2 = mul i15 %trunc_ln121_3, i15 %mul117" [deeplib/main.cpp:121]   --->   Operation 1687 'mul' 'mul_ln121_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_556 : Operation 1688 [4/4] (2.15ns) (root node of the DSP)   --->   "%p_mid1 = mul i15 %trunc_ln123_1, i15 %trunc_ln121_1" [deeplib/main.cpp:123]   --->   Operation 1688 'mul' 'p_mid1' <Predicate = (select_ln121_3)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_556 : Operation 1689 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_38 = mul i15 %trunc_ln125, i15 %trunc_ln121" [deeplib/main.cpp:125]   --->   Operation 1689 'mul' 'empty_38' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 557 <SV = 115> <Delay = 2.15>
ST_557 : Operation 1690 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln121_2 = mul i15 %trunc_ln121_3, i15 %mul117" [deeplib/main.cpp:121]   --->   Operation 1690 'mul' 'mul_ln121_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_557 : Operation 1691 [3/4] (2.15ns) (root node of the DSP)   --->   "%p_mid1 = mul i15 %trunc_ln123_1, i15 %trunc_ln121_1" [deeplib/main.cpp:123]   --->   Operation 1691 'mul' 'p_mid1' <Predicate = (select_ln121_3)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_557 : Operation 1692 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_38 = mul i15 %trunc_ln125, i15 %trunc_ln121" [deeplib/main.cpp:125]   --->   Operation 1692 'mul' 'empty_38' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 558 <SV = 116> <Delay = 3.25>
ST_558 : Operation 1693 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln121_2 = mul i15 %trunc_ln121_3, i15 %mul117" [deeplib/main.cpp:121]   --->   Operation 1693 'mul' 'mul_ln121_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_558 : Operation 1694 [1/1] (0.00ns)   --->   "%zext_ln121_4 = zext i31 %select_ln121_1" [deeplib/main.cpp:121]   --->   Operation 1694 'zext' 'zext_ln121_4' <Predicate = true> <Delay = 0.00>
ST_558 : Operation 1695 [1/1] (0.00ns)   --->   "%Bias_addr_3 = getelementptr i32 %Bias, i64, i64 %zext_ln121_4" [deeplib/main.cpp:121]   --->   Operation 1695 'getelementptr' 'Bias_addr_3' <Predicate = true> <Delay = 0.00>
ST_558 : Operation 1696 [2/2] (3.25ns)   --->   "%Bias_load_1 = load i11 %Bias_addr_3" [deeplib/main.cpp:121]   --->   Operation 1696 'load' 'Bias_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_558 : Operation 1697 [2/4] (2.15ns) (root node of the DSP)   --->   "%p_mid1 = mul i15 %trunc_ln123_1, i15 %trunc_ln121_1" [deeplib/main.cpp:123]   --->   Operation 1697 'mul' 'p_mid1' <Predicate = (select_ln121_3)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_558 : Operation 1698 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_38 = mul i15 %trunc_ln125, i15 %trunc_ln121" [deeplib/main.cpp:125]   --->   Operation 1698 'mul' 'empty_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 559 <SV = 117> <Delay = 3.25>
ST_559 : Operation 1699 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_121_6_VITIS_LOOP_123_7_VITIS_LOOP_125_8_str"   --->   Operation 1699 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_559 : Operation 1700 [1/2] (3.25ns)   --->   "%Bias_load_1 = load i11 %Bias_addr_3" [deeplib/main.cpp:121]   --->   Operation 1700 'load' 'Bias_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_559 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_1)   --->   "%select_ln121_2 = select i1 %icmp_ln123, i15, i15 %empty_35" [deeplib/main.cpp:121]   --->   Operation 1701 'select' 'select_ln121_2' <Predicate = (!select_ln121_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_559 : Operation 1702 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_123_7_VITIS_LOOP_125_8_str"   --->   Operation 1702 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_559 : Operation 1703 [1/4] (0.00ns) (root node of the DSP)   --->   "%p_mid1 = mul i15 %trunc_ln123_1, i15 %trunc_ln121_1" [deeplib/main.cpp:123]   --->   Operation 1703 'mul' 'p_mid1' <Predicate = (select_ln121_3)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_559 : Operation 1704 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln123_1 = select i1 %select_ln121_3, i15 %p_mid1, i15 %select_ln121_2" [deeplib/main.cpp:123]   --->   Operation 1704 'select' 'select_ln123_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_559 : Operation 1705 [1/1] (0.00ns)   --->   "%specpipeline_ln125 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_12" [deeplib/main.cpp:125]   --->   Operation 1705 'specpipeline' 'specpipeline_ln125' <Predicate = true> <Delay = 0.00>
ST_559 : Operation 1706 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [deeplib/main.cpp:125]   --->   Operation 1706 'specloopname' 'specloopname_ln125' <Predicate = true> <Delay = 0.00>
ST_559 : Operation 1707 [1/1] (1.76ns)   --->   "%br_ln130 = br void" [deeplib/main.cpp:130]   --->   Operation 1707 'br' 'br_ln130' <Predicate = true> <Delay = 1.76>

State 560 <SV = 118> <Delay = 7.25>
ST_560 : Operation 1708 [1/1] (0.00ns)   --->   "%k_1 = phi i32 %add_ln130, void %._crit_edge52.loopexit, i32, void %._crit_edge70.loopexit" [deeplib/main.cpp:130]   --->   Operation 1708 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_560 : Operation 1709 [1/1] (0.00ns)   --->   "%Convolve_value = phi i32 %Convolve_value_5, void %._crit_edge52.loopexit, i32, void %._crit_edge70.loopexit"   --->   Operation 1709 'phi' 'Convolve_value' <Predicate = true> <Delay = 0.00>
ST_560 : Operation 1710 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i32 %k_1" [deeplib/main.cpp:130]   --->   Operation 1710 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_560 : Operation 1711 [1/1] (2.47ns)   --->   "%icmp_ln130 = icmp_eq  i32 %k_1, i32 %Filter_size_1" [deeplib/main.cpp:130]   --->   Operation 1711 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_560 : Operation 1712 [1/1] (2.55ns)   --->   "%add_ln130 = add i32, i32 %k_1" [deeplib/main.cpp:130]   --->   Operation 1712 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_560 : Operation 1713 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %.split26, void %._crit_edge59.loopexit" [deeplib/main.cpp:130]   --->   Operation 1713 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_560 : Operation 1714 [3/3] (1.05ns) (grouped into DSP with root node add_ln138_1)   --->   "%mul_ln132 = mul i15 %trunc_ln130, i15 %mul95" [deeplib/main.cpp:132]   --->   Operation 1714 'mul' 'mul_ln132' <Predicate = (!icmp_ln130)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_560 : Operation 1715 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_36 = mul i15 %trunc_ln130, i15 %trunc_ln42_1" [deeplib/main.cpp:130]   --->   Operation 1715 'mul' 'empty_36' <Predicate = (!icmp_ln130)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_560 : Operation 1716 [1/1] (1.76ns)   --->   "%br_ln145 = br i1 %cmp135, void %bb, void %._crit_edge59.loopexit._crit_edge" [deeplib/main.cpp:145]   --->   Operation 1716 'br' 'br_ln145' <Predicate = (icmp_ln130)> <Delay = 1.76>
ST_560 : Operation 1717 [5/5] (7.25ns)   --->   "%Convolve_value_1 = fadd i32 %Convolve_value, i32 %Bias_load_1" [deeplib/main.cpp:149]   --->   Operation 1717 'fadd' 'Convolve_value_1' <Predicate = (icmp_ln130 & !cmp135)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 561 <SV = 119> <Delay = 2.15>
ST_561 : Operation 1718 [2/3] (1.05ns) (grouped into DSP with root node add_ln138_1)   --->   "%mul_ln132 = mul i15 %trunc_ln130, i15 %mul95" [deeplib/main.cpp:132]   --->   Operation 1718 'mul' 'mul_ln132' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_561 : Operation 1719 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_36 = mul i15 %trunc_ln130, i15 %trunc_ln42_1" [deeplib/main.cpp:130]   --->   Operation 1719 'mul' 'empty_36' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 562 <SV = 120> <Delay = 2.15>
ST_562 : Operation 1720 [1/3] (0.00ns) (grouped into DSP with root node add_ln138_1)   --->   "%mul_ln132 = mul i15 %trunc_ln130, i15 %mul95" [deeplib/main.cpp:132]   --->   Operation 1720 'mul' 'mul_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_562 : Operation 1721 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_36 = mul i15 %trunc_ln130, i15 %trunc_ln42_1" [deeplib/main.cpp:130]   --->   Operation 1721 'mul' 'empty_36' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_562 : Operation 1722 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln138_1 = add i15 %mul_ln132, i15 %empty_38" [deeplib/main.cpp:138]   --->   Operation 1722 'add' 'add_ln138_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 563 <SV = 121> <Delay = 2.10>
ST_563 : Operation 1723 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [deeplib/main.cpp:130]   --->   Operation 1723 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_563 : Operation 1724 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_36 = mul i15 %trunc_ln130, i15 %trunc_ln42_1" [deeplib/main.cpp:130]   --->   Operation 1724 'mul' 'empty_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_563 : Operation 1725 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln138_1 = add i15 %mul_ln132, i15 %empty_38" [deeplib/main.cpp:138]   --->   Operation 1725 'add' 'add_ln138_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_563 : Operation 1726 [1/1] (1.76ns)   --->   "%br_ln133 = br void" [deeplib/main.cpp:133]   --->   Operation 1726 'br' 'br_ln133' <Predicate = true> <Delay = 1.76>

State 564 <SV = 122> <Delay = 4.09>
ST_564 : Operation 1727 [1/1] (0.00ns)   --->   "%i_1 = phi i32 %add_ln133, void %._crit_edge46.loopexit, i32, void %.split26" [deeplib/main.cpp:133]   --->   Operation 1727 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_564 : Operation 1728 [1/1] (0.00ns)   --->   "%Convolve_value_5 = phi i32 %Convolve_value_6, void %._crit_edge46.loopexit, i32 %Convolve_value, void %.split26"   --->   Operation 1728 'phi' 'Convolve_value_5' <Predicate = true> <Delay = 0.00>
ST_564 : Operation 1729 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i32 %i_1" [deeplib/main.cpp:133]   --->   Operation 1729 'trunc' 'trunc_ln133' <Predicate = true> <Delay = 0.00>
ST_564 : Operation 1730 [1/1] (2.47ns)   --->   "%icmp_ln133 = icmp_eq  i32 %i_1, i32 %Filter_size_2" [deeplib/main.cpp:133]   --->   Operation 1730 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 1731 [1/1] (2.55ns)   --->   "%add_ln133 = add i32, i32 %i_1" [deeplib/main.cpp:133]   --->   Operation 1731 'add' 'add_ln133' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 1732 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %.split24, void %._crit_edge52.loopexit" [deeplib/main.cpp:133]   --->   Operation 1732 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_564 : Operation 1733 [1/1] (1.94ns)   --->   "%add_ln135 = add i15 %trunc_ln133, i15 %select_ln123_1" [deeplib/main.cpp:135]   --->   Operation 1733 'add' 'add_ln135' <Predicate = (!icmp_ln133)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 1734 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln135 = mul i15 %add_ln135, i15 %trunc_ln42_4" [deeplib/main.cpp:135]   --->   Operation 1734 'mul' 'mul_ln135' <Predicate = (!icmp_ln133)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_564 : Operation 1735 [1/1] (1.94ns)   --->   "%tmp = add i15 %trunc_ln133, i15 %empty_36" [deeplib/main.cpp:133]   --->   Operation 1735 'add' 'tmp' <Predicate = (!icmp_ln133)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 1736 [4/4] (2.15ns) (root node of the DSP)   --->   "%tmp3 = mul i15 %tmp, i15 %trunc_ln42_2" [deeplib/main.cpp:133]   --->   Operation 1736 'mul' 'tmp3' <Predicate = (!icmp_ln133)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_564 : Operation 1737 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1737 'br' 'br_ln0' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 565 <SV = 123> <Delay = 2.15>
ST_565 : Operation 1738 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln135 = mul i15 %add_ln135, i15 %trunc_ln42_4" [deeplib/main.cpp:135]   --->   Operation 1738 'mul' 'mul_ln135' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_565 : Operation 1739 [3/4] (2.15ns) (root node of the DSP)   --->   "%tmp3 = mul i15 %tmp, i15 %trunc_ln42_2" [deeplib/main.cpp:133]   --->   Operation 1739 'mul' 'tmp3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 566 <SV = 124> <Delay = 2.15>
ST_566 : Operation 1740 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln135 = mul i15 %add_ln135, i15 %trunc_ln42_4" [deeplib/main.cpp:135]   --->   Operation 1740 'mul' 'mul_ln135' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_566 : Operation 1741 [2/4] (2.15ns) (root node of the DSP)   --->   "%tmp3 = mul i15 %tmp, i15 %trunc_ln42_2" [deeplib/main.cpp:133]   --->   Operation 1741 'mul' 'tmp3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 567 <SV = 125> <Delay = 1.76>
ST_567 : Operation 1742 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [deeplib/main.cpp:133]   --->   Operation 1742 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_567 : Operation 1743 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln135 = mul i15 %add_ln135, i15 %trunc_ln42_4" [deeplib/main.cpp:135]   --->   Operation 1743 'mul' 'mul_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_567 : Operation 1744 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp3 = mul i15 %tmp, i15 %trunc_ln42_2" [deeplib/main.cpp:133]   --->   Operation 1744 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_567 : Operation 1745 [1/1] (1.76ns)   --->   "%br_ln136 = br void %bb261" [deeplib/main.cpp:136]   --->   Operation 1745 'br' 'br_ln136' <Predicate = true> <Delay = 1.76>

State 568 <SV = 126> <Delay = 7.12>
ST_568 : Operation 1746 [1/1] (0.00ns)   --->   "%j = phi i32 %add_ln136, void %bb261.split, i32, void %.split24" [deeplib/main.cpp:136]   --->   Operation 1746 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_568 : Operation 1747 [1/1] (0.00ns)   --->   "%Convolve_value_6 = phi i32 %Convolve_value_7, void %bb261.split, i32 %Convolve_value_5, void %.split24"   --->   Operation 1747 'phi' 'Convolve_value_6' <Predicate = true> <Delay = 0.00>
ST_568 : Operation 1748 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i32 %j" [deeplib/main.cpp:136]   --->   Operation 1748 'trunc' 'trunc_ln136' <Predicate = true> <Delay = 0.00>
ST_568 : Operation 1749 [1/1] (2.47ns)   --->   "%icmp_ln136 = icmp_eq  i32 %j, i32 %Filter_size_3" [deeplib/main.cpp:136]   --->   Operation 1749 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_568 : Operation 1750 [1/1] (2.55ns)   --->   "%add_ln136 = add i32, i32 %j" [deeplib/main.cpp:136]   --->   Operation 1750 'add' 'add_ln136' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_568 : Operation 1751 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %bb261.split, void %._crit_edge46.loopexit" [deeplib/main.cpp:136]   --->   Operation 1751 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_568 : Operation 1752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_2 = add i15 %mul_ln135, i15 %trunc_ln136" [deeplib/main.cpp:138]   --->   Operation 1752 'add' 'add_ln138_2' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_568 : Operation 1753 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln138 = add i15 %add_ln138_2, i15 %add_ln138_1" [deeplib/main.cpp:138]   --->   Operation 1753 'add' 'add_ln138' <Predicate = (!icmp_ln136)> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_568 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i15 %add_ln138" [deeplib/main.cpp:140]   --->   Operation 1754 'zext' 'zext_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_568 : Operation 1755 [1/1] (0.00ns)   --->   "%Input_addr_7 = getelementptr i32 %Input, i64, i64 %zext_ln140" [deeplib/main.cpp:140]   --->   Operation 1755 'getelementptr' 'Input_addr_7' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_568 : Operation 1756 [2/2] (3.25ns)   --->   "%Input_load = load i15 %Input_addr_7" [deeplib/main.cpp:140]   --->   Operation 1756 'load' 'Input_load' <Predicate = (!icmp_ln136)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_568 : Operation 1757 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140_1 = add i15 %mul_ln121_2, i15 %trunc_ln136" [deeplib/main.cpp:140]   --->   Operation 1757 'add' 'add_ln140_1' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_568 : Operation 1758 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln140 = add i15 %add_ln140_1, i15 %tmp3" [deeplib/main.cpp:140]   --->   Operation 1758 'add' 'add_ln140' <Predicate = (!icmp_ln136)> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_568 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i15 %add_ln140" [deeplib/main.cpp:140]   --->   Operation 1759 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_568 : Operation 1760 [1/1] (0.00ns)   --->   "%Weight_addr_3 = getelementptr i32 %Weight, i64, i64 %zext_ln140_1" [deeplib/main.cpp:140]   --->   Operation 1760 'getelementptr' 'Weight_addr_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_568 : Operation 1761 [2/2] (3.25ns)   --->   "%Weight_load = load i15 %Weight_addr_3" [deeplib/main.cpp:140]   --->   Operation 1761 'load' 'Weight_load' <Predicate = (!icmp_ln136)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_568 : Operation 1762 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1762 'br' 'br_ln0' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 569 <SV = 127> <Delay = 3.25>
ST_569 : Operation 1763 [1/2] (3.25ns)   --->   "%Input_load = load i15 %Input_addr_7" [deeplib/main.cpp:140]   --->   Operation 1763 'load' 'Input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>
ST_569 : Operation 1764 [1/2] (3.25ns)   --->   "%Weight_load = load i15 %Weight_addr_3" [deeplib/main.cpp:140]   --->   Operation 1764 'load' 'Weight_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30000> <RAM>

State 570 <SV = 128> <Delay = 5.70>
ST_570 : Operation 1765 [4/4] (5.70ns)   --->   "%mul4 = fmul i32 %Input_load, i32 %Weight_load" [deeplib/main.cpp:140]   --->   Operation 1765 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 571 <SV = 129> <Delay = 5.70>
ST_571 : Operation 1766 [3/4] (5.70ns)   --->   "%mul4 = fmul i32 %Input_load, i32 %Weight_load" [deeplib/main.cpp:140]   --->   Operation 1766 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 572 <SV = 130> <Delay = 5.70>
ST_572 : Operation 1767 [2/4] (5.70ns)   --->   "%mul4 = fmul i32 %Input_load, i32 %Weight_load" [deeplib/main.cpp:140]   --->   Operation 1767 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 573 <SV = 131> <Delay = 5.70>
ST_573 : Operation 1768 [1/4] (5.70ns)   --->   "%mul4 = fmul i32 %Input_load, i32 %Weight_load" [deeplib/main.cpp:140]   --->   Operation 1768 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 574 <SV = 132> <Delay = 7.25>
ST_574 : Operation 1769 [5/5] (7.25ns)   --->   "%Convolve_value_7 = fadd i32 %Convolve_value_6, i32 %mul4" [deeplib/main.cpp:140]   --->   Operation 1769 'fadd' 'Convolve_value_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 575 <SV = 133> <Delay = 7.25>
ST_575 : Operation 1770 [4/5] (7.25ns)   --->   "%Convolve_value_7 = fadd i32 %Convolve_value_6, i32 %mul4" [deeplib/main.cpp:140]   --->   Operation 1770 'fadd' 'Convolve_value_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 576 <SV = 134> <Delay = 7.25>
ST_576 : Operation 1771 [3/5] (7.25ns)   --->   "%Convolve_value_7 = fadd i32 %Convolve_value_6, i32 %mul4" [deeplib/main.cpp:140]   --->   Operation 1771 'fadd' 'Convolve_value_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 577 <SV = 135> <Delay = 7.25>
ST_577 : Operation 1772 [2/5] (7.25ns)   --->   "%Convolve_value_7 = fadd i32 %Convolve_value_6, i32 %mul4" [deeplib/main.cpp:140]   --->   Operation 1772 'fadd' 'Convolve_value_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 578 <SV = 136> <Delay = 7.25>
ST_578 : Operation 1773 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [deeplib/main.cpp:136]   --->   Operation 1773 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_578 : Operation 1774 [1/5] (7.25ns)   --->   "%Convolve_value_7 = fadd i32 %Convolve_value_6, i32 %mul4" [deeplib/main.cpp:140]   --->   Operation 1774 'fadd' 'Convolve_value_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_578 : Operation 1775 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb261"   --->   Operation 1775 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 579 <SV = 119> <Delay = 7.25>
ST_579 : Operation 1776 [4/5] (7.25ns)   --->   "%Convolve_value_1 = fadd i32 %Convolve_value, i32 %Bias_load_1" [deeplib/main.cpp:149]   --->   Operation 1776 'fadd' 'Convolve_value_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 580 <SV = 120> <Delay = 7.25>
ST_580 : Operation 1777 [3/5] (7.25ns)   --->   "%Convolve_value_1 = fadd i32 %Convolve_value, i32 %Bias_load_1" [deeplib/main.cpp:149]   --->   Operation 1777 'fadd' 'Convolve_value_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 581 <SV = 121> <Delay = 7.25>
ST_581 : Operation 1778 [2/5] (7.25ns)   --->   "%Convolve_value_1 = fadd i32 %Convolve_value, i32 %Bias_load_1" [deeplib/main.cpp:149]   --->   Operation 1778 'fadd' 'Convolve_value_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 582 <SV = 122> <Delay = 7.25>
ST_582 : Operation 1779 [1/5] (7.25ns)   --->   "%Convolve_value_1 = fadd i32 %Convolve_value, i32 %Bias_load_1" [deeplib/main.cpp:149]   --->   Operation 1779 'fadd' 'Convolve_value_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 583 <SV = 123> <Delay = 5.00>
ST_583 : Operation 1780 [1/1] (1.76ns)   --->   "%br_ln150 = br void %._crit_edge59.loopexit._crit_edge" [deeplib/main.cpp:150]   --->   Operation 1780 'br' 'br_ln150' <Predicate = (!cmp135)> <Delay = 1.76>
ST_583 : Operation 1781 [1/1] (2.55ns)   --->   "%add_ln125 = add i32, i32 %select_ln123" [deeplib/main.cpp:125]   --->   Operation 1781 'add' 'add_ln125' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_583 : Operation 1782 [1/1] (3.52ns)   --->   "%add_ln123_1 = add i64, i64 %indvar_flatten" [deeplib/main.cpp:123]   --->   Operation 1782 'add' 'add_ln123_1' <Predicate = (!icmp_ln123)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_583 : Operation 1783 [1/1] (1.48ns)   --->   "%select_ln123_3 = select i1 %icmp_ln123, i64, i64 %add_ln123_1" [deeplib/main.cpp:123]   --->   Operation 1783 'select' 'select_ln123_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 584 <SV = 124> <Delay = 5.43>
ST_584 : Operation 1784 [1/1] (0.00ns)   --->   "%Convolve_value_2 = phi i32 %Convolve_value_1, void %bb, i32 %Convolve_value, void %._crit_edge59.loopexit"   --->   Operation 1784 'phi' 'Convolve_value_2' <Predicate = true> <Delay = 0.00>
ST_584 : Operation 1785 [2/2] (5.43ns)   --->   "%tmp_21 = fcmp_olt  i32 %Convolve_value_2, i32" [deeplib/main.cpp:153]   --->   Operation 1785 'fcmp' 'tmp_21' <Predicate = (cmp139)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 585 <SV = 125> <Delay = 6.40>
ST_585 : Operation 1786 [1/1] (0.00ns)   --->   "%bitcast_ln153 = bitcast i32 %Convolve_value_2" [deeplib/main.cpp:153]   --->   Operation 1786 'bitcast' 'bitcast_ln153' <Predicate = (cmp139)> <Delay = 0.00>
ST_585 : Operation 1787 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln153, i32, i32" [deeplib/main.cpp:153]   --->   Operation 1787 'partselect' 'tmp_20' <Predicate = (cmp139)> <Delay = 0.00>
ST_585 : Operation 1788 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i32 %bitcast_ln153" [deeplib/main.cpp:153]   --->   Operation 1788 'trunc' 'trunc_ln153' <Predicate = (cmp139)> <Delay = 0.00>
ST_585 : Operation 1789 [1/1] (1.55ns)   --->   "%icmp_ln153 = icmp_ne  i8 %tmp_20, i8" [deeplib/main.cpp:153]   --->   Operation 1789 'icmp' 'icmp_ln153' <Predicate = (cmp139)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 1790 [1/1] (2.44ns)   --->   "%icmp_ln153_1 = icmp_eq  i23 %trunc_ln153, i23" [deeplib/main.cpp:153]   --->   Operation 1790 'icmp' 'icmp_ln153_1' <Predicate = (cmp139)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node Convolve_value_3)   --->   "%or_ln153 = or i1 %icmp_ln153_1, i1 %icmp_ln153" [deeplib/main.cpp:153]   --->   Operation 1791 'or' 'or_ln153' <Predicate = (cmp139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 1792 [1/2] (5.43ns)   --->   "%tmp_21 = fcmp_olt  i32 %Convolve_value_2, i32" [deeplib/main.cpp:153]   --->   Operation 1792 'fcmp' 'tmp_21' <Predicate = (cmp139)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node Convolve_value_3)   --->   "%and_ln153 = and i1 %or_ln153, i1 %tmp_21" [deeplib/main.cpp:153]   --->   Operation 1793 'and' 'and_ln153' <Predicate = (cmp139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_585 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node Convolve_value_3)   --->   "%select_ln153 = select i1 %and_ln153, i32, i32 %Convolve_value_2" [deeplib/main.cpp:153]   --->   Operation 1794 'select' 'select_ln153' <Predicate = (cmp139)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_585 : Operation 1795 [1/1] (0.97ns) (out node of the LUT)   --->   "%Convolve_value_3 = select i1 %cmp139, i32 %select_ln153, i32 %Convolve_value_2" [deeplib/main.cpp:151]   --->   Operation 1795 'select' 'Convolve_value_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 586 <SV = 126> <Delay = 5.70>
ST_586 : Operation 1796 [4/4] (5.70ns)   --->   "%Convolve_value_4 = fmul i32 %Convolve_value_3, i32 %Precision" [deeplib/main.cpp:155]   --->   Operation 1796 'fmul' 'Convolve_value_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 587 <SV = 127> <Delay = 5.70>
ST_587 : Operation 1797 [3/4] (5.70ns)   --->   "%Convolve_value_4 = fmul i32 %Convolve_value_3, i32 %Precision" [deeplib/main.cpp:155]   --->   Operation 1797 'fmul' 'Convolve_value_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 588 <SV = 128> <Delay = 5.70>
ST_588 : Operation 1798 [2/4] (5.70ns)   --->   "%Convolve_value_4 = fmul i32 %Convolve_value_3, i32 %Precision" [deeplib/main.cpp:155]   --->   Operation 1798 'fmul' 'Convolve_value_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 589 <SV = 129> <Delay = 5.70>
ST_589 : Operation 1799 [1/4] (5.70ns)   --->   "%Convolve_value_4 = fmul i32 %Convolve_value_3, i32 %Precision" [deeplib/main.cpp:155]   --->   Operation 1799 'fmul' 'Convolve_value_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 590 <SV = 130> <Delay = 4.78>
ST_590 : Operation 1800 [4/4] (4.78ns)   --->   "%tmp_15 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Convolve_value_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 1800 'call' 'tmp_15' <Predicate = true> <Delay = 4.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 591 <SV = 131> <Delay = 6.32>
ST_591 : Operation 1801 [3/4] (6.32ns)   --->   "%tmp_15 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Convolve_value_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 1801 'call' 'tmp_15' <Predicate = true> <Delay = 6.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 592 <SV = 132> <Delay = 6.32>
ST_592 : Operation 1802 [2/4] (6.32ns)   --->   "%tmp_15 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Convolve_value_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 1802 'call' 'tmp_15' <Predicate = true> <Delay = 6.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 593 <SV = 133> <Delay = 5.48>
ST_593 : Operation 1803 [1/4] (3.25ns)   --->   "%tmp_15 = call i32 @generic_cast_IEEE754<int, 6, float>, i32 %Convolve_value_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 1803 'call' 'tmp_15' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_593 : Operation 1804 [11/11] (2.23ns)   --->   "%empty_37 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_15, i1, i32 %empty_32, i32 %empty_33, i32 %empty_34, i32 %empty_32, i32 %empty_33, i32 %empty_34" [deeplib/main.cpp:156]   --->   Operation 1804 'call' 'empty_37' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 594 <SV = 134> <Delay = 2.23>
ST_594 : Operation 1805 [10/11] (2.23ns)   --->   "%empty_37 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_15, i1, i32 %empty_32, i32 %empty_33, i32 %empty_34, i32 %empty_32, i32 %empty_33, i32 %empty_34" [deeplib/main.cpp:156]   --->   Operation 1805 'call' 'empty_37' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 595 <SV = 135> <Delay = 2.23>
ST_595 : Operation 1806 [9/11] (2.23ns)   --->   "%empty_37 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_15, i1, i32 %empty_32, i32 %empty_33, i32 %empty_34, i32 %empty_32, i32 %empty_33, i32 %empty_34" [deeplib/main.cpp:156]   --->   Operation 1806 'call' 'empty_37' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 596 <SV = 136> <Delay = 2.23>
ST_596 : Operation 1807 [8/11] (2.23ns)   --->   "%empty_37 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_15, i1, i32 %empty_32, i32 %empty_33, i32 %empty_34, i32 %empty_32, i32 %empty_33, i32 %empty_34" [deeplib/main.cpp:156]   --->   Operation 1807 'call' 'empty_37' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 597 <SV = 137> <Delay = 2.23>
ST_597 : Operation 1808 [7/11] (2.23ns)   --->   "%empty_37 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_15, i1, i32 %empty_32, i32 %empty_33, i32 %empty_34, i32 %empty_32, i32 %empty_33, i32 %empty_34" [deeplib/main.cpp:156]   --->   Operation 1808 'call' 'empty_37' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 598 <SV = 138> <Delay = 2.23>
ST_598 : Operation 1809 [6/11] (2.23ns)   --->   "%empty_37 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_15, i1, i32 %empty_32, i32 %empty_33, i32 %empty_34, i32 %empty_32, i32 %empty_33, i32 %empty_34" [deeplib/main.cpp:156]   --->   Operation 1809 'call' 'empty_37' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 599 <SV = 139> <Delay = 2.23>
ST_599 : Operation 1810 [5/11] (2.23ns)   --->   "%empty_37 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_15, i1, i32 %empty_32, i32 %empty_33, i32 %empty_34, i32 %empty_32, i32 %empty_33, i32 %empty_34" [deeplib/main.cpp:156]   --->   Operation 1810 'call' 'empty_37' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 600 <SV = 140> <Delay = 2.23>
ST_600 : Operation 1811 [4/11] (2.23ns)   --->   "%empty_37 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_15, i1, i32 %empty_32, i32 %empty_33, i32 %empty_34, i32 %empty_32, i32 %empty_33, i32 %empty_34" [deeplib/main.cpp:156]   --->   Operation 1811 'call' 'empty_37' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 601 <SV = 141> <Delay = 2.23>
ST_601 : Operation 1812 [3/11] (2.23ns)   --->   "%empty_37 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_15, i1, i32 %empty_32, i32 %empty_33, i32 %empty_34, i32 %empty_32, i32 %empty_33, i32 %empty_34" [deeplib/main.cpp:156]   --->   Operation 1812 'call' 'empty_37' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 602 <SV = 142> <Delay = 2.23>
ST_602 : Operation 1813 [2/11] (2.23ns)   --->   "%empty_37 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_15, i1, i32 %empty_32, i32 %empty_33, i32 %empty_34, i32 %empty_32, i32 %empty_33, i32 %empty_34" [deeplib/main.cpp:156]   --->   Operation 1813 'call' 'empty_37' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 603 <SV = 143> <Delay = 0.00>
ST_603 : Operation 1814 [1/11] (0.00ns)   --->   "%empty_37 = call i32 @Axi_Transfer, i8 %in_data, i8 %out_data, i32 %tmp_15, i1, i32 %empty_32, i32 %empty_33, i32 %empty_34, i32 %empty_32, i32 %empty_33, i32 %empty_34" [deeplib/main.cpp:156]   --->   Operation 1814 'call' 'empty_37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_603 : Operation 1815 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1815 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('idx', deeplib/main.cpp:46) with incoming values : ('add_ln46', deeplib/main.cpp:46) [36]  (1.77 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('idx', deeplib/main.cpp:46) with incoming values : ('add_ln46', deeplib/main.cpp:46) [36]  (0 ns)
	'add' operation ('add_ln46', deeplib/main.cpp:46) [40]  (1.78 ns)

 <State 4>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_4', deeplib/main.cpp:49) to 'Axi_Transfer' [45]  (2.23 ns)

 <State 5>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_4', deeplib/main.cpp:49) to 'Axi_Transfer' [45]  (2.23 ns)

 <State 6>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_4', deeplib/main.cpp:49) to 'Axi_Transfer' [45]  (2.23 ns)

 <State 7>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_4', deeplib/main.cpp:49) to 'Axi_Transfer' [45]  (2.23 ns)

 <State 8>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_4', deeplib/main.cpp:49) to 'Axi_Transfer' [45]  (2.23 ns)

 <State 9>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_4', deeplib/main.cpp:49) to 'Axi_Transfer' [45]  (2.23 ns)

 <State 10>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_4', deeplib/main.cpp:49) to 'Axi_Transfer' [45]  (2.23 ns)

 <State 11>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_4', deeplib/main.cpp:49) to 'Axi_Transfer' [45]  (2.23 ns)

 <State 12>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_4', deeplib/main.cpp:49) to 'Axi_Transfer' [45]  (2.23 ns)

 <State 13>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_4', deeplib/main.cpp:49) to 'Axi_Transfer' [45]  (2.23 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('Parameters_addr_17', deeplib/main.cpp:49) [46]  (0 ns)
	'store' operation ('store_ln49', deeplib/main.cpp:49) of variable 'tmp_4', deeplib/main.cpp:49 on array 'Parameters', deeplib/main.cpp:42 [47]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'load' operation ('Parameters_load', deeplib/main.cpp:58) on array 'Parameters', deeplib/main.cpp:42 [50]  (2.32 ns)

 <State 16>: 3.62ns
The critical path consists of the following:
	'load' operation ('Parameters_load', deeplib/main.cpp:58) on array 'Parameters', deeplib/main.cpp:42 [50]  (2.32 ns)
	blocking operation 1.3 ns on control path)

 <State 17>: 2.32ns
The critical path consists of the following:
	'load' operation ('Parameters_load_26', deeplib/main.cpp:265) on array 'Parameters', deeplib/main.cpp:42 [55]  (2.32 ns)

 <State 18>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Precision', deeplib/main.cpp:265) [56]  (6.41 ns)

 <State 19>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Precision', deeplib/main.cpp:265) [56]  (6.41 ns)

 <State 20>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Precision', deeplib/main.cpp:265) [56]  (6.41 ns)

 <State 21>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Precision', deeplib/main.cpp:265) [56]  (6.41 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Precision', deeplib/main.cpp:265) [56]  (6.41 ns)

 <State 23>: 6.75ns
The critical path consists of the following:
	'sitofp' operation ('Precision', deeplib/main.cpp:265) [56]  (6.41 ns)
	blocking operation 0.338 ns on control path)

 <State 24>: 2.47ns
The critical path consists of the following:
	'phi' operation ('idx', deeplib/main.cpp:272) with incoming values : ('add_ln272', deeplib/main.cpp:272) [67]  (0 ns)
	'icmp' operation ('icmp_ln272_1', deeplib/main.cpp:272) [70]  (2.47 ns)

 <State 25>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_5', deeplib/main.cpp:274) to 'Axi_Transfer' [77]  (2.23 ns)

 <State 26>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_5', deeplib/main.cpp:274) to 'Axi_Transfer' [77]  (2.23 ns)

 <State 27>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_5', deeplib/main.cpp:274) to 'Axi_Transfer' [77]  (2.23 ns)

 <State 28>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_5', deeplib/main.cpp:274) to 'Axi_Transfer' [77]  (2.23 ns)

 <State 29>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_5', deeplib/main.cpp:274) to 'Axi_Transfer' [77]  (2.23 ns)

 <State 30>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_5', deeplib/main.cpp:274) to 'Axi_Transfer' [77]  (2.23 ns)

 <State 31>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_5', deeplib/main.cpp:274) to 'Axi_Transfer' [77]  (2.23 ns)

 <State 32>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_5', deeplib/main.cpp:274) to 'Axi_Transfer' [77]  (2.23 ns)

 <State 33>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_5', deeplib/main.cpp:274) to 'Axi_Transfer' [77]  (2.23 ns)

 <State 34>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_5', deeplib/main.cpp:274) to 'Axi_Transfer' [77]  (2.23 ns)

 <State 35>: 6.41ns
The critical path consists of the following:
	'call' operation ('tmp_5', deeplib/main.cpp:274) to 'Axi_Transfer' [77]  (0 ns)
	'sitofp' operation ('Temproray', deeplib/main.cpp:274) [78]  (6.41 ns)

 <State 36>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:274) [78]  (6.41 ns)

 <State 37>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:274) [78]  (6.41 ns)

 <State 38>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:274) [78]  (6.41 ns)

 <State 39>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:274) [78]  (6.41 ns)

 <State 40>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:274) [78]  (6.41 ns)

 <State 41>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', deeplib/main.cpp:275) [79]  (6.08 ns)

 <State 42>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', deeplib/main.cpp:275) [79]  (6.08 ns)

 <State 43>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', deeplib/main.cpp:275) [79]  (6.08 ns)

 <State 44>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', deeplib/main.cpp:275) [79]  (6.08 ns)

 <State 45>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', deeplib/main.cpp:275) [79]  (6.08 ns)

 <State 46>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', deeplib/main.cpp:275) [79]  (6.08 ns)

 <State 47>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', deeplib/main.cpp:275) [79]  (6.08 ns)

 <State 48>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', deeplib/main.cpp:275) [79]  (6.08 ns)

 <State 49>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', deeplib/main.cpp:275) [79]  (6.08 ns)

 <State 50>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', deeplib/main.cpp:275) [79]  (6.08 ns)

 <State 51>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', deeplib/main.cpp:275) [79]  (6.08 ns)

 <State 52>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', deeplib/main.cpp:275) [79]  (6.08 ns)

 <State 53>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', deeplib/main.cpp:275) [79]  (6.08 ns)

 <State 54>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', deeplib/main.cpp:275) [79]  (6.08 ns)

 <State 55>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', deeplib/main.cpp:275) [79]  (6.08 ns)

 <State 56>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', deeplib/main.cpp:275) [79]  (6.08 ns)

 <State 57>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Input_addr', deeplib/main.cpp:275) [80]  (0 ns)
	'store' operation ('store_ln275', deeplib/main.cpp:275) of variable 'div1', deeplib/main.cpp:275 on array 'Input', deeplib/main.cpp:40 [81]  (3.25 ns)

 <State 58>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln280', deeplib/main.cpp:280) [86]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 59>: 5.77ns
The critical path consists of the following:
	'load' operation ('Parameters_load_31') on array 'Parameters', deeplib/main.cpp:42 [89]  (2.32 ns)
	'icmp' operation ('icmp_ln282', deeplib/main.cpp:282) [90]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 60>: 2.47ns
The critical path consists of the following:
	'phi' operation ('idx', deeplib/main.cpp:282) with incoming values : ('add_ln282', deeplib/main.cpp:282) [96]  (0 ns)
	'icmp' operation ('icmp_ln282_1', deeplib/main.cpp:282) [99]  (2.47 ns)

 <State 61>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_9', deeplib/main.cpp:285) to 'Axi_Transfer' [106]  (2.23 ns)

 <State 62>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_9', deeplib/main.cpp:285) to 'Axi_Transfer' [106]  (2.23 ns)

 <State 63>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_9', deeplib/main.cpp:285) to 'Axi_Transfer' [106]  (2.23 ns)

 <State 64>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_9', deeplib/main.cpp:285) to 'Axi_Transfer' [106]  (2.23 ns)

 <State 65>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_9', deeplib/main.cpp:285) to 'Axi_Transfer' [106]  (2.23 ns)

 <State 66>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_9', deeplib/main.cpp:285) to 'Axi_Transfer' [106]  (2.23 ns)

 <State 67>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_9', deeplib/main.cpp:285) to 'Axi_Transfer' [106]  (2.23 ns)

 <State 68>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_9', deeplib/main.cpp:285) to 'Axi_Transfer' [106]  (2.23 ns)

 <State 69>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_9', deeplib/main.cpp:285) to 'Axi_Transfer' [106]  (2.23 ns)

 <State 70>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_9', deeplib/main.cpp:285) to 'Axi_Transfer' [106]  (2.23 ns)

 <State 71>: 6.41ns
The critical path consists of the following:
	'call' operation ('tmp_9', deeplib/main.cpp:285) to 'Axi_Transfer' [106]  (0 ns)
	'sitofp' operation ('Temproray', deeplib/main.cpp:285) [107]  (6.41 ns)

 <State 72>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:285) [107]  (6.41 ns)

 <State 73>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:285) [107]  (6.41 ns)

 <State 74>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:285) [107]  (6.41 ns)

 <State 75>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:285) [107]  (6.41 ns)

 <State 76>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:285) [107]  (6.41 ns)

 <State 77>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div2', deeplib/main.cpp:286) [108]  (6.08 ns)

 <State 78>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div2', deeplib/main.cpp:286) [108]  (6.08 ns)

 <State 79>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div2', deeplib/main.cpp:286) [108]  (6.08 ns)

 <State 80>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div2', deeplib/main.cpp:286) [108]  (6.08 ns)

 <State 81>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div2', deeplib/main.cpp:286) [108]  (6.08 ns)

 <State 82>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div2', deeplib/main.cpp:286) [108]  (6.08 ns)

 <State 83>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div2', deeplib/main.cpp:286) [108]  (6.08 ns)

 <State 84>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div2', deeplib/main.cpp:286) [108]  (6.08 ns)

 <State 85>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div2', deeplib/main.cpp:286) [108]  (6.08 ns)

 <State 86>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div2', deeplib/main.cpp:286) [108]  (6.08 ns)

 <State 87>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div2', deeplib/main.cpp:286) [108]  (6.08 ns)

 <State 88>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div2', deeplib/main.cpp:286) [108]  (6.08 ns)

 <State 89>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div2', deeplib/main.cpp:286) [108]  (6.08 ns)

 <State 90>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div2', deeplib/main.cpp:286) [108]  (6.08 ns)

 <State 91>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div2', deeplib/main.cpp:286) [108]  (6.08 ns)

 <State 92>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div2', deeplib/main.cpp:286) [108]  (6.08 ns)

 <State 93>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Bias_addr', deeplib/main.cpp:286) [109]  (0 ns)
	'store' operation ('store_ln286', deeplib/main.cpp:286) of variable 'div2', deeplib/main.cpp:286 on array 'Bias', deeplib/main.cpp:40 [110]  (3.25 ns)

 <State 94>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('cmp318', deeplib/main.cpp:264) [116]  (2.47 ns)

 <State 95>: 5.77ns
The critical path consists of the following:
	'load' operation ('Parameters_load_32') on array 'Parameters', deeplib/main.cpp:42 [115]  (2.32 ns)
	'icmp' operation ('icmp_ln290', deeplib/main.cpp:290) [117]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 96>: 3.45ns
The critical path consists of the following:
	'phi' operation ('idx', deeplib/main.cpp:290) with incoming values : ('add_ln290', deeplib/main.cpp:290) [123]  (0 ns)
	'icmp' operation ('icmp_ln290_1', deeplib/main.cpp:290) [125]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 97>: 2.47ns
The critical path consists of the following:
	'phi' operation ('idx2', deeplib/main.cpp:293) with incoming values : ('add_ln293', deeplib/main.cpp:293) [134]  (0 ns)
	'icmp' operation ('icmp_ln293', deeplib/main.cpp:293) [138]  (2.47 ns)

 <State 98>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_14', deeplib/main.cpp:295) to 'Axi_Transfer' [145]  (2.23 ns)

 <State 99>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_14', deeplib/main.cpp:295) to 'Axi_Transfer' [145]  (2.23 ns)

 <State 100>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_14', deeplib/main.cpp:295) to 'Axi_Transfer' [145]  (2.23 ns)

 <State 101>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_14', deeplib/main.cpp:295) to 'Axi_Transfer' [145]  (2.23 ns)

 <State 102>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_14', deeplib/main.cpp:295) to 'Axi_Transfer' [145]  (2.23 ns)

 <State 103>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_14', deeplib/main.cpp:295) to 'Axi_Transfer' [145]  (2.23 ns)

 <State 104>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_14', deeplib/main.cpp:295) to 'Axi_Transfer' [145]  (2.23 ns)

 <State 105>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_14', deeplib/main.cpp:295) to 'Axi_Transfer' [145]  (2.23 ns)

 <State 106>: 2.52ns
The critical path consists of the following:
	'add' operation ('add_ln293', deeplib/main.cpp:293) [140]  (2.52 ns)

 <State 107>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_14', deeplib/main.cpp:295) to 'Axi_Transfer' [145]  (2.23 ns)

 <State 108>: 6.41ns
The critical path consists of the following:
	'call' operation ('tmp_14', deeplib/main.cpp:295) to 'Axi_Transfer' [145]  (0 ns)
	'sitofp' operation ('Temproray', deeplib/main.cpp:295) [146]  (6.41 ns)

 <State 109>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:295) [146]  (6.41 ns)

 <State 110>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:295) [146]  (6.41 ns)

 <State 111>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:295) [146]  (6.41 ns)

 <State 112>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:295) [146]  (6.41 ns)

 <State 113>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:295) [146]  (6.41 ns)

 <State 114>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', deeplib/main.cpp:296) [147]  (6.08 ns)

 <State 115>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', deeplib/main.cpp:296) [147]  (6.08 ns)

 <State 116>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', deeplib/main.cpp:296) [147]  (6.08 ns)

 <State 117>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', deeplib/main.cpp:296) [147]  (6.08 ns)

 <State 118>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', deeplib/main.cpp:296) [147]  (6.08 ns)

 <State 119>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', deeplib/main.cpp:296) [147]  (6.08 ns)

 <State 120>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', deeplib/main.cpp:296) [147]  (6.08 ns)

 <State 121>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', deeplib/main.cpp:296) [147]  (6.08 ns)

 <State 122>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', deeplib/main.cpp:296) [147]  (6.08 ns)

 <State 123>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', deeplib/main.cpp:296) [147]  (6.08 ns)

 <State 124>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', deeplib/main.cpp:296) [147]  (6.08 ns)

 <State 125>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', deeplib/main.cpp:296) [147]  (6.08 ns)

 <State 126>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', deeplib/main.cpp:296) [147]  (6.08 ns)

 <State 127>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', deeplib/main.cpp:296) [147]  (6.08 ns)

 <State 128>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', deeplib/main.cpp:296) [147]  (6.08 ns)

 <State 129>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Temproray', deeplib/main.cpp:296) [147]  (6.08 ns)

 <State 130>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul1', deeplib/main.cpp:297) [150]  (5.7 ns)

 <State 131>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul1', deeplib/main.cpp:297) [150]  (5.7 ns)

 <State 132>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul1', deeplib/main.cpp:297) [150]  (5.7 ns)

 <State 133>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul1', deeplib/main.cpp:297) [150]  (5.7 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', deeplib/main.cpp:297) [151]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', deeplib/main.cpp:297) [151]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', deeplib/main.cpp:297) [151]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', deeplib/main.cpp:297) [151]  (7.26 ns)

 <State 138>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', deeplib/main.cpp:297) [151]  (7.26 ns)

 <State 139>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_19', deeplib/main.cpp:301) [160]  (5.43 ns)

 <State 140>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_19', deeplib/main.cpp:301) [160]  (5.43 ns)
	'and' operation ('and_ln301', deeplib/main.cpp:301) [161]  (0 ns)
	'select' operation ('select_ln301', deeplib/main.cpp:301) [162]  (0 ns)
	'select' operation ('Transfer_value', deeplib/main.cpp:299) [163]  (0.978 ns)

 <State 141>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Bias_addr_2', deeplib/main.cpp:305) [166]  (0 ns)
	'load' operation ('Bias_load', deeplib/main.cpp:305) on array 'Bias', deeplib/main.cpp:40 [167]  (3.25 ns)

 <State 142>: 3.25ns
The critical path consists of the following:
	'load' operation ('Bias_load', deeplib/main.cpp:305) on array 'Bias', deeplib/main.cpp:40 [167]  (3.25 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', deeplib/main.cpp:305) [168]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', deeplib/main.cpp:305) [168]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', deeplib/main.cpp:305) [168]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', deeplib/main.cpp:305) [168]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Transfer_value', deeplib/main.cpp:305) [168]  (7.26 ns)

 <State 148>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('Transfer_value') with incoming values : ('Transfer_value', deeplib/main.cpp:299) ('Transfer_value', deeplib/main.cpp:305) [171]  (1.77 ns)

 <State 149>: 5.7ns
The critical path consists of the following:
	'phi' operation ('Transfer_value') with incoming values : ('Transfer_value', deeplib/main.cpp:299) ('Transfer_value', deeplib/main.cpp:305) [171]  (0 ns)
	'fmul' operation ('Transfer_value', deeplib/main.cpp:307) [172]  (5.7 ns)

 <State 150>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('Transfer_value', deeplib/main.cpp:307) [172]  (5.7 ns)

 <State 151>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('Transfer_value', deeplib/main.cpp:307) [172]  (5.7 ns)

 <State 152>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('Transfer_value', deeplib/main.cpp:307) [172]  (5.7 ns)

 <State 153>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Weight_addr_2', deeplib/main.cpp:308) [173]  (0 ns)
	'store' operation ('store_ln308', deeplib/main.cpp:308) of variable 'Transfer_value', deeplib/main.cpp:307 on array 'Weight', deeplib/main.cpp:40 [174]  (3.25 ns)

 <State 154>: 3.45ns
The critical path consists of the following:
	'phi' operation ('idx', deeplib/main.cpp:310) with incoming values : ('add_ln310', deeplib/main.cpp:310) [179]  (0 ns)
	'getelementptr' operation ('Weight_addr_1', deeplib/main.cpp:312) [189]  (0 ns)
	'load' operation ('x', deeplib/main.cpp:312) on array 'Weight', deeplib/main.cpp:40 [190]  (3.25 ns)
	blocking operation 0.194 ns on control path)

 <State 155>: 3.25ns
The critical path consists of the following:
	'load' operation ('x', deeplib/main.cpp:312) on array 'Weight', deeplib/main.cpp:40 [190]  (3.25 ns)

 <State 156>: 4.79ns
The critical path consists of the following:
	'call' operation ('tmp_13', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [191]  (4.79 ns)

 <State 157>: 6.33ns
The critical path consists of the following:
	'call' operation ('tmp_13', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [191]  (6.33 ns)

 <State 158>: 6.33ns
The critical path consists of the following:
	'call' operation ('tmp_13', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [191]  (6.33 ns)

 <State 159>: 5.48ns
The critical path consists of the following:
	'call' operation ('tmp_13', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [191]  (3.25 ns)
	'call' operation ('empty_56', deeplib/main.cpp:312) to 'Axi_Transfer' [192]  (2.23 ns)

 <State 160>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_56', deeplib/main.cpp:312) to 'Axi_Transfer' [192]  (2.23 ns)

 <State 161>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_56', deeplib/main.cpp:312) to 'Axi_Transfer' [192]  (2.23 ns)

 <State 162>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_56', deeplib/main.cpp:312) to 'Axi_Transfer' [192]  (2.23 ns)

 <State 163>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_56', deeplib/main.cpp:312) to 'Axi_Transfer' [192]  (2.23 ns)

 <State 164>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_56', deeplib/main.cpp:312) to 'Axi_Transfer' [192]  (2.23 ns)

 <State 165>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_56', deeplib/main.cpp:312) to 'Axi_Transfer' [192]  (2.23 ns)

 <State 166>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_56', deeplib/main.cpp:312) to 'Axi_Transfer' [192]  (2.23 ns)

 <State 167>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_56', deeplib/main.cpp:312) to 'Axi_Transfer' [192]  (2.23 ns)

 <State 168>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_56', deeplib/main.cpp:312) to 'Axi_Transfer' [192]  (2.23 ns)

 <State 169>: 0ns
The critical path consists of the following:

 <State 170>: 0ns
The critical path consists of the following:

 <State 171>: 2.32ns
The critical path consists of the following:
	'load' operation ('Input_Size', deeplib/main.cpp:172) on array 'Parameters', deeplib/main.cpp:42 [197]  (2.32 ns)

 <State 172>: 2.32ns
The critical path consists of the following:
	'load' operation ('Input_Size', deeplib/main.cpp:174) on array 'Parameters', deeplib/main.cpp:42 [200]  (2.32 ns)

 <State 173>: 2.32ns
The critical path consists of the following:
	'load' operation ('Window_Size', deeplib/main.cpp:176) on array 'Parameters', deeplib/main.cpp:42 [203]  (2.32 ns)

 <State 174>: 2.32ns
The critical path consists of the following:
	'load' operation ('Stride_Size', deeplib/main.cpp:178) on array 'Parameters', deeplib/main.cpp:42 [205]  (2.32 ns)

 <State 175>: 5.77ns
The critical path consists of the following:
	'load' operation ('Load_Input', deeplib/main.cpp:182) on array 'Parameters', deeplib/main.cpp:42 [208]  (2.32 ns)
	'icmp' operation ('icmp_ln186', deeplib/main.cpp:186) [209]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 176>: 5.77ns
The critical path consists of the following:
	'load' operation ('Parameters_load_30') on array 'Parameters', deeplib/main.cpp:42 [212]  (2.32 ns)
	'icmp' operation ('icmp_ln188', deeplib/main.cpp:188) [213]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 177>: 2.47ns
The critical path consists of the following:
	'phi' operation ('idx', deeplib/main.cpp:188) with incoming values : ('add_ln188', deeplib/main.cpp:188) [219]  (0 ns)
	'icmp' operation ('icmp_ln188_1', deeplib/main.cpp:188) [222]  (2.47 ns)

 <State 178>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_7', deeplib/main.cpp:190) to 'Axi_Transfer' [229]  (2.23 ns)

 <State 179>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_7', deeplib/main.cpp:190) to 'Axi_Transfer' [229]  (2.23 ns)

 <State 180>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_7', deeplib/main.cpp:190) to 'Axi_Transfer' [229]  (2.23 ns)

 <State 181>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_7', deeplib/main.cpp:190) to 'Axi_Transfer' [229]  (2.23 ns)

 <State 182>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_7', deeplib/main.cpp:190) to 'Axi_Transfer' [229]  (2.23 ns)

 <State 183>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_7', deeplib/main.cpp:190) to 'Axi_Transfer' [229]  (2.23 ns)

 <State 184>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_7', deeplib/main.cpp:190) to 'Axi_Transfer' [229]  (2.23 ns)

 <State 185>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_7', deeplib/main.cpp:190) to 'Axi_Transfer' [229]  (2.23 ns)

 <State 186>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_7', deeplib/main.cpp:190) to 'Axi_Transfer' [229]  (2.23 ns)

 <State 187>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_7', deeplib/main.cpp:190) to 'Axi_Transfer' [229]  (2.23 ns)

 <State 188>: 6.41ns
The critical path consists of the following:
	'call' operation ('tmp_7', deeplib/main.cpp:190) to 'Axi_Transfer' [229]  (0 ns)
	'sitofp' operation ('Temproray', deeplib/main.cpp:190) [230]  (6.41 ns)

 <State 189>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:190) [230]  (6.41 ns)

 <State 190>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:190) [230]  (6.41 ns)

 <State 191>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:190) [230]  (6.41 ns)

 <State 192>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:190) [230]  (6.41 ns)

 <State 193>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:190) [230]  (6.41 ns)

 <State 194>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Input_addr_2', deeplib/main.cpp:191) [231]  (0 ns)
	'store' operation ('store_ln191', deeplib/main.cpp:191) of variable 'Temproray', deeplib/main.cpp:190 on array 'Input', deeplib/main.cpp:40 [232]  (3.25 ns)

 <State 195>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 196>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 197>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 198>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 199>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 200>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 201>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 202>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 203>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 204>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 205>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 206>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 207>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 208>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 209>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 210>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 211>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 212>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 213>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 214>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 215>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 216>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 217>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 218>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 219>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 220>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 221>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 222>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 223>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 224>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 225>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 226>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 227>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 228>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 229>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 230>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('H_Result', deeplib/main.cpp:195) [237]  (4.13 ns)

 <State 231>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln199', deeplib/main.cpp:199) [239]  (6.91 ns)

 <State 232>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln199', deeplib/main.cpp:199) [239]  (6.91 ns)

 <State 233>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln199_1', deeplib/main.cpp:199) [240]  (6.91 ns)

 <State 234>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln199_1', deeplib/main.cpp:199) [240]  (6.91 ns)

 <State 235>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:199) [241]  (6.41 ns)

 <State 236>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:199) [241]  (6.41 ns)

 <State 237>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:199) [241]  (6.41 ns)

 <State 238>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:199) [241]  (6.41 ns)

 <State 239>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:199) [241]  (6.41 ns)

 <State 240>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:199) [241]  (6.41 ns)

 <State 241>: 4.79ns
The critical path consists of the following:
	'call' operation ('tmp_8', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [242]  (4.79 ns)

 <State 242>: 6.33ns
The critical path consists of the following:
	'call' operation ('tmp_8', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [242]  (6.33 ns)

 <State 243>: 6.33ns
The critical path consists of the following:
	'call' operation ('tmp_8', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [242]  (6.33 ns)

 <State 244>: 5.48ns
The critical path consists of the following:
	'call' operation ('tmp_8', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [242]  (3.25 ns)
	'call' operation ('empty_40', deeplib/main.cpp:200) to 'Axi_Transfer' [243]  (2.23 ns)

 <State 245>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_40', deeplib/main.cpp:200) to 'Axi_Transfer' [243]  (2.23 ns)

 <State 246>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_40', deeplib/main.cpp:200) to 'Axi_Transfer' [243]  (2.23 ns)

 <State 247>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_40', deeplib/main.cpp:200) to 'Axi_Transfer' [243]  (2.23 ns)

 <State 248>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_40', deeplib/main.cpp:200) to 'Axi_Transfer' [243]  (2.23 ns)

 <State 249>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_40', deeplib/main.cpp:200) to 'Axi_Transfer' [243]  (2.23 ns)

 <State 250>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_40', deeplib/main.cpp:200) to 'Axi_Transfer' [243]  (2.23 ns)

 <State 251>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_40', deeplib/main.cpp:200) to 'Axi_Transfer' [243]  (2.23 ns)

 <State 252>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_40', deeplib/main.cpp:200) to 'Axi_Transfer' [243]  (2.23 ns)

 <State 253>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_40', deeplib/main.cpp:200) to 'Axi_Transfer' [243]  (2.23 ns)

 <State 254>: 0ns
The critical path consists of the following:

 <State 255>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_41', deeplib/main.cpp:201) to 'Axi_Transfer' [244]  (2.23 ns)

 <State 256>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_41', deeplib/main.cpp:201) to 'Axi_Transfer' [244]  (2.23 ns)

 <State 257>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_41', deeplib/main.cpp:201) to 'Axi_Transfer' [244]  (2.23 ns)

 <State 258>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_41', deeplib/main.cpp:201) to 'Axi_Transfer' [244]  (2.23 ns)

 <State 259>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_41', deeplib/main.cpp:201) to 'Axi_Transfer' [244]  (2.23 ns)

 <State 260>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_41', deeplib/main.cpp:201) to 'Axi_Transfer' [244]  (2.23 ns)

 <State 261>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_41', deeplib/main.cpp:201) to 'Axi_Transfer' [244]  (2.23 ns)

 <State 262>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_41', deeplib/main.cpp:201) to 'Axi_Transfer' [244]  (2.23 ns)

 <State 263>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_41', deeplib/main.cpp:201) to 'Axi_Transfer' [244]  (2.23 ns)

 <State 264>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_41', deeplib/main.cpp:201) to 'Axi_Transfer' [244]  (2.23 ns)

 <State 265>: 0ns
The critical path consists of the following:

 <State 266>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_42', deeplib/main.cpp:202) to 'Axi_Transfer' [245]  (2.23 ns)

 <State 267>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_42', deeplib/main.cpp:202) to 'Axi_Transfer' [245]  (2.23 ns)

 <State 268>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_42', deeplib/main.cpp:202) to 'Axi_Transfer' [245]  (2.23 ns)

 <State 269>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul263', deeplib/main.cpp:175) [249]  (6.91 ns)

 <State 270>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul263', deeplib/main.cpp:175) [249]  (6.91 ns)

 <State 271>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', deeplib/main.cpp:175) [250]  (6.41 ns)

 <State 272>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', deeplib/main.cpp:175) [250]  (6.41 ns)

 <State 273>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', deeplib/main.cpp:175) [250]  (6.41 ns)

 <State 274>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', deeplib/main.cpp:175) [250]  (6.41 ns)

 <State 275>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', deeplib/main.cpp:175) [250]  (6.41 ns)

 <State 276>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln205', deeplib/main.cpp:205) [260]  (6.91 ns)

 <State 277>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln205', deeplib/main.cpp:205) [260]  (6.91 ns)

 <State 278>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln205_1', deeplib/main.cpp:205) [263]  (6.98 ns)

 <State 279>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln205_1', deeplib/main.cpp:205) [263]  (6.98 ns)

 <State 280>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln205_1', deeplib/main.cpp:205) [263]  (6.98 ns)

 <State 281>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln205_1', deeplib/main.cpp:205) [263]  (6.98 ns)

 <State 282>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln205_1', deeplib/main.cpp:205) [263]  (6.98 ns)

 <State 283>: 4.41ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten54', deeplib/main.cpp:205) with incoming values : ('add_ln205', deeplib/main.cpp:205) [267]  (0 ns)
	'add' operation ('add_ln205', deeplib/main.cpp:205) [276]  (4.41 ns)

 <State 284>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[273] ('empty_43', deeplib/main.cpp:207) [273]  (2.15 ns)

 <State 285>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[273] ('empty_43', deeplib/main.cpp:207) [273]  (2.15 ns)

 <State 286>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[273] ('empty_43', deeplib/main.cpp:207) [273]  (0 ns)
	'mul' operation of DSP[274] ('empty_44', deeplib/main.cpp:207) [274]  (2.15 ns)

 <State 287>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[274] ('empty_44', deeplib/main.cpp:207) [274]  (2.15 ns)

 <State 288>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[274] ('empty_44', deeplib/main.cpp:207) [274]  (2.15 ns)

 <State 289>: 6.72ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten33', deeplib/main.cpp:207) with incoming values : ('select_ln207_4', deeplib/main.cpp:207) [269]  (0 ns)
	'icmp' operation ('icmp_ln207', deeplib/main.cpp:207) [280]  (2.78 ns)
	'select' operation ('select_ln205', deeplib/main.cpp:205) [281]  (0.698 ns)
	'add' operation ('add_ln207', deeplib/main.cpp:207) [290]  (2.55 ns)
	'select' operation ('select_ln207_3', deeplib/main.cpp:207) [299]  (0.698 ns)

 <State 290>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[285] ('mul_ln205_2', deeplib/main.cpp:205) [285]  (2.15 ns)

 <State 291>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[285] ('mul_ln205_2', deeplib/main.cpp:205) [285]  (2.15 ns)

 <State 292>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[295] ('p_mid129', deeplib/main.cpp:207) [295]  (2.15 ns)

 <State 293>: 3.13ns
The critical path consists of the following:
	'or' operation ('or_ln207', deeplib/main.cpp:207) [292]  (0 ns)
	'select' operation ('select_ln207', deeplib/main.cpp:207) [293]  (0.978 ns)
	'mul' operation of DSP[303] ('empty_49', deeplib/main.cpp:209) [303]  (2.15 ns)

 <State 294>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[297] ('p_mid131', deeplib/main.cpp:207) [297]  (2.15 ns)

 <State 295>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[297] ('p_mid131', deeplib/main.cpp:207) [297]  (2.15 ns)

 <State 296>: 0.754ns
The critical path consists of the following:
	'select' operation ('select_ln205_3', deeplib/main.cpp:205) [287]  (0 ns)
	'select' operation ('select_ln207_2', deeplib/main.cpp:207) [298]  (0.754 ns)

 <State 297>: 7.13ns
The critical path consists of the following:
	'add' operation ('tmp11', deeplib/main.cpp:205) [304]  (0 ns)
	'add' operation ('empty_50', deeplib/main.cpp:205) [305]  (3.87 ns)
	'getelementptr' operation ('Input_addr_3', deeplib/main.cpp:205) [307]  (0 ns)
	'load' operation ('Pool_Value', deeplib/main.cpp:222) on array 'Input', deeplib/main.cpp:40 [308]  (3.25 ns)

 <State 298>: 3.25ns
The critical path consists of the following:
	'load' operation ('Pool_Value', deeplib/main.cpp:222) on array 'Input', deeplib/main.cpp:40 [308]  (3.25 ns)

 <State 299>: 6.08ns
The critical path consists of the following:
	'phi' operation ('Pool_Value') with incoming values : ('Pool_Value', deeplib/main.cpp:222) ('select_ln228', deeplib/main.cpp:228) ('Pool_Value', deeplib/main.cpp:236) [312]  (0 ns)
	'fdiv' operation ('Pool_Value', deeplib/main.cpp:243) [378]  (6.08 ns)

 <State 300>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[321] ('empty_46', deeplib/main.cpp:213) [320]  (1.05 ns)

 <State 301>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[321] ('empty_46', deeplib/main.cpp:213) [320]  (0 ns)
	'add' operation of DSP[321] ('tmp12', deeplib/main.cpp:205) [321]  (2.1 ns)

 <State 302>: 4.04ns
The critical path consists of the following:
	'add' operation of DSP[321] ('tmp12', deeplib/main.cpp:205) [321]  (2.1 ns)
	'add' operation ('empty_47', deeplib/main.cpp:205) [322]  (1.94 ns)

 <State 303>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Input_addr_4', deeplib/main.cpp:205) [324]  (0 ns)
	'load' operation ('Input_load_1', deeplib/main.cpp:236) on array 'Input', deeplib/main.cpp:40 [325]  (3.25 ns)

 <State 304>: 3.25ns
The critical path consists of the following:
	'load' operation ('Input_load_1', deeplib/main.cpp:236) on array 'Input', deeplib/main.cpp:40 [325]  (3.25 ns)

 <State 305>: 7.88ns
The critical path consists of the following:
	'phi' operation ('i', deeplib/main.cpp:234) with incoming values : ('add_ln215', deeplib/main.cpp:215) [328]  (0 ns)
	'add' operation ('add_ln227', deeplib/main.cpp:227) [342]  (1.94 ns)
	'getelementptr' operation ('Input_addr_6', deeplib/main.cpp:227) [344]  (0 ns)
	'load' operation ('Temproray', deeplib/main.cpp:227) on array 'Input', deeplib/main.cpp:40 [345]  (3.25 ns)
	blocking operation 2.68 ns on control path)

 <State 306>: 3.25ns
The critical path consists of the following:
	'load' operation ('Temproray', deeplib/main.cpp:227) on array 'Input', deeplib/main.cpp:40 [345]  (3.25 ns)

 <State 307>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_17', deeplib/main.cpp:228) [359]  (5.43 ns)

 <State 308>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_17', deeplib/main.cpp:228) [359]  (5.43 ns)
	'and' operation ('and_ln228_1', deeplib/main.cpp:228) [360]  (0.978 ns)
	'select' operation ('select_ln228', deeplib/main.cpp:228) [361]  (0.698 ns)

 <State 309>: 2.47ns
The critical path consists of the following:
	'or' operation ('or_ln234', deeplib/main.cpp:234) [365]  (0 ns)
	'icmp' operation ('icmp_ln234', deeplib/main.cpp:234) [366]  (2.47 ns)

 <State 310>: 7.26ns
The critical path consists of the following:
	'phi' operation ('Pool_Value') with incoming values : ('Pool_Value', deeplib/main.cpp:222) ('select_ln228', deeplib/main.cpp:228) ('Pool_Value', deeplib/main.cpp:236) [364]  (0 ns)
	'fadd' operation ('Pool_Value', deeplib/main.cpp:236) [370]  (7.26 ns)

 <State 311>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Pool_Value', deeplib/main.cpp:236) [370]  (7.26 ns)

 <State 312>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Pool_Value', deeplib/main.cpp:236) [370]  (7.26 ns)

 <State 313>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Pool_Value', deeplib/main.cpp:236) [370]  (7.26 ns)

 <State 314>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Pool_Value', deeplib/main.cpp:236) [370]  (7.26 ns)

 <State 315>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('Pool_Value') with incoming values : ('Pool_Value', deeplib/main.cpp:222) ('select_ln228', deeplib/main.cpp:228) ('Pool_Value', deeplib/main.cpp:236) [373]  (1.77 ns)

 <State 316>: 0ns
The critical path consists of the following:

 <State 317>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', deeplib/main.cpp:243) [378]  (6.08 ns)

 <State 318>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', deeplib/main.cpp:243) [378]  (6.08 ns)

 <State 319>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', deeplib/main.cpp:243) [378]  (6.08 ns)

 <State 320>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', deeplib/main.cpp:243) [378]  (6.08 ns)

 <State 321>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', deeplib/main.cpp:243) [378]  (6.08 ns)

 <State 322>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', deeplib/main.cpp:243) [378]  (6.08 ns)

 <State 323>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', deeplib/main.cpp:243) [378]  (6.08 ns)

 <State 324>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', deeplib/main.cpp:243) [378]  (6.08 ns)

 <State 325>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', deeplib/main.cpp:243) [378]  (6.08 ns)

 <State 326>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', deeplib/main.cpp:243) [378]  (6.08 ns)

 <State 327>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', deeplib/main.cpp:243) [378]  (6.08 ns)

 <State 328>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', deeplib/main.cpp:243) [378]  (6.08 ns)

 <State 329>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', deeplib/main.cpp:243) [378]  (6.08 ns)

 <State 330>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', deeplib/main.cpp:243) [378]  (6.08 ns)

 <State 331>: 6.77ns
The critical path consists of the following:
	'fdiv' operation ('Pool_Value', deeplib/main.cpp:243) [378]  (6.08 ns)
	'select' operation ('Pool_Value', deeplib/main.cpp:241) [379]  (0.698 ns)

 <State 332>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', deeplib/main.cpp:247) [386]  (5.43 ns)

 <State 333>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', deeplib/main.cpp:247) [386]  (5.43 ns)
	'and' operation ('and_ln247', deeplib/main.cpp:247) [387]  (0 ns)
	'select' operation ('select_ln247', deeplib/main.cpp:247) [388]  (0 ns)
	'select' operation ('Pool_Value', deeplib/main.cpp:245) [389]  (0.978 ns)

 <State 334>: 4.79ns
The critical path consists of the following:
	'call' operation ('tmp_3', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [390]  (4.79 ns)

 <State 335>: 6.33ns
The critical path consists of the following:
	'call' operation ('tmp_3', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [390]  (6.33 ns)

 <State 336>: 6.33ns
The critical path consists of the following:
	'call' operation ('tmp_3', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [390]  (6.33 ns)

 <State 337>: 5.48ns
The critical path consists of the following:
	'call' operation ('tmp_3', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [390]  (3.25 ns)
	'call' operation ('empty_48', deeplib/main.cpp:249) to 'Axi_Transfer' [391]  (2.23 ns)

 <State 338>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_48', deeplib/main.cpp:249) to 'Axi_Transfer' [391]  (2.23 ns)

 <State 339>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_48', deeplib/main.cpp:249) to 'Axi_Transfer' [391]  (2.23 ns)

 <State 340>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_48', deeplib/main.cpp:249) to 'Axi_Transfer' [391]  (2.23 ns)

 <State 341>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_48', deeplib/main.cpp:249) to 'Axi_Transfer' [391]  (2.23 ns)

 <State 342>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_48', deeplib/main.cpp:249) to 'Axi_Transfer' [391]  (2.23 ns)

 <State 343>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_48', deeplib/main.cpp:249) to 'Axi_Transfer' [391]  (2.23 ns)

 <State 344>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_48', deeplib/main.cpp:249) to 'Axi_Transfer' [391]  (2.23 ns)

 <State 345>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_48', deeplib/main.cpp:249) to 'Axi_Transfer' [391]  (2.23 ns)

 <State 346>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_48', deeplib/main.cpp:249) to 'Axi_Transfer' [391]  (2.23 ns)

 <State 347>: 0ns
The critical path consists of the following:

 <State 348>: 2.32ns
The critical path consists of the following:
	'load' operation ('Relu_Activation', deeplib/main.cpp:60) on array 'Parameters', deeplib/main.cpp:42 [399]  (2.32 ns)

 <State 349>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Precision', deeplib/main.cpp:75) [417]  (6.41 ns)

 <State 350>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Precision', deeplib/main.cpp:75) [417]  (6.41 ns)

 <State 351>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Precision', deeplib/main.cpp:75) [417]  (6.41 ns)

 <State 352>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Precision', deeplib/main.cpp:75) [417]  (6.41 ns)

 <State 353>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Precision', deeplib/main.cpp:75) [417]  (6.41 ns)

 <State 354>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Precision', deeplib/main.cpp:75) [417]  (6.41 ns)

 <State 355>: 5.77ns
The critical path consists of the following:
	'load' operation ('Parameters_load_29') on array 'Parameters', deeplib/main.cpp:42 [421]  (2.32 ns)
	'icmp' operation ('icmp_ln79', deeplib/main.cpp:79) [422]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 356>: 2.47ns
The critical path consists of the following:
	'phi' operation ('idx', deeplib/main.cpp:79) with incoming values : ('add_ln79', deeplib/main.cpp:79) [428]  (0 ns)
	'icmp' operation ('icmp_ln79_1', deeplib/main.cpp:79) [431]  (2.47 ns)

 <State 357>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_6', deeplib/main.cpp:81) to 'Axi_Transfer' [438]  (2.23 ns)

 <State 358>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_6', deeplib/main.cpp:81) to 'Axi_Transfer' [438]  (2.23 ns)

 <State 359>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_6', deeplib/main.cpp:81) to 'Axi_Transfer' [438]  (2.23 ns)

 <State 360>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_6', deeplib/main.cpp:81) to 'Axi_Transfer' [438]  (2.23 ns)

 <State 361>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_6', deeplib/main.cpp:81) to 'Axi_Transfer' [438]  (2.23 ns)

 <State 362>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_6', deeplib/main.cpp:81) to 'Axi_Transfer' [438]  (2.23 ns)

 <State 363>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_6', deeplib/main.cpp:81) to 'Axi_Transfer' [438]  (2.23 ns)

 <State 364>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_6', deeplib/main.cpp:81) to 'Axi_Transfer' [438]  (2.23 ns)

 <State 365>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_6', deeplib/main.cpp:81) to 'Axi_Transfer' [438]  (2.23 ns)

 <State 366>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_6', deeplib/main.cpp:81) to 'Axi_Transfer' [438]  (2.23 ns)

 <State 367>: 6.41ns
The critical path consists of the following:
	'call' operation ('tmp_6', deeplib/main.cpp:81) to 'Axi_Transfer' [438]  (0 ns)
	'sitofp' operation ('Temproray', deeplib/main.cpp:81) [439]  (6.41 ns)

 <State 368>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:81) [439]  (6.41 ns)

 <State 369>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:81) [439]  (6.41 ns)

 <State 370>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:81) [439]  (6.41 ns)

 <State 371>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:81) [439]  (6.41 ns)

 <State 372>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:81) [439]  (6.41 ns)

 <State 373>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', deeplib/main.cpp:82) [440]  (6.08 ns)

 <State 374>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', deeplib/main.cpp:82) [440]  (6.08 ns)

 <State 375>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', deeplib/main.cpp:82) [440]  (6.08 ns)

 <State 376>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', deeplib/main.cpp:82) [440]  (6.08 ns)

 <State 377>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', deeplib/main.cpp:82) [440]  (6.08 ns)

 <State 378>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', deeplib/main.cpp:82) [440]  (6.08 ns)

 <State 379>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', deeplib/main.cpp:82) [440]  (6.08 ns)

 <State 380>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', deeplib/main.cpp:82) [440]  (6.08 ns)

 <State 381>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', deeplib/main.cpp:82) [440]  (6.08 ns)

 <State 382>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', deeplib/main.cpp:82) [440]  (6.08 ns)

 <State 383>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', deeplib/main.cpp:82) [440]  (6.08 ns)

 <State 384>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', deeplib/main.cpp:82) [440]  (6.08 ns)

 <State 385>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', deeplib/main.cpp:82) [440]  (6.08 ns)

 <State 386>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', deeplib/main.cpp:82) [440]  (6.08 ns)

 <State 387>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', deeplib/main.cpp:82) [440]  (6.08 ns)

 <State 388>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', deeplib/main.cpp:82) [440]  (6.08 ns)

 <State 389>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Input_addr_1', deeplib/main.cpp:82) [441]  (0 ns)
	'store' operation ('store_ln82', deeplib/main.cpp:82) of variable 'div', deeplib/main.cpp:82 on array 'Input', deeplib/main.cpp:40 [442]  (3.25 ns)

 <State 390>: 8.86ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln88', deeplib/main.cpp:88) [450]  (2.47 ns)
	'and' operation ('and_ln88', deeplib/main.cpp:88) [452]  (0.978 ns)
	blocking operation 5.41 ns on control path)

 <State 391>: 2.47ns
The critical path consists of the following:
	'phi' operation ('idx', deeplib/main.cpp:90) with incoming values : ('add_ln90', deeplib/main.cpp:90) [458]  (0 ns)
	'icmp' operation ('icmp_ln90_1', deeplib/main.cpp:90) [461]  (2.47 ns)

 <State 392>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_s', deeplib/main.cpp:93) to 'Axi_Transfer' [468]  (2.23 ns)

 <State 393>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_s', deeplib/main.cpp:93) to 'Axi_Transfer' [468]  (2.23 ns)

 <State 394>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_s', deeplib/main.cpp:93) to 'Axi_Transfer' [468]  (2.23 ns)

 <State 395>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_s', deeplib/main.cpp:93) to 'Axi_Transfer' [468]  (2.23 ns)

 <State 396>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_s', deeplib/main.cpp:93) to 'Axi_Transfer' [468]  (2.23 ns)

 <State 397>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_s', deeplib/main.cpp:93) to 'Axi_Transfer' [468]  (2.23 ns)

 <State 398>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_s', deeplib/main.cpp:93) to 'Axi_Transfer' [468]  (2.23 ns)

 <State 399>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_s', deeplib/main.cpp:93) to 'Axi_Transfer' [468]  (2.23 ns)

 <State 400>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_s', deeplib/main.cpp:93) to 'Axi_Transfer' [468]  (2.23 ns)

 <State 401>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_s', deeplib/main.cpp:93) to 'Axi_Transfer' [468]  (2.23 ns)

 <State 402>: 6.41ns
The critical path consists of the following:
	'call' operation ('tmp_s', deeplib/main.cpp:93) to 'Axi_Transfer' [468]  (0 ns)
	'sitofp' operation ('Temproray', deeplib/main.cpp:93) [469]  (6.41 ns)

 <State 403>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:93) [469]  (6.41 ns)

 <State 404>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:93) [469]  (6.41 ns)

 <State 405>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:93) [469]  (6.41 ns)

 <State 406>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:93) [469]  (6.41 ns)

 <State 407>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:93) [469]  (6.41 ns)

 <State 408>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div3', deeplib/main.cpp:94) [470]  (6.08 ns)

 <State 409>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div3', deeplib/main.cpp:94) [470]  (6.08 ns)

 <State 410>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div3', deeplib/main.cpp:94) [470]  (6.08 ns)

 <State 411>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div3', deeplib/main.cpp:94) [470]  (6.08 ns)

 <State 412>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div3', deeplib/main.cpp:94) [470]  (6.08 ns)

 <State 413>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div3', deeplib/main.cpp:94) [470]  (6.08 ns)

 <State 414>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div3', deeplib/main.cpp:94) [470]  (6.08 ns)

 <State 415>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div3', deeplib/main.cpp:94) [470]  (6.08 ns)

 <State 416>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div3', deeplib/main.cpp:94) [470]  (6.08 ns)

 <State 417>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div3', deeplib/main.cpp:94) [470]  (6.08 ns)

 <State 418>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div3', deeplib/main.cpp:94) [470]  (6.08 ns)

 <State 419>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div3', deeplib/main.cpp:94) [470]  (6.08 ns)

 <State 420>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div3', deeplib/main.cpp:94) [470]  (6.08 ns)

 <State 421>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div3', deeplib/main.cpp:94) [470]  (6.08 ns)

 <State 422>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div3', deeplib/main.cpp:94) [470]  (6.08 ns)

 <State 423>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div3', deeplib/main.cpp:94) [470]  (6.08 ns)

 <State 424>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Bias_addr_1', deeplib/main.cpp:94) [471]  (0 ns)
	'store' operation ('store_ln94', deeplib/main.cpp:94) of variable 'div3', deeplib/main.cpp:94 on array 'Bias', deeplib/main.cpp:40 [472]  (3.25 ns)

 <State 425>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp2', deeplib/main.cpp:66) [477]  (6.91 ns)

 <State 426>: 6.91ns
The critical path consists of the following:
	'mul' operation ('tmp2', deeplib/main.cpp:66) [477]  (6.91 ns)

 <State 427>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul54', deeplib/main.cpp:67) [479]  (6.91 ns)

 <State 428>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul54', deeplib/main.cpp:67) [479]  (6.91 ns)

 <State 429>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln99', deeplib/main.cpp:99) [480]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 430>: 2.47ns
The critical path consists of the following:
	'phi' operation ('idx', deeplib/main.cpp:99) with incoming values : ('add_ln99', deeplib/main.cpp:99) [486]  (0 ns)
	'icmp' operation ('icmp_ln99_1', deeplib/main.cpp:99) [489]  (2.47 ns)

 <State 431>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_10', deeplib/main.cpp:102) to 'Axi_Transfer' [496]  (2.23 ns)

 <State 432>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_10', deeplib/main.cpp:102) to 'Axi_Transfer' [496]  (2.23 ns)

 <State 433>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_10', deeplib/main.cpp:102) to 'Axi_Transfer' [496]  (2.23 ns)

 <State 434>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_10', deeplib/main.cpp:102) to 'Axi_Transfer' [496]  (2.23 ns)

 <State 435>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_10', deeplib/main.cpp:102) to 'Axi_Transfer' [496]  (2.23 ns)

 <State 436>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_10', deeplib/main.cpp:102) to 'Axi_Transfer' [496]  (2.23 ns)

 <State 437>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_10', deeplib/main.cpp:102) to 'Axi_Transfer' [496]  (2.23 ns)

 <State 438>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_10', deeplib/main.cpp:102) to 'Axi_Transfer' [496]  (2.23 ns)

 <State 439>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_10', deeplib/main.cpp:102) to 'Axi_Transfer' [496]  (2.23 ns)

 <State 440>: 2.23ns
The critical path consists of the following:
	'call' operation ('tmp_10', deeplib/main.cpp:102) to 'Axi_Transfer' [496]  (2.23 ns)

 <State 441>: 6.41ns
The critical path consists of the following:
	'call' operation ('tmp_10', deeplib/main.cpp:102) to 'Axi_Transfer' [496]  (0 ns)
	'sitofp' operation ('Temproray', deeplib/main.cpp:102) [497]  (6.41 ns)

 <State 442>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:102) [497]  (6.41 ns)

 <State 443>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:102) [497]  (6.41 ns)

 <State 444>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:102) [497]  (6.41 ns)

 <State 445>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:102) [497]  (6.41 ns)

 <State 446>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:102) [497]  (6.41 ns)

 <State 447>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div4', deeplib/main.cpp:103) [498]  (6.08 ns)

 <State 448>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div4', deeplib/main.cpp:103) [498]  (6.08 ns)

 <State 449>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div4', deeplib/main.cpp:103) [498]  (6.08 ns)

 <State 450>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div4', deeplib/main.cpp:103) [498]  (6.08 ns)

 <State 451>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div4', deeplib/main.cpp:103) [498]  (6.08 ns)

 <State 452>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div4', deeplib/main.cpp:103) [498]  (6.08 ns)

 <State 453>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div4', deeplib/main.cpp:103) [498]  (6.08 ns)

 <State 454>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div4', deeplib/main.cpp:103) [498]  (6.08 ns)

 <State 455>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div4', deeplib/main.cpp:103) [498]  (6.08 ns)

 <State 456>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div4', deeplib/main.cpp:103) [498]  (6.08 ns)

 <State 457>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div4', deeplib/main.cpp:103) [498]  (6.08 ns)

 <State 458>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div4', deeplib/main.cpp:103) [498]  (6.08 ns)

 <State 459>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div4', deeplib/main.cpp:103) [498]  (6.08 ns)

 <State 460>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div4', deeplib/main.cpp:103) [498]  (6.08 ns)

 <State 461>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div4', deeplib/main.cpp:103) [498]  (6.08 ns)

 <State 462>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div4', deeplib/main.cpp:103) [498]  (6.08 ns)

 <State 463>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Weight_addr', deeplib/main.cpp:103) [499]  (0 ns)
	'store' operation ('store_ln103', deeplib/main.cpp:103) of variable 'div4', deeplib/main.cpp:103 on array 'Weight', deeplib/main.cpp:40 [500]  (3.25 ns)

 <State 464>: 6.69ns
The critical path consists of the following:
	'sub' operation ('sub_ln108', deeplib/main.cpp:108) [505]  (2.55 ns)
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 465>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 466>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 467>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 468>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 469>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 470>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 471>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 472>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 473>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 474>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 475>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 476>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 477>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 478>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 479>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 480>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 481>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 482>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 483>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 484>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 485>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 486>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 487>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 488>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 489>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 490>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 491>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 492>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 493>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 494>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 495>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 496>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 497>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 498>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)

 <State 499>: 6.69ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln108', deeplib/main.cpp:108) [506]  (4.13 ns)
	'add' operation ('H_Result', deeplib/main.cpp:108) [507]  (2.55 ns)

 <State 500>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln112', deeplib/main.cpp:112) [511]  (6.91 ns)

 <State 501>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln112', deeplib/main.cpp:112) [511]  (6.91 ns)

 <State 502>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln112_1', deeplib/main.cpp:112) [512]  (6.91 ns)

 <State 503>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln112_1', deeplib/main.cpp:112) [512]  (6.91 ns)

 <State 504>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:112) [513]  (6.41 ns)

 <State 505>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:112) [513]  (6.41 ns)

 <State 506>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:112) [513]  (6.41 ns)

 <State 507>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:112) [513]  (6.41 ns)

 <State 508>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:112) [513]  (6.41 ns)

 <State 509>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('Temproray', deeplib/main.cpp:112) [513]  (6.41 ns)

 <State 510>: 4.79ns
The critical path consists of the following:
	'call' operation ('tmp_11', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [514]  (4.79 ns)

 <State 511>: 6.33ns
The critical path consists of the following:
	'call' operation ('tmp_11', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [514]  (6.33 ns)

 <State 512>: 6.33ns
The critical path consists of the following:
	'call' operation ('tmp_11', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [514]  (6.33 ns)

 <State 513>: 5.48ns
The critical path consists of the following:
	'call' operation ('tmp_11', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [514]  (3.25 ns)
	'call' operation ('empty_32', deeplib/main.cpp:113) to 'Axi_Transfer' [515]  (2.23 ns)

 <State 514>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_32', deeplib/main.cpp:113) to 'Axi_Transfer' [515]  (2.23 ns)

 <State 515>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_32', deeplib/main.cpp:113) to 'Axi_Transfer' [515]  (2.23 ns)

 <State 516>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_32', deeplib/main.cpp:113) to 'Axi_Transfer' [515]  (2.23 ns)

 <State 517>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_32', deeplib/main.cpp:113) to 'Axi_Transfer' [515]  (2.23 ns)

 <State 518>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_32', deeplib/main.cpp:113) to 'Axi_Transfer' [515]  (2.23 ns)

 <State 519>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_32', deeplib/main.cpp:113) to 'Axi_Transfer' [515]  (2.23 ns)

 <State 520>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_32', deeplib/main.cpp:113) to 'Axi_Transfer' [515]  (2.23 ns)

 <State 521>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_32', deeplib/main.cpp:113) to 'Axi_Transfer' [515]  (2.23 ns)

 <State 522>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_32', deeplib/main.cpp:113) to 'Axi_Transfer' [515]  (2.23 ns)

 <State 523>: 0ns
The critical path consists of the following:

 <State 524>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_33', deeplib/main.cpp:114) to 'Axi_Transfer' [516]  (2.23 ns)

 <State 525>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_33', deeplib/main.cpp:114) to 'Axi_Transfer' [516]  (2.23 ns)

 <State 526>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_33', deeplib/main.cpp:114) to 'Axi_Transfer' [516]  (2.23 ns)

 <State 527>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_33', deeplib/main.cpp:114) to 'Axi_Transfer' [516]  (2.23 ns)

 <State 528>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_33', deeplib/main.cpp:114) to 'Axi_Transfer' [516]  (2.23 ns)

 <State 529>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_33', deeplib/main.cpp:114) to 'Axi_Transfer' [516]  (2.23 ns)

 <State 530>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_33', deeplib/main.cpp:114) to 'Axi_Transfer' [516]  (2.23 ns)

 <State 531>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_33', deeplib/main.cpp:114) to 'Axi_Transfer' [516]  (2.23 ns)

 <State 532>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_33', deeplib/main.cpp:114) to 'Axi_Transfer' [516]  (2.23 ns)

 <State 533>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_33', deeplib/main.cpp:114) to 'Axi_Transfer' [516]  (2.23 ns)

 <State 534>: 0ns
The critical path consists of the following:

 <State 535>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_34', deeplib/main.cpp:115) to 'Axi_Transfer' [517]  (2.23 ns)

 <State 536>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_34', deeplib/main.cpp:115) to 'Axi_Transfer' [517]  (2.23 ns)

 <State 537>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_34', deeplib/main.cpp:115) to 'Axi_Transfer' [517]  (2.23 ns)

 <State 538>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_34', deeplib/main.cpp:115) to 'Axi_Transfer' [517]  (2.23 ns)

 <State 539>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_34', deeplib/main.cpp:115) to 'Axi_Transfer' [517]  (2.23 ns)

 <State 540>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_34', deeplib/main.cpp:115) to 'Axi_Transfer' [517]  (2.23 ns)

 <State 541>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_34', deeplib/main.cpp:115) to 'Axi_Transfer' [517]  (2.23 ns)

 <State 542>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_34', deeplib/main.cpp:115) to 'Axi_Transfer' [517]  (2.23 ns)

 <State 543>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_34', deeplib/main.cpp:115) to 'Axi_Transfer' [517]  (2.23 ns)

 <State 544>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_34', deeplib/main.cpp:115) to 'Axi_Transfer' [517]  (2.23 ns)

 <State 545>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln121', deeplib/main.cpp:121) [531]  (6.91 ns)

 <State 546>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln121', deeplib/main.cpp:121) [531]  (6.91 ns)

 <State 547>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln121_1', deeplib/main.cpp:121) [534]  (6.98 ns)

 <State 548>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln121_1', deeplib/main.cpp:121) [534]  (6.98 ns)

 <State 549>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln121_1', deeplib/main.cpp:121) [534]  (6.98 ns)

 <State 550>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln121_1', deeplib/main.cpp:121) [534]  (6.98 ns)

 <State 551>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln121_1', deeplib/main.cpp:121) [534]  (6.98 ns)

 <State 552>: 4.41ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten19', deeplib/main.cpp:121) with incoming values : ('add_ln121', deeplib/main.cpp:121) [538]  (0 ns)
	'add' operation ('add_ln121', deeplib/main.cpp:121) [546]  (4.41 ns)

 <State 553>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[544] ('empty_35', deeplib/main.cpp:123) [544]  (2.15 ns)

 <State 554>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[544] ('empty_35', deeplib/main.cpp:123) [544]  (2.15 ns)

 <State 555>: 6.9ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', deeplib/main.cpp:123) with incoming values : ('select_ln123_3', deeplib/main.cpp:123) [540]  (0 ns)
	'icmp' operation ('icmp_ln123', deeplib/main.cpp:123) [550]  (2.78 ns)
	'select' operation ('select_ln121_3', deeplib/main.cpp:121) [561]  (0.993 ns)
	'or' operation ('or_ln123', deeplib/main.cpp:123) [564]  (0 ns)
	'select' operation ('select_ln123', deeplib/main.cpp:123) [565]  (0.978 ns)
	'mul' operation of DSP[573] ('empty_38', deeplib/main.cpp:125) [573]  (2.15 ns)

 <State 556>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[555] ('mul_ln121_2', deeplib/main.cpp:121) [555]  (2.15 ns)

 <State 557>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[555] ('mul_ln121_2', deeplib/main.cpp:121) [555]  (2.15 ns)

 <State 558>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Bias_addr_3', deeplib/main.cpp:121) [557]  (0 ns)
	'load' operation ('Bias_load_1', deeplib/main.cpp:121) on array 'Bias', deeplib/main.cpp:40 [558]  (3.25 ns)

 <State 559>: 3.25ns
The critical path consists of the following:
	'load' operation ('Bias_load_1', deeplib/main.cpp:121) on array 'Bias', deeplib/main.cpp:40 [558]  (3.25 ns)

 <State 560>: 7.26ns
The critical path consists of the following:
	'phi' operation ('Convolve_value') with incoming values : ('Convolve_value', deeplib/main.cpp:140) [577]  (0 ns)
	'fadd' operation ('Convolve_value', deeplib/main.cpp:149) [631]  (7.26 ns)

 <State 561>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[585] ('empty_36', deeplib/main.cpp:130) [585]  (2.15 ns)

 <State 562>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[585] ('empty_36', deeplib/main.cpp:130) [585]  (2.15 ns)

 <State 563>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[586] ('add_ln138_1', deeplib/main.cpp:138) [586]  (2.1 ns)

 <State 564>: 4.09ns
The critical path consists of the following:
	'phi' operation ('i', deeplib/main.cpp:133) with incoming values : ('add_ln133', deeplib/main.cpp:133) [589]  (0 ns)
	'add' operation ('add_ln135', deeplib/main.cpp:135) [597]  (1.94 ns)
	'mul' operation of DSP[598] ('mul_ln135', deeplib/main.cpp:135) [598]  (2.15 ns)

 <State 565>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[598] ('mul_ln135', deeplib/main.cpp:135) [598]  (2.15 ns)

 <State 566>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[598] ('mul_ln135', deeplib/main.cpp:135) [598]  (2.15 ns)

 <State 567>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', deeplib/main.cpp:136) with incoming values : ('add_ln136', deeplib/main.cpp:136) [603]  (1.77 ns)

 <State 568>: 7.13ns
The critical path consists of the following:
	'phi' operation ('j', deeplib/main.cpp:136) with incoming values : ('add_ln136', deeplib/main.cpp:136) [603]  (0 ns)
	'add' operation ('add_ln138_2', deeplib/main.cpp:138) [611]  (0 ns)
	'add' operation ('add_ln138', deeplib/main.cpp:138) [612]  (3.87 ns)
	'getelementptr' operation ('Input_addr_7', deeplib/main.cpp:140) [614]  (0 ns)
	'load' operation ('Input_load', deeplib/main.cpp:140) on array 'Input', deeplib/main.cpp:40 [615]  (3.25 ns)

 <State 569>: 3.25ns
The critical path consists of the following:
	'load' operation ('Input_load', deeplib/main.cpp:140) on array 'Input', deeplib/main.cpp:40 [615]  (3.25 ns)

 <State 570>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul4', deeplib/main.cpp:140) [621]  (5.7 ns)

 <State 571>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul4', deeplib/main.cpp:140) [621]  (5.7 ns)

 <State 572>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul4', deeplib/main.cpp:140) [621]  (5.7 ns)

 <State 573>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul4', deeplib/main.cpp:140) [621]  (5.7 ns)

 <State 574>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Convolve_value', deeplib/main.cpp:140) [622]  (7.26 ns)

 <State 575>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Convolve_value', deeplib/main.cpp:140) [622]  (7.26 ns)

 <State 576>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Convolve_value', deeplib/main.cpp:140) [622]  (7.26 ns)

 <State 577>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Convolve_value', deeplib/main.cpp:140) [622]  (7.26 ns)

 <State 578>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Convolve_value', deeplib/main.cpp:140) [622]  (7.26 ns)

 <State 579>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Convolve_value', deeplib/main.cpp:149) [631]  (7.26 ns)

 <State 580>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Convolve_value', deeplib/main.cpp:149) [631]  (7.26 ns)

 <State 581>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Convolve_value', deeplib/main.cpp:149) [631]  (7.26 ns)

 <State 582>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Convolve_value', deeplib/main.cpp:149) [631]  (7.26 ns)

 <State 583>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln123_1', deeplib/main.cpp:123) [649]  (3.52 ns)
	'select' operation ('select_ln123_3', deeplib/main.cpp:123) [650]  (1.48 ns)

 <State 584>: 5.43ns
The critical path consists of the following:
	'phi' operation ('Convolve_value') with incoming values : ('Convolve_value', deeplib/main.cpp:140) ('Convolve_value', deeplib/main.cpp:149) [634]  (0 ns)
	'fcmp' operation ('tmp_21', deeplib/main.cpp:153) [641]  (5.43 ns)

 <State 585>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_21', deeplib/main.cpp:153) [641]  (5.43 ns)
	'and' operation ('and_ln153', deeplib/main.cpp:153) [642]  (0 ns)
	'select' operation ('select_ln153', deeplib/main.cpp:153) [643]  (0 ns)
	'select' operation ('Convolve_value', deeplib/main.cpp:151) [644]  (0.978 ns)

 <State 586>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('Convolve_value', deeplib/main.cpp:155) [645]  (5.7 ns)

 <State 587>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('Convolve_value', deeplib/main.cpp:155) [645]  (5.7 ns)

 <State 588>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('Convolve_value', deeplib/main.cpp:155) [645]  (5.7 ns)

 <State 589>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('Convolve_value', deeplib/main.cpp:155) [645]  (5.7 ns)

 <State 590>: 4.79ns
The critical path consists of the following:
	'call' operation ('tmp_15', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [646]  (4.79 ns)

 <State 591>: 6.33ns
The critical path consists of the following:
	'call' operation ('tmp_15', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [646]  (6.33 ns)

 <State 592>: 6.33ns
The critical path consists of the following:
	'call' operation ('tmp_15', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [646]  (6.33 ns)

 <State 593>: 5.48ns
The critical path consists of the following:
	'call' operation ('tmp_15', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) to 'generic_cast_IEEE754<int, 6, float>' [646]  (3.25 ns)
	'call' operation ('empty_37', deeplib/main.cpp:156) to 'Axi_Transfer' [647]  (2.23 ns)

 <State 594>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_37', deeplib/main.cpp:156) to 'Axi_Transfer' [647]  (2.23 ns)

 <State 595>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_37', deeplib/main.cpp:156) to 'Axi_Transfer' [647]  (2.23 ns)

 <State 596>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_37', deeplib/main.cpp:156) to 'Axi_Transfer' [647]  (2.23 ns)

 <State 597>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_37', deeplib/main.cpp:156) to 'Axi_Transfer' [647]  (2.23 ns)

 <State 598>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_37', deeplib/main.cpp:156) to 'Axi_Transfer' [647]  (2.23 ns)

 <State 599>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_37', deeplib/main.cpp:156) to 'Axi_Transfer' [647]  (2.23 ns)

 <State 600>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_37', deeplib/main.cpp:156) to 'Axi_Transfer' [647]  (2.23 ns)

 <State 601>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_37', deeplib/main.cpp:156) to 'Axi_Transfer' [647]  (2.23 ns)

 <State 602>: 2.23ns
The critical path consists of the following:
	'call' operation ('empty_37', deeplib/main.cpp:156) to 'Axi_Transfer' [647]  (2.23 ns)

 <State 603>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
