PASS 0
PASS 1 - name gt_ini gt_fni: input list
 2					link count = 0
 3					link count = 1
 4					link count = 2
 5					link count = 3
 6					link count = 4
 8					link count = 5
 10					link count = 6
 11					link count = 7
 15					link count = 8
 20					link count = 9
 27					link count = 10
 30					link count = 11
 I0          OR   GATE:	 I0_4,	 I0_3,	 I0_2,	 I0_1,		link count = 16
 I0_1       AND   GATE:	 bank0,	 IX0.0,		link count = 20
 I0_2       AND   GATE:	 bank1,	 IX1.0,		link count = 24
 I0_3       AND   GATE:	 bank2,	 IX2.0,		link count = 28
 I0_4       AND   GATE:	 bank3,	 IX3.0,		link count = 32
 I1          OR   GATE:	 I1_4,	 I1_3,	 I1_2,	 I1_1,		link count = 38
 I1_1       AND   GATE:	 bank0,	 IX0.1,		link count = 42
 I1_2       AND   GATE:	 bank1,	 IX1.1,		link count = 46
 I1_3       AND   GATE:	 bank2,	 IX2.1,		link count = 50
 I1_4       AND   GATE:	 bank3,	 IX3.1,		link count = 54
 I2          OR   GATE:	 I2_4,	 I2_3,	 I2_2,	 I2_1,		link count = 60
 I2_1       AND   GATE:	 bank0,	 IX0.2,		link count = 64
 I2_2       AND   GATE:	 bank1,	 IX1.2,		link count = 68
 I2_3       AND   GATE:	 bank2,	 IX2.2,		link count = 72
 I2_4       AND   GATE:	 bank3,	 IX3.2,		link count = 76
 I3          OR   GATE:	 I3_4,	 I3_3,	 I3_2,	 I3_1,		link count = 82
 I3_1       AND   GATE:	 bank0,	 IX0.3,		link count = 86
 I3_2       AND   GATE:	 bank1,	 IX1.3,		link count = 90
 I3_3       AND   GATE:	 bank2,	 IX2.3,		link count = 94
 I3_4       AND   GATE:	 bank3,	 IX3.3,		link count = 98
 I4          OR   GATE:	 I4_4,	 I4_3,	 I4_2,	 I4_1,		link count = 104
 I4_1       AND   GATE:	 bank0,	 IX0.4,		link count = 108
 I4_2       AND   GATE:	 bank1,	 IX1.4,		link count = 112
 I4_3       AND   GATE:	 bank2,	 IX2.4,		link count = 116
 I4_4       AND   GATE:	 bank3,	 IX3.4,		link count = 120
 I5          OR   GATE:	 I5_4,	 I5_3,	 I5_2,	 I5_1,		link count = 126
 I5_1       AND   GATE:	 bank0,	 IX0.5,		link count = 130
 I5_2       AND   GATE:	 bank1,	 IX1.5,		link count = 134
 I5_3       AND   GATE:	 bank2,	 IX2.5,		link count = 138
 I5_4       AND   GATE:	 bank3,	 IX3.5,		link count = 142
 I6          OR   GATE:	 I6_4,	 I6_3,	 I6_2,	 I6_1,		link count = 148
 I6_1       AND   GATE:	 bank0,	 IX0.6,		link count = 152
 I6_2       AND   GATE:	 bank1,	 IX1.6,		link count = 156
 I6_3       AND   GATE:	 bank2,	 IX2.6,		link count = 160
 I6_4       AND   GATE:	 bank3,	 IX0.6,		link count = 164
 I7          OR   GATE:	 I7_4,	 I7_3,	 I7_2,	 I7_1,		link count = 170
 I7_1       AND   GATE:	 bank0,	 IX0.7,		link count = 174
 I7_2       AND   GATE:	 bank1,	 IX1.7,		link count = 178
 I7_3       AND   GATE:	 bank2,	 IX2.7,		link count = 182
 I7_4       AND   GATE:	 bank3,	 IX0.7,		link count = 186
 IX0					link count = 188
 IX0.0					link count = 188
 IX0.1					link count = 190
 IX0.2					link count = 192
 IX0.3					link count = 194
 IX0.4					link count = 196
 IX0.5					link count = 198
 IX0.6					link count = 200
 IX0.7					link count = 202
 IX1					link count = 204
 IX1.0					link count = 204
 IX1.1					link count = 206
 IX1.2					link count = 208
 IX1.3					link count = 210
 IX1.4					link count = 212
 IX1.5					link count = 214
 IX1.6					link count = 216
 IX1.7					link count = 218
 IX2					link count = 220
 IX2.0					link count = 220
 IX2.1					link count = 222
 IX2.2					link count = 224
 IX2.3					link count = 226
 IX2.4					link count = 228
 IX2.5					link count = 230
 IX2.6					link count = 232
 IX2.7					link count = 234
 IX3					link count = 236
 IX3.0					link count = 236
 IX3.1					link count = 238
 IX3.2					link count = 240
 IX3.3					link count = 242
 IX3.4					link count = 244
 IX3.5					link count = 246
 IX3.6					link count = 248
 IX3.7					link count = 250
 O0          OR   GATE:	 O0_3,	 O0_2,	 O0_1,		link count = 255
 O0_1       AND   GATE:	 v0,	 O8,		link count = 259
 O0_2       AND   GATE:	 m0,	 O9,		link count = 263
 O0_3       AND   GATE:	 t0,	 O10,		link count = 267
 O1          OR   GATE:	 O1_3,	 O1_2,	 O1_1,		link count = 272
 O1_1       AND   GATE:	 v1,	 O8,		link count = 276
 O1_2       AND   GATE:	 m1,	 O9,		link count = 280
 O1_3       AND   GATE:	 t1,	 O10,		link count = 284
 O2          OR   GATE:	 O2_3,	 O2_2,	 O2_1,		link count = 289
 O2_1       AND   GATE:	 v2,	 O8,		link count = 293
 O2_2       AND   GATE:	 m2,	 O9,		link count = 297
 O2_3       AND   GATE:	 t2,	 O10,		link count = 301
 O3          OR   GATE:	 O3_3,	 O3_2,	 O3_1,		link count = 306
 O3_1       AND   GATE:	 v3,	 O8,		link count = 310
 O3_2       AND   GATE:	 m3,	 O9,		link count = 314
 O3_3       AND   GATE:	 t3,	 O10,		link count = 318
 O4          OR   GATE:	 O4_3,	 O4_2,	 O4_1,		link count = 323
 O4_1       AND   GATE:	 v4,	 O8,		link count = 327
 O4_2       AND   GATE:	 m4,	 O9,		link count = 331
 O4_3       AND   GATE:	 t4,	 O10,		link count = 335
 O5          OR   GATE:	 O5_3,	 O5_2,	 O5_1,		link count = 340
 O5_1       AND   GATE:	 O8,	~v5_1,		link count = 344
 O5_2       AND   GATE:	 m5,	 O9,		link count = 348
 O5_3       AND   GATE:	 t5,	 O10,		link count = 352
 O6          OR   GATE:	 O6_3,	 O6_2,	 O6_1,		link count = 357
 O6_1       AND   GATE:	 v6,	 O8,		link count = 361
 O6_2       AND   GATE:	 m6,	 O9,		link count = 365
 O6_3       AND   GATE:	 t6,	 O10,		link count = 369
 O7          OR   GATE:	 O7_3,	 O7_2,	 O7_1,		link count = 374
 O7_1       AND   GATE:	 v7,	 O8,		link count = 378
 O7_2       AND   GATE:	 m7,	 O9,		link count = 382
 O7_3       AND   GATE:	 t7,	 O10,		link count = 386
 O8					link count = 388
 O8_1        OR   D_FF:	 bank3,	 O10,		link count = 392
 O9					link count = 392
 O9_1       AND   D_FF:	 O8,	~bank3,		link count = 396
 O10        AND   GATE:	~O9,	~O8,		link count = 398
 QX0					link count = 400
 QX0.0					link count = 400
 QX0.0_0     OR   OUTX:	 v0,		link count = 401
 QX0.1					link count = 401
 QX0.1_0     OR   OUTX:	 v1,		link count = 402
 QX0.2					link count = 402
 QX0.2_0     OR   OUTX:	 v2,		link count = 403
 QX0.3					link count = 403
 QX0.3_0     OR   OUTX:	 v3,		link count = 404
 QX0.4					link count = 404
 QX0.4_0     OR   OUTX:	 v4,		link count = 405
 QX0.5					link count = 405
 QX0.5_0     OR   OUTX:	~v5_1,		link count = 406
 QX0.6					link count = 406
 QX0.6_0     OR   OUTX:	 v6,		link count = 407
 QX0.7					link count = 407
 QX0.7_0     OR   OUTX:	 v7,		link count = 408
 QX1					link count = 408
 QX1.0					link count = 408
 QX1.0_0     OR   OUTX:	 m0,		link count = 409
 QX1.1					link count = 409
 QX1.1_0     OR   OUTX:	 m1,		link count = 410
 QX1.2					link count = 410
 QX1.2_0     OR   OUTX:	 m2,		link count = 411
 QX1.3					link count = 411
 QX1.3_0     OR   OUTX:	 m3,		link count = 412
 QX1.4					link count = 412
 QX1.4_0     OR   OUTX:	 m4,		link count = 413
 QX1.5					link count = 413
 QX1.5_0     OR   OUTX:	 m5,		link count = 414
 QX1.6					link count = 414
 QX1.6_0     OR   OUTX:	 m6,		link count = 415
 QX1.7					link count = 415
 QX1.7_0     OR   OUTX:	 m7,		link count = 416
 QX2					link count = 416
 QX2.0					link count = 416
 QX2.0_0     OR   OUTX:	 t0,		link count = 417
 QX2.1					link count = 417
 QX2.1_0     OR   OUTX:	 t1,		link count = 418
 QX2.2					link count = 418
 QX2.2_0     OR   OUTX:	 t2,		link count = 419
 QX2.3					link count = 419
 QX2.3_0     OR   OUTX:	 t3,		link count = 420
 QX2.4					link count = 420
 QX2.4_0     OR   OUTX:	 t4,		link count = 421
 QX2.5					link count = 421
 QX2.5_0     OR   OUTX:	 t5,		link count = 422
 QX2.6					link count = 422
 QX2.6_0     OR   OUTX:	 t6,		link count = 423
 QX2.7					link count = 423
 QX2.7_0     OR   OUTX:	 t7,		link count = 424
 QX3					link count = 424
 QX3.0					link count = 424
 QX3.0_0     OR   OUTX:	 O0,		link count = 425
 QX3.1					link count = 425
 QX3.1_0     OR   OUTX:	 O1,		link count = 426
 QX3.2					link count = 426
 QX3.2_0     OR   OUTX:	 O2,		link count = 427
 QX3.3					link count = 427
 QX3.3_0     OR   OUTX:	 O3,		link count = 428
 QX3.4					link count = 428
 QX3.4_0     OR   OUTX:	 O4,		link count = 429
 QX3.5					link count = 429
 QX3.5_0     OR   OUTX:	 O5,		link count = 430
 QX3.6					link count = 430
 QX3.6_0     OR   OUTX:	 O6,		link count = 431
 QX3.7					link count = 431
 QX3.7_0     OR   OUTX:	 O7,		link count = 432
 T1S					link count = 432
 T100M					link count = 432
 TX0					link count = 432
 TX0.4					link count = 432
 TX0.5					link count = 434
 bank0      AND   GATE:	~IX3.7,	~IX3.6,		link count = 438
 bank1      AND   GATE:	 IX3.7,	~IX3.6,		link count = 442
 bank2      AND   GATE:	 IX3.6,	~IX3.7,		link count = 446
 bank3      AND   GATE:	 IX3.7,	 IX3.6,		link count = 450
 c					link count = 452
 c_1         OR   CLCK:	 o5,	 o2,	 c_3,	 c_2,		link count = 456
 c_2        AND   GATE:	 bank0,	 TX0.4,		link count = 458
 c_3        AND   GATE:	 bank3,	 TX0.5,		link count = 462
 c1					link count = 464
 c1_1        OR   CLCK:	~t8,		link count = 465
 i00					link count = 465
 i01					link count = 465
 i02					link count = 465
 i03					link count = 465
 i04					link count = 465
 i05					link count = 465
 i06					link count = 465
 i07					link count = 465
 i10					link count = 465
 i11					link count = 465
 i12					link count = 465
 i13					link count = 465
 i14					link count = 465
 i15					link count = 465
 i16					link count = 465
 i17					link count = 465
 i20					link count = 465
 i21					link count = 465
 i22					link count = 465
 i23					link count = 465
 i24					link count = 465
 i25					link count = 465
 i26					link count = 465
 i27					link count = 465
 i30					link count = 465
 i31					link count = 465
 i32					link count = 465
 i33					link count = 465
 i34					link count = 465
 i35					link count = 465
 i36					link count = 465
 i37					link count = 465
 iClock					link count = 465
 m0					link count = 465
 m0_1        OR   D_FF:	~m7,		link count = 468
 m1					link count = 468
 m1_1        OR   D_FF:	 m0,		link count = 471
 m2					link count = 471
 m2_1        OR   D_FF:	 m1,		link count = 474
 m3					link count = 474
 m3_1        OR   D_FF:	 m2,		link count = 477
 m4					link count = 477
 m4_1        OR   D_FF:	 m3,		link count = 480
 m5					link count = 480
 m5_1        OR   D_FF:	 m4,		link count = 483
 m6					link count = 483
 m6_1        OR   D_FF:	 m5,		link count = 486
 m7					link count = 486
 m7_1        OR   D_FF:	 m6,		link count = 489
 o2					link count = 489
 o2_1       AND   S_FF:	 bank1,	~o2,		link count = 493
 o2_2        OR   R_FF:	 o2,		link count = 494
 o5					link count = 494
 o5_1       AND   S_FF:	 bank2,	~o5,		link count = 498
 o5_2        OR   R_FF:	 o5,		link count = 499
 t					link count = 499
 t_1         OR   TIMR:	 TX0.4,		link count = 500
 t0					link count = 500
 t0_1        OR   D_FF:	~t8,		link count = 503
 t1					link count = 503
 t1_1        OR   D_FF:	 t0,		link count = 506
 t2					link count = 506
 t2_1        OR   D_FF:	 t1,		link count = 509
 t3					link count = 509
 t3_1        OR   D_FF:	 t2,		link count = 512
 t4					link count = 512
 t4_1        OR   D_FF:	 t3,		link count = 515
 t5					link count = 515
 t5_1        OR   D_FF:	 t4,		link count = 518
 t6					link count = 518
 t6_1        OR   D_FF:	 t5,		link count = 521
 t7					link count = 521
 t7_1        OR   D_FF:	 t6,		link count = 524
 t8					link count = 524
 t8_1        OR   D_FF:	 t7,		link count = 527
 v0         AND   GATE:	 I1,	 I0,		link count = 529
 v1          OR   GATE:	 I3,	 I2,		link count = 533
 v2					link count = 535
 v2_1        OR   S_FF:	 v0,		link count = 538
 v2_2        OR   R_FF:	 v1,		link count = 539
 v3					link count = 539
 v3_1        OR   S_FF:	 t8,	 I4,		link count = 543
 v3_2        OR   R_FF:	 I5,		link count = 544
 v3_3        OR   R_FF:	 v3,		link count = 545
 v4					link count = 545
 v4_1        OR   D_FF:	 I4,		link count = 548
 v5					link count = 548
 v5_1					link count = 548
 v5_2        OR   D_FF:	~I5,		link count = 551
 v6       LATCH   GATE:	 v6,	 I6,	~I7,		link count = 554
 v7					link count = 556
 v7_1     LATCH   D_FF:	 v7,	 I6,	~I7,		link count = 561
 link count = 561
PASS 2 - symbol table: name inputs outputs delay-references
 2         -1   0   2
 3         -1   0   1
 4         -1   0   1
 5         -1   0   1
 6         -1   0   1
 8         -1   0   1
 10        -1   0   1
 11        -1   0   1
 15        -1   0   1
 20        -1   0   2
 27        -1   0   1
 30        -1   0   1
 I0         4   1
 I0_1       2   1
 I0_2       2   1
 I0_3       2   1
 I0_4       2   1
 I1         4   1
 I1_1       2   1
 I1_2       2   1
 I1_3       2   1
 I1_4       2   1
 I2         4   1
 I2_1       2   1
 I2_2       2   1
 I2_3       2   1
 I2_4       2   1
 I3         4   1
 I3_1       2   1
 I3_2       2   1
 I3_3       2   1
 I3_4       2   1
 I4         4   2
 I4_1       2   1
 I4_2       2   1
 I4_3       2   1
 I4_4       2   1
 I5         4   2
 I5_1       2   1
 I5_2       2   1
 I5_3       2   1
 I5_4       2   1
 I6         4   2
 I6_1       2   1
 I6_2       2   1
 I6_3       2   1
 I6_4       2   1
 I7         4   2
 I7_1       2   1
 I7_2       2   1
 I7_3       2   1
 I7_4       2   1
 IX0        0 255
 IX0.0      0   1
 IX0.1      0   1
 IX0.2      0   1
 IX0.3      0   1
 IX0.4      0   1
 IX0.5      0   1
 IX0.6      0   2
 IX0.7      0   2
 IX1        0 255
 IX1.0      0   1
 IX1.1      0   1
 IX1.2      0   1
 IX1.3      0   1
 IX1.4      0   1
 IX1.5      0   1
 IX1.6      0   1
 IX1.7      0   1
 IX2        0 255
 IX2.0      0   1
 IX2.1      0   1
 IX2.2      0   1
 IX2.3      0   1
 IX2.4      0   1
 IX2.5      0   1
 IX2.6      0   1
 IX2.7      0   1
 IX3        0 255
 IX3.0      0   1
 IX3.1      0   1
 IX3.2      0   1
 IX3.3      0   1
 IX3.4      0   1
 IX3.5      0   1
 IX3.6      0   4
 IX3.7      0   4
 O0         3   1
 O0_1       2   1
 O0_2       2   1
 O0_3       2   1
 O1         3   1
 O1_1       2   1
 O1_2       2   1
 O1_3       2   1
 O2         3   1
 O2_1       2   1
 O2_2       2   1
 O2_3       2   1
 O3         3   1
 O3_1       2   1
 O3_2       2   1
 O3_3       2   1
 O4         3   1
 O4_1       2   1
 O4_2       2   1
 O4_3       2   1
 O5         3   1
 O5_1       2   1
 O5_2       2   1
 O5_3       2   1
 O6         3   1
 O6_1       2   1
 O6_2       2   1
 O6_3       2   1
 O7         3   1
 O7_1       2   1
 O7_2       2   1
 O7_3       2   1
 O8         1  10
 O8_1       2   1
 O9         1   9
 O9_1       2   1
 O10        2   9
 QX0        0 255
 QX0.0@	 v0
 QX0.0_0    1   1
 QX0.1@	 v1
 QX0.1_0    1   2
 QX0.2@	 v2
 QX0.2_0    1   4
 QX0.3@	 v3
 QX0.3_0    1   8
 QX0.4@	 v4
 QX0.4_0    1  16
 QX0.5@	~v5_1
 QX0.5_0    1  32
 QX0.6@	 v6
 QX0.6_0    1  64
 QX0.7@	 v7
 QX0.7_0    1 128
 QX1        0 255
 QX1.0@	 m0
 QX1.0_0    1   1
 QX1.1@	 m1
 QX1.1_0    1   2
 QX1.2@	 m2
 QX1.2_0    1   4
 QX1.3@	 m3
 QX1.3_0    1   8
 QX1.4@	 m4
 QX1.4_0    1  16
 QX1.5@	 m5
 QX1.5_0    1  32
 QX1.6@	 m6
 QX1.6_0    1  64
 QX1.7@	 m7
 QX1.7_0    1 128
 QX2        0 255
 QX2.0@	 t0
 QX2.0_0    1   1
 QX2.1@	 t1
 QX2.1_0    1   2
 QX2.2@	 t2
 QX2.2_0    1   4
 QX2.3@	 t3
 QX2.3_0    1   8
 QX2.4@	 t4
 QX2.4_0    1  16
 QX2.5@	 t5
 QX2.5_0    1  32
 QX2.6@	 t6
 QX2.6_0    1  64
 QX2.7@	 t7
 QX2.7_0    1 128
 QX3        0 255
 QX3.0@	 O0
 QX3.0_0    1   1
 QX3.1@	 O1
 QX3.1_0    1   2
 QX3.2@	 O2
 QX3.2_0    1   4
 QX3.3@	 O3
 QX3.3_0    1   8
 QX3.4@	 O4
 QX3.4_0    1  16
 QX3.5@	 O5
 QX3.5_0    1  32
 QX3.6@	 O6
 QX3.6_0    1  64
 QX3.7@	 O7
 QX3.7_0    1 128
 T1S@	 TX0.5
 T100M@	 TX0.4
 TX0        0  48
 TX0.4      0   2
 TX0.5      0   1
 bank0      2   9
 bank1      2   9
 bank2      2   9
 bank3      2  11
 c          1   9
 c_1        4   1
 c_2        2   1
 c_3        2   1
 c1         1   2
 c1_1       1   1
 i00@	 IX0.0
 i01@	 IX0.1
 i02@	 IX0.2
 i03@	 IX0.3
 i04@	 IX0.4
 i05@	 IX0.5
 i06@	 IX0.6
 i07@	 IX0.7
 i10@	 IX1.0
 i11@	 IX1.1
 i12@	 IX1.2
 i13@	 IX1.3
 i14@	 IX1.4
 i15@	 IX1.5
 i16@	 IX1.6
 i17@	 IX1.7
 i20@	 IX2.0
 i21@	 IX2.1
 i22@	 IX2.2
 i23@	 IX2.3
 i24@	 IX2.4
 i25@	 IX2.5
 i26@	 IX2.6
 i27@	 IX2.7
 i30@	 IX3.0
 i31@	 IX3.1
 i32@	 IX3.2
 i33@	 IX3.3
 i34@	 IX3.4
 i35@	 IX3.5
 i36@	 IX3.6
 i37@	 IX3.7
 iClock    -1   9
 m0         1   3
 m0_1       1   1
 m1         1   3
 m1_1       1   1
 m2         1   3
 m2_1       1   1
 m3         1   3
 m3_1       1   1
 m4         1   3
 m4_1       1   1
 m5         1   3
 m5_1       1   1
 m6         1   3
 m6_1       1   1
 m7         1   3
 m7_1       1   1
 o2         2   3
 o2_1       2   1
 o2_2       1   1
 o5         2   3
 o5_1       2   1
 o5_2       1   1
 t          1  14
 t_1        1   1
 t0         1   3
 t0_1       1   1
 t1         1   3
 t1_1       1   1
 t2         1   3
 t2_1       1   1
 t3         1   3
 t3_1       1   1
 t4         1   3
 t4_1       1   1
 t5         1   3
 t5_1       1   1
 t6         1   3
 t6_1       1   1
 t7         1   3
 t7_1       1   1
 t8         1   3
 t8_1       1   1
 v0         2   3
 v1         2   3
 v2         2   2
 v2_1       1   1
 v2_2       1   1
 v3         3   3
 v3_1       2   1
 v3_2       1   1
 v3_3       1   1
 v4         1   2
 v4_1       1   1
 v5@	~v5_1
 v5_1       1   2
 v5_2       1   1
 v6         3   3
 v7         1   3
 v7_1       3   1
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 2       NCONST  ARITH:
 3       NCONST  ARITH:
 4       NCONST  ARITH:
 5       NCONST  ARITH:
 6       NCONST  ARITH:
 8       NCONST  ARITH:
 10      NCONST  ARITH:
 11      NCONST  ARITH:
 15      NCONST  ARITH:
 20      NCONST  ARITH:
 27      NCONST  ARITH:
 30      NCONST  ARITH:
 I0          OR   GATE:	v0,
 I0_1       AND   GATE:	I0,
 I0_2       AND   GATE:	I0,
 I0_3       AND   GATE:	I0,
 I0_4       AND   GATE:	I0,
 I1          OR   GATE:	v0,
 I1_1       AND   GATE:	I1,
 I1_2       AND   GATE:	I1,
 I1_3       AND   GATE:	I1,
 I1_4       AND   GATE:	I1,
 I2          OR   GATE:	v1,
 I2_1       AND   GATE:	I2,
 I2_2       AND   GATE:	I2,
 I2_3       AND   GATE:	I2,
 I2_4       AND   GATE:	I2,
 I3          OR   GATE:	v1,
 I3_1       AND   GATE:	I3,
 I3_2       AND   GATE:	I3,
 I3_3       AND   GATE:	I3,
 I3_4       AND   GATE:	I3,
 I4          OR   GATE:	v3_1,	v4_1,
 I4_1       AND   GATE:	I4,
 I4_2       AND   GATE:	I4,
 I4_3       AND   GATE:	I4,
 I4_4       AND   GATE:	I4,
 I5          OR   GATE:	v3_2,	~v5_2,
 I5_1       AND   GATE:	I5,
 I5_2       AND   GATE:	I5,
 I5_3       AND   GATE:	I5,
 I5_4       AND   GATE:	I5,
 I6          OR   GATE:	v6,	v7_1,
 I6_1       AND   GATE:	I6,
 I6_2       AND   GATE:	I6,
 I6_3       AND   GATE:	I6,
 I6_4       AND   GATE:	I6,
 I7          OR   GATE:	~v6,	~v7_1,
 I7_1       AND   GATE:	I7,
 I7_2       AND   GATE:	I7,
 I7_3       AND   GATE:	I7,
 I7_4       AND   GATE:	I7,
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	I0_1,
 IX0.1     INPX   GATE:	I1_1,
 IX0.2     INPX   GATE:	I2_1,
 IX0.3     INPX   GATE:	I3_1,
 IX0.4     INPX   GATE:	I4_1,
 IX0.5     INPX   GATE:	I5_1,
 IX0.6     INPX   GATE:	I6_1,	I6_4,
 IX0.7     INPX   GATE:	I7_1,	I7_4,
 IX1       INPW   TRAB:
 IX1.0     INPX   GATE:	I0_2,
 IX1.1     INPX   GATE:	I1_2,
 IX1.2     INPX   GATE:	I2_2,
 IX1.3     INPX   GATE:	I3_2,
 IX1.4     INPX   GATE:	I4_2,
 IX1.5     INPX   GATE:	I5_2,
 IX1.6     INPX   GATE:	I6_2,
 IX1.7     INPX   GATE:	I7_2,
 IX2       INPW   TRAB:
 IX2.0     INPX   GATE:	I0_3,
 IX2.1     INPX   GATE:	I1_3,
 IX2.2     INPX   GATE:	I2_3,
 IX2.3     INPX   GATE:	I3_3,
 IX2.4     INPX   GATE:	I4_3,
 IX2.5     INPX   GATE:	I5_3,
 IX2.6     INPX   GATE:	I6_3,
 IX2.7     INPX   GATE:	I7_3,
 IX3       INPW   TRAB:
 IX3.0     INPX   GATE:	I0_4,
 IX3.1     INPX   GATE:	I1_4,
 IX3.2     INPX   GATE:	I2_4,
 IX3.3     INPX   GATE:	I3_4,
 IX3.4     INPX   GATE:	I4_4,
 IX3.5     INPX   GATE:	I5_4,
 IX3.6     INPX   GATE:	bank2,	bank3,	~bank0,	~bank1,
 IX3.7     INPX   GATE:	bank1,	bank3,	~bank0,	~bank2,
 O0          OR   GATE:	QX3.0_0,
 O0_1       AND   GATE:	O0,
 O0_2       AND   GATE:	O0,
 O0_3       AND   GATE:	O0,
 O1          OR   GATE:	QX3.1_0,
 O1_1       AND   GATE:	O1,
 O1_2       AND   GATE:	O1,
 O1_3       AND   GATE:	O1,
 O2          OR   GATE:	QX3.2_0,
 O2_1       AND   GATE:	O2,
 O2_2       AND   GATE:	O2,
 O2_3       AND   GATE:	O2,
 O3          OR   GATE:	QX3.3_0,
 O3_1       AND   GATE:	O3,
 O3_2       AND   GATE:	O3,
 O3_3       AND   GATE:	O3,
 O4          OR   GATE:	QX3.4_0,
 O4_1       AND   GATE:	O4,
 O4_2       AND   GATE:	O4,
 O4_3       AND   GATE:	O4,
 O5          OR   GATE:	QX3.5_0,
 O5_1       AND   GATE:	O5,
 O5_2       AND   GATE:	O5,
 O5_3       AND   GATE:	O5,
 O6          OR   GATE:	QX3.6_0,
 O6_1       AND   GATE:	O6,
 O6_2       AND   GATE:	O6,
 O6_3       AND   GATE:	O6,
 O7          OR   GATE:	QX3.7_0,
 O7_1       AND   GATE:	O7,
 O7_2       AND   GATE:	O7,
 O7_3       AND   GATE:	O7,
 O8          FF   GATE:	O0_1,	O1_1,	O2_1,	O3_1,	O4_1,	O5_1,	O6_1,	O7_1,	O9_1,	~O10,
 O8_1        OR   D_FF:	O8,	:c1,
 O9          FF   GATE:	O0_2,	O1_2,	O2_2,	O3_2,	O4_2,	O5_2,	O6_2,	O7_2,	~O10,
 O9_1       AND   D_FF:	O9,	:c1,
 O10        AND   GATE:	O0_3,	O1_3,	O2_3,	O3_3,	O4_3,	O5_3,	O6_3,	O7_3,	O8_1,
 QX0       INPB   OUTW:	0xff
 QX0.0    ALIAS   GATE:	v0
 QX0.0_0     OR   OUTX:	QX0	0x01
 QX0.1    ALIAS   GATE:	v1
 QX0.1_0     OR   OUTX:	QX0	0x02
 QX0.2    ALIAS   GATE:	v2
 QX0.2_0     OR   OUTX:	QX0	0x04
 QX0.3    ALIAS   GATE:	v3
 QX0.3_0     OR   OUTX:	QX0	0x08
 QX0.4    ALIAS   GATE:	v4
 QX0.4_0     OR   OUTX:	QX0	0x10
 QX0.5    ALIAS   GATE:	~v5_1
 QX0.5_0     OR   OUTX:	QX0	0x20
 QX0.6    ALIAS   GATE:	v6
 QX0.6_0     OR   OUTX:	QX0	0x40
 QX0.7    ALIAS   GATE:	v7
 QX0.7_0     OR   OUTX:	QX0	0x80
 QX1       INPB   OUTW:	0xff
 QX1.0    ALIAS   GATE:	m0
 QX1.0_0     OR   OUTX:	QX1	0x01
 QX1.1    ALIAS   GATE:	m1
 QX1.1_0     OR   OUTX:	QX1	0x02
 QX1.2    ALIAS   GATE:	m2
 QX1.2_0     OR   OUTX:	QX1	0x04
 QX1.3    ALIAS   GATE:	m3
 QX1.3_0     OR   OUTX:	QX1	0x08
 QX1.4    ALIAS   GATE:	m4
 QX1.4_0     OR   OUTX:	QX1	0x10
 QX1.5    ALIAS   GATE:	m5
 QX1.5_0     OR   OUTX:	QX1	0x20
 QX1.6    ALIAS   GATE:	m6
 QX1.6_0     OR   OUTX:	QX1	0x40
 QX1.7    ALIAS   GATE:	m7
 QX1.7_0     OR   OUTX:	QX1	0x80
 QX2       INPB   OUTW:	0xff
 QX2.0    ALIAS   GATE:	t0
 QX2.0_0     OR   OUTX:	QX2	0x01
 QX2.1    ALIAS   GATE:	t1
 QX2.1_0     OR   OUTX:	QX2	0x02
 QX2.2    ALIAS   GATE:	t2
 QX2.2_0     OR   OUTX:	QX2	0x04
 QX2.3    ALIAS   GATE:	t3
 QX2.3_0     OR   OUTX:	QX2	0x08
 QX2.4    ALIAS   GATE:	t4
 QX2.4_0     OR   OUTX:	QX2	0x10
 QX2.5    ALIAS   GATE:	t5
 QX2.5_0     OR   OUTX:	QX2	0x20
 QX2.6    ALIAS   GATE:	t6
 QX2.6_0     OR   OUTX:	QX2	0x40
 QX2.7    ALIAS   GATE:	t7
 QX2.7_0     OR   OUTX:	QX2	0x80
 QX3       INPB   OUTW:	0xff
 QX3.0    ALIAS   GATE:	O0
 QX3.0_0     OR   OUTX:	QX3	0x01
 QX3.1    ALIAS   GATE:	O1
 QX3.1_0     OR   OUTX:	QX3	0x02
 QX3.2    ALIAS   GATE:	O2
 QX3.2_0     OR   OUTX:	QX3	0x04
 QX3.3    ALIAS   GATE:	O3
 QX3.3_0     OR   OUTX:	QX3	0x08
 QX3.4    ALIAS   GATE:	O4
 QX3.4_0     OR   OUTX:	QX3	0x10
 QX3.5    ALIAS   GATE:	O5
 QX3.5_0     OR   OUTX:	QX3	0x20
 QX3.6    ALIAS   GATE:	O6
 QX3.6_0     OR   OUTX:	QX3	0x40
 QX3.7    ALIAS   GATE:	O7
 QX3.7_0     OR   OUTX:	QX3	0x80
 T1S      ALIAS   GATE:	TX0.5
 T100M    ALIAS   GATE:	TX0.4
 TX0       INPW   TRAB:
 TX0.4     INPX   GATE:	c_2,	t_1,
 TX0.5     INPX   GATE:	c_3,
 bank0      AND   GATE:	I0_1,	I1_1,	I2_1,	I3_1,	I4_1,	I5_1,	I6_1,	I7_1,	c_2,
 bank1      AND   GATE:	I0_2,	I1_2,	I2_2,	I3_2,	I4_2,	I5_2,	I6_2,	I7_2,	o2_1,
 bank2      AND   GATE:	I0_3,	I1_3,	I2_3,	I3_3,	I4_3,	I5_3,	I6_3,	I7_3,	o5_1,
 bank3      AND   GATE:	I0_4,	I1_4,	I2_4,	I3_4,	I4_4,	I5_4,	I6_4,	I7_4,	O8_1,	c_3,	~O9_1,
 c          CLK  CLCKL:
 c_1         OR   CLCK:	c,	:iClock,
 c_2        AND   GATE:	c_1,
 c_3        AND   GATE:	c_1,
 c1         CLK  CLCKL:
 c1_1        OR   CLCK:	c1,	:iClock,
 i00      ALIAS   GATE:	IX0.0
 i01      ALIAS   GATE:	IX0.1
 i02      ALIAS   GATE:	IX0.2
 i03      ALIAS   GATE:	IX0.3
 i04      ALIAS   GATE:	IX0.4
 i05      ALIAS   GATE:	IX0.5
 i06      ALIAS   GATE:	IX0.6
 i07      ALIAS   GATE:	IX0.7
 i10      ALIAS   GATE:	IX1.0
 i11      ALIAS   GATE:	IX1.1
 i12      ALIAS   GATE:	IX1.2
 i13      ALIAS   GATE:	IX1.3
 i14      ALIAS   GATE:	IX1.4
 i15      ALIAS   GATE:	IX1.5
 i16      ALIAS   GATE:	IX1.6
 i17      ALIAS   GATE:	IX1.7
 i20      ALIAS   GATE:	IX2.0
 i21      ALIAS   GATE:	IX2.1
 i22      ALIAS   GATE:	IX2.2
 i23      ALIAS   GATE:	IX2.3
 i24      ALIAS   GATE:	IX2.4
 i25      ALIAS   GATE:	IX2.5
 i26      ALIAS   GATE:	IX2.6
 i27      ALIAS   GATE:	IX2.7
 i30      ALIAS   GATE:	IX3.0
 i31      ALIAS   GATE:	IX3.1
 i32      ALIAS   GATE:	IX3.2
 i33      ALIAS   GATE:	IX3.3
 i34      ALIAS   GATE:	IX3.4
 i35      ALIAS   GATE:	IX3.5
 i36      ALIAS   GATE:	IX3.6
 i37      ALIAS   GATE:	IX3.7
 iClock     CLK  CLCKL:
 m0          FF   GATE:	O0_2,	QX1.0_0,	m1_1,
 m0_1        OR   D_FF:	m0,	:c,
 m1          FF   GATE:	O1_2,	QX1.1_0,	m2_1,
 m1_1        OR   D_FF:	m1,	:c,
 m2          FF   GATE:	O2_2,	QX1.2_0,	m3_1,
 m2_1        OR   D_FF:	m2,	:c,
 m3          FF   GATE:	O3_2,	QX1.3_0,	m4_1,
 m3_1        OR   D_FF:	m3,	:c,
 m4          FF   GATE:	O4_2,	QX1.4_0,	m5_1,
 m4_1        OR   D_FF:	m4,	:c,
 m5          FF   GATE:	O5_2,	QX1.5_0,	m6_1,
 m5_1        OR   D_FF:	m5,	:c,
 m6          FF   GATE:	O6_2,	QX1.6_0,	m7_1,
 m6_1        OR   D_FF:	m6,	:c,
 m7          FF   GATE:	O7_2,	QX1.7_0,	~m0_1,
 m7_1        OR   D_FF:	m7,	:c,
 o2          FF   GATE:	c_1,	o2_2,	~o2_1,
 o2_1       AND   S_FF:	o2,	:iClock,
 o2_2        OR   R_FF:	o2,	!t,	<2,
 o5          FF   GATE:	c_1,	o5_2,	~o5_1,
 o5_1       AND   S_FF:	o5,	:iClock,
 o5_2        OR   R_FF:	o5,	!t,	<5,
 t          TIM  TIMRL:
 t_1         OR   TIMR:	t,	:iClock,
 t0          FF   GATE:	O0_3,	QX2.0_0,	t1_1,
 t0_1        OR   D_FF:	t0,	!t,	<2,
 t1          FF   GATE:	O1_3,	QX2.1_0,	t2_1,
 t1_1        OR   D_FF:	t1,	!t,	<3,
 t2          FF   GATE:	O2_3,	QX2.2_0,	t3_1,
 t2_1        OR   D_FF:	t2,	!t,	<4,
 t3          FF   GATE:	O3_3,	QX2.3_0,	t4_1,
 t3_1        OR   D_FF:	t3,	!t,	<6,
 t4          FF   GATE:	O4_3,	QX2.4_0,	t5_1,
 t4_1        OR   D_FF:	t4,	!t,	<8,
 t5          FF   GATE:	O5_3,	QX2.5_0,	t6_1,
 t5_1        OR   D_FF:	t5,	!t,	<11,
 t6          FF   GATE:	O6_3,	QX2.6_0,	t7_1,
 t6_1        OR   D_FF:	t6,	!t,	<15,
 t7          FF   GATE:	O7_3,	QX2.7_0,	t8_1,
 t7_1        OR   D_FF:	t7,	!t,	<20,
 t8          FF   GATE:	v3_1,	~c1_1,	~t0_1,
 t8_1        OR   D_FF:	t8,	!t,	<27,
 v0         AND   GATE:	O0_1,	QX0.0_0,	v2_1,
 v1          OR   GATE:	O1_1,	QX0.1_0,	v2_2,
 v2          FF   GATE:	O2_1,	QX0.2_0,
 v2_1        OR   S_FF:	v2,	:iClock,
 v2_2        OR   R_FF:	v2,	:iClock,
 v3          FF   GATE:	O3_1,	QX0.3_0,	v3_3,
 v3_1        OR   S_FF:	v3,	:iClock,
 v3_2        OR   R_FF:	v3,	:iClock,
 v3_3        OR   R_FF:	v3,	!t,	<30,
 v4          FF   GATE:	O4_1,	QX0.4_0,
 v4_1        OR   D_FF:	v4,	!t,	<20,
 v5       ALIAS   GATE:	~v5_1
 v5_1        FF   GATE:	~O5_1,	~QX0.5_0,
 v5_2        OR   D_FF:	v5_1,	!t,	<10,
 v6       LATCH   GATE:	O6_1,	QX0.6_0,	v6,
 v7          FF   GATE:	O7_1,	QX0.7_0,	v7_1,
 v7_1     LATCH   D_FF:	v7,	:c,

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    =	2:	0000 inputs
	    =	3:	0000 inputs
	    =	4:	0000 inputs
	    =	5:	0000 inputs
	    =	6:	0000 inputs
	    =	8:	0000 inputs
	    =	10:	0000 inputs
	    =	11:	0000 inputs
	    =	15:	0000 inputs
	    =	20:	0000 inputs
	    =	27:	0000 inputs
	    =	30:	0000 inputs
	    |	I0:	4 inputs
	    &	I0_1:	2 inputs
	    &	I0_2:	2 inputs
	    &	I0_3:	2 inputs
	    &	I0_4:	2 inputs
	    |	I1:	4 inputs
	    &	I1_1:	2 inputs
	    &	I1_2:	2 inputs
	    &	I1_3:	2 inputs
	    &	I1_4:	2 inputs
	    |	I2:	4 inputs
	    &	I2_1:	2 inputs
	    &	I2_2:	2 inputs
	    &	I2_3:	2 inputs
	    &	I2_4:	2 inputs
	    |	I3:	4 inputs
	    &	I3_1:	2 inputs
	    &	I3_2:	2 inputs
	    &	I3_3:	2 inputs
	    &	I3_4:	2 inputs
	    |	I4:	4 inputs
	    &	I4_1:	2 inputs
	    &	I4_2:	2 inputs
	    &	I4_3:	2 inputs
	    &	I4_4:	2 inputs
	    |	I5:	4 inputs
	    &	I5_1:	2 inputs
	    &	I5_2:	2 inputs
	    &	I5_3:	2 inputs
	    &	I5_4:	2 inputs
	    |	I6:	4 inputs
	    &	I6_1:	2 inputs
	    &	I6_2:	2 inputs
	    &	I6_3:	2 inputs
	    &	I6_4:	2 inputs
	    |	I7:	4 inputs
	    &	I7_1:	2 inputs
	    &	I7_2:	2 inputs
	    &	I7_3:	2 inputs
	    &	I7_4:	2 inputs
	    [	IX0:	0000 inputs
	    <	IX0.0:	0000 inputs
	    <	IX0.1:	0000 inputs
	    <	IX0.2:	0000 inputs
	    <	IX0.3:	0000 inputs
	    <	IX0.4:	0000 inputs
	    <	IX0.5:	0000 inputs
	    <	IX0.6:	0000 inputs
	    <	IX0.7:	0000 inputs
	    [	IX1:	0000 inputs
	    <	IX1.0:	0000 inputs
	    <	IX1.1:	0000 inputs
	    <	IX1.2:	0000 inputs
	    <	IX1.3:	0000 inputs
	    <	IX1.4:	0000 inputs
	    <	IX1.5:	0000 inputs
	    <	IX1.6:	0000 inputs
	    <	IX1.7:	0000 inputs
	    [	IX2:	0000 inputs
	    <	IX2.0:	0000 inputs
	    <	IX2.1:	0000 inputs
	    <	IX2.2:	0000 inputs
	    <	IX2.3:	0000 inputs
	    <	IX2.4:	0000 inputs
	    <	IX2.5:	0000 inputs
	    <	IX2.6:	0000 inputs
	    <	IX2.7:	0000 inputs
	    [	IX3:	0000 inputs
	    <	IX3.0:	0000 inputs
	    <	IX3.1:	0000 inputs
	    <	IX3.2:	0000 inputs
	    <	IX3.3:	0000 inputs
	    <	IX3.4:	0000 inputs
	    <	IX3.5:	0000 inputs
	    <	IX3.6:	0000 inputs
	    <	IX3.7:	0000 inputs
	    |	O0:	3 inputs
	    &	O0_1:	2 inputs
	    &	O0_2:	2 inputs
	    &	O0_3:	2 inputs
	    |	O1:	3 inputs
	    &	O1_1:	2 inputs
	    &	O1_2:	2 inputs
	    &	O1_3:	2 inputs
	    |	O2:	3 inputs
	    &	O2_1:	2 inputs
	    &	O2_2:	2 inputs
	    &	O2_3:	2 inputs
	    |	O3:	3 inputs
	    &	O3_1:	2 inputs
	    &	O3_2:	2 inputs
	    &	O3_3:	2 inputs
	    |	O4:	3 inputs
	    &	O4_1:	2 inputs
	    &	O4_2:	2 inputs
	    &	O4_3:	2 inputs
	    |	O5:	3 inputs
	    &	O5_1:	2 inputs
	    &	O5_2:	2 inputs
	    &	O5_3:	2 inputs
	    |	O6:	3 inputs
	    &	O6_1:	2 inputs
	    &	O6_2:	2 inputs
	    &	O6_3:	2 inputs
	    |	O7:	3 inputs
	    &	O7_1:	2 inputs
	    &	O7_2:	2 inputs
	    &	O7_3:	2 inputs
	    #	O8:	0003 inputs
	    |	O8_1:	2 inputs
	    #	O9:	0003 inputs
	    &	O9_1:	2 inputs
	    &	O10:	2 inputs
	    ]	QX0:	0000 inputs
	    |	QX0.0_0:	1 inputs
	    |	QX0.1_0:	1 inputs
	    |	QX0.2_0:	1 inputs
	    |	QX0.3_0:	1 inputs
	    |	QX0.4_0:	1 inputs
	    |	QX0.5_0:	1 inputs
	    |	QX0.6_0:	1 inputs
	    |	QX0.7_0:	1 inputs
	    ]	QX1:	0000 inputs
	    |	QX1.0_0:	1 inputs
	    |	QX1.1_0:	1 inputs
	    |	QX1.2_0:	1 inputs
	    |	QX1.3_0:	1 inputs
	    |	QX1.4_0:	1 inputs
	    |	QX1.5_0:	1 inputs
	    |	QX1.6_0:	1 inputs
	    |	QX1.7_0:	1 inputs
	    ]	QX2:	0000 inputs
	    |	QX2.0_0:	1 inputs
	    |	QX2.1_0:	1 inputs
	    |	QX2.2_0:	1 inputs
	    |	QX2.3_0:	1 inputs
	    |	QX2.4_0:	1 inputs
	    |	QX2.5_0:	1 inputs
	    |	QX2.6_0:	1 inputs
	    |	QX2.7_0:	1 inputs
	    ]	QX3:	0000 inputs
	    |	QX3.0_0:	1 inputs
	    |	QX3.1_0:	1 inputs
	    |	QX3.2_0:	1 inputs
	    |	QX3.3_0:	1 inputs
	    |	QX3.4_0:	1 inputs
	    |	QX3.5_0:	1 inputs
	    |	QX3.6_0:	1 inputs
	    |	QX3.7_0:	1 inputs
	    [	TX0:	0000 inputs
	    <	TX0.4:	0000 inputs
	    <	TX0.5:	0000 inputs
	    &	bank0:	2 inputs
	    &	bank1:	2 inputs
	    &	bank2:	2 inputs
	    &	bank3:	2 inputs
	    :	c:	0040 inputs
	    |	c_1:	4 inputs
	    &	c_2:	2 inputs
	    &	c_3:	2 inputs
	    :	c1:	0040 inputs
	    |	c1_1:	1 inputs
	    #	m0:	0003 inputs
	    |	m0_1:	1 inputs
	    #	m1:	0003 inputs
	    |	m1_1:	1 inputs
	    #	m2:	0003 inputs
	    |	m2_1:	1 inputs
	    #	m3:	0003 inputs
	    |	m3_1:	1 inputs
	    #	m4:	0003 inputs
	    |	m4_1:	1 inputs
	    #	m5:	0003 inputs
	    |	m5_1:	1 inputs
	    #	m6:	0003 inputs
	    |	m6_1:	1 inputs
	    #	m7:	0003 inputs
	    |	m7_1:	1 inputs
	    #	o2:	0003 inputs
	    &	o2_1:	2 inputs
	    |	o2_2:	1 inputs
	    #	o5:	0003 inputs
	    &	o5_1:	2 inputs
	    |	o5_2:	1 inputs
	    !	t:	0080 inputs
	    |	t_1:	1 inputs
	    #	t0:	0003 inputs
	    |	t0_1:	1 inputs
	    #	t1:	0003 inputs
	    |	t1_1:	1 inputs
	    #	t2:	0003 inputs
	    |	t2_1:	1 inputs
	    #	t3:	0003 inputs
	    |	t3_1:	1 inputs
	    #	t4:	0003 inputs
	    |	t4_1:	1 inputs
	    #	t5:	0003 inputs
	    |	t5_1:	1 inputs
	    #	t6:	0003 inputs
	    |	t6_1:	1 inputs
	    #	t7:	0003 inputs
	    |	t7_1:	1 inputs
	    #	t8:	0003 inputs
	    |	t8_1:	1 inputs
	    &	v0:	2 inputs
	    |	v1:	2 inputs
	    #	v2:	0003 inputs
	    |	v2_1:	1 inputs
	    |	v2_2:	1 inputs
	    #	v3:	0003 inputs
	    |	v3_1:	2 inputs
	    |	v3_2:	1 inputs
	    |	v3_3:	1 inputs
	    #	v4:	0003 inputs
	    |	v4_1:	1 inputs
	    #	v5_1:	0003 inputs
	    |	v5_2:	1 inputs
	    %	v6:	3 inputs
	    #	v7:	0003 inputs
	    %	v7_1:	3 inputs
== Pass 4:
2:	2
3:	3
4:	4
5:	5
6:	6
8:	8
10:	10
11:	11
15:	15
20:	20
27:	27
30:	30
I0:	+1
I0_1:	+2
I0_2:	+2
I0_3:	+2
I0_4:	+2
I1:	+1
I1_1:	+2
I1_2:	+2
I1_3:	+2
I1_4:	+2
I2:	+1
I2_1:	+2
I2_2:	+2
I2_3:	+2
I2_4:	+2
I3:	+1
I3_1:	+2
I3_2:	+2
I3_3:	+2
I3_4:	+2
I4:	+1
I4_1:	+2
I4_2:	+2
I4_3:	+2
I4_4:	+2
I5:	+1	v5_2 +1 -=>> -1
I5_1:	+2
I5_2:	+2
I5_3:	+2
I5_4:	+2
I6:	+1
I6_1:	+2
I6_2:	+2
I6_3:	+2
I6_4:	+2
I7:	+1	v6 +2 -=> +1	v7_1 +2 -=> +1
I7_1:	+2
I7_2:	+2
I7_3:	+2
I7_4:	+2
IX0.0:	+1
IX0.1:	+1
IX0.2:	+1
IX0.3:	+1
IX0.4:	+1
IX0.5:	+1
IX0.6:	+1
IX0.7:	+1
IX1.0:	+1
IX1.1:	+1
IX1.2:	+1
IX1.3:	+1
IX1.4:	+1
IX1.5:	+1
IX1.6:	+1
IX1.7:	+1
IX2.0:	+1
IX2.1:	+1
IX2.2:	+1
IX2.3:	+1
IX2.4:	+1
IX2.5:	+1
IX2.6:	+1
IX2.7:	+1
IX3.0:	+1
IX3.1:	+1
IX3.2:	+1
IX3.3:	+1
IX3.4:	+1
IX3.5:	+1
IX3.6:	+1	bank0 +2 -=> +1	bank1 +2 -=> +1
IX3.7:	+1	bank0 +1 -=>> -1	bank2 +2 -=> +1
O0:	+1
O0_1:	+2
O0_2:	+2
O0_3:	+2
O1:	+1
O1_1:	+2
O1_2:	+2
O1_3:	+2
O2:	+1
O2_1:	+2
O2_2:	+2
O2_3:	+2
O3:	+1
O3_1:	+2
O3_2:	+2
O3_3:	+2
O4:	+1
O4_1:	+2
O4_2:	+2
O4_3:	+2
O5:	+1
O5_1:	+2
O5_2:	+2
O5_3:	+2
O6:	+1
O6_1:	+2
O6_2:	+2
O6_3:	+2
O7:	+1
O7_1:	+2
O7_2:	+2
O7_3:	+2
O8:	+1	O10 +2 -=> +1
O9:	+1	O10 +1 -=>> -1
O10:	-1
TX0.4:	+1
TX0.5:	+1
bank0:	-1
bank1:	+1
bank2:	+1
bank3:	+2	O9_1 +2 -=> +1
c_2:	+2
c_3:	+2
m0:	+1
m1:	+1
m2:	+1
m3:	+1
m4:	+1
m5:	+1
m6:	+1
m7:	+1	m0_1 +1 -=>> -1
o2:	+1	o2_1 +2 -=> +1
o5:	+1	o5_1 +2 -=> +1
t0:	+1
t1:	+1
t2:	+1
t3:	+1
t4:	+1
t5:	+1
t6:	+1
t7:	+1
t8:	+1	c1_1 +1 -=>> -1	t0_1 +1 -=>> -1
v0:	+2
v1:	+1
v2:	+1
v3:	+1
v4:	+1
v5_1:	+1	O5_1 +2 -=> +1	QX0.5_0 +1 -=>1> -1
v6:	+1
v7:	+1
== Init complete =======
