

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Tue Jan  7 20:04:25 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  51818|  51818|  51818|  51818|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     16|     16|         1|          -|          -|    17|    no    |
        |- Loop 2         |  51800|  51800|      1850|          -|          -|    28|    no    |
        | + Loop 2.1      |   1848|   1848|        66|          -|          -|    28|    no    |
        |  ++ Loop 2.1.1  |     64|     64|         4|          -|          -|    16|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    221|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      15|      4|    -|
|Multiplexer      |        -|      -|       -|     98|    -|
|Register         |        -|      -|     179|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     194|    323|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_15s_31_1_1_U69  |network_mul_mul_16s_15s_31_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-----------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |                Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |kernel_buffer_U  |pointwise_conv2d_fix_4_kernel_buffer  |        0|  15|   4|    0|    16|   15|     1|          240|
    +-----------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                                      |        0|  15|   4|    0|    16|   15|     1|          240|
    +-----------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln37_1_fu_261_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln37_2_fu_255_p2   |     +    |      0|  0|  19|          14|          10|
    |add_ln37_fu_230_p2     |     +    |      0|  0|  13|          11|          11|
    |buffer_fu_339_p2       |     +    |      0|  0|  31|          24|          24|
    |i_fu_166_p2            |     +    |      0|  0|  15|           5|           1|
    |in_d_fu_249_p2         |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_178_p2        |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_220_p2        |     +    |      0|  0|  15|           5|           1|
    |sub_ln37_fu_208_p2     |     -    |      0|  0|  13|          11|          11|
    |output_r_d0            |    and   |      0|  0|  16|          16|          16|
    |icmp_ln26_fu_160_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln31_fu_172_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln33_fu_214_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln35_fu_243_p2    |   icmp   |      0|  0|  11|           5|           6|
    |select_ln42_fu_298_p3  |  select  |      0|  0|   2|           1|           2|
    |xor_ln42_fu_292_p2     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 221|         133|         115|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  44|          9|    1|          9|
    |buffer_0_reg_126  |   9|          2|   24|         48|
    |i_0_reg_93        |   9|          2|    5|         10|
    |in_d_0_reg_138    |   9|          2|    5|         10|
    |out_h_0_reg_104   |   9|          2|    5|         10|
    |out_w_0_reg_115   |   9|          2|    5|         10|
    |phi_mul_reg_149   |   9|          2|   14|         28|
    +------------------+----+-----------+-----+-----------+
    |Total             |  98|         21|   59|        125|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln37_2_reg_399          |  14|   0|   14|          0|
    |add_ln37_reg_381            |  11|   0|   11|          0|
    |ap_CS_fsm                   |   8|   0|    8|          0|
    |buffer_0_reg_126            |  24|   0|   24|          0|
    |i_0_reg_93                  |   5|   0|    5|          0|
    |in_d_0_reg_138              |   5|   0|    5|          0|
    |in_d_reg_394                |   5|   0|    5|          0|
    |input_load_reg_414          |  16|   0|   16|          0|
    |kernel_buffer_load_reg_419  |  15|   0|   15|          0|
    |out_h_0_reg_104             |   5|   0|    5|          0|
    |out_h_reg_363               |   5|   0|    5|          0|
    |out_w_0_reg_115             |   5|   0|    5|          0|
    |out_w_reg_376               |   5|   0|    5|          0|
    |phi_mul_reg_149             |  14|   0|   14|          0|
    |sext_ln37_reg_386           |  15|   0|   15|          0|
    |sub_ln37_reg_368            |   9|   0|   11|          2|
    |tmp_1_reg_424               |  18|   0|   18|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 179|   0|  181|          2|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %0" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %.critedge ], [ %i, %0 ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp eq i5 %i_0, -16" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 12 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 14 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader6.preheader, label %0" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader6" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 16 'br' <Predicate = (icmp_ln26)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ %out_h, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 17 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.36ns)   --->   "%icmp_ln31 = icmp eq i5 %out_h_0, -4" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 18 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 19 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 20 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %3, label %.preheader5.preheader" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 23 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln37_4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 24 'bitconcatenate' 'shl_ln37_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i7 %shl_ln37_4 to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 25 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.73ns)   --->   "%sub_ln37 = sub i11 %zext_ln37_1, %zext_ln37_2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 26 'sub' 'sub_ln37' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 27 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 28 'speclooptripcount' 'empty_22' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 29 'ret' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 30 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp eq i5 %out_w_0, -4" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 31 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 32 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 33 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader6.loopexit, label %.preheader.preheader" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %out_w_0 to i11" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 35 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.63ns)   --->   "%add_ln37 = add i11 %sub_ln37, %zext_ln35" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 36 'add' 'add_ln37' <Predicate = (!icmp_ln33)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i11 %add_ln37 to i15" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 37 'sext' 'sext_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 38 'br' <Predicate = (!icmp_ln33)> <Delay = 1.76>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 39 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.06>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%buffer_0 = phi i24 [ %buffer, %1 ], [ -6470, %.preheader.preheader ]"   --->   Operation 40 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ %in_d, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 41 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ %add_ln37_2, %1 ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 42 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i14 %phi_mul to i15" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 43 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.36ns)   --->   "%icmp_ln35 = icmp eq i5 %in_d_0, -16" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 44 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 45 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.78ns)   --->   "%in_d = add i5 %in_d_0, 1" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 46 'add' 'in_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %2, label %1" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.81ns)   --->   "%add_ln37_2 = add i14 %phi_mul, 784" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 48 'add' 'add_ln37_2' <Predicate = (!icmp_ln35)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.81ns)   --->   "%add_ln37_1 = add i15 %zext_ln35_1, %sext_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 49 'add' 'add_ln37_1' <Predicate = (!icmp_ln35)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i15 %add_ln37_1 to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 50 'sext' 'sext_ln37_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln37_3 = zext i32 %sext_ln37_1 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 51 'zext' 'zext_ln37_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_3" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 52 'getelementptr' 'input_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 53 'load' 'input_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i5 %in_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 54 'zext' 'zext_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_buffer_addr = getelementptr [16 x i15]* @kernel_buffer, i64 0, i64 %zext_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 55 'getelementptr' 'kernel_buffer_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (3.25ns)   --->   "%kernel_buffer_load = load i15* %kernel_buffer_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 56 'load' 'kernel_buffer_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %buffer_0, i32 23)" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 57 'bitselect' 'tmp' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%trunc_ln42 = trunc i24 %buffer_0 to i16" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 58 'trunc' 'trunc_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%xor_ln42 = xor i1 %tmp, true" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 59 'xor' 'xor_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%select_ln42 = select i1 %xor_ln42, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 60 'select' 'select_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln43 = and i16 %select_ln42, %trunc_ln42" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 61 'and' 'and_ln43' <Predicate = (icmp_ln35)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i11 %add_ln37 to i32" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 62 'sext' 'sext_ln43' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i32 %sext_ln43 to i64" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 63 'zext' 'zext_ln43' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln43" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 64 'getelementptr' 'output_addr' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (3.25ns)   --->   "store i16 %and_ln43, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 65 'store' <Predicate = (icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 66 'br' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 67 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 67 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 68 [1/2] (3.25ns)   --->   "%kernel_buffer_load = load i15* %kernel_buffer_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 68 'load' 'kernel_buffer_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln37_2 = sext i16 %input_load to i31" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 69 'sext' 'sext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln37_3 = sext i15 %kernel_buffer_load to i31" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 70 'sext' 'sext_ln37_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln37 = mul i31 %sext_ln37_2, %sext_ln37_3" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 71 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_1 = call i18 @_ssdm_op_PartSelect.i18.i31.i32.i32(i31 %mul_ln37, i32 13, i32 30)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 72 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.31>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln37_4 = sext i18 %tmp_1 to i24" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 73 'sext' 'sext_ln37_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (2.31ns)   --->   "%buffer = add i24 %buffer_0, %sext_ln37_4" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 74 'add' 'buffer' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ kernel_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty              (speclooptripcount) [ 000000000]
br_ln26            (br               ) [ 011000000]
i_0                (phi              ) [ 001000000]
icmp_ln26          (icmp             ) [ 001000000]
i                  (add              ) [ 011000000]
empty_18           (speclooptripcount) [ 000000000]
br_ln26            (br               ) [ 011000000]
br_ln31            (br               ) [ 001111111]
out_h_0            (phi              ) [ 000100000]
icmp_ln31          (icmp             ) [ 000111111]
empty_19           (speclooptripcount) [ 000000000]
out_h              (add              ) [ 001111111]
br_ln31            (br               ) [ 000000000]
shl_ln             (bitconcatenate   ) [ 000000000]
zext_ln37_1        (zext             ) [ 000000000]
shl_ln37_4         (bitconcatenate   ) [ 000000000]
zext_ln37_2        (zext             ) [ 000000000]
sub_ln37           (sub              ) [ 000011111]
br_ln33            (br               ) [ 000111111]
empty_22           (speclooptripcount) [ 000000000]
ret_ln0            (ret              ) [ 000000000]
out_w_0            (phi              ) [ 000010000]
icmp_ln33          (icmp             ) [ 000111111]
empty_20           (speclooptripcount) [ 000000000]
out_w              (add              ) [ 000111111]
br_ln33            (br               ) [ 000000000]
zext_ln35          (zext             ) [ 000000000]
add_ln37           (add              ) [ 000001111]
sext_ln37          (sext             ) [ 000001111]
br_ln35            (br               ) [ 000111111]
br_ln0             (br               ) [ 001111111]
buffer_0           (phi              ) [ 000001111]
in_d_0             (phi              ) [ 000001000]
phi_mul            (phi              ) [ 000001000]
zext_ln35_1        (zext             ) [ 000000000]
icmp_ln35          (icmp             ) [ 000111111]
empty_21           (speclooptripcount) [ 000000000]
in_d               (add              ) [ 000111111]
br_ln35            (br               ) [ 000000000]
add_ln37_2         (add              ) [ 000111111]
add_ln37_1         (add              ) [ 000000000]
sext_ln37_1        (sext             ) [ 000000000]
zext_ln37_3        (zext             ) [ 000000000]
input_addr         (getelementptr    ) [ 000000100]
zext_ln37          (zext             ) [ 000000000]
kernel_buffer_addr (getelementptr    ) [ 000000100]
tmp                (bitselect        ) [ 000000000]
trunc_ln42         (trunc            ) [ 000000000]
xor_ln42           (xor              ) [ 000000000]
select_ln42        (select           ) [ 000000000]
and_ln43           (and              ) [ 000000000]
sext_ln43          (sext             ) [ 000000000]
zext_ln43          (zext             ) [ 000000000]
output_addr        (getelementptr    ) [ 000000000]
store_ln43         (store            ) [ 000000000]
br_ln33            (br               ) [ 000111111]
input_load         (load             ) [ 000000010]
kernel_buffer_load (load             ) [ 000000010]
sext_ln37_2        (sext             ) [ 000000000]
sext_ln37_3        (sext             ) [ 000000000]
mul_ln37           (mul              ) [ 000000000]
tmp_1              (partselect       ) [ 000000001]
sext_ln37_4        (sext             ) [ 000000000]
buffer             (add              ) [ 000111111]
br_ln35            (br               ) [ 000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_buffer"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="input_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/5 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="14" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="kernel_buffer_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="15" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="5" slack="0"/>
<pin id="71" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_buffer_addr/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_load/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="output_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln43_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="14" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/5 "/>
</bind>
</comp>

<comp id="93" class="1005" name="i_0_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="1"/>
<pin id="95" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_0_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="out_h_0_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="1"/>
<pin id="106" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="out_h_0_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="out_w_0_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="1"/>
<pin id="117" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="out_w_0_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/4 "/>
</bind>
</comp>

<comp id="126" class="1005" name="buffer_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="1"/>
<pin id="128" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="buffer_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="24" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="14" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/5 "/>
</bind>
</comp>

<comp id="138" class="1005" name="in_d_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="1"/>
<pin id="140" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="in_d_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/5 "/>
</bind>
</comp>

<comp id="149" class="1005" name="phi_mul_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="14" slack="1"/>
<pin id="151" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="phi_mul_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="14" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln26_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="5" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln31_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="out_h_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="shl_ln_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="5" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln37_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="shl_ln37_4_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="5" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_4/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln37_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_2/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sub_ln37_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="7" slack="0"/>
<pin id="211" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln33_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="out_w_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln35_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln37_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="1"/>
<pin id="232" dir="0" index="1" bw="5" slack="0"/>
<pin id="233" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sext_ln37_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln35_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="14" slack="0"/>
<pin id="241" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln35_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="0" index="1" bw="5" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="in_d_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln37_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="14" slack="0"/>
<pin id="257" dir="0" index="1" bw="11" slack="0"/>
<pin id="258" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_2/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln37_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="14" slack="0"/>
<pin id="263" dir="0" index="1" bw="11" slack="1"/>
<pin id="264" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln37_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="15" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_1/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln37_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="15" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_3/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln37_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="24" slack="0"/>
<pin id="283" dir="0" index="2" bw="6" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln42_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="24" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="xor_ln42_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln42/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln42_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="0" index="2" bw="16" slack="0"/>
<pin id="302" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="and_ln43_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln43_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln43_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sext_ln37_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="1"/>
<pin id="323" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_2/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln37_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="15" slack="1"/>
<pin id="326" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_3/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="18" slack="0"/>
<pin id="329" dir="0" index="1" bw="31" slack="0"/>
<pin id="330" dir="0" index="2" bw="5" slack="0"/>
<pin id="331" dir="0" index="3" bw="6" slack="0"/>
<pin id="332" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sext_ln37_4_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="18" slack="1"/>
<pin id="338" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_4/8 "/>
</bind>
</comp>

<comp id="339" class="1004" name="buffer_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="24" slack="3"/>
<pin id="341" dir="0" index="1" bw="18" slack="0"/>
<pin id="342" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/8 "/>
</bind>
</comp>

<comp id="345" class="1007" name="mul_ln37_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="15" slack="0"/>
<pin id="348" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/7 "/>
</bind>
</comp>

<comp id="355" class="1005" name="i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="363" class="1005" name="out_h_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="368" class="1005" name="sub_ln37_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="1"/>
<pin id="370" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln37 "/>
</bind>
</comp>

<comp id="376" class="1005" name="out_w_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="381" class="1005" name="add_ln37_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="1"/>
<pin id="383" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="386" class="1005" name="sext_ln37_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="15" slack="1"/>
<pin id="388" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln37 "/>
</bind>
</comp>

<comp id="394" class="1005" name="in_d_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="399" class="1005" name="add_ln37_2_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="14" slack="0"/>
<pin id="401" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37_2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="input_addr_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="14" slack="1"/>
<pin id="406" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="409" class="1005" name="kernel_buffer_addr_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="1"/>
<pin id="411" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_addr "/>
</bind>
</comp>

<comp id="414" class="1005" name="input_load_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="1"/>
<pin id="416" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="419" class="1005" name="kernel_buffer_load_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="15" slack="1"/>
<pin id="421" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_load "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_1_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="18" slack="1"/>
<pin id="426" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="429" class="1005" name="buffer_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="24" slack="1"/>
<pin id="431" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="36" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="97" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="97" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="108" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="108" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="108" pin="4"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="108" pin="4"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="192" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="119" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="119" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="119" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="230" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="153" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="142" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="142" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="14" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="153" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="239" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="278"><net_src comp="142" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="130" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="130" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="280" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="44" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="288" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="306" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="50" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="343"><net_src comp="126" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="321" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="324" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="345" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="358"><net_src comp="166" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="366"><net_src comp="178" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="371"><net_src comp="208" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="379"><net_src comp="220" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="384"><net_src comp="230" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="389"><net_src comp="235" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="397"><net_src comp="249" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="402"><net_src comp="255" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="407"><net_src comp="54" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="412"><net_src comp="67" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="417"><net_src comp="61" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="422"><net_src comp="74" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="427"><net_src comp="327" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="432"><net_src comp="339" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="130" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
	Port: kernel_buffer | {}
 - Input state : 
	Port: pointwise_conv2d_fix.4 : input_r | {5 6 }
	Port: pointwise_conv2d_fix.4 : kernel_buffer | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
	State 3
		icmp_ln31 : 1
		out_h : 1
		br_ln31 : 2
		shl_ln : 1
		zext_ln37_1 : 2
		shl_ln37_4 : 1
		zext_ln37_2 : 2
		sub_ln37 : 3
	State 4
		icmp_ln33 : 1
		out_w : 1
		br_ln33 : 2
		zext_ln35 : 1
		add_ln37 : 2
		sext_ln37 : 3
	State 5
		zext_ln35_1 : 1
		icmp_ln35 : 1
		in_d : 1
		br_ln35 : 2
		add_ln37_2 : 1
		add_ln37_1 : 2
		sext_ln37_1 : 3
		zext_ln37_3 : 4
		input_addr : 5
		input_load : 6
		zext_ln37 : 1
		kernel_buffer_addr : 2
		kernel_buffer_load : 3
		tmp : 1
		trunc_ln42 : 1
		xor_ln42 : 2
		select_ln42 : 2
		and_ln43 : 3
		zext_ln43 : 1
		output_addr : 2
		store_ln43 : 3
	State 6
	State 7
		mul_ln37 : 1
		tmp_1 : 2
	State 8
		buffer : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |      i_fu_166      |    0    |    0    |    15   |
|          |    out_h_fu_178    |    0    |    0    |    15   |
|          |    out_w_fu_220    |    0    |    0    |    15   |
|    add   |   add_ln37_fu_230  |    0    |    0    |    13   |
|          |     in_d_fu_249    |    0    |    0    |    15   |
|          |  add_ln37_2_fu_255 |    0    |    0    |    19   |
|          |  add_ln37_1_fu_261 |    0    |    0    |    19   |
|          |    buffer_fu_339   |    0    |    0    |    31   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln26_fu_160  |    0    |    0    |    11   |
|   icmp   |  icmp_ln31_fu_172  |    0    |    0    |    11   |
|          |  icmp_ln33_fu_214  |    0    |    0    |    11   |
|          |  icmp_ln35_fu_243  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|  select  | select_ln42_fu_298 |    0    |    0    |    16   |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln43_fu_306  |    0    |    0    |    16   |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln37_fu_208  |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln42_fu_292  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln37_fu_345  |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    shl_ln_fu_184   |    0    |    0    |    0    |
|          |  shl_ln37_4_fu_196 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | zext_ln37_1_fu_192 |    0    |    0    |    0    |
|          | zext_ln37_2_fu_204 |    0    |    0    |    0    |
|          |  zext_ln35_fu_226  |    0    |    0    |    0    |
|   zext   | zext_ln35_1_fu_239 |    0    |    0    |    0    |
|          | zext_ln37_3_fu_270 |    0    |    0    |    0    |
|          |  zext_ln37_fu_275  |    0    |    0    |    0    |
|          |  zext_ln43_fu_316  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln37_fu_235  |    0    |    0    |    0    |
|          | sext_ln37_1_fu_266 |    0    |    0    |    0    |
|   sext   |  sext_ln43_fu_313  |    0    |    0    |    0    |
|          | sext_ln37_2_fu_321 |    0    |    0    |    0    |
|          | sext_ln37_3_fu_324 |    0    |    0    |    0    |
|          | sext_ln37_4_fu_336 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|     tmp_fu_280     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln42_fu_288 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_1_fu_327    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   234   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln37_2_reg_399    |   14   |
|     add_ln37_reg_381     |   11   |
|     buffer_0_reg_126     |   24   |
|      buffer_reg_429      |   24   |
|        i_0_reg_93        |    5   |
|         i_reg_355        |    5   |
|      in_d_0_reg_138      |    5   |
|       in_d_reg_394       |    5   |
|    input_addr_reg_404    |   14   |
|    input_load_reg_414    |   16   |
|kernel_buffer_addr_reg_409|    4   |
|kernel_buffer_load_reg_419|   15   |
|      out_h_0_reg_104     |    5   |
|       out_h_reg_363      |    5   |
|      out_w_0_reg_115     |    5   |
|       out_w_reg_376      |    5   |
|      phi_mul_reg_149     |   14   |
|     sext_ln37_reg_386    |   15   |
|     sub_ln37_reg_368     |   11   |
|       tmp_1_reg_424      |   18   |
+--------------------------+--------+
|           Total          |   220  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_74 |  p0  |   2  |   4  |    8   ||    9    |
| buffer_0_reg_126 |  p0  |   2  |  24  |   48   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   84   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   234  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   220  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   220  |   261  |
+-----------+--------+--------+--------+--------+
