#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0105a2a0 .scope module, "final_test_I" "final_test_I" 2 2;
 .timescale -9 -12;
v027ff720_0 .var "add_byte", 7 0;
v027ff460_0 .var "data_av", 0 0;
v027ff250_0 .var "data_in", 7 0;
v027ff7d0_0 .var "m_clk", 0 0;
v027ff4b8_0 .var "n_reset", 0 0;
v027ff1f8_0 .net "spi_mosi_out", 0 0, v027ffe00_0;  1 drivers
E_027a2398 .event "end_first_pass";
S_0105b7c8 .scope module, "O" "spi_final" 2 12, 3 7 0, S_0105a2a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "spi_mosi_out"
    .port_info 1 /INPUT 1 "m_clk"
    .port_info 2 /INPUT 1 "n_reset"
    .port_info 3 /INPUT 8 "data_in"
    .port_info 4 /INPUT 1 "data_av"
    .port_info 5 /INPUT 8 "add_byte"
v027fff08_0 .net "add_byte", 7 0, v027ff720_0;  1 drivers
v027ffc48_0 .net "control_clk", 0 0, v027fffb8_0;  1 drivers
v027ffa90_0 .net "data_av", 0 0, v027ff460_0;  1 drivers
v027ff1a0_0 .net "data_in", 7 0, v027ff250_0;  1 drivers
v027ff988_0 .net "m_clk", 0 0, v027ff7d0_0;  1 drivers
v027ffae8_0 .net "n_reset", 0 0, v027ff4b8_0;  1 drivers
v027ff778_0 .net "spi_clk", 0 0, v027aa658_0;  1 drivers
v027ff358_0 .net "spi_cs", 0 0, v027aa8c0_0;  1 drivers
v027ff568_0 .net "spi_mosi_in", 7 0, v027aa9c8_0;  1 drivers
v027ff408_0 .net "spi_mosi_out", 0 0, v027ffe00_0;  alias, 1 drivers
S_027c0c50 .scope module, "A" "clk_div" 3 27, 4 2 0, S_0105b7c8;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "spi_clk"
    .port_info 1 /INPUT 1 "m_clk"
    .port_info 2 /INPUT 1 "spi_cs"
    .port_info 3 /INPUT 1 "nrst"
v027aa5a8_0 .var "counter", 0 3;
v027aa550_0 .net "m_clk", 0 0, v027ff7d0_0;  alias, 1 drivers
v027aaad0_0 .net "nrst", 0 0, v027ff4b8_0;  alias, 1 drivers
v027aa658_0 .var "spi_clk", 0 0;
v027aa6b0_0 .net "spi_cs", 0 0, v027aa8c0_0;  alias, 1 drivers
E_027a23c0/0 .event negedge, v027aaad0_0;
E_027a23c0/1 .event posedge, v027aa550_0;
E_027a23c0 .event/or E_027a23c0/0, E_027a23c0/1;
S_027c0d20 .scope module, "I1" "asy_fifo_input" 3 30, 5 2 0, S_0105b7c8;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "data_to_mosi"
    .port_info 1 /OUTPUT 1 "spi_cs"
    .port_info 2 /INPUT 8 "wdata"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
    .port_info 5 /INPUT 1 "data_av"
    .port_info 6 /INPUT 1 "control_clk"
P_0105b898 .param/l "ASIZE" 0 5 5, +C4<00000000000000000000000000000100>;
P_0105b8b8 .param/l "DSIZE" 0 5 4, +C4<00000000000000000000000000001000>;
P_0105b8d8 .param/l "MEMDEPTH" 0 5 3, +C4<00000000000000000000000000011110>;
v027aaa20_0 .net "clk", 0 0, v027ff7d0_0;  alias, 1 drivers
v027aab80_0 .net "control_clk", 0 0, v027fffb8_0;  alias, 1 drivers
v027aaa78_0 .net "data_av", 0 0, v027ff460_0;  alias, 1 drivers
v027aa708_0 .var "data_en", 0 0;
v027aa9c8_0 .var "data_to_mosi", 7 0;
v027aa868 .array "ex_mem", 0 29, 7 0;
v027aa760_0 .var "r_empty", 0 0;
v027aa7b8_0 .var "r_pointer", 3 0;
v027aa810_0 .var "rdata", 7 0;
v027aabd8_0 .var "rinc", 0 0;
v027aa970_0 .net "rst", 0 0, v027ff4b8_0;  alias, 1 drivers
v027aa8c0_0 .var "spi_cs", 0 0;
v027aa918_0 .var "w_full", 0 0;
v027aac30_0 .var "w_pointer", 3 0;
v027aa4f8_0 .net "wdata", 7 0, v027ff250_0;  alias, 1 drivers
v027ffe58_0 .var "winc", 0 0;
E_027a2578/0 .event negedge, v027aaad0_0;
E_027a2578/1 .event posedge, v027aab80_0;
E_027a2578 .event/or E_027a2578/0, E_027a2578/1;
E_027a25a0/0 .event negedge, v027aaad0_0;
E_027a25a0/1 .event posedge, v027aaa78_0;
E_027a25a0 .event/or E_027a25a0/0, E_027a25a0/1;
S_027c7478 .scope module, "I2" "spi_mosi" 3 32, 6 2 0, S_0105b7c8;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "control_clk"
    .port_info 1 /OUTPUT 1 "spi_mosi_out"
    .port_info 2 /INPUT 1 "spi_cs"
    .port_info 3 /INPUT 1 "spi_clk"
    .port_info 4 /INPUT 1 "n_reset"
    .port_info 5 /INPUT 8 "spi_mosi_in"
    .port_info 6 /INPUT 8 "add_byte"
P_027a2550 .param/l "DSIZE" 0 6 4, +C4<00000000000000000000000000001000>;
v027ffcf8_0 .net "add_byte", 7 0, v027ff720_0;  alias, 1 drivers
v027ffd50_0 .var "control", 2 0;
v027fffb8_0 .var "control_clk", 0 0;
v027ffda8_0 .var "data", 7 0;
v027fff60_0 .net "n_reset", 0 0, v027ff4b8_0;  alias, 1 drivers
v027ffb98_0 .var "point", 2 0;
v02800010_0 .var "point_add", 3 0;
v027ffeb0_0 .net "spi_clk", 0 0, v027aa658_0;  alias, 1 drivers
v027ffbf0_0 .net "spi_cs", 0 0, v027aa8c0_0;  alias, 1 drivers
v027ffca0_0 .net "spi_mosi_in", 7 0, v027aa9c8_0;  alias, 1 drivers
v027ffe00_0 .var "spi_mosi_out", 0 0;
E_027a2820/0 .event negedge, v027aaad0_0;
E_027a2820/1 .event posedge, v027aa658_0;
E_027a2820 .event/or E_027a2820/0, E_027a2820/1;
    .scope S_027c0c50;
T_0 ;
    %wait E_027a23c0;
    %load/vec4 v027aaad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027aa658_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027aa5a8_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v027aa6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v027aa5a8_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v027aa658_0;
    %nor/r;
    %assign/vec4 v027aa658_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027aa5a8_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v027aa5a8_0;
    %addi 1, 0, 4;
    %assign/vec4 v027aa5a8_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_027c0d20;
T_1 ;
    %wait E_027a25a0;
    %load/vec4 v027aa970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027aa708_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v027aa918_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v027aa760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027aa708_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027aa708_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_027c0d20;
T_2 ;
    %wait E_027a23c0;
    %load/vec4 v027aa970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027aa8c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v027aa918_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v027aa760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027aa8c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027aa8c0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_027c0d20;
T_3 ;
    %wait E_027a23c0;
    %load/vec4 v027aa970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027ffe58_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027aabd8_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v027aa708_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v027aa918_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027ffe58_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027aabd8_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v027aa918_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027ffe58_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027aabd8_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027ffe58_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027aabd8_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_027c0d20;
T_4 ;
    %wait E_027a23c0;
    %load/vec4 v027aa970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027aac30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027aa918_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v027aa760_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v027aa708_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027aa918_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v027ffe58_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v027aac30_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027aa918_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027aac30_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v027ffe58_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v027aa918_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v027aac30_0;
    %addi 1, 0, 4;
    %assign/vec4 v027aac30_0, 0;
    %load/vec4 v027aa4f8_0;
    %load/vec4 v027aac30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v027aa868, 0, 4;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_027c0d20;
T_5 ;
    %wait E_027a2578;
    %load/vec4 v027aa970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027aa7b8_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027aa760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v027aa810_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v027aa9c8_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v027aabd8_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v027aa7b8_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027aa760_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027aa7b8_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v027aabd8_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v027aa760_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v027aa7b8_0;
    %addi 1, 0, 4;
    %assign/vec4 v027aa7b8_0, 0;
    %load/vec4 v027aa7b8_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v027aa868, 4;
    %assign/vec4 v027aa810_0, 0;
    %load/vec4 v027aa810_0;
    %assign/vec4 v027aa9c8_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v027aa918_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v027aabd8_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v027ffe58_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027aa760_0, 0;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_027c7478;
T_6 ;
    %wait E_027a2820;
    %load/vec4 v027fff60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v027ffd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027fffb8_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v027ffd50_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v027fffb8_0;
    %inv;
    %assign/vec4 v027fffb8_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v027ffd50_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v027ffd50_0;
    %addi 1, 0, 3;
    %assign/vec4 v027ffd50_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_027c7478;
T_7 ;
    %wait E_027a2578;
    %load/vec4 v027fff60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v027ffda8_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v027ffbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v027ffda8_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v027ffca0_0;
    %assign/vec4 v027ffda8_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_027c7478;
T_8 ;
    %wait E_027a2820;
    %load/vec4 v027fff60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027ffe00_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v02800010_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v027ffb98_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v027ffbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027ffe00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v027ffb98_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v02800010_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v027ffbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v02800010_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v027ffb98_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v02800010_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v027ffb98_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v027fffb8_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v027ffda8_0;
    %load/vec4 v027ffb98_0;
    %part/u 1;
    %assign/vec4 v027ffe00_0, 0;
    %load/vec4 v027ffb98_0;
    %addi 1, 0, 3;
    %assign/vec4 v027ffb98_0, 0;
T_8.10 ;
T_8.9 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v027fffb8_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v027ffcf8_0;
    %load/vec4 v02800010_0;
    %part/u 1;
    %assign/vec4 v027ffe00_0, 0;
    %load/vec4 v02800010_0;
    %addi 1, 0, 4;
    %assign/vec4 v02800010_0, 0;
T_8.12 ;
T_8.7 ;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0105a2a0;
T_9 ;
    %delay 50000, 0;
    %load/vec4 v027ff7d0_0;
    %inv;
    %store/vec4 v027ff7d0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0105a2a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027ff7d0_0, 0, 1;
    %pushi/vec4 45, 0, 8;
    %store/vec4 v027ff720_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027ff460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027ff4b8_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027ff4b8_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027ff4b8_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027ff4b8_0, 0, 1;
    %delay 200000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 50000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 80000000, 0;
    %delay 80000000, 0;
    %delay 80000000, 0;
    %delay 80000000, 0;
    %delay 80000000, 0;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 80000000, 0;
    %delay 80000000, 0;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 3000000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v027ff460_0;
    %inv;
    %store/vec4 v027ff460_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0105a2a0;
T_11 ;
    %vpi_call 2 139 "$dumpfile", "final_I_waveform_result.vcd" {0 0 0};
    %vpi_call 2 140 "$dumpvars", 32'sb00000000000000000000000000000000, S_0105a2a0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0105a2a0;
T_12 ;
    %vpi_call 2 149 "$display", "time m_clk, data_in,n_reset,data_av,spi_mosi_out" {0 0 0};
    %vpi_call 2 150 "$monitor", "at time %0d n_reset = %b  m_clk = %b  data_av =%b spi_mosi_out=%b", $time, v027ff4b8_0, v027ff7d0_0, v027ff460_0, v027ff1f8_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0105a2a0;
T_13 ;
    %delay 200000, 0;
    %delay 100000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v027ff250_0, 0, 8;
    %delay 1000000000, 0;
    %delay 100000000, 0;
    %event E_027a2398;
    %vpi_call 2 202 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "final_test_I.v";
    "final_I.v";
    "./clk_div.v";
    "./asy_fifo_input.v";
    "./spi_mosi.v";
