var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[47.0101, 28.6434, 20.8112, 41.5407, 69.0382], "total":[211689, 355622, 1127, 1048, 1652], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[8779, 12545, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"trmm.cl:73 (_aLoader_aFeeder_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"trmm.cl", "line":73}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"trmm.cl:74 (_aFeeder_X_channel)", "type":"resource", "data":[11, 12294, 103, 0, 0], "debug":[[{"filename":"trmm.cl", "line":74}]], "details":[{"type":"text", "text":"Channel is implemented 4096 bits wide by 256 deep."}, {"type":"brief", "text":"4096b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"trmm.cl:75 (_bLoader_bFeeder_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"trmm.cl", "line":75}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"trmm.cl:76 (_bFeeder_Y_channel)", "type":"resource", "data":[11, 12294, 103, 0, 0], "debug":[[{"filename":"trmm.cl", "line":76}]], "details":[{"type":"text", "text":"Channel is implemented 4096 bits wide by 256 deep."}, {"type":"brief", "text":"4096b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"trmm.cl:77 (_Out_unloader_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"trmm.cl", "line":77}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "compute_units":1, "type":"function", "total_percent":[0.30677, 0.180009, 0.141093, 0, 0], "total_kernel_resources":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[8.53601, 5.12711, 3.83544, 5.71323, 67.9183], "total_kernel_resources":[31066, 65540, 155, 1031, 637], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"trmm.cl", "line":"544"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_268\' (trmm.cl:585)\\n - \'_273\' (trmm.cl:597)\\n - \'_275\' (trmm.cl:600)\\n - \'_aFeeder_X_channel_array\' (trmm.cl:524)", "type":"resource", "data":[1049, 5193, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":524}], [{"filename":"trmm.cl", "line":585}], [{"filename":"trmm.cl", "line":597}], [{"filename":"trmm.cl", "line":600}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_277\' (trmm.cl:604)\\n - \'_282\' (trmm.cl:616)\\n - \'_284\' (trmm.cl:619)\\n - \'_bFeeder_Y_channel_array\' (trmm.cl:523)", "type":"resource", "data":[1831, 8183, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":523}], [{"filename":"trmm.cl", "line":604}], [{"filename":"trmm.cl", "line":616}], [{"filename":"trmm.cl", "line":619}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_X_s0_i\' (trmm.cl:532)\\n - \'_X_s0_k\' (trmm.cl:542)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":532}], [{"filename":"trmm.cl", "line":542}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_X_s0_kk_ii_jj\' (trmm.cl:544)\\n - \'_319\' (trmm.cl:683)\\n - \'_321\' (trmm.cl:685)\\n - \'_322\' (trmm.cl:686)\\n - \'_329\' (trmm.cl:693)", "type":"resource", "data":[7, 16, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":544}], [{"filename":"trmm.cl", "line":683}], [{"filename":"trmm.cl", "line":685}], [{"filename":"trmm.cl", "line":686}], [{"filename":"trmm.cl", "line":693}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 12 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 12 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (trmm.cl:527)\\n - \'_341\' (trmm.cl:719)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":527}], [{"filename":"trmm.cl", "line":719}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_iter_temp\' (trmm.cl:526)\\n - \'_357\' (trmm.cl:754)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":526}], [{"filename":"trmm.cl", "line":754}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (trmm.cl:517)\\n - \'_354\' (trmm.cl:747)", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":517}], [{"filename":"trmm.cl", "line":747}]], "details":[{"type":"text", "text":"Type: Shift Register (8 or fewer tap points)"}, {"type":"text", "text":"8 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (trmm.cl:516)\\n - \'_293\' (trmm.cl:635)", "type":"resource", "data":[448, 832, 64, 0, 0], "debug":[[{"filename":"trmm.cl", "line":516}], [{"filename":"trmm.cl", "line":635}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 9 and depth 1"}, {"type":"text", "text":"64 registers of width 32 and depth 256"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 9 width by 1 depth,\\n64 regs, 32 width by 256 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_i\' (trmm.cl:532)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":532}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_j\' (trmm.cl:535)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":535}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_k\' (trmm.cl:542)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":542}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_kk_ii_jj\' (trmm.cl:544)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":544}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (trmm.cl:526)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":526}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (trmm.cl:517)", "type":"resource", "data":[392, 728, 56, 0, 0], "debug":[[{"filename":"trmm.cl", "line":517}]], "details":[{"type":"text", "text":"Type: Shift Register (112 or fewer tap points)"}, {"type":"text", "text":"56 registers of width 9 and depth 1"}, {"type":"text", "text":"56 registers of width 32 and depth 256"}, {"type":"brief", "text":"Shift Register,\\n56 regs, 9 width by 1 depth,\\n56 regs, 32 width by 256 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[38, 257, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 94, 0, 0, 0]}, {"name":"trmm.cl:530", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":530}]]}, {"name":"trmm.cl:532", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":532}]]}, {"name":"trmm.cl:539", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":539}]]}, {"name":"trmm.cl:670", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":670}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmm.cl:532", "type":"resource", "data":[235, 3, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":532}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:670", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":670}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmm.cl:760", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":760}]]}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 115, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"trmm.cl:517", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":517}]]}, {"name":"trmm.cl:526", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":526}]]}, {"name":"trmm.cl:532", "type":"resource", "data":[28.6667, 115, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":532}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmm.cl:517", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":517}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:526", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":526}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:532", "type":"resource", "data":[173, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":532}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:535", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":535}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[338, 1198, 0, 0, 21], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[338, 1198, 0, 0, 21]}]}, {"name":"Feedback", "type":"resource", "data":[116, 309, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"trmm.cl:517", "type":"resource", "data":[34, 137, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":517}]]}, {"name":"trmm.cl:526", "type":"resource", "data":[26, 101, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":526}]]}, {"name":"trmm.cl:532", "type":"resource", "data":[29.3333, 39, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":532}]]}, {"name":"trmm.cl:535", "type":"resource", "data":[24, 20, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":535}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 10, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"trmm.cl:517", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":517}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:526", "type":"resource", "data":[21.5, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":526}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[5.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:535", "type":"resource", "data":[209.5, 33, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":535}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:538", "type":"resource", "data":[742, 160, 4, 7, 0], "debug":[[{"filename":"trmm.cl", "line":538}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[742, 160, 4, 7, 0]}], "replace_name":"true"}, {"name":"trmm.cl:542", "type":"resource", "data":[111, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":542}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[69, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[5.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 372, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 372, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[145, 279, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.86667, 12, 0, 0, 0]}, {"name":"trmm.cl:517", "type":"resource", "data":[17, 72, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":517}]]}, {"name":"trmm.cl:526", "type":"resource", "data":[13, 54, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":526}]]}, {"name":"trmm.cl:532", "type":"resource", "data":[29.7333, 39, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":532}]]}, {"name":"trmm.cl:535", "type":"resource", "data":[44, 27.5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":535}]]}, {"name":"trmm.cl:542", "type":"resource", "data":[38.4, 74.5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":542}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 29], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmm.cl:542", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":542}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:544", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":544}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:624", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":624}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:671", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":671}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7909, 38462, 14, 0, 548], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7909, 38462, 14, 0, 548]}]}, {"name":"Feedback", "type":"resource", "data":[3245, 2132.01, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1420.2, 828.933, 0, 0, 0]}, {"name":"trmm.cl:516", "type":"resource", "data":[336, 176, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":516}]]}, {"name":"trmm.cl:517", "type":"resource", "data":[320.333, 235.333, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":517}]]}, {"name":"trmm.cl:523", "type":"resource", "data":[128, 128, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":523}]]}, {"name":"trmm.cl:524", "type":"resource", "data":[76.8, 76.8, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":524}]]}, {"name":"trmm.cl:526", "type":"resource", "data":[12.2, 54, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":526}]]}, {"name":"trmm.cl:527", "type":"resource", "data":[2, 2, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":527}]]}, {"name":"trmm.cl:532", "type":"resource", "data":[29.3333, 39, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":532}]]}, {"name":"trmm.cl:535", "type":"resource", "data":[44, 27.5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":535}]]}, {"name":"trmm.cl:542", "type":"resource", "data":[48, 45.5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":542}]]}, {"name":"trmm.cl:544", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":544}]]}, {"name":"trmm.cl:572", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":572}]]}, {"name":"trmm.cl:575", "type":"resource", "data":[44.8, 44.8, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":575}]]}, {"name":"trmm.cl:585", "type":"resource", "data":[44.8, 44.8, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":585}]]}, {"name":"trmm.cl:604", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":604}]]}, {"name":"trmm.cl:624", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":624}]]}, {"name":"trmm.cl:655", "type":"resource", "data":[339.333, 179.333, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":655}]]}, {"name":"trmm.cl:671", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":671}]]}, {"name":"trmm.cl:748", "type":"resource", "data":[294, 154, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":748}]]}, {"name":"trmm.cl:754", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":754}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 7, 0, 22], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[7, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[4, 1, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[4119.98, 1024, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":640, "data":[3519.98, 1024, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":240, "data":[540, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":480, "data":[60, 0, 0, 0, 0]}]}, {"name":"trmm.cl:516", "type":"resource", "data":[160, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":516}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":64, "data":[144, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:517", "type":"resource", "data":[140, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":517}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":56, "data":[126, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:523", "type":"resource", "data":[1053.67, 442.667, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":523}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[1053.67, 442.667, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:524", "type":"resource", "data":[702.332, 48, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":524}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[702.332, 48, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:535", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":535}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:542", "type":"resource", "data":[2, 0.833333, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":542}]], "children":[{"name":"1-bit Or", "type":"resource", "count":5, "data":[2, 0.833333, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:544", "type":"resource", "data":[54, 1.33333, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":544}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2, 0.333333, 0, 0, 0]}, {"name":"12-bit Integer Add", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}, {"name":"12-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:569", "type":"resource", "data":[35.8333, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":569}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:572", "type":"resource", "data":[388.667, 218.667, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":572}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[387.667, 218.667, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:575", "type":"resource", "data":[495.334, 48, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":575}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[494.334, 48, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:585", "type":"resource", "data":[494.334, 48, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":585}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[494.334, 48, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:604", "type":"resource", "data":[387.667, 218.667, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":604}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[387.667, 218.667, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:626", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":626}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:636", "type":"resource", "data":[2048, 2048, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":636}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[2048, 2048, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:647", "type":"resource", "data":[0, 0, 0, 512, 0], "debug":[[{"filename":"trmm.cl", "line":647}]], "children":[{"name":"Hardened Dot Product of Size 4", "type":"resource", "count":256, "data":[0, 0, 0, 512, 0]}], "replace_name":"true"}, {"name":"trmm.cl:648", "type":"resource", "data":[0, 0, 0, 512, 0], "debug":[[{"filename":"trmm.cl", "line":648}]], "children":[{"name":"Hardened Dot Product of Size 4", "type":"resource", "count":256, "data":[0, 0, 0, 512, 0]}], "replace_name":"true"}, {"name":"trmm.cl:655", "type":"resource", "data":[160, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":655}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":64, "data":[144, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:667", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":667}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:672", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":672}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:673", "type":"resource", "data":[1664, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":673}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[1664, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:695", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":695}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:698", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":698}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:699", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":699}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:720", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":720}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:721", "type":"resource", "data":[35.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":721}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0.833333, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:725", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":725}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:748", "type":"resource", "data":[140, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":748}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":56, "data":[126, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:754", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":754}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aFeeder", "compute_units":1, "type":"function", "total_percent":[3.58934, 2.27306, 1.52312, 3.83339, 0], "total_kernel_resources":[11421, 26027, 104, 0, 400], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_aFeeder_cycle_temp\' (trmm.cl:165)\\n - \'_126\' (trmm.cl:292)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":165}], [{"filename":"trmm.cl", "line":292}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_aFeeder_value_shreg\' (trmm.cl:162)\\n - \'_aFeeder_in_v_temp\' (trmm.cl:164)\\n - \'_55\' (trmm.cl:211)", "type":"resource", "data":[299, 1291, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":162}], [{"filename":"trmm.cl", "line":164}], [{"filename":"trmm.cl", "line":211}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aFeeder_X_channel_array\' (trmm.cl:161)", "type":"resource", "data":[2052, 9028, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":161}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"trmm.cl:166 (_aFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"trmm.cl", "line":166}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8 (banked on bits 6, 7, 8)", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n131072B requested,\\n131072B implemented."}]}, {"name":"kernel_aFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmm.cl:166", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":166}]]}, {"name":"trmm.cl:177", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":177}]]}]}]}, {"name":"kernel_aFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1358, 8730, 0, 0, 192], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1358, 8730, 0, 0, 192]}]}, {"name":"Feedback", "type":"resource", "data":[152, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmm.cl:164", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":164}]]}, {"name":"trmm.cl:165", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":165}]]}, {"name":"trmm.cl:287", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":287}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 208], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[512, 512, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 512, 0, 0, 0]}]}, {"name":"trmm.cl:164", "type":"resource", "data":[482, 352, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":164}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[482, 352, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:186", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":186}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:223", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":223}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:230", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":230}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:234", "type":"resource", "data":[16, 8, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":234}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:252", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":252}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"trmm.cl", "line":"166"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"trmm.cl:259", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":259}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:275", "type":"resource", "data":[2128, 4168, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":275}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[2128, 4168, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"trmm.cl", "line":"166"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"trmm.cl:284", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":284}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:287", "type":"resource", "data":[3227, 1666, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":287}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[3224, 1664, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:292", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":292}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aLoader", "compute_units":1, "type":"function", "total_percent":[1.25012, 0.821629, 0.507549, 0.88463, 0.592885], "total_kernel_resources":[5440, 8673, 24, 8.5, 79], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"trmm.cl", "line":"102"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_aLoader_s0_i\' (trmm.cl:90)\\n - \'_aLoader_s0_k\' (trmm.cl:100)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":90}], [{"filename":"trmm.cl", "line":100}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (trmm.cl:86)\\n - \'_38\' (trmm.cl:147)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":86}], [{"filename":"trmm.cl", "line":147}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_i\' (trmm.cl:90)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":90}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_j\' (trmm.cl:93)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":93}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_k\' (trmm.cl:100)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":100}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii_iii\' (trmm.cl:102)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":102}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (trmm.cl:86)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":86}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"kernel_aLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[40, 194, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"trmm.cl:88", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":88}]]}, {"name":"trmm.cl:90", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":90}]]}, {"name":"trmm.cl:93", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":93}]]}, {"name":"trmm.cl:97", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":97}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmm.cl:90", "type":"resource", "data":[235, 3, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":90}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:93", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":93}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmm.cl:153", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":153}]]}]}]}, {"name":"kernel_aLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[227, 899, 0, 0, 13], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[227, 899, 0, 0, 13]}]}, {"name":"Feedback", "type":"resource", "data":[50, 180, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[28.3333, 101, 0, 0, 0]}, {"name":"trmm.cl:90", "type":"resource", "data":[21.6667, 79, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":90}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 3, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}]}, {"name":"trmm.cl:90", "type":"resource", "data":[141, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":90}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:93", "type":"resource", "data":[133, 33, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":93}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:96", "type":"resource", "data":[742, 160, 4, 7, 0], "debug":[[{"filename":"trmm.cl", "line":96}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[742, 160, 4, 7, 0]}], "replace_name":"true"}, {"name":"trmm.cl:100", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":100}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:108", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":108}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:122", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":122}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:123", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":123}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:124", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"trmm.cl", "line":124}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"trmm.cl:126", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":126}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[54, 214, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[54, 214, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[84, 152, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"trmm.cl:100", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":100}]]}, {"name":"trmm.cl:108", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":108}]]}, {"name":"trmm.cl:126", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":126}]]}, {"name":"trmm.cl:86", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":86}]]}, {"name":"trmm.cl:90", "type":"resource", "data":[30.3333, 42, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":90}]]}, {"name":"trmm.cl:93", "type":"resource", "data":[25, 52, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":93}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"trmm.cl:86", "type":"resource", "data":[40, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":86}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:93", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":93}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:100", "type":"resource", "data":[46, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":100}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:104", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":104}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 276, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 276, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[121, 234, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.86667, 12, 0, 0, 0]}, {"name":"trmm.cl:100", "type":"resource", "data":[34.4, 72, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":100}]]}, {"name":"trmm.cl:104", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":104}]]}, {"name":"trmm.cl:108", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":108}]]}, {"name":"trmm.cl:126", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":126}]]}, {"name":"trmm.cl:147", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":147}]]}, {"name":"trmm.cl:86", "type":"resource", "data":[4.5, 18, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":86}]]}, {"name":"trmm.cl:90", "type":"resource", "data":[29.7333, 39, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":90}]]}, {"name":"trmm.cl:93", "type":"resource", "data":[24, 47, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":93}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 24], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmm.cl:100", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":100}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:102", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":102}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:105", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":105}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:106", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":106}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:109", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":109}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:127", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":127}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[204, 847, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[204, 847, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[154, 258, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.66667, 12, 0, 0, 0]}, {"name":"trmm.cl:100", "type":"resource", "data":[32, 35.5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":100}]]}, {"name":"trmm.cl:102", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":102}]]}, {"name":"trmm.cl:104", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":104}]]}, {"name":"trmm.cl:108", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":108}]]}, {"name":"trmm.cl:109", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":109}]]}, {"name":"trmm.cl:126", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":126}]]}, {"name":"trmm.cl:128", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":128}]]}, {"name":"trmm.cl:147", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":147}]]}, {"name":"trmm.cl:86", "type":"resource", "data":[4.5, 18, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":86}]]}, {"name":"trmm.cl:90", "type":"resource", "data":[29.3333, 39, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":90}]]}, {"name":"trmm.cl:93", "type":"resource", "data":[24, 47, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":93}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 18], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"trmm.cl:100", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":100}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:102", "type":"resource", "data":[20.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":102}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.83333, 0.833333, 0, 0, 0]}, {"name":"11-bit Integer Add", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"11-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:109", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":109}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:131", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":131}]], "children":[{"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:133", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"trmm.cl", "line":133}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"trmm.cl:143", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":143}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:147", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":147}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_bFeeder", "compute_units":1, "type":"function", "total_percent":[3.50277, 2.2246, 1.48151, 3.83339, 0], "total_kernel_resources":[11327, 25316, 104, 0, 384], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_bFeeder_cycle_temp\' (trmm.cl:379)\\n - \'_248\' (trmm.cl:505)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":379}], [{"filename":"trmm.cl", "line":505}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_bFeeder_value_shreg\' (trmm.cl:376)\\n - \'_bFeeder_in_v_temp\' (trmm.cl:378)\\n - \'_178\' (trmm.cl:425)", "type":"resource", "data":[282, 1226, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":376}], [{"filename":"trmm.cl", "line":378}], [{"filename":"trmm.cl", "line":425}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bFeeder_Y_channel_array\' (trmm.cl:375)", "type":"resource", "data":[1950, 8638, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":375}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"trmm.cl:380 (_bFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"trmm.cl", "line":380}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8 (banked on bits 6, 7, 8)", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n131072B requested,\\n131072B implemented."}]}, {"name":"kernel_bFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmm.cl:380", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":380}]]}, {"name":"trmm.cl:391", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":391}]]}]}]}, {"name":"kernel_bFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1425, 8698, 0, 0, 176], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1425, 8698, 0, 0, 176]}]}, {"name":"Feedback", "type":"resource", "data":[152, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmm.cl:378", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":378}]]}, {"name":"trmm.cl:379", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":379}]]}, {"name":"trmm.cl:500", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":500}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 208], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[506, 480, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[506, 480, 0, 0, 0]}]}, {"name":"trmm.cl:378", "type":"resource", "data":[476, 320, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":378}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[476, 320, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:400", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":400}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:437", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":437}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:444", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":444}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:448", "type":"resource", "data":[16, 8, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":448}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:466", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":466}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"trmm.cl", "line":"380"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"trmm.cl:473", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":473}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:488", "type":"resource", "data":[2128, 4168, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":488}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[2128, 4168, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"trmm.cl", "line":"380"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"trmm.cl:497", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":497}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:500", "type":"resource", "data":[3197, 1506, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":500}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[3194, 1504, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:505", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":505}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_bLoader", "compute_units":1, "type":"function", "total_percent":[1.25852, 0.829471, 0.509188, 0.88463, 0.592885], "total_kernel_resources":[5307, 8701, 24, 8.5, 89], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"trmm.cl", "line":"320"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (trmm.cl:304)\\n - \'_161\' (trmm.cl:361)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":304}], [{"filename":"trmm.cl", "line":361}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_bLoader_s0_i\' (trmm.cl:308)\\n - \'_bLoader_s0_k\' (trmm.cl:318)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":308}], [{"filename":"trmm.cl", "line":318}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (trmm.cl:304)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":304}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_i\' (trmm.cl:308)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":308}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_j\' (trmm.cl:311)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":311}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_k\' (trmm.cl:318)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":318}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_kk_jj_jjj\' (trmm.cl:320)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":320}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"kernel_bLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[40, 194, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"trmm.cl:306", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":306}]]}, {"name":"trmm.cl:308", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":308}]]}, {"name":"trmm.cl:311", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":311}]]}, {"name":"trmm.cl:315", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":315}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmm.cl:308", "type":"resource", "data":[235, 3, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":308}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:311", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":311}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmm.cl:367", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":367}]]}]}]}, {"name":"kernel_bLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[199, 732, 0, 0, 11], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[199, 732, 0, 0, 11]}]}, {"name":"Feedback", "type":"resource", "data":[42, 144, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"trmm.cl:304", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":304}]]}, {"name":"trmm.cl:308", "type":"resource", "data":[38.6667, 144, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":308}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 3, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmm.cl:304", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":304}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:308", "type":"resource", "data":[141, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":308}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:311", "type":"resource", "data":[133, 33, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":311}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:314", "type":"resource", "data":[742, 160, 4, 7, 0], "debug":[[{"filename":"trmm.cl", "line":314}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[742, 160, 4, 7, 0]}], "replace_name":"true"}, {"name":"trmm.cl:318", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":318}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:326", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":326}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[39, 198, 0, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[39, 198, 0, 0, 6]}]}, {"name":"Feedback", "type":"resource", "data":[93, 212, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"trmm.cl:304", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":304}]]}, {"name":"trmm.cl:308", "type":"resource", "data":[30.3333, 42, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":308}]]}, {"name":"trmm.cl:311", "type":"resource", "data":[25, 52, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":311}]]}, {"name":"trmm.cl:318", "type":"resource", "data":[25, 101, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":318}]]}, {"name":"trmm.cl:326", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":326}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"trmm.cl:304", "type":"resource", "data":[40, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":304}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:311", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":311}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:318", "type":"resource", "data":[81, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":318}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:322", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":322}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:340", "type":"resource", "data":[22, 0, 0, 1.5, 0], "debug":[[{"filename":"trmm.cl", "line":340}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[22, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 306, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 306, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[121, 265, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.86667, 12, 0, 0, 0]}, {"name":"trmm.cl:304", "type":"resource", "data":[4.5, 18, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":304}]]}, {"name":"trmm.cl:308", "type":"resource", "data":[29.7333, 39, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":308}]]}, {"name":"trmm.cl:311", "type":"resource", "data":[24, 47, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":311}]]}, {"name":"trmm.cl:318", "type":"resource", "data":[34.4, 103, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":318}]]}, {"name":"trmm.cl:322", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":322}]]}, {"name":"trmm.cl:326", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":326}]]}, {"name":"trmm.cl:340", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":340}]]}, {"name":"trmm.cl:361", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":361}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 27], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmm.cl:318", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":318}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:320", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":320}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:323", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":323}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:324", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":324}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:327", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":327}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[218, 938, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[218, 938, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[155, 292, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.66667, 12, 0, 0, 0]}, {"name":"trmm.cl:304", "type":"resource", "data":[4.5, 18, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":304}]]}, {"name":"trmm.cl:308", "type":"resource", "data":[29.3333, 39, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":308}]]}, {"name":"trmm.cl:311", "type":"resource", "data":[24, 47, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":311}]]}, {"name":"trmm.cl:318", "type":"resource", "data":[33, 69.5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":318}]]}, {"name":"trmm.cl:320", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":320}]]}, {"name":"trmm.cl:322", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":322}]]}, {"name":"trmm.cl:326", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":326}]]}, {"name":"trmm.cl:327", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":327}]]}, {"name":"trmm.cl:340", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":340}]]}, {"name":"trmm.cl:341", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":341}]]}, {"name":"trmm.cl:361", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":361}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 19], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"trmm.cl:318", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":318}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:320", "type":"resource", "data":[20.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":320}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.83333, 0.833333, 0, 0, 0]}, {"name":"11-bit Integer Add", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"11-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:327", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":327}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:344", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":344}]], "children":[{"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:345", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":345}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:347", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"trmm.cl", "line":347}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"trmm.cl:357", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":357}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:361", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":361}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.696942, 0.411517, 0.318586, 0, 0], "total_kernel_resources":[2456, 5444, 0, 0, 53], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_364\' (trmm.cl:783)\\n - \'_addr_temp\' (trmm.cl:768)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":768}], [{"filename":"trmm.cl", "line":783}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (trmm.cl:768)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":768}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (trmm.cl:771)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":771}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_iii_ii_jj\' (trmm.cl:776)", "type":"resource", "data":[7, 16, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":776}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 12 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 12 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_j\' (trmm.cl:774)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":774}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"trmm.cl:771", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":771}]]}, {"name":"trmm.cl:774", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":774}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmm.cl:771", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":771}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:774", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":774}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmm.cl:788", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":788}]]}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmm.cl:768", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":768}]]}, {"name":"trmm.cl:771", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":771}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmm.cl:768", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":768}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:771", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":771}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmm.cl:768", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":768}]]}, {"name":"trmm.cl:771", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":771}]]}, {"name":"trmm.cl:774", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":774}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"trmm.cl:768", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":768}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:774", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":774}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:776", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":776}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 164, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 164, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 78, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"trmm.cl:768", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":768}]]}, {"name":"trmm.cl:771", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":771}]]}, {"name":"trmm.cl:774", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":774}]]}, {"name":"trmm.cl:776", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":776}]]}, {"name":"trmm.cl:783", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":783}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmm.cl:774", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":774}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:776", "type":"resource", "data":[21.5, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":776}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"12-bit Integer Add", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}, {"name":"12-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:778", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":778}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmm.cl:781", "type":"resource", "data":[349, 2436, 0, 0, 31], "debug":[[{"filename":"trmm.cl", "line":781}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"trmm.cl:783", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmm.cl", "line":783}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[8779,12545,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"trmm.cl","line":73}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"trmm.cl:73 (_aLoader_aFeeder_channel)","type":"resource"},{"data":[11,12294,103,0,0],"debug":[[{"filename":"trmm.cl","line":74}]],"details":[{"text":"Channel is implemented 4096 bits wide by 256 deep.","type":"text"},{"text":"4096b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"trmm.cl:74 (_aFeeder_X_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"trmm.cl","line":75}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"trmm.cl:75 (_bLoader_bFeeder_channel)","type":"resource"},{"data":[11,12294,103,0,0],"debug":[[{"filename":"trmm.cl","line":76}]],"details":[{"text":"Channel is implemented 4096 bits wide by 256 deep.","type":"text"},{"text":"4096b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"trmm.cl:76 (_bFeeder_Y_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"trmm.cl","line":77}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"trmm.cl:77 (_Out_unloader_channel)","type":"resource"}],"data":[55,28446,239,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1338,2411,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1338,2411,0,0,10],"total_percent":[0.30677,0.180009,0.141093,0,0],"type":"function"},{"children":[{"data":[3589,2872.01,17,0,58],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[1049,5193,0,0,0],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_268\' (trmm.cl:585)\\n - \'_273\' (trmm.cl:597)\\n - \'_275\' (trmm.cl:600)\\n - \'_aFeeder_X_channel_array\' (trmm.cl:524)","type":"resource"},{"data":[1831,8183,0,0,0],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_277\' (trmm.cl:604)\\n - \'_282\' (trmm.cl:616)\\n - \'_284\' (trmm.cl:619)\\n - \'_bFeeder_Y_channel_array\' (trmm.cl:523)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_X_s0_i\' (trmm.cl:532)\\n - \'_X_s0_k\' (trmm.cl:542)","type":"resource"},{"data":[7,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 12 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_X_s0_kk_ii_jj\' (trmm.cl:544)\\n - \'_319\' (trmm.cl:683)\\n - \'_321\' (trmm.cl:685)\\n - \'_322\' (trmm.cl:686)\\n - \'_329\' (trmm.cl:693)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (trmm.cl:527)\\n - \'_341\' (trmm.cl:719)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_iter_temp\' (trmm.cl:526)\\n - \'_357\' (trmm.cl:754)","type":"resource"},{"data":[56,288,0,0,0],"details":[{"text":"Type: Shift Register (8 or fewer tap points)","type":"text"},{"text":"8 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (trmm.cl:517)\\n - \'_354\' (trmm.cl:747)","type":"resource"},{"data":[448,832,64,0,0],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"64 registers of width 9 and depth 1","type":"text"},{"text":"64 registers of width 32 and depth 256","type":"text"},{"text":"Shift Register,\\n64 regs, 9 width by 1 depth,\\n64 regs, 32 width by 256 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (trmm.cl:516)\\n - \'_293\' (trmm.cl:635)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_i\' (trmm.cl:532)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_j\' (trmm.cl:535)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_k\' (trmm.cl:542)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_kk_ii_jj\' (trmm.cl:544)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (trmm.cl:526)","type":"resource"},{"data":[392,728,56,0,0],"details":[{"text":"Type: Shift Register (112 or fewer tap points)","type":"text"},{"text":"56 registers of width 9 and depth 1","type":"text"},{"text":"56 registers of width 32 and depth 256","type":"text"},{"text":"Shift Register,\\n56 regs, 9 width by 1 depth,\\n56 regs, 32 width by 256 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (trmm.cl:517)","type":"resource"},{"children":[{"count":5,"data":[8281,40128,14,0,569],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[5,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":640,"data":[3519.98,1024,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":240,"data":[540,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":480,"data":[60,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Select","type":"resource"}],"data":[12409.98,41153,14,0,569],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":530}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":530}]],"name":"trmm.cl:530","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"trmm.cl","line":532}]],"name":"State","type":"resource"},{"count":5,"data":[160,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":532}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"trmm.cl","line":532}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":532}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":532}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":532}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":532}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[410,70,0,0,0],"debug":[[{"filename":"trmm.cl","line":532}]],"name":"trmm.cl:532","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":539}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":539}]],"name":"trmm.cl:539","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":670}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":670}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":670}]],"name":"trmm.cl:670","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":517}]],"name":"33-bit Select","type":"resource"},{"count":56,"data":[126,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":517}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":517}]],"name":"9-bit Select","type":"resource"}],"data":[194,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":517}]],"name":"trmm.cl:517","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[31.5,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":526}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":526}]],"name":"32-bit Integer Add","type":"resource"}],"data":[47.5,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":526}]],"name":"trmm.cl:526","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":535}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"trmm.cl","line":535}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":535}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":535}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":535}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":535}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":535}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[245.833333,34,0,0,0],"debug":[[{"filename":"trmm.cl","line":535}]],"name":"trmm.cl:535","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"trmm.cl","line":538}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"trmm.cl","line":538}]],"name":"trmm.cl:538","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":542}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[2.5,0.833333,0,0,0],"debug":[[{"filename":"trmm.cl","line":542}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[101,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":542}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":542}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[5.5,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":542}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":542}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":542}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[190,1.833333,0,0,0],"debug":[[{"filename":"trmm.cl","line":542}]],"name":"trmm.cl:542","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":544}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":544}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2,0.333333,0,0,0],"debug":[[{"filename":"trmm.cl","line":544}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":544}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":544}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":544}]],"name":"2-bit Select","type":"resource"}],"data":[86,1.333333,0,0,0],"debug":[[{"filename":"trmm.cl","line":544}]],"name":"trmm.cl:544","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":624}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":624}]],"name":"trmm.cl:624","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":671}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":671}]],"name":"trmm.cl:671","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[144,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":516}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":516}]],"name":"9-bit Select","type":"resource"}],"data":[160,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":516}]],"name":"trmm.cl:516","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[1053.67,442.667,0,0,0],"debug":[[{"filename":"trmm.cl","line":523}]],"name":"32-bit Select","type":"resource"}],"data":[1053.67,442.667,0,0,0],"debug":[[{"filename":"trmm.cl","line":523}]],"name":"trmm.cl:523","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[702.332,48,0,0,0],"debug":[[{"filename":"trmm.cl","line":524}]],"name":"32-bit Select","type":"resource"}],"data":[702.332,48,0,0,0],"debug":[[{"filename":"trmm.cl","line":524}]],"name":"trmm.cl:524","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":569}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":569}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":569}]],"name":"trmm.cl:569","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[387.667,218.667,0,0,0],"debug":[[{"filename":"trmm.cl","line":572}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":572}]],"name":"Channel Read","type":"resource"}],"data":[388.667,218.667,0,0,0],"debug":[[{"filename":"trmm.cl","line":572}]],"name":"trmm.cl:572","replace_name":"true","type":"resource"},{"children":[{"count":112,"data":[494.334,48,0,0,0],"debug":[[{"filename":"trmm.cl","line":575}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":575}]],"name":"Channel Read","type":"resource"}],"data":[495.334,48,0,0,0],"debug":[[{"filename":"trmm.cl","line":575}]],"name":"trmm.cl:575","replace_name":"true","type":"resource"},{"children":[{"count":112,"data":[494.334,48,0,0,0],"debug":[[{"filename":"trmm.cl","line":585}]],"name":"32-bit Select","type":"resource"}],"data":[494.334,48,0,0,0],"debug":[[{"filename":"trmm.cl","line":585}]],"name":"trmm.cl:585","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[387.667,218.667,0,0,0],"debug":[[{"filename":"trmm.cl","line":604}]],"name":"32-bit Select","type":"resource"}],"data":[387.667,218.667,0,0,0],"debug":[[{"filename":"trmm.cl","line":604}]],"name":"trmm.cl:604","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":626}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":626}]],"name":"trmm.cl:626","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[2048,2048,0,0,0],"debug":[[{"filename":"trmm.cl","line":636}]],"name":"32-bit Select","type":"resource"}],"data":[2048,2048,0,0,0],"debug":[[{"filename":"trmm.cl","line":636}]],"name":"trmm.cl:636","replace_name":"true","type":"resource"},{"children":[{"count":256,"data":[0,0,0,512,0],"debug":[[{"filename":"trmm.cl","line":647}]],"name":"Hardened Dot Product of Size 4","type":"resource"}],"data":[0,0,0,512,0],"debug":[[{"filename":"trmm.cl","line":647}]],"name":"trmm.cl:647","replace_name":"true","type":"resource"},{"children":[{"count":256,"data":[0,0,0,512,0],"debug":[[{"filename":"trmm.cl","line":648}]],"name":"Hardened Dot Product of Size 4","type":"resource"}],"data":[0,0,0,512,0],"debug":[[{"filename":"trmm.cl","line":648}]],"name":"trmm.cl:648","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[144,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":655}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":655}]],"name":"9-bit Select","type":"resource"}],"data":[160,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":655}]],"name":"trmm.cl:655","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":667}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":667}]],"name":"trmm.cl:667","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":672}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":672}]],"name":"trmm.cl:672","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[1664,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":673}]],"name":"32-bit Select","type":"resource"}],"data":[1664,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":673}]],"name":"trmm.cl:673","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":695}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":695}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":695}]],"name":"trmm.cl:695","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":698}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":698}]],"name":"trmm.cl:698","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":699}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":699}]],"name":"trmm.cl:699","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":720}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":720}]],"name":"trmm.cl:720","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0.833333,0,0,0],"debug":[[{"filename":"trmm.cl","line":721}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":721}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1.83333,0,0,0],"debug":[[{"filename":"trmm.cl","line":721}]],"name":"trmm.cl:721","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"trmm.cl","line":725}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"trmm.cl","line":725}]],"name":"trmm.cl:725","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[126,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":748}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":748}]],"name":"9-bit Select","type":"resource"}],"data":[140,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":748}]],"name":"trmm.cl:748","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":754}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":754}]],"name":"trmm.cl:754","replace_name":"true","type":"resource"}],"compute_units":1,"data":[31065.983933,65540.010996,155,1031,637],"debug":[[{"filename":"trmm.cl","line":516}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"trmm.cl","line":544}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[31066,65540,155,1031,637],"total_percent":[8.53601,5.12711,3.83544,5.71323,67.9183],"type":"function"},{"children":[{"data":[184,27,0,0,208],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aFeeder_cycle_temp\' (trmm.cl:165)\\n - \'_126\' (trmm.cl:292)","type":"resource"},{"data":[299,1291,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aFeeder_value_shreg\' (trmm.cl:162)\\n - \'_aFeeder_in_v_temp\' (trmm.cl:164)\\n - \'_55\' (trmm.cl:211)","type":"resource"},{"data":[2052,9028,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aFeeder_X_channel_array\' (trmm.cl:161)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"512 bits","Implemented size":"131072 bytes","Number of banks":"8 (banked on bits 6, 7, 8)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"131072 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n131072B requested,\\n131072B implemented.","type":"brief"}],"name":"trmm.cl:166 (_aFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[1358,8730,0,0,192],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[512,512,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1870,9242,0,0,192],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[482,352,0,0,0],"debug":[[{"filename":"trmm.cl","line":164}]],"name":"32-bit Select","type":"resource"}],"data":[482,352,0,0,0],"debug":[[{"filename":"trmm.cl","line":164}]],"name":"trmm.cl:164","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":186}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":186}]],"name":"trmm.cl:186","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"trmm.cl","line":223}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"trmm.cl","line":223}]],"name":"trmm.cl:223","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":230}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":230}]],"name":"trmm.cl:230","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"trmm.cl","line":234}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":234}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,8,0,0,0],"debug":[[{"filename":"trmm.cl","line":234}]],"name":"trmm.cl:234","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"trmm.cl","line":252}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"trmm.cl","line":252}]],"name":"trmm.cl:252","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"trmm.cl","line":259}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"trmm.cl","line":259}]],"name":"trmm.cl:259","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[2128,4168,0,0,0],"debug":[[{"filename":"trmm.cl","line":275}]],"name":"Load","type":"resource"}],"data":[2128,4168,0,0,0],"debug":[[{"filename":"trmm.cl","line":275}]],"name":"trmm.cl:275","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":284}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":284}]],"name":"trmm.cl:284","replace_name":"true","type":"resource"},{"children":[{"count":112,"data":[3224,1664,0,0,0],"debug":[[{"filename":"trmm.cl","line":287}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"trmm.cl","line":287}]],"name":"Channel Write","type":"resource"}],"data":[3227,1666,0,0,0],"debug":[[{"filename":"trmm.cl","line":287}]],"name":"trmm.cl:287","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":292}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":292}]],"name":"trmm.cl:292","replace_name":"true","type":"resource"}],"compute_units":1,"data":[11421,26027,104,0,400],"debug":[[{"filename":"trmm.cl","line":161}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_aFeeder","total_kernel_resources":[11421,26027,104,0,400],"total_percent":[3.58934,2.27306,1.52312,3.83339,0],"type":"function"},{"children":[{"data":[449,853,3,0,56],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aLoader_s0_i\' (trmm.cl:90)\\n - \'_aLoader_s0_k\' (trmm.cl:100)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (trmm.cl:86)\\n - \'_38\' (trmm.cl:147)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_i\' (trmm.cl:90)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_j\' (trmm.cl:93)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_k\' (trmm.cl:100)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii_iii\' (trmm.cl:102)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (trmm.cl:86)","type":"resource"},{"children":[{"count":5,"data":[517,2298,2,0,13],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[962,2298,2,0,13],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":88}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":88}]],"name":"trmm.cl:88","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"trmm.cl","line":90}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":90}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"trmm.cl","line":90}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":90}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":90}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":90}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":90}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[378,70,0,0,0],"debug":[[{"filename":"trmm.cl","line":90}]],"name":"trmm.cl:90","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":93}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"trmm.cl","line":93}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":93}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":93}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":93}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":93}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":93}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[247,35,0,0,0],"debug":[[{"filename":"trmm.cl","line":93}]],"name":"trmm.cl:93","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":97}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":97}]],"name":"trmm.cl:97","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"trmm.cl","line":96}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"trmm.cl","line":96}]],"name":"trmm.cl:96","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":100}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":100}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":100}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":100}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":100}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":100}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"trmm.cl","line":100}]],"name":"1-bit Or","type":"resource"}],"data":[190.833333,1.333333,0,0,0],"debug":[[{"filename":"trmm.cl","line":100}]],"name":"trmm.cl:100","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":108}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":108}]],"name":"trmm.cl:108","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":122}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":122}]],"name":"trmm.cl:122","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":123}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":123}]],"name":"trmm.cl:123","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"trmm.cl","line":124}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"trmm.cl","line":124}]],"name":"trmm.cl:124","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":126}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":126}]],"name":"trmm.cl:126","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":86}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":86}]],"name":"33-bit Select","type":"resource"}],"data":[40,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":86}]],"name":"trmm.cl:86","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":104}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":104}]],"name":"trmm.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":102}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":102}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.83333,0.833333,0,0,0],"debug":[[{"filename":"trmm.cl","line":102}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":102}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":102}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":102}]],"name":"2-bit Select","type":"resource"}],"data":[52.83333,1.833333,0,0,0],"debug":[[{"filename":"trmm.cl","line":102}]],"name":"trmm.cl:102","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":105}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":105}]],"name":"trmm.cl:105","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":106}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":106}]],"name":"trmm.cl:106","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":109}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"trmm.cl","line":109}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"trmm.cl","line":109}]],"name":"trmm.cl:109","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":127}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":127}]],"name":"trmm.cl:127","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":131}]],"name":"32-bit Or","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":131}]],"name":"trmm.cl:131","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":133}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"trmm.cl","line":133}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"trmm.cl","line":133}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"trmm.cl","line":133}]],"name":"trmm.cl:133","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"trmm.cl","line":143}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"trmm.cl","line":143}]],"name":"trmm.cl:143","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":147}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":147}]],"name":"trmm.cl:147","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5439.999996,8672.999999,24,8.5,79],"debug":[[{"filename":"trmm.cl","line":86}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"trmm.cl","line":102}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[5440,8673,24,8.5,79],"total_percent":[1.25012,0.821629,0.507549,0.88463,0.592885],"type":"function"},{"children":[{"data":[184,27,0,0,208],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bFeeder_cycle_temp\' (trmm.cl:379)\\n - \'_248\' (trmm.cl:505)","type":"resource"},{"data":[282,1226,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bFeeder_value_shreg\' (trmm.cl:376)\\n - \'_bFeeder_in_v_temp\' (trmm.cl:378)\\n - \'_178\' (trmm.cl:425)","type":"resource"},{"data":[1950,8638,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bFeeder_Y_channel_array\' (trmm.cl:375)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"512 bits","Implemented size":"131072 bytes","Number of banks":"8 (banked on bits 6, 7, 8)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"131072 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n131072B requested,\\n131072B implemented.","type":"brief"}],"name":"trmm.cl:380 (_bFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[1425,8698,0,0,176],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[506,480,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1931,9178,0,0,176],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[476,320,0,0,0],"debug":[[{"filename":"trmm.cl","line":378}]],"name":"32-bit Select","type":"resource"}],"data":[476,320,0,0,0],"debug":[[{"filename":"trmm.cl","line":378}]],"name":"trmm.cl:378","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":400}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":400}]],"name":"trmm.cl:400","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"trmm.cl","line":437}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"trmm.cl","line":437}]],"name":"trmm.cl:437","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":444}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":444}]],"name":"trmm.cl:444","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"trmm.cl","line":448}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":448}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,8,0,0,0],"debug":[[{"filename":"trmm.cl","line":448}]],"name":"trmm.cl:448","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"trmm.cl","line":466}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"trmm.cl","line":466}]],"name":"trmm.cl:466","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"trmm.cl","line":473}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"trmm.cl","line":473}]],"name":"trmm.cl:473","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[2128,4168,0,0,0],"debug":[[{"filename":"trmm.cl","line":488}]],"name":"Load","type":"resource"}],"data":[2128,4168,0,0,0],"debug":[[{"filename":"trmm.cl","line":488}]],"name":"trmm.cl:488","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":497}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":497}]],"name":"trmm.cl:497","replace_name":"true","type":"resource"},{"children":[{"count":112,"data":[3194,1504,0,0,0],"debug":[[{"filename":"trmm.cl","line":500}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"trmm.cl","line":500}]],"name":"Channel Write","type":"resource"}],"data":[3197,1506,0,0,0],"debug":[[{"filename":"trmm.cl","line":500}]],"name":"trmm.cl:500","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":505}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":505}]],"name":"trmm.cl:505","replace_name":"true","type":"resource"}],"compute_units":1,"data":[11327,25316,104,0,384],"debug":[[{"filename":"trmm.cl","line":375}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_bFeeder","total_kernel_resources":[11327,25316,104,0,384],"total_percent":[3.50277,2.2246,1.48151,3.83339,0],"type":"function"},{"children":[{"data":[451,942,3,0,62],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (trmm.cl:304)\\n - \'_161\' (trmm.cl:361)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bLoader_s0_i\' (trmm.cl:308)\\n - \'_bLoader_s0_k\' (trmm.cl:318)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (trmm.cl:304)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_i\' (trmm.cl:308)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_j\' (trmm.cl:311)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_k\' (trmm.cl:318)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_kk_jj_jjj\' (trmm.cl:320)","type":"resource"},{"children":[{"count":5,"data":[488,2236,2,0,17],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[906,2236,2,0,17],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":306}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":306}]],"name":"trmm.cl:306","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"trmm.cl","line":308}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":308}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"trmm.cl","line":308}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":308}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":308}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":308}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":308}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[378,70,0,0,0],"debug":[[{"filename":"trmm.cl","line":308}]],"name":"trmm.cl:308","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":311}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"trmm.cl","line":311}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":311}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":311}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":311}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":311}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":311}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[247,35,0,0,0],"debug":[[{"filename":"trmm.cl","line":311}]],"name":"trmm.cl:311","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":315}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"trmm.cl","line":315}]],"name":"trmm.cl:315","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":304}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":304}]],"name":"32-bit Select","type":"resource"}],"data":[67,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":304}]],"name":"trmm.cl:304","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"trmm.cl","line":314}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"trmm.cl","line":314}]],"name":"trmm.cl:314","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":318}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":318}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":318}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":318}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":318}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":318}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"trmm.cl","line":318}]],"name":"1-bit Or","type":"resource"}],"data":[190.833333,1.333333,0,0,0],"debug":[[{"filename":"trmm.cl","line":318}]],"name":"trmm.cl:318","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":326}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":326}]],"name":"trmm.cl:326","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":322}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":322}]],"name":"trmm.cl:322","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[22,0,0,1.5,0],"debug":[[{"filename":"trmm.cl","line":340}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[22,0,0,1.5,0],"debug":[[{"filename":"trmm.cl","line":340}]],"name":"trmm.cl:340","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":320}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":320}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.83333,0.833333,0,0,0],"debug":[[{"filename":"trmm.cl","line":320}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":320}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":320}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":320}]],"name":"2-bit Select","type":"resource"}],"data":[52.83333,1.833333,0,0,0],"debug":[[{"filename":"trmm.cl","line":320}]],"name":"trmm.cl:320","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":323}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":323}]],"name":"trmm.cl:323","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":324}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":324}]],"name":"trmm.cl:324","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":327}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"trmm.cl","line":327}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"trmm.cl","line":327}]],"name":"trmm.cl:327","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":344}]],"name":"32-bit Or","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":344}]],"name":"trmm.cl:344","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":345}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":345}]],"name":"trmm.cl:345","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":347}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"trmm.cl","line":347}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"trmm.cl","line":347}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"trmm.cl","line":347}]],"name":"trmm.cl:347","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"trmm.cl","line":357}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"trmm.cl","line":357}]],"name":"trmm.cl:357","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":361}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":361}]],"name":"trmm.cl:361","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5306.999996,8700.999999,24,8.5,89],"debug":[[{"filename":"trmm.cl","line":304}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"trmm.cl","line":320}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_bLoader","total_kernel_resources":[5307,8701,24,8.5,89],"total_percent":[1.25852,0.829471,0.509188,0.88463,0.592885],"type":"function"},{"children":[{"data":[143,132,0,0,12],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_364\' (trmm.cl:783)\\n - \'_addr_temp\' (trmm.cl:768)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (trmm.cl:768)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (trmm.cl:771)","type":"resource"},{"data":[7,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 12 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_iii_ii_jj\' (trmm.cl:776)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_j\' (trmm.cl:774)","type":"resource"},{"children":[{"count":3,"data":[51,231,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[53,231,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"trmm.cl","line":771}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":771}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"trmm.cl","line":771}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":771}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":771}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":771}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":771}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"trmm.cl","line":771}]],"name":"trmm.cl:771","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":774}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":774}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"trmm.cl","line":774}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":774}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":774}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":774}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"trmm.cl","line":774}]],"name":"trmm.cl:774","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":768}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":768}]],"name":"trmm.cl:768","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":776}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":776}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":776}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":776}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":776}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":776}]],"name":"2-bit Select","type":"resource"}],"data":[53.5,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":776}]],"name":"trmm.cl:776","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":778}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":778}]],"name":"trmm.cl:778","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[349,2436,0,0,31],"debug":[[{"filename":"trmm.cl","line":781}]],"name":"Store","type":"resource"}],"data":[349,2436,0,0,31],"debug":[[{"filename":"trmm.cl","line":781}]],"name":"trmm.cl:781","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":783}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmm.cl","line":783}]],"name":"trmm.cl:783","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2456,5444,0,0,53],"debug":[[{"filename":"trmm.cl","line":768}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[2456,5444,0,0,53],"total_percent":[0.696942,0.411517,0.318586,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[77188.983925,183170.010994,730,1048,1652],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[211689,355622,1127,1048,1652],"total_percent":[47.0101,28.6434,20.8112,41.5407,69.0382],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_aFeeder", "children":[{"type":"bb", "id":3, "name":"kernel_aFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"kernel_aFeeder.B1", "children":[{"type":"inst", "id":5, "name":"Channel Read", "debug":[[{"filename":"trmm.cl", "line":186}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":252}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":275}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":252}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":275}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":252}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":275}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":252}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":275}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":252}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":275}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":252}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":275}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":252}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":275}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":252}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":275}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Channel Write", "debug":[[{"filename":"trmm.cl", "line":287}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"34", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":25, "name":"Loop Input", "debug":[[{"filename":"trmm.cl", "line":177}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"26"}]}, {"type":"inst", "id":26, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"34", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":27, "name":"Local Memory", "children":[{"type":"memsys", "id":28, "name":"_aFeeder_DB_0_ibuffer", "debug":[[{"filename":"trmm.cl", "line":166}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"131072B requested\\n131072B implemented"}], "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":53, "name":"kernel_bFeeder", "children":[{"type":"bb", "id":54, "name":"kernel_bFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":55, "name":"kernel_bFeeder.B1", "children":[{"type":"inst", "id":56, "name":"Channel Read", "debug":[[{"filename":"trmm.cl", "line":400}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":58, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":466}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":59, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":488}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":60, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":466}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":61, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":488}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":62, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":466}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":63, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":488}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":64, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":466}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":65, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":488}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":66, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":466}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":67, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":488}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":68, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":466}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":69, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":488}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":70, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":466}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":71, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":488}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":72, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":466}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":73, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":488}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":74, "name":"Channel Write", "debug":[[{"filename":"trmm.cl", "line":500}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"34", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":76, "name":"Loop Input", "debug":[[{"filename":"trmm.cl", "line":391}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"77"}]}, {"type":"inst", "id":77, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"34", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":78, "name":"Local Memory", "children":[{"type":"memsys", "id":79, "name":"_bFeeder_DB_0_ibuffer", "debug":[[{"filename":"trmm.cl", "line":380}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"131072B requested\\n131072B implemented"}], "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":104, "name":"kernel_Out", "children":[{"type":"bb", "id":105, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":106, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":107, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"108"}]}, {"type":"bb", "id":108, "name":"kernel_Out.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":109, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"33", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"111"}]}, {"type":"bb", "id":110, "name":"kernel_Out.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"113"}]}, {"type":"bb", "id":111, "name":"kernel_Out.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":112, "name":"kernel_Out.B7", "children":[{"type":"inst", "id":114, "name":"Channel Read", "debug":[[{"filename":"trmm.cl", "line":572}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":115, "name":"Channel Read", "debug":[[{"filename":"trmm.cl", "line":575}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":116, "name":"Channel Write", "debug":[[{"filename":"trmm.cl", "line":725}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"73", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":118, "name":"Loop Input", "debug":[[{"filename":"trmm.cl", "line":544}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"119"}]}, {"type":"inst", "id":119, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"73", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"73", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":113, "name":"kernel_Out.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":120, "name":"kernel_aLoader", "children":[{"type":"bb", "id":121, "name":"kernel_aLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":122, "name":"kernel_aLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":123, "name":"kernel_aLoader.B2", "details":[{"type":"table", "Latency":"35", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"124"}]}, {"type":"bb", "id":124, "name":"kernel_aLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":125, "name":"kernel_aLoader.B4", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"127"}]}, {"type":"bb", "id":126, "name":"kernel_aLoader.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"128"}]}, {"type":"bb", "id":127, "name":"kernel_aLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":128, "name":"kernel_aLoader.B7", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":129, "name":"kernel_aLoader.B8", "children":[{"type":"inst", "id":130, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":133}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"6", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":131, "name":"Channel Write", "debug":[[{"filename":"trmm.cl", "line":143}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"134", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":132, "name":"Loop Input", "debug":[[{"filename":"trmm.cl", "line":102}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"133"}]}, {"type":"inst", "id":133, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"134", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"134", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":135, "name":"kernel_bLoader", "children":[{"type":"bb", "id":136, "name":"kernel_bLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":137, "name":"kernel_bLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":138, "name":"kernel_bLoader.B2", "details":[{"type":"table", "Latency":"33", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"139"}]}, {"type":"bb", "id":139, "name":"kernel_bLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":140, "name":"kernel_bLoader.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"142"}]}, {"type":"bb", "id":141, "name":"kernel_bLoader.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"143"}]}, {"type":"bb", "id":142, "name":"kernel_bLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":143, "name":"kernel_bLoader.B7", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":144, "name":"kernel_bLoader.B8", "children":[{"type":"inst", "id":145, "name":"Load", "debug":[[{"filename":"trmm.cl", "line":347}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"6", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":146, "name":"Channel Write", "debug":[[{"filename":"trmm.cl", "line":357}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"134", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":147, "name":"Loop Input", "debug":[[{"filename":"trmm.cl", "line":320}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"148"}]}, {"type":"inst", "id":148, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"134", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"134", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":149, "name":"kernel_unloader", "children":[{"type":"bb", "id":150, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":151, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":152, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"154"}]}, {"type":"bb", "id":153, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"155"}]}, {"type":"bb", "id":154, "name":"kernel_unloader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":155, "name":"kernel_unloader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":156, "name":"kernel_unloader.B6", "children":[{"type":"inst", "id":157, "name":"Channel Read", "debug":[[{"filename":"trmm.cl", "line":778}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":158, "name":"Store", "debug":[[{"filename":"trmm.cl", "line":781}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":159, "name":"Loop Input", "debug":[[{"filename":"trmm.cl", "line":776}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"160"}]}, {"type":"inst", "id":160, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":161, "name":"Intel_Internal_Collect_Autorun_Profiling", "children":[{"type":"bb", "id":162, "name":"Intel_Internal_Collect_Autorun_Profiling.B0", "details":[{"type":"table", "Latency":"1"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":134, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":117, "name":"_Out_unloader_channel", "debug":[[{"filename":"trmm.cl", "line":510}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}, {"type":"channel", "id":24, "name":"_aFeeder_X_channel", "debug":[[{"filename":"trmm.cl", "line":158}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256"}]}, {"type":"channel", "id":6, "name":"_aLoader_aFeeder_channel", "debug":[[{"filename":"trmm.cl", "line":158}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":75, "name":"_bFeeder_Y_channel", "debug":[[{"filename":"trmm.cl", "line":372}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256"}]}, {"type":"channel", "id":57, "name":"_bLoader_bFeeder_channel", "debug":[[{"filename":"trmm.cl", "line":372}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}], "links":[{"from":6, "to":5}, {"from":23, "to":24}, {"from":28, "to":8}, {"from":28, "to":10}, {"from":28, "to":12}, {"from":28, "to":14}, {"from":28, "to":16}, {"from":28, "to":18}, {"from":28, "to":20}, {"from":28, "to":22}, {"from":7, "to":28}, {"from":9, "to":28}, {"from":11, "to":28}, {"from":13, "to":28}, {"from":15, "to":28}, {"from":17, "to":28}, {"from":19, "to":28}, {"from":21, "to":28}, {"from":26, "to":25}, {"from":3, "to":25}, {"from":5, "to":26}, {"from":7, "to":26}, {"from":8, "to":26}, {"from":9, "to":26}, {"from":10, "to":26}, {"from":11, "to":26}, {"from":12, "to":26}, {"from":13, "to":26}, {"from":14, "to":26}, {"from":15, "to":26}, {"from":16, "to":26}, {"from":17, "to":26}, {"from":18, "to":26}, {"from":19, "to":26}, {"from":20, "to":26}, {"from":21, "to":26}, {"from":22, "to":26}, {"from":23, "to":26}, {"from":25, "to":5}, {"from":5, "to":7}, {"from":5, "to":8}, {"from":5, "to":9}, {"from":5, "to":10}, {"from":5, "to":11}, {"from":5, "to":12}, {"from":5, "to":13}, {"from":5, "to":14}, {"from":5, "to":15}, {"from":5, "to":16}, {"from":5, "to":17}, {"from":5, "to":18}, {"from":5, "to":19}, {"from":5, "to":20}, {"from":5, "to":21}, {"from":5, "to":22}, {"from":7, "to":23}, {"from":8, "to":23}, {"from":9, "to":23}, {"from":10, "to":23}, {"from":11, "to":23}, {"from":12, "to":23}, {"from":13, "to":23}, {"from":14, "to":23}, {"from":15, "to":23}, {"from":16, "to":23}, {"from":17, "to":23}, {"from":18, "to":23}, {"from":19, "to":23}, {"from":20, "to":23}, {"from":21, "to":23}, {"from":22, "to":23}, {"from":57, "to":56}, {"from":74, "to":75}, {"from":79, "to":59}, {"from":79, "to":61}, {"from":79, "to":63}, {"from":79, "to":65}, {"from":79, "to":67}, {"from":79, "to":69}, {"from":79, "to":71}, {"from":79, "to":73}, {"from":58, "to":79}, {"from":60, "to":79}, {"from":62, "to":79}, {"from":64, "to":79}, {"from":66, "to":79}, {"from":68, "to":79}, {"from":70, "to":79}, {"from":72, "to":79}, {"from":77, "to":76}, {"from":54, "to":76}, {"from":56, "to":77}, {"from":58, "to":77}, {"from":59, "to":77}, {"from":60, "to":77}, {"from":61, "to":77}, {"from":62, "to":77}, {"from":63, "to":77}, {"from":64, "to":77}, {"from":65, "to":77}, {"from":66, "to":77}, {"from":67, "to":77}, {"from":68, "to":77}, {"from":69, "to":77}, {"from":70, "to":77}, {"from":71, "to":77}, {"from":72, "to":77}, {"from":73, "to":77}, {"from":74, "to":77}, {"from":76, "to":56}, {"from":56, "to":58}, {"from":56, "to":59}, {"from":56, "to":60}, {"from":56, "to":61}, {"from":56, "to":62}, {"from":56, "to":63}, {"from":56, "to":64}, {"from":56, "to":65}, {"from":56, "to":66}, {"from":56, "to":67}, {"from":56, "to":68}, {"from":56, "to":69}, {"from":56, "to":70}, {"from":56, "to":71}, {"from":56, "to":72}, {"from":56, "to":73}, {"from":58, "to":74}, {"from":59, "to":74}, {"from":60, "to":74}, {"from":61, "to":74}, {"from":62, "to":74}, {"from":63, "to":74}, {"from":64, "to":74}, {"from":65, "to":74}, {"from":66, "to":74}, {"from":67, "to":74}, {"from":68, "to":74}, {"from":69, "to":74}, {"from":70, "to":74}, {"from":71, "to":74}, {"from":72, "to":74}, {"from":73, "to":74}, {"from":75, "to":114}, {"from":24, "to":115}, {"from":116, "to":117}, {"from":108, "to":106}, {"from":108, "to":107}, {"from":105, "to":107}, {"from":111, "to":108}, {"from":111, "to":109}, {"from":107, "to":109}, {"from":113, "to":110}, {"from":109, "to":110}, {"from":113, "to":111}, {"from":119, "to":118}, {"from":110, "to":118}, {"from":114, "to":119}, {"from":115, "to":119}, {"from":116, "to":119}, {"from":119, "to":113}, {"from":118, "to":114}, {"from":118, "to":115}, {"from":114, "to":116}, {"from":115, "to":116}, {"from":131, "to":6}, {"from":124, "to":122}, {"from":124, "to":123}, {"from":121, "to":123}, {"from":127, "to":124}, {"from":127, "to":125}, {"from":123, "to":125}, {"from":128, "to":126}, {"from":125, "to":126}, {"from":128, "to":127}, {"from":133, "to":128}, {"from":133, "to":132}, {"from":126, "to":132}, {"from":130, "to":133}, {"from":131, "to":133}, {"from":132, "to":130}, {"from":130, "to":131}, {"from":134, "to":130}, {"from":146, "to":57}, {"from":139, "to":137}, {"from":139, "to":138}, {"from":136, "to":138}, {"from":142, "to":139}, {"from":142, "to":140}, {"from":138, "to":140}, {"from":143, "to":141}, {"from":140, "to":141}, {"from":143, "to":142}, {"from":148, "to":143}, {"from":148, "to":147}, {"from":141, "to":147}, {"from":145, "to":148}, {"from":146, "to":148}, {"from":147, "to":145}, {"from":145, "to":146}, {"from":134, "to":145}, {"from":117, "to":157}, {"from":154, "to":151}, {"from":154, "to":152}, {"from":150, "to":152}, {"from":155, "to":153}, {"from":152, "to":153}, {"from":155, "to":154}, {"from":160, "to":155}, {"from":160, "to":159}, {"from":153, "to":159}, {"from":157, "to":160}, {"from":158, "to":160}, {"from":159, "to":157}, {"from":157, "to":158}, {"from":158, "to":134}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_aFeeder", "data":["", "", ""], "debug":[[{"filename":"trmm.cl", "line":158}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"trmm.cl", "line":177}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"trmm.cl", "line":"186"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"trmm.cl", "line":"287"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmm.cl", "line":190}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_bFeeder", "data":["", "", ""], "debug":[[{"filename":"trmm.cl", "line":372}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_bFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"trmm.cl", "line":391}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"trmm.cl", "line":"400"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"trmm.cl", "line":"500"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmm.cl", "line":404}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"trmm.cl", "line":510}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmm.cl", "line":532}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmm.cl", "line":535}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmm.cl", "line":542}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"trmm.cl", "line":544}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"trmm.cl", "line":"572"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"trmm.cl", "line":"575"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"trmm.cl", "line":"725"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmm.cl", "line":547}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmm.cl", "line":550}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmm.cl", "line":555}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmm.cl", "line":580}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmm.cl", "line":583}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmm.cl", "line":642}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmm.cl", "line":663}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmm.cl", "line":706}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmm.cl", "line":711}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmm.cl", "line":729}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmm.cl", "line":732}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmm.cl", "line":735}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}]}]}, {"name":"Kernel: kernel_aLoader", "data":["", "", ""], "debug":[[{"filename":"trmm.cl", "line":80}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmm.cl", "line":90}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmm.cl", "line":93}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmm.cl", "line":100}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B8", "data":["Yes", "~1", "1"], "debug":[[{"filename":"trmm.cl", "line":102}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"trmm.cl", "line":"133"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"trmm.cl", "line":"143"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_bLoader", "data":["", "", ""], "debug":[[{"filename":"trmm.cl", "line":298}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_bLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmm.cl", "line":308}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmm.cl", "line":311}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmm.cl", "line":318}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B8", "data":["Yes", "~1", "1"], "debug":[[{"filename":"trmm.cl", "line":320}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"trmm.cl", "line":"347"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"trmm.cl", "line":"357"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"trmm.cl", "line":763}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmm.cl", "line":771}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmm.cl", "line":774}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"trmm.cl", "line":776}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"trmm.cl", "line":"778"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"trmm.cl", "line":"781"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: Intel_Internal_Collect_Autorun_Profiling", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_aFeeder.B0":{"name":"kernel_aFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aFeeder.B1":{"name":"kernel_aFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"177"}]}]}}, "kernel_bFeeder.B0":{"name":"kernel_bFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bFeeder.B1":{"name":"kernel_bFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"391"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"532"}]}]}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":33, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"535"}]}]}}, "kernel_Out.B5":{"name":"kernel_Out.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"542"}]}]}}, "kernel_Out.B6":{"name":"kernel_Out.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_Out.B7":{"name":"kernel_Out.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":73, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"544"}]}]}}, "kernel_Out.B8":{"name":"kernel_Out.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_aLoader.B0":{"name":"kernel_aLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B1":{"name":"kernel_aLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B2":{"name":"kernel_aLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":35, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"90"}]}]}}, "kernel_aLoader.B3":{"name":"kernel_aLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B4":{"name":"kernel_aLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"93"}]}]}}, "kernel_aLoader.B5":{"name":"kernel_aLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"100"}]}]}}, "kernel_aLoader.B6":{"name":"kernel_aLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader.B7":{"name":"kernel_aLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_aLoader.B8":{"name":"kernel_aLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":134, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"102"}]}]}}, "kernel_bLoader.B0":{"name":"kernel_bLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bLoader.B1":{"name":"kernel_bLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bLoader.B2":{"name":"kernel_bLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":33, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"308"}]}]}}, "kernel_bLoader.B3":{"name":"kernel_bLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_bLoader.B4":{"name":"kernel_bLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"311"}]}]}}, "kernel_bLoader.B5":{"name":"kernel_bLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"318"}]}]}}, "kernel_bLoader.B6":{"name":"kernel_bLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_bLoader.B7":{"name":"kernel_bLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_bLoader.B8":{"name":"kernel_bLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":134, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"320"}]}]}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"771"}]}]}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"774"}]}]}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmm.cl", "line":"776"}]}]}}, "Intel_Internal_Collect_Autorun_Profiling.B0":{"name":"Intel_Internal_Collect_Autorun_Profiling.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"kernel_aFeeder":{"debug":[{"filename":"trmm.cl", "line":158}], "loop_hierachy":{"kernel_aFeeder__no_loop":["kernel_aFeeder.B0"], "kernel_aFeeder.B1":["kernel_aFeeder.B1"]}}, "kernel_bFeeder":{"debug":[{"filename":"trmm.cl", "line":372}], "loop_hierachy":{"kernel_bFeeder__no_loop":["kernel_bFeeder.B0"], "kernel_bFeeder.B1":["kernel_bFeeder.B1"]}}, "kernel_Out":{"debug":[{"filename":"trmm.cl", "line":510}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B1"], "kernel_Out.B2":["kernel_Out.B2", "kernel_Out.B4", "kernel_Out.B3"], "kernel_Out.B4":["kernel_Out.B4", "kernel_Out.B5", "kernel_Out.B6"], "kernel_Out.B5":["kernel_Out.B5", "kernel_Out.B7", "kernel_Out.B8"], "kernel_Out.B7":["kernel_Out.B7"]}}, "kernel_aLoader":{"debug":[{"filename":"trmm.cl", "line":80}], "loop_hierachy":{"kernel_aLoader__no_loop":["kernel_aLoader.B0", "kernel_aLoader.B1"], "kernel_aLoader.B2":["kernel_aLoader.B2", "kernel_aLoader.B4", "kernel_aLoader.B3"], "kernel_aLoader.B4":["kernel_aLoader.B4", "kernel_aLoader.B5", "kernel_aLoader.B6"], "kernel_aLoader.B5":["kernel_aLoader.B5", "kernel_aLoader.B8", "kernel_aLoader.B7"], "kernel_aLoader.B8":["kernel_aLoader.B8"]}}, "kernel_bLoader":{"debug":[{"filename":"trmm.cl", "line":298}], "loop_hierachy":{"kernel_bLoader__no_loop":["kernel_bLoader.B0", "kernel_bLoader.B1"], "kernel_bLoader.B2":["kernel_bLoader.B2", "kernel_bLoader.B4", "kernel_bLoader.B3"], "kernel_bLoader.B4":["kernel_bLoader.B4", "kernel_bLoader.B5", "kernel_bLoader.B6"], "kernel_bLoader.B5":["kernel_bLoader.B5", "kernel_bLoader.B8", "kernel_bLoader.B7"], "kernel_bLoader.B8":["kernel_bLoader.B8"]}}, "kernel_unloader":{"debug":[{"filename":"trmm.cl", "line":763}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B1"], "kernel_unloader.B2":["kernel_unloader.B2", "kernel_unloader.B3", "kernel_unloader.B4"], "kernel_unloader.B3":["kernel_unloader.B3", "kernel_unloader.B6", "kernel_unloader.B5"], "kernel_unloader.B6":["kernel_unloader.B6"]}}, "Intel_Internal_Collect_Autorun_Profiling":{"debug":[{"filename":"Unknown location", "line":0}], "loop_hierachy":{"Intel_Internal_Collect_Autorun_Profiling__no_loop":["Intel_Internal_Collect_Autorun_Profiling.B0"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"trmm.cl", "line":510}]]}, {"name":"kernel_aFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"trmm.cl", "line":158}]]}, {"name":"kernel_aLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"trmm.cl", "line":80}]]}, {"name":"kernel_bFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"trmm.cl", "line":372}]]}, {"name":"kernel_bLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"trmm.cl", "line":298}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"trmm.cl", "line":763}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":[1338, 2411, 0, 0, 10], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_Out", "data":[31066, 65540, 155, 1031, 637], "debug":[[{"filename":"trmm.cl", "line":510}]]}, {"name":"kernel_aFeeder", "data":[11421, 26027, 104, 0, 400], "debug":[[{"filename":"trmm.cl", "line":158}]]}, {"name":"kernel_aLoader", "data":[5440, 8673, 24, 8.5, 79], "debug":[[{"filename":"trmm.cl", "line":80}]]}, {"name":"kernel_bFeeder", "data":[11327, 25316, 104, 0, 384], "debug":[[{"filename":"trmm.cl", "line":372}]]}, {"name":"kernel_bLoader", "data":[5307, 8701, 24, 8.5, 89], "debug":[[{"filename":"trmm.cl", "line":298}]]}, {"name":"kernel_unloader", "data":[2456, 5444, 0, 0, 53], "debug":[[{"filename":"trmm.cl", "line":763}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[68354, 142112, 411, 1048, 1652]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[8779, 12545, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 28446, 239, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[211688, 355622, 1127, 1048, 1652], "data_percent":[24.7763, 20.8112, 41.5407, 69.0382]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["trmm"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -report -profile -fpc -fp-relaxed -high-effort -board=pac_a10 trmm.cl -o trmm.aocx"],"name":"Command"},{"data":["Wed May  3 12:00:09 2023"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[249.00 ,498.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[108638.8 ,307900 ,402 ,1057 ,1574  ]  },  {"name":"Intel_Internal_Collect_Autorun_Profiling","data":[65.0 ,152 ,0 ,0 ,0]  },  {"name":"kernel_Out","data":[69445.8 ,219665 ,148 ,1034 ,687]  },  {"name":"kernel_aFeeder","data":[15604.1 ,36525 ,104 ,0 ,400]  },  {"name":"kernel_aLoader","data":[2902.1 ,5396 ,23 ,11 ,30]  },  {"name":"kernel_bFeeder","data":[15398.5 ,36337 ,104 ,0 ,384]  },  {"name":"kernel_bLoader","data":[2959.5 ,5463 ,23 ,12 ,35]  },  {"name":"kernel_unloader","data":[2263.8 ,4362 ,0 ,0 ,38]  }]}}';
var fileJSON=[{"path":"/home/u166759/t2sp/t2s/tests/lasa/trmm/trmm.cl", "name":"trmm.cl", "has_active_debug_locs":false, "absName":"/home/u166759/t2sp/t2s/tests/lasa/trmm/trmm.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#pragma OPENCL EXTENSION cl_khr_fp64 : enable\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012typedef float2 complex;\012typedef union { float4 t; float2 s[2]; } complex2;\012typedef union { float8 t; float2 s[4]; } complex4;\012typedef union { float16 t; float2 s[8]; } complex8;\012inline float2 conjugate_c32(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012typedef double2 complexd;\012typedef union { double4 t; double2 s[2]; } complexd2;\012typedef union { double8 t; double2 s[4]; } complexd4;\012typedef union { double16 t; double2 s[8]; } complexd8;\012inline double2 conjugate_c64(double2 x) {return (double2)(x.s0, -x.s1); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union {\012bool __attribute__ ((aligned(16))) s[16];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,  s8,  s9,  sa,  sb,  sc,  sd,  se,  sf;};\012} bool16;\012typedef union {\012bool __attribute__ ((aligned(8))) s[8];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7;};\012} bool8;\012typedef struct { float16 s[8]; } _cga;\012channel float16 _aLoader_aFeeder_channel __attribute__((depth(256))) ;\012channel _cga _aFeeder_X_channel __attribute__((depth(256))) ;\012channel float16 _bLoader_bFeeder_channel __attribute__((depth(256))) ;\012channel _cga _bFeeder_Y_channel __attribute__((depth(256))) ;\012channel float8 _Out_unloader_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_aLoader\012#define __address_space__A_serializer_mem_channel __global\012__kernel void kernel_aLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__A_serializer_mem_channel const float *restrict _A_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _0 = _A_extent_1 >> 7;\012 int _1 = _0 + 1;\012 for (int _aLoader_s0_i = 0; _aLoader_s0_i < 0 + _1; _aLoader_s0_i++)\012 {\012  int _2 = _B_extent_0 >> 7;\012  for (int _aLoader_s0_j = 0; _aLoader_s0_j < 0 + _2; _aLoader_s0_j++)\012  {\012   int _3 = _A_extent_1 >> 7;\012   int _4 = _aLoader_s0_i / _3;\012   int _5 = _A_extent_0 >> 7;\012   int _6 = _5 - _aLoader_s0_i;\012   int _7 = _4 + _6;\012   for (int _aLoader_s0_k = _aLoader_s0_i; _aLoader_s0_k < _aLoader_s0_i + _7; _aLoader_s0_k++)\012   {\012    for (int _aLoader_s0_kk_ii_iii = 0; _aLoader_s0_kk_ii_iii < 0 + 1024; _aLoader_s0_kk_ii_iii++)\012    {\012     bool _8 = _aLoader_s0_j == 0;\012     bool _9 = _aLoader_s0_k == _aLoader_s0_i;\012     bool _10 = _8 && _9;\012     int _11 = _A_extent_1 >> 7;\012     bool _12 = _aLoader_s0_i < _11;\012     bool _13 = _10 || _12;\012     if (_13)\012     {\012      float16 _14;\012      int _15 = _A_extent_1 >> 7;\012      bool _16 = _aLoader_s0_i < _15;\012      if (_16)\012      {\012       int _17 = _A_extent_1 >> 7;\012       int _18 = _aLoader_s0_i / _17;\012       int _19 = _A_extent_0 >> 7;\012       int _20 = _18 + _19;\012       int _21 = _20 * 2;\012       int _22 = _21 - _aLoader_s0_i;\012       int _23 = _22 + 1;\012       int _24 = _23 * _aLoader_s0_i;\012       int _25 = _24 >> 1;\012       int _26 = _aLoader_s0_k - _aLoader_s0_i;\012       int _27 = _25 + _26;\012       int _28 = _27 * 1024;\012       int _29 = _addr_temp;\012       int _30 = _29 & 1023;\012       int _31 = _28 + _30;\012       int _32 = _31 * 16;\012       float16 _33 = vload16(0, (__address_space__A_serializer_mem_channel float*)_A_serializer_mem_channel + _32);\012       _14 = _33;\012      } // if _16\012      else\012      {\012       float _34 = float_from_bits(0 /* 0 */);\012       float16 _35 = _34;\012       _14 = _35;\012      } // if _16 else\012      float16 _36 = _14;\012      write_channel_intel(_aLoader_aFeeder_channel, _36);\012      (void)_36;\012     } // if _13\012     int _37 = _addr_temp;\012     int _38 = _37 + 1;\012     _addr_temp = _38;\012    } // for _aLoader_s0_kk_ii_iii\012   } // for _aLoader_s0_k\012  } // for _aLoader_s0_j\012 } // for _aLoader_s0_i\012} // kernel kernel_aLoader\012#undef __address_space__A_serializer_mem_channel\012// Address spaces for kernel_aFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_aFeeder(\012)\012{\012 _cga _aFeeder_X_channel_array;\012 float16 _aFeeder_value_shreg;\012 uint _aFeeder_time_stamp_shreg;\012 float16 _aFeeder_in_v_temp;\012 uint _aFeeder_cycle_temp;\012 float16 __attribute__((memory, numbanks(8), singlepump)) _aFeeder_DB_0_ibuffer[2][8][16][8];\012 #pragma unroll\012 for (int _aFeeder_s0_jjj_init = 0; _aFeeder_s0_jjj_init < 0 + 8; _aFeeder_s0_jjj_init++)\012 {\012  bool _39 = _aFeeder_s0_jjj_init == 0;\012  if (_39)\012  {\012   uint _40 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012   _aFeeder_cycle_temp = _40;\012  } // if _39\012 } // for _aFeeder_s0_jjj_init\012 while(1)\012 {\012  uint _41 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012  uint _42 = _aFeeder_cycle_temp;\012  uint _43 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012  uint _44 = _42 & _43;\012  bool _45 = _41 <= _44;\012  if (_45)\012  {\012   float16 __46 = read_channel_intel(_aLoader_aFeeder_channel);\012   _aFeeder_in_v_temp = __46;\012  } // if _45\012  #pragma unroll\012  for (int _aFeeder_s0_buf = 0; _aFeeder_s0_buf < 0 + 8; _aFeeder_s0_buf++)\012  {\012   bool _47 = _aFeeder_s0_buf == 0;\012   if (_47)\012   {\012    float16 _48 = _aFeeder_in_v_temp;\012    _aFeeder_value_shreg = _48;\012    (void)_48;\012    uint _49 = _aFeeder_cycle_temp;\012    _aFeeder_time_stamp_shreg = _49;\012    (void)_49;\012   } // if _47\012   else\012   {\012    float16 _51 = _aFeeder_value_shreg;\012    _aFeeder_value_shreg = _51;\012    (void)_51;\012    uint _53 = _aFeeder_time_stamp_shreg;\012    _aFeeder_time_stamp_shreg = _53;\012    (void)_53;\012   } // if _47 else\012   float16 _55 = _aFeeder_value_shreg;\012   float16 _56 = __fpga_reg(__fpga_reg(_55));\012   _aFeeder_value_shreg = _56;\012   (void)_56;\012   uint _58 = _aFeeder_time_stamp_shreg;\012   uint _59 = __fpga_reg(__fpga_reg(_58));\012   _aFeeder_time_stamp_shreg = _59;\012   (void)_59;\012   uint _60 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012   uint _62 = _aFeeder_time_stamp_shreg;\012   uint _63 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012   uint _64 = _62 & _63;\012   bool _65 = _60 <= _64;\012   if (_65)\012   {\012    uint _67 = _aFeeder_time_stamp_shreg;\012    uint _68 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012    uint _69 = _67 & _68;\012    uint _70 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012    uint _71 = _69 - _70;\012    uint _72 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _73 = _71 & _72;\012    int _74 = (int)(_73);\012    bool _75 = _aFeeder_s0_buf == _74;\012    if (_75)\012    {\012     float16 _77 = _aFeeder_value_shreg;\012     uint _79 = _aFeeder_time_stamp_shreg;\012     uint _80 = (uint)(ADD_UINT64_T_SUFFIX(11));\012     uint _81 = _79 >> _80;\012     uint _82 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _83 = _81 & _82;\012     bool _84 = (bool)(_83);\012     uint _86 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012     uint _87 = _79 & _86;\012     uint _88 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012     uint _89 = _87 - _88;\012     int _90 = (int)(_89);\012     int _91 = _90 >> 7;\012     int _93 = _90 >> 3;\012     int _94 = _93 & 15;\012     _aFeeder_DB_0_ibuffer[_84][_91][_94][_aFeeder_s0_buf] = _77;\012    } // if _75\012   } // if _65\012   uint _95 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _97 = _aFeeder_time_stamp_shreg;\012   uint _98 = (uint)(ADD_UINT64_T_SUFFIX(11));\012   uint _99 = _97 >> _98;\012   bool _100 = _95 < _99;\012   if (_100)\012   {\012    uint _102 = _aFeeder_time_stamp_shreg;\012    uint _103 = (uint)(ADD_UINT64_T_SUFFIX(11));\012    uint _104 = _102 >> _103;\012    uint _105 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _106 = _104 & _105;\012    bool _107 = (bool)(_106);\012    bool _108 = !(_107);\012    uint _110 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012    uint _111 = _102 & _110;\012    int _112 = (int)(_111);\012    int _113 = _112 >> 8;\012    int _115 = _112 >> 4;\012    int _116 = _115 & 15;\012    float16 _117 = _aFeeder_DB_0_ibuffer[_108][_113][_116][_aFeeder_s0_buf];\012    _aFeeder_X_channel_array.s[_aFeeder_s0_buf] = _117;\012    (void)_aFeeder_s0_buf;\012   } // if _100\012  } // for _aFeeder_s0_buf\012  uint _118 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _120 = _aFeeder_time_stamp_shreg;\012  uint _121 = (uint)(ADD_UINT64_T_SUFFIX(11));\012  uint _122 = _120 >> _121;\012  bool _123 = _118 < _122;\012  if (_123)\012  {\012   write_channel_intel(_aFeeder_X_channel, _aFeeder_X_channel_array);\012   (void)_aFeeder_X_channel_array;\012  } // if _123\012  uint _124 = _aFeeder_cycle_temp;\012  uint _125 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _126 = _124 + _125;\012  _aFeeder_cycle_temp = _126;\012 } // while _aFeeder_s0_outermost_loop_infinite\012} // kernel kernel_aFeeder\012// Address spaces for kernel_bLoader\012#define __address_space__B_serializer_mem_channel __global\012__kernel void kernel_bLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__B_serializer_mem_channel const float *restrict _B_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _127 = _A_extent_1 >> 7;\012 int _128 = _127 + 1;\012 for (int _bLoader_s0_i = 0; _bLoader_s0_i < 0 + _128; _bLoader_s0_i++)\012 {\012  int _129 = _B_extent_0 >> 7;\012  for (int _bLoader_s0_j = 0; _bLoader_s0_j < 0 + _129; _bLoader_s0_j++)\012  {\012   int _130 = _A_extent_1 >> 7;\012   int _131 = _bLoader_s0_i / _130;\012   int _132 = _A_extent_0 >> 7;\012   int _133 = _132 - _bLoader_s0_i;\012   int _134 = _131 + _133;\012   for (int _bLoader_s0_k = _bLoader_s0_i; _bLoader_s0_k < _bLoader_s0_i + _134; _bLoader_s0_k++)\012   {\012    for (int _bLoader_s0_kk_jj_jjj = 0; _bLoader_s0_kk_jj_jjj < 0 + 1024; _bLoader_s0_kk_jj_jjj++)\012    {\012     bool _135 = _bLoader_s0_j == 0;\012     bool _136 = _bLoader_s0_k == _bLoader_s0_i;\012     bool _137 = _135 && _136;\012     int _138 = _A_extent_1 >> 7;\012     bool _139 = _bLoader_s0_i < _138;\012     bool _140 = _137 || _139;\012     if (_140)\012     {\012      float16 _141;\012      int _142 = _A_extent_1 >> 7;\012      bool _143 = _bLoader_s0_i < _142;\012      if (_143)\012      {\012       int _144 = _A_extent_1 >> 7;\012       int _145 = _bLoader_s0_i / _144;\012       int _146 = _A_extent_0 >> 7;\012       int _147 = _145 + _146;\012       int _148 = _147 * _bLoader_s0_j;\012       int _149 = _148 * 1024;\012       int _150 = _bLoader_s0_k * 1024;\012       int _151 = _addr_temp;\012       int _152 = _151 & 1023;\012       int _153 = _150 + _152;\012       int _154 = _149 + _153;\012       int _155 = _154 * 16;\012       float16 _156 = vload16(0, (__address_space__B_serializer_mem_channel float*)_B_serializer_mem_channel + _155);\012       _141 = _156;\012      } // if _143\012      else\012      {\012       float _157 = float_from_bits(0 /* 0 */);\012       float16 _158 = _157;\012       _141 = _158;\012      } // if _143 else\012      float16 _159 = _141;\012      write_channel_intel(_bLoader_bFeeder_channel, _159);\012      (void)_159;\012     } // if _140\012     int _160 = _addr_temp;\012     int _161 = _160 + 1;\012     _addr_temp = _161;\012    } // for _bLoader_s0_kk_jj_jjj\012   } // for _bLoader_s0_k\012  } // for _bLoader_s0_j\012 } // for _bLoader_s0_i\012} // kernel kernel_bLoader\012#undef __address_space__B_serializer_mem_channel\012// Address spaces for kernel_bFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_bFeeder(\012)\012{\012 _cga _bFeeder_Y_channel_array;\012 float16 _bFeeder_value_shreg;\012 uint _bFeeder_time_stamp_shreg;\012 float16 _bFeeder_in_v_temp;\012 uint _bFeeder_cycle_temp;\012 float16 __attribute__((memory, numbanks(8), singlepump)) _bFeeder_DB_0_ibuffer[2][8][16][8];\012 #pragma unroll\012 for (int _bFeeder_s0_iii_init = 0; _bFeeder_s0_iii_init < 0 + 8; _bFeeder_s0_iii_init++)\012 {\012  bool _162 = _bFeeder_s0_iii_init == 0;\012  if (_162)\012  {\012   uint _163 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012   _bFeeder_cycle_temp = _163;\012  } // if _162\012 } // for _bFeeder_s0_iii_init\012 while(1)\012 {\012  uint _164 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012  uint _165 = _bFeeder_cycle_temp;\012  uint _166 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012  uint _167 = _165 & _166;\012  bool _168 = _164 <= _167;\012  if (_168)\012  {\012   float16 __169 = read_channel_intel(_bLoader_bFeeder_channel);\012   _bFeeder_in_v_temp = __169;\012  } // if _168\012  #pragma unroll\012  for (int _bFeeder_s0_buf = 0; _bFeeder_s0_buf < 0 + 8; _bFeeder_s0_buf++)\012  {\012   bool _170 = _bFeeder_s0_buf == 0;\012   if (_170)\012   {\012    float16 _171 = _bFeeder_in_v_temp;\012    _bFeeder_value_shreg = _171;\012    (void)_171;\012    uint _172 = _bFeeder_cycle_temp;\012    _bFeeder_time_stamp_shreg = _172;\012    (void)_172;\012   } // if _170\012   else\012   {\012    float16 _174 = _bFeeder_value_shreg;\012    _bFeeder_value_shreg = _174;\012    (void)_174;\012    uint _176 = _bFeeder_time_stamp_shreg;\012    _bFeeder_time_stamp_shreg = _176;\012    (void)_176;\012   } // if _170 else\012   float16 _178 = _bFeeder_value_shreg;\012   float16 _179 = __fpga_reg(__fpga_reg(_178));\012   _bFeeder_value_shreg = _179;\012   (void)_179;\012   uint _181 = _bFeeder_time_stamp_shreg;\012   uint _182 = __fpga_reg(__fpga_reg(_181));\012   _bFeeder_time_stamp_shreg = _182;\012   (void)_182;\012   uint _183 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012   uint _185 = _bFeeder_time_stamp_shreg;\012   uint _186 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012   uint _187 = _185 & _186;\012   bool _188 = _183 <= _187;\012   if (_188)\012   {\012    uint _190 = _bFeeder_time_stamp_shreg;\012    uint _191 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012    uint _192 = _190 & _191;\012    uint _193 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012    uint _194 = _192 - _193;\012    uint _195 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _196 = _194 & _195;\012    int _197 = (int)(_196);\012    bool _198 = _bFeeder_s0_buf == _197;\012    if (_198)\012    {\012     float16 _200 = _bFeeder_value_shreg;\012     uint _202 = _bFeeder_time_stamp_shreg;\012     uint _203 = (uint)(ADD_UINT64_T_SUFFIX(11));\012     uint _204 = _202 >> _203;\012     uint _205 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _206 = _204 & _205;\012     bool _207 = (bool)(_206);\012     uint _209 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012     uint _210 = _202 & _209;\012     uint _211 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012     uint _212 = _210 - _211;\012     int _213 = (int)(_212);\012     int _214 = _213 >> 7;\012     int _216 = _213 >> 3;\012     int _217 = _216 & 15;\012     _bFeeder_DB_0_ibuffer[_207][_214][_217][_bFeeder_s0_buf] = _200;\012    } // if _198\012   } // if _188\012   uint _218 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _220 = _bFeeder_time_stamp_shreg;\012   uint _221 = (uint)(ADD_UINT64_T_SUFFIX(11));\012   uint _222 = _220 >> _221;\012   bool _223 = _218 < _222;\012   if (_223)\012   {\012    uint _225 = _bFeeder_time_stamp_shreg;\012    uint _226 = (uint)(ADD_UINT64_T_SUFFIX(11));\012    uint _227 = _225 >> _226;\012    uint _228 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _229 = _227 & _228;\012    bool _230 = (bool)(_229);\012    bool _231 = !(_230);\012    uint _233 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012    uint _234 = _225 & _233;\012    int _235 = (int)(_234);\012    int _236 = _235 >> 8;\012    int _238 = _235 & 15;\012    float16 _239 = _bFeeder_DB_0_ibuffer[_231][_236][_238][_bFeeder_s0_buf];\012    _bFeeder_Y_channel_array.s[_bFeeder_s0_buf] = _239;\012    (void)_bFeeder_s0_buf;\012   } // if _223\012  } // for _bFeeder_s0_buf\012  uint _240 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _242 = _bFeeder_time_stamp_shreg;\012  uint _243 = (uint)(ADD_UINT64_T_SUFFIX(11));\012  uint _244 = _242 >> _243;\012  bool _245 = _240 < _244;\012  if (_245)\012  {\012   write_channel_intel(_bFeeder_Y_channel, _bFeeder_Y_channel_array);\012   (void)_bFeeder_Y_channel_array;\012  } // if _245\012  uint _246 = _bFeeder_cycle_temp;\012  uint _247 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _248 = _246 + _247;\012  _bFeeder_cycle_temp = _248;\012 } // while _bFeeder_s0_outermost_loop_infinite\012} // kernel kernel_bFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 // produce Z\012 float _Z_shreg[256][8][8];\012 float _Z_pipe_shreg[8][1793];\012 // produce Y\012 float16 _Y_shreg[8];\012 float _Z_temp[8][8];\012 // produce X\012 float16 _X_shreg[8];\012 _cga _bFeeder_Y_channel_array;\012 _cga _aFeeder_X_channel_array;\012 float _Z_shreg_temp;\012 int _Z_pipe_iter_temp;\012 int _Z_pipe_base_temp;\012 _Z_pipe_iter_temp = 2048;\012 _Z_pipe_base_temp = 0;\012 int _249 = _A_extent_1 >> 7;\012 int _250 = _249 + 1;\012 for (int _X_s0_i = 0; _X_s0_i < 0 + _250; _X_s0_i++)\012 {\012  int _251 = _B_extent_0 >> 7;\012  for (int _X_s0_j = 0; _X_s0_j < 0 + _251; _X_s0_j++)\012  {\012   int _252 = _A_extent_1 >> 7;\012   int _253 = _X_s0_i / _252;\012   int _254 = _A_extent_0 >> 7;\012   int _255 = _254 - _X_s0_i;\012   int _256 = _253 + _255;\012   for (int _X_s0_k = _X_s0_i; _X_s0_k < _X_s0_i + _256; _X_s0_k++)\012   {\012    for (int _X_s0_kk_ii_jj = 0; _X_s0_kk_ii_jj < 0 + 2048; _X_s0_kk_ii_jj++)\012    {\012     #pragma unroll\012     for (int _dummy__1_s0_iii = 0; _dummy__1_s0_iii < 0 + 8; _dummy__1_s0_iii++)\012     {\012      #pragma unroll\012      for (int _dummy_s0_jjj = 0; _dummy_s0_jjj < 0 + 8; _dummy_s0_jjj++)\012      {\012       float _258 = _Z_shreg[255][_dummy_s0_jjj][_dummy__1_s0_iii];\012       _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii] = _258;\012       #pragma unroll\012       for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 255; _dummy__2_s0_l1++)\012       {\012        int _259 = 255 - _dummy__2_s0_l1;\012        int _260 = 254 - _dummy__2_s0_l1;\012        float _262 = _Z_shreg[_260][_dummy_s0_jjj][_dummy__1_s0_iii];\012        _Z_shreg[_259][_dummy_s0_jjj][_dummy__1_s0_iii] = _262;\012        (void)_262;\012       } // for _dummy__2_s0_l1\012       float _263 = _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii];\012       _Z_shreg[0][_dummy_s0_jjj][_dummy__1_s0_iii] = _263;\012       (void)_263;\012      } // for _dummy_s0_jjj\012     } // for _dummy__1_s0_iii\012     int _264 = _A_extent_1 >> 7;\012     bool _265 = _X_s0_i < _264;\012     if (_265)\012     {\012      _cga __266 = read_channel_intel(_bFeeder_Y_channel);\012      _bFeeder_Y_channel_array = __266;\012      (void)__266;\012      _cga __267 = read_channel_intel(_aFeeder_X_channel);\012      _aFeeder_X_channel_array = __267;\012      (void)__267;\012     } // if _265\012     #pragma unroll\012     for (int _X_s0_iii = 0; _X_s0_iii < 0 + 8; _X_s0_iii++)\012     {\012      #pragma unroll\012      for (int _X_s0_jjj = 0; _X_s0_jjj < 0 + 8; _X_s0_jjj++)\012      {\012       float16 _268;\012       bool _269 = _X_s0_jjj == 0;\012       if (_269)\012       {\012        float16 __270 = _aFeeder_X_channel_array.s[_X_s0_iii];\012        _268 = __270;\012       } // if _269\012       else\012       {\012        float16 _272 = _X_shreg[_X_s0_iii];\012        _268 = _272;\012       } // if _269 else\012       float16 _273 = _268;\012       _X_shreg[_X_s0_iii] = _273;\012       (void)_273;\012       float16 _275 = _X_shreg[_X_s0_iii];\012       float16 _276 = __fpga_reg(__fpga_reg(_275));\012       _X_shreg[_X_s0_iii] = _276;\012       (void)_276;\012       float16 _277;\012       bool _278 = _X_s0_iii == 0;\012       if (_278)\012       {\012        float16 __279 = _bFeeder_Y_channel_array.s[_X_s0_jjj];\012        _277 = __279;\012       } // if _278\012       else\012       {\012        float16 _281 = _Y_shreg[_X_s0_jjj];\012        _277 = _281;\012       } // if _278 else\012       float16 _282 = _277;\012       _Y_shreg[_X_s0_jjj] = _282;\012       (void)_282;\012       float16 _284 = _Y_shreg[_X_s0_jjj];\012       float16 _285 = __fpga_reg(__fpga_reg(_284));\012       _Y_shreg[_X_s0_jjj] = _285;\012       (void)_285;\012       float _286;\012       bool _287 = _X_s0_k == _X_s0_i;\012       int _288 = _X_s0_kk_ii_jj >> 8;\012       bool _289 = _288 == 0;\012       bool _290 = _287 && _289;\012       if (_290)\012       {\012        float _291 = float_from_bits(0 /* 0 */);\012        _286 = _291;\012       } // if _290\012       else\012       {\012        float _293 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012        float _294 = __fpga_reg(_293);\012        _286 = _294;\012       } // if _290 else\012       float _295 = _286;\012       _Z_shreg_temp = _295;\012       #pragma unroll\012       for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 16; _X_s0_kkk++)\012       {\012        float _296 = _Z_shreg_temp;\012        float _298 = _X_shreg[_X_s0_iii][_X_s0_kkk];\012        float _300 = _Y_shreg[_X_s0_jjj][_X_s0_kkk];\012        float _301 = _298 * _300;\012        float _302 = _296 + _301;\012        _Z_shreg_temp = _302;\012        int _303 = _X_s0_kkk & 3;\012        bool _304 = _303 == 3;\012        if (_304)\012        {\012         float _305 = _Z_shreg_temp;\012         float _306 = __fpga_reg(_305);\012         _Z_shreg_temp = _306;\012        } // if _304\012       } // for _X_s0_kkk\012       float _307 = _Z_shreg_temp;\012       _Z_shreg[0][_X_s0_jjj][_X_s0_iii] = _307;\012       (void)_307;\012       #pragma unroll\012       for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 16; _X_s0_kkk++)\012       {\012        bool _308 = _X_s0_kkk == 15;\012        int _309 = _X_s0_kk_ii_jj >> 8;\012        bool _310 = _309 == 7;\012        bool _311 = _308 && _310;\012        int _312 = _A_extent_0 >> 7;\012        int _313 = _312 + -1;\012        bool _314 = _X_s0_k == _313;\012        bool _315 = _311 && _314;\012        if (_315)\012        {\012         int _316 = _X_s0_iii * 256;\012         float _318 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012         _Z_pipe_shreg[_X_s0_jjj][_316] = _318;\012         (void)_318;\012        } // if _315\012       } // for _X_s0_kkk\012      } // for _X_s0_jjj\012     } // for _X_s0_iii\012     int _319 = _X_s0_kk_ii_jj & 15;\012     bool _320 = _319 == 0;\012     int _321 = _X_s0_kk_ii_jj & 255;\012     int _322 = _321 >> 4;\012     bool _323 = _322 == 0;\012     bool _324 = _320 && _323;\012     int _325 = _A_extent_0 >> 7;\012     int _326 = _325 + -1;\012     bool _327 = _X_s0_k == _326;\012     bool _328 = _324 && _327;\012     int _329 = _X_s0_kk_ii_jj >> 8;\012     bool _330 = _329 == 7;\012     bool _331 = _328 && _330;\012     int _332 = _A_extent_1 >> 7;\012     bool _333 = _X_s0_i < _332;\012     bool _334 = _331 && _333;\012     if (_334)\012     {\012      int _335 = _Z_pipe_iter_temp;\012      _Z_pipe_base_temp = _335;\012     } // if _334\012     float8 _Out_unloader_channel_temp;\012     #pragma unroll\012     for (int _Z_pipe_b__14 = 0; _Z_pipe_b__14 < 0 + 8; _Z_pipe_b__14++)\012     {\012      float _337 = _Z_pipe_shreg[_Z_pipe_b__14][0];\012      _Out_unloader_channel_temp[_Z_pipe_b__14] = _337;\012      #pragma unroll\012      for (int _Z_pipe_b__14_dummy = 0; _Z_pipe_b__14_dummy < 0 + 8; _Z_pipe_b__14_dummy++)\012      {\012       float _338 = _Out_unloader_channel_temp[_Z_pipe_b__14_dummy];\012       float _339 = __fpga_reg(__fpga_reg(_338));\012       _Out_unloader_channel_temp[_Z_pipe_b__14_dummy] = _339;\012      } // for _Z_pipe_b__14_dummy\012     } // for _Z_pipe_b__14\012     int _340 = _Z_pipe_iter_temp;\012     int _341 = _Z_pipe_base_temp;\012     int _342 = _341 + 2048;\012     bool _343 = _340 < _342;\012     if (_343)\012     {\012      float8 _344 = _Out_unloader_channel_temp;\012      write_channel_intel(_Out_unloader_channel, _344);\012      (void)_344;\012     } // if _343\012     #pragma unroll\012     for (int _Z_pipe_b__15 = 0; _Z_pipe_b__15 < 0 + 8; _Z_pipe_b__15++)\012     {\012      #pragma unroll\012      for (int _Z_pipe_p__7 = 0; _Z_pipe_p__7 < 0 + 7; _Z_pipe_p__7++)\012      {\012       #pragma unroll\012       for (int _Z_pipe_l__7 = 0; _Z_pipe_l__7 < 0 + 255; _Z_pipe_l__7++)\012       {\012        int _345 = _Z_pipe_p__7 * 256;\012        int _346 = _345 + _Z_pipe_l__7;\012        int _347 = _346 + 1;\012        float _349 = _Z_pipe_shreg[_Z_pipe_b__15][_347];\012        _Z_pipe_shreg[_Z_pipe_b__15][_346] = _349;\012        (void)_349;\012       } // for _Z_pipe_l__7\012       int _350 = _Z_pipe_p__7 * 256;\012       int _351 = _350 + 255;\012       int _352 = _350 + 256;\012       float _354 = _Z_pipe_shreg[_Z_pipe_b__15][_352];\012       float _355 = __fpga_reg(__fpga_reg(_354));\012       _Z_pipe_shreg[_Z_pipe_b__15][_351] = _355;\012       (void)_355;\012      } // for _Z_pipe_p__7\012     } // for _Z_pipe_b__15\012     int _356 = _Z_pipe_iter_temp;\012     int _357 = _356 + 1;\012     _Z_pipe_iter_temp = _357;\012    } // for _X_s0_kk_ii_jj\012   } // for _X_s0_k\012  } // for _X_s0_j\012 } // for _X_s0_i\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _358 = _A_extent_1 >> 7;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _358; _unloader_s0_i++)\012 {\012  int _359 = _B_extent_0 >> 7;\012  for (int _unloader_s0_j = 0; _unloader_s0_j < 0 + _359; _unloader_s0_j++)\012  {\012   for (int _unloader_s0_iii_ii_jj = 0; _unloader_s0_iii_ii_jj < 0 + 2048; _unloader_s0_iii_ii_jj++)\012   {\012    float8 __360 = read_channel_intel(_Out_unloader_channel);\012    int _361 = _addr_temp;\012    int _362 = _361 * 8;\012    vstore8(__360, 0, (__address_space__unloader_mem_channel float*)_unloader_mem_channel + _362);\012    int _363 = _addr_temp;\012    int _364 = _363 + 1;\012    _addr_temp = _364;\012   } // for _unloader_s0_iii_ii_jj\012  } // for _unloader_s0_j\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
