{
  "processor": "National NS32016",
  "manufacturer": "National Semiconductor",
  "year": 1982,
  "schema_version": "1.0",
  "source": "NS32016 Datasheet, National Semiconductor 1982",
  "instruction_count": 100,
  "instructions": [
    {"mnemonic": "MOVi", "bytes": 3, "cycles": 3, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Move register to register; i=B/W/D for 8/16/32-bit"},
    {"mnemonic": "MOVi", "bytes": 4, "cycles": 7, "category": "data_transfer", "addressing_mode": "register,memory", "flags_affected": "none", "notes": "Move register to memory"},
    {"mnemonic": "MOVi", "bytes": 4, "cycles": 7, "category": "data_transfer", "addressing_mode": "memory,register", "flags_affected": "none", "notes": "Move memory to register"},
    {"mnemonic": "MOVi", "bytes": 5, "cycles": 11, "category": "data_transfer", "addressing_mode": "memory,memory", "flags_affected": "none", "notes": "Move memory to memory"},
    {"mnemonic": "MOVi", "bytes": 4, "cycles": 5, "category": "data_transfer", "addressing_mode": "immediate,register", "flags_affected": "none", "notes": "Move immediate to register"},
    {"mnemonic": "MOVQi", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "quick,register", "flags_affected": "none", "notes": "Move quick (-8 to +7) to register"},
    {"mnemonic": "MOVQi", "bytes": 3, "cycles": 7, "category": "data_transfer", "addressing_mode": "quick,memory", "flags_affected": "none", "notes": "Move quick to memory"},
    {"mnemonic": "MOVZBD", "bytes": 3, "cycles": 5, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Move with zero extend byte to double"},
    {"mnemonic": "MOVZWD", "bytes": 3, "cycles": 5, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Move with zero extend word to double"},
    {"mnemonic": "MOVZBW", "bytes": 3, "cycles": 5, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Move with zero extend byte to word"},
    {"mnemonic": "MOVXBD", "bytes": 3, "cycles": 5, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Move with sign extend byte to double"},
    {"mnemonic": "MOVXWD", "bytes": 3, "cycles": 5, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Move with sign extend word to double"},
    {"mnemonic": "MOVXBW", "bytes": 3, "cycles": 5, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Move with sign extend byte to word"},
    {"mnemonic": "ADDi", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "register,register", "flags_affected": "N,Z,L,F,V,C", "notes": "Add register to register"},
    {"mnemonic": "ADDi", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "memory,register", "flags_affected": "N,Z,L,F,V,C", "notes": "Add memory to register"},
    {"mnemonic": "ADDi", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "register,memory", "flags_affected": "N,Z,L,F,V,C", "notes": "Add register to memory (read-modify-write)"},
    {"mnemonic": "ADDQi", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "quick,register", "flags_affected": "N,Z,L,F,V,C", "notes": "Add quick (-8 to +7) to register"},
    {"mnemonic": "ADDCi", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "register,register", "flags_affected": "N,Z,L,F,V,C", "notes": "Add with carry"},
    {"mnemonic": "SUBi", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "register,register", "flags_affected": "N,Z,L,F,V,C", "notes": "Subtract register from register"},
    {"mnemonic": "SUBi", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "memory,register", "flags_affected": "N,Z,L,F,V,C", "notes": "Subtract memory from register"},
    {"mnemonic": "SUBCi", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "register,register", "flags_affected": "N,Z,L,F,V,C", "notes": "Subtract with carry (borrow)"},
    {"mnemonic": "CMPi", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "register,register", "flags_affected": "N,Z,L", "notes": "Compare register to register"},
    {"mnemonic": "CMPi", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "memory,register", "flags_affected": "N,Z,L", "notes": "Compare memory to register"},
    {"mnemonic": "CMPQi", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "quick,register", "flags_affected": "N,Z,L", "notes": "Compare quick to register"},
    {"mnemonic": "ANDi", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "register,register", "flags_affected": "N,Z", "notes": "Bitwise AND"},
    {"mnemonic": "ANDi", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "memory,register", "flags_affected": "N,Z", "notes": "Bitwise AND memory to register"},
    {"mnemonic": "ORi", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "register,register", "flags_affected": "N,Z", "notes": "Bitwise OR"},
    {"mnemonic": "ORi", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "memory,register", "flags_affected": "N,Z", "notes": "Bitwise OR memory to register"},
    {"mnemonic": "XORi", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "register,register", "flags_affected": "N,Z", "notes": "Bitwise XOR"},
    {"mnemonic": "BICi", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "register,register", "flags_affected": "N,Z", "notes": "Bit clear (AND NOT)"},
    {"mnemonic": "BICi", "bytes": 4, "cycles": 7, "category": "alu", "addressing_mode": "memory,register", "flags_affected": "N,Z", "notes": "Bit clear memory from register"},
    {"mnemonic": "NOTi", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "register,register", "flags_affected": "N,Z", "notes": "Bitwise complement"},
    {"mnemonic": "NEGi", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "register,register", "flags_affected": "N,Z,L,F,V,C", "notes": "Negate (two's complement)"},
    {"mnemonic": "ABSi", "bytes": 3, "cycles": 5, "category": "alu", "addressing_mode": "register,register", "flags_affected": "N,Z,F", "notes": "Absolute value"},
    {"mnemonic": "MULi", "bytes": 3, "cycles": 23, "category": "multiply", "addressing_mode": "register,register", "flags_affected": "N,Z,L,F", "notes": "Multiply signed; 23 byte, 25 word, 38 double"},
    {"mnemonic": "MULi", "bytes": 4, "cycles": 27, "category": "multiply", "addressing_mode": "memory,register", "flags_affected": "N,Z,L,F", "notes": "Multiply memory by register"},
    {"mnemonic": "DIVi", "bytes": 3, "cycles": 31, "category": "divide", "addressing_mode": "register,register", "flags_affected": "N,Z,L,F", "notes": "Divide signed; 31 byte, 38 word, 54 double"},
    {"mnemonic": "DIVi", "bytes": 4, "cycles": 35, "category": "divide", "addressing_mode": "memory,register", "flags_affected": "N,Z,L,F", "notes": "Divide memory from register"},
    {"mnemonic": "QUOi", "bytes": 3, "cycles": 31, "category": "divide", "addressing_mode": "register,register", "flags_affected": "N,Z,L,F", "notes": "Quotient (truncated toward zero)"},
    {"mnemonic": "REMi", "bytes": 3, "cycles": 35, "category": "divide", "addressing_mode": "register,register", "flags_affected": "N,Z,L,F", "notes": "Remainder (matching QUO)"},
    {"mnemonic": "MODi", "bytes": 3, "cycles": 38, "category": "divide", "addressing_mode": "register,register", "flags_affected": "N,Z,L,F", "notes": "Modulus"},
    {"mnemonic": "DEIi", "bytes": 3, "cycles": 38, "category": "divide", "addressing_mode": "register,register", "flags_affected": "N,Z,L,F", "notes": "Divide extended integer (double-length dividend)"},
    {"mnemonic": "MEIi", "bytes": 3, "cycles": 30, "category": "multiply", "addressing_mode": "register,register", "flags_affected": "N,Z,L,F", "notes": "Multiply extended integer (double-length result)"},
    {"mnemonic": "ASHi", "bytes": 3, "cycles": 5, "category": "alu", "addressing_mode": "count,register", "flags_affected": "N,Z,F", "notes": "Arithmetic shift; 5+n cycles for n-bit shift"},
    {"mnemonic": "LSHi", "bytes": 3, "cycles": 5, "category": "alu", "addressing_mode": "count,register", "flags_affected": "N,Z,F", "notes": "Logical shift; 5+n cycles"},
    {"mnemonic": "ROTi", "bytes": 3, "cycles": 5, "category": "alu", "addressing_mode": "count,register", "flags_affected": "N,Z,F", "notes": "Rotate; 5+n cycles"},
    {"mnemonic": "TBITi", "bytes": 3, "cycles": 7, "category": "bit", "addressing_mode": "offset,register", "flags_affected": "F", "notes": "Test bit"},
    {"mnemonic": "SBITi", "bytes": 3, "cycles": 7, "category": "bit", "addressing_mode": "offset,register", "flags_affected": "F", "notes": "Set bit"},
    {"mnemonic": "CBITi", "bytes": 3, "cycles": 7, "category": "bit", "addressing_mode": "offset,register", "flags_affected": "F", "notes": "Clear bit"},
    {"mnemonic": "IBITi", "bytes": 3, "cycles": 7, "category": "bit", "addressing_mode": "offset,register", "flags_affected": "F", "notes": "Invert bit"},
    {"mnemonic": "BR", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch unconditional (PC-relative)"},
    {"mnemonic": "BEQ", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if equal (Z=1)"},
    {"mnemonic": "BNE", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if not equal (Z=0)"},
    {"mnemonic": "BGT", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if greater than"},
    {"mnemonic": "BGE", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if greater or equal"},
    {"mnemonic": "BLT", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if less than"},
    {"mnemonic": "BLE", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if less or equal"},
    {"mnemonic": "BHI", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if higher (unsigned)"},
    {"mnemonic": "BHS", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if higher or same (unsigned)"},
    {"mnemonic": "BLO", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if lower (unsigned)"},
    {"mnemonic": "BLS", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if lower or same (unsigned)"},
    {"mnemonic": "BFS", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if flag set"},
    {"mnemonic": "BFC", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch if flag clear"},
    {"mnemonic": "BSR", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Branch to subroutine (PC-relative)"},
    {"mnemonic": "JSR", "bytes": 3, "cycles": 9, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine"},
    {"mnemonic": "RET", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Return from subroutine; pops n bytes"},
    {"mnemonic": "RETT", "bytes": 2, "cycles": 17, "category": "control", "addressing_mode": "displacement", "flags_affected": "all", "notes": "Return from trap"},
    {"mnemonic": "RXP", "bytes": 2, "cycles": 11, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Return from external procedure"},
    {"mnemonic": "CXP", "bytes": 2, "cycles": 17, "category": "control", "addressing_mode": "index", "flags_affected": "none", "notes": "Call external procedure via link table"},
    {"mnemonic": "CXPD", "bytes": 3, "cycles": 19, "category": "control", "addressing_mode": "descriptor", "flags_affected": "none", "notes": "Call external procedure via descriptor"},
    {"mnemonic": "SVC", "bytes": 1, "cycles": 40, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Supervisor call (trap)"},
    {"mnemonic": "JUMP", "bytes": 3, "cycles": 5, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to address"},
    {"mnemonic": "Scci", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Save condition code as boolean; cc = EQ/NE/GT/LT etc."},
    {"mnemonic": "ACBi", "bytes": 4, "cycles": 7, "category": "control", "addressing_mode": "quick,register,displacement", "flags_affected": "none", "notes": "Add, compare, and branch; loop control"},
    {"mnemonic": "CASE", "bytes": 3, "cycles": 11, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Multiway branch (computed goto)"},
    {"mnemonic": "CHECK", "bytes": 4, "cycles": 11, "category": "alu", "addressing_mode": "register,bounds,register", "flags_affected": "F", "notes": "Check register against bounds"},
    {"mnemonic": "INDEX", "bytes": 4, "cycles": 11, "category": "alu", "addressing_mode": "register,register,register", "flags_affected": "none", "notes": "Recursive indexing step for array access"},
    {"mnemonic": "ADDR", "bytes": 3, "cycles": 5, "category": "data_transfer", "addressing_mode": "memory,register", "flags_affected": "none", "notes": "Compute effective address into register"},
    {"mnemonic": "CVTP", "bytes": 4, "cycles": 7, "category": "data_transfer", "addressing_mode": "register,register,register", "flags_affected": "none", "notes": "Convert to bit-field pointer"},
    {"mnemonic": "MOVSU", "bytes": 2, "cycles": 7, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Move supervisor to user space"},
    {"mnemonic": "MOVUS", "bytes": 2, "cycles": 7, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Move user to supervisor space"},
    {"mnemonic": "MOVS", "bytes": 3, "cycles": 14, "category": "string", "addressing_mode": "options", "flags_affected": "none", "notes": "Move string; 14+7n cycles for n bytes"},
    {"mnemonic": "CMPS", "bytes": 3, "cycles": 14, "category": "string", "addressing_mode": "options", "flags_affected": "N,Z,L,F", "notes": "Compare strings; 14+7n cycles"},
    {"mnemonic": "SKPS", "bytes": 3, "cycles": 14, "category": "string", "addressing_mode": "options", "flags_affected": "N,Z,L,F", "notes": "Skip pattern in string; 14+7n cycles"},
    {"mnemonic": "ENTER", "bytes": 3, "cycles": 8, "category": "stack", "addressing_mode": "register_list,displacement", "flags_affected": "none", "notes": "Save registers, allocate frame; 8+3n cycles per register"},
    {"mnemonic": "EXIT", "bytes": 3, "cycles": 8, "category": "stack", "addressing_mode": "register_list", "flags_affected": "none", "notes": "Restore registers, deallocate frame; 8+3n cycles"},
    {"mnemonic": "SAVE", "bytes": 2, "cycles": 5, "category": "stack", "addressing_mode": "register_list", "flags_affected": "none", "notes": "Push registers to stack; 5+3n cycles per register"},
    {"mnemonic": "RESTORE", "bytes": 2, "cycles": 5, "category": "stack", "addressing_mode": "register_list", "flags_affected": "none", "notes": "Pop registers from stack; 5+3n cycles"},
    {"mnemonic": "LPR", "bytes": 3, "cycles": 5, "category": "special", "addressing_mode": "register,procreg", "flags_affected": "none", "notes": "Load processor register (FP, SP, SB, etc.)"},
    {"mnemonic": "SPR", "bytes": 3, "cycles": 5, "category": "special", "addressing_mode": "procreg,register", "flags_affected": "none", "notes": "Store processor register"},
    {"mnemonic": "SETCFG", "bytes": 3, "cycles": 15, "category": "special", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Set configuration register (privileged)"},
    {"mnemonic": "BISPSRB", "bytes": 2, "cycles": 7, "category": "special", "addressing_mode": "immediate", "flags_affected": "selected", "notes": "Set bits in PSR byte"},
    {"mnemonic": "BICPSRB", "bytes": 2, "cycles": 7, "category": "special", "addressing_mode": "immediate", "flags_affected": "selected", "notes": "Clear bits in PSR byte"},
    {"mnemonic": "BISPSRW", "bytes": 2, "cycles": 15, "category": "special", "addressing_mode": "immediate", "flags_affected": "selected", "notes": "Set bits in PSR word (privileged)"},
    {"mnemonic": "BICPSRW", "bytes": 2, "cycles": 15, "category": "special", "addressing_mode": "immediate", "flags_affected": "selected", "notes": "Clear bits in PSR word (privileged)"},
    {"mnemonic": "NOP", "bytes": 1, "cycles": 3, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "WAIT", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Wait for interrupt"},
    {"mnemonic": "BPT", "bytes": 1, "cycles": 30, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Breakpoint trap"},
    {"mnemonic": "FLAG", "bytes": 1, "cycles": 30, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Flag trap (if F bit set)"},
    {"mnemonic": "DIA", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Diagnose (privileged halt)"}
  ]
}
