# Rewrite the .blif to Verilog
# so that the pin sequence matches
read_blif rewritten_${OUTPUT_BLIF}
rename -hide */c:*[*; rename -enumerate -pattern bracket_% */c:$auto$rename*
write_verilog ${OUTPUT_VERILOG}
