// Seed: 1032785720
module module_0;
  wire id_2;
  tri1 id_3;
  always @(1'b0) id_3 = 1;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  logic id_2,
    input  logic id_3,
    input  logic id_4
);
  always
    case (
    id_1++
    )
      id_3: begin
        id_1 <= id_2;
        assign id_1 = 1;
        $display(1);
        if (1) begin
          wait (id_0);
        end else if (id_0) assign id_1 = {1'b0{1}};
        else
          assert (1'h0)
          else;
      end
      (id_0): id_1 = 1 ? id_4 : id_3;
      id_0 << 1: id_1 <= 1;
      id_2: id_1 = 1;
      default: id_1 = id_3;
    endcase
  module_0();
endmodule
