/******************************************************************************
 *   COPYRIGHT (C) 2013 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     s16_mtsb_ctrl block
 *****************************************************************************/
#ifndef _S16_MTSB_CTRL_REGS_H
#define _S16_MTSB_CTRL_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_1            0x00000400
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PGA_CFG_1        0x00000404
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1       0x00000408
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_ADAPT_CFG_1      0x0000040c
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG          0x0000041c
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_1_REG        0x00000420
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG        0x00000424
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EN      0x00000428
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EVENT   0x0000042c
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT         0x00000430
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PISO_CFG_1       0x00000440
#define PMC_PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1                0x00000444
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_MTSB_CFG_1       0x00000448
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1        0x0000044c
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_2        0x00000450
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_STS_1        0x00000454
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1            0x00000458
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2            0x0000045c
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3            0x00000460
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4            0x00000464
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5            0x00000468
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6            0x0000046c
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_7            0x00000470
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1             0x00000474
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_2             0x00000478
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_3          0x0000047c
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_4          0x00000480
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_5          0x00000484
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_8          0x00000490
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_9             0x00000494
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_10            0x00000498
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_11            0x0000049c
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_12            0x000004a0
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_13            0x000004a4
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_14            0x000004a8
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_15            0x000004ac
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_16            0x000004b0
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_PGA_LUT_TBL_CFG_1       0x000004b8
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_PGA_LUT_TBL_STS_1       0x000004bc
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADC_CFG_2        0x000004c0
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_1      0x000004c4
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_2      0x000004c8
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_3      0x000004cc
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_4      0x000004d0
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_1   0x000004d4
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_2   0x000004d8
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_3   0x000004dc
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_4   0x000004e0
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1 0x000004e4
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OVR_1      0x000004e8
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OBS_1      0x000004ec
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT              0x000004f0
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_E            0x000004f4
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_V            0x000004f8
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_VGP_STRT_CFG_1   0x000004fc

/*----------------------------------------------------.
 | Register 0x00000400 DIGI120_MTSB_CTRL_LANE_N_CFG_1 |
 +----------------------------------------------------+
 | bit  6 R/W  CTRL_INITCAL                           |
 | bit  5 R/W  CONTINUOUS_ADAPT_SNW                   |
 | bit  4 R/W  ADAPT_INIT_FORCE                       |
 | bit  2 R/W  RESET_CLBRT_FSM                        |
 | bit  1 R/W  RESET_ADPT_FSM                         |
 | bit  0 R/W  RESET_SYNCR                            |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_1_UNUSED_MASK              0xffffff88
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_1_BIT_CTRL_INITCAL_MSK         0x00000040
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_1_BIT_CTRL_INITCAL_OFF         6
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_1_BIT_CONTINUOUS_ADAPT_SNW_MSK 0x00000020
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_1_BIT_CONTINUOUS_ADAPT_SNW_OFF 5
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_1_BIT_ADAPT_INIT_FORCE_MSK     0x00000010
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_1_BIT_ADAPT_INIT_FORCE_OFF     4
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_1_BIT_RESET_CLBRT_FSM_MSK      0x00000004
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_1_BIT_RESET_CLBRT_FSM_OFF      2
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_1_BIT_RESET_ADPT_FSM_MSK       0x00000002
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_1_BIT_RESET_ADPT_FSM_OFF       1
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_1_BIT_RESET_SYNCR_MSK          0x00000001
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_1_BIT_RESET_SYNCR_OFF          0

/*--------------------------------------------------------.
 | Register 0x00000404 DIGI120_MTSB_CTRL_LANE_N_PGA_CFG_1 |
 +--------------------------------------------------------+
 | bit  27:24 R/W  RX_CM_STG2                             |
 | bit  23:19 R/W  RX_CM_STG1                             |
 | bit  18:14 R/W  RX_CM_TERM                             |
 | bit  8:4   R/W  PGA_GAIN_PRELOAD                       |
 | bit  3     R/W  RX_PEAK_ENB                            |
 | bit  2:0   R/W  RX_PEAK                                |
 +-------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PGA_CFG_1_UNUSED_MASK          0xf0003e00
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PGA_CFG_1_BIT_RX_CM_STG2_MSK       0x0f000000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PGA_CFG_1_BIT_RX_CM_STG2_OFF       24
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PGA_CFG_1_BIT_RX_CM_STG1_MSK       0x00f80000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PGA_CFG_1_BIT_RX_CM_STG1_OFF       19
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PGA_CFG_1_BIT_RX_CM_TERM_MSK       0x0007c000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PGA_CFG_1_BIT_RX_CM_TERM_OFF       14
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PGA_CFG_1_BIT_PGA_GAIN_PRELOAD_MSK 0x000001f0
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PGA_CFG_1_BIT_PGA_GAIN_PRELOAD_OFF 4
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PGA_CFG_1_BIT_RX_PEAK_ENB_MSK      0x00000008
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PGA_CFG_1_BIT_RX_PEAK_ENB_OFF      3
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PGA_CFG_1_BIT_RX_PEAK_MSK          0x00000007
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PGA_CFG_1_BIT_RX_PEAK_OFF          0

/*---------------------------------------------------------.
 | Register 0x00000408 DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1 |
 +---------------------------------------------------------+
 | bit  31:26 R/W  PRECURSOR                               |
 | bit  23:18 R/W  POSTCURSOR                              |
 | bit  14:8  R/W  AMPLITUDE                               |
 | bit  4     R/W  T_PISO_PRE2_SEL                         |
 | bit  3     R/W  T_PISO_EDGE_DELAY_SEL                   |
 | bit  2     R/W  T_PISO_PRE2_MODE1                       |
 | bit  1     R/W  T_PISO_PRE2_MODE0                       |
 | bit  0     R/W  IMPEDANCE                               |
 +--------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_UNUSED_MASK               0x030380e0
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_BIT_PRECURSOR_MSK             0xfc000000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_BIT_PRECURSOR_OFF             26
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_BIT_POSTCURSOR_MSK            0x00fc0000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_BIT_POSTCURSOR_OFF            18
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_BIT_AMPLITUDE_MSK             0x00007f00
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_BIT_AMPLITUDE_OFF             8
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_BIT_T_PISO_PRE2_SEL_MSK       0x00000010
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_BIT_T_PISO_PRE2_SEL_OFF       4
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_BIT_T_PISO_EDGE_DELAY_SEL_MSK 0x00000008
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_BIT_T_PISO_EDGE_DELAY_SEL_OFF 3
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_BIT_T_PISO_PRE2_MODE1_MSK     0x00000004
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_BIT_T_PISO_PRE2_MODE1_OFF     2
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_BIT_T_PISO_PRE2_MODE0_MSK     0x00000002
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_BIT_T_PISO_PRE2_MODE0_OFF     1
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_BIT_IMPEDANCE_MSK             0x00000001
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_PISO_CFG_1_BIT_IMPEDANCE_OFF             0

/*----------------------------------------------------------.
 | Register 0x0000040c DIGI120_MTSB_CTRL_LANE_N_ADAPT_CFG_1 |
 +----------------------------------------------------------+
 | bit  5:0 R/W  DP_FFE_M_PRELOAD                           |
 +---------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_ADAPT_CFG_1_UNUSED_MASK          0xffffffc0
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_ADAPT_CFG_1_BIT_DP_FFE_M_PRELOAD_MSK 0x0000003f
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_ADAPT_CFG_1_BIT_DP_FFE_M_PRELOAD_OFF 0

/*------------------------------------------------------.
 | Register 0x0000041c DIGI120_MTSB_CTRL_LANE_N_CFG_REG |
 +------------------------------------------------------+
 | bit  30    R    ADC_CALIB_PASS_TIMING_OBS            |
 | bit  29    R    ADC_CALIB_PASS_DATA_OBS              |
 | bit  28    R/W  PISO_CLK_EN                          |
 | bit  27    R/W  FIFO_HW_RESET                        |
 | bit  26    R/W  MDSP_CLK_EN                          |
 | bit  24    R    TX_DCD_CALIB_REQUEST_FSM_OBS         |
 | bit  23    R    ADC_CALIB_REQUEST_FSM_OBS            |
 | bit  22    R    TX_DCD_CALIB_DONE_OBS                |
 | bit  21    R    TX_DCD_CALIB_DONE_DIV3_OBS           |
 | bit  20    R    ADC_CALIB_DONE_OBS                   |
 | bit  14:13 R    OCC_STATE_OBS                        |
 | bit  12:9  R    CLBRT_STATE_OBS                      |
 | bit  8     R/W  CAPTURE_REQ_ALL_STATES               |
 | bit  7     R/W  CLR_OCDAC                            |
 | bit  6     R/W  CLR_OCDAC_DIV3                       |
 | bit  5     R/W  ADAPT_CLK_ENB_OVR                    |
 | bit  4     R/W  ADAPT_CLK_ENB_OVR_EN                 |
 | bit  3     R/W  ADAPT_ENB_OVR                        |
 | bit  2     R/W  ADAPT_ENB_OVR_EN                     |
 | bit  1     R/W  ADAPT_STATUS_0_OVR                   |
 | bit  0     R/W  ADAPT_STATUS_0_OVR_EN                |
 +-----------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_UNUSED_MASK                      0x820f8000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADC_CALIB_PASS_TIMING_OBS_MSK    0x40000000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADC_CALIB_PASS_TIMING_OBS_OFF    30
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADC_CALIB_PASS_DATA_OBS_MSK      0x20000000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADC_CALIB_PASS_DATA_OBS_OFF      29
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_PISO_CLK_EN_MSK                  0x10000000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_PISO_CLK_EN_OFF                  28
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_FIFO_HW_RESET_MSK                0x08000000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_FIFO_HW_RESET_OFF                27
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_MDSP_CLK_EN_MSK                  0x04000000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_MDSP_CLK_EN_OFF                  26
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_TX_DCD_CALIB_REQUEST_FSM_OBS_MSK 0x01000000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_TX_DCD_CALIB_REQUEST_FSM_OBS_OFF 24
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADC_CALIB_REQUEST_FSM_OBS_MSK    0x00800000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADC_CALIB_REQUEST_FSM_OBS_OFF    23
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_TX_DCD_CALIB_DONE_OBS_MSK        0x00400000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_TX_DCD_CALIB_DONE_OBS_OFF        22
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_TX_DCD_CALIB_DONE_DIV3_OBS_MSK   0x00200000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_TX_DCD_CALIB_DONE_DIV3_OBS_OFF   21
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADC_CALIB_DONE_OBS_MSK           0x00100000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADC_CALIB_DONE_OBS_OFF           20
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_OCC_STATE_OBS_MSK                0x00006000
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_OCC_STATE_OBS_OFF                13
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_CLBRT_STATE_OBS_MSK              0x00001e00
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_CLBRT_STATE_OBS_OFF              9
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_CAPTURE_REQ_ALL_STATES_MSK       0x00000100
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_CAPTURE_REQ_ALL_STATES_OFF       8
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_CLR_OCDAC_MSK                    0x00000080
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_CLR_OCDAC_OFF                    7
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_CLR_OCDAC_DIV3_MSK               0x00000040
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_CLR_OCDAC_DIV3_OFF               6
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADAPT_CLK_ENB_OVR_MSK            0x00000020
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADAPT_CLK_ENB_OVR_OFF            5
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADAPT_CLK_ENB_OVR_EN_MSK         0x00000010
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADAPT_CLK_ENB_OVR_EN_OFF         4
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADAPT_ENB_OVR_MSK                0x00000008
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADAPT_ENB_OVR_OFF                3
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADAPT_ENB_OVR_EN_MSK             0x00000004
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADAPT_ENB_OVR_EN_OFF             2
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADAPT_STATUS_0_OVR_MSK           0x00000002
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADAPT_STATUS_0_OVR_OFF           1
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADAPT_STATUS_0_OVR_EN_MSK        0x00000001
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_CFG_REG_BIT_ADAPT_STATUS_0_OVR_EN_OFF        0

/*--------------------------------------------------------.
 | Register 0x00000420 DIGI120_MTSB_CTRL_LANE_N_OBS_1_REG |
 +--------------------------------------------------------+
 | bit  11 R/W  ALL_CALIB_REQUEST_FSM_OVR_EN              |
 | bit  10 R/W  TX_EMI_ROP_RON_CAL_REQUEST_OVR            |
 | bit  9  R/W  PHGEN_RTUNE_CAL_REQUEST_OVR               |
 | bit  6  R/W  ADC_CALIB_REQUEST_OVR                     |
 | bit  4  R/W  CALIB_REQUEST_OVR_EN                      |
 +-------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_1_REG_UNUSED_MASK                        0xfffff1af
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_1_REG_BIT_ALL_CALIB_REQUEST_FSM_OVR_EN_MSK   0x00000800
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_1_REG_BIT_ALL_CALIB_REQUEST_FSM_OVR_EN_OFF   11
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_1_REG_BIT_TX_EMI_ROP_RON_CAL_REQUEST_OVR_MSK 0x00000400
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_1_REG_BIT_TX_EMI_ROP_RON_CAL_REQUEST_OVR_OFF 10
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_1_REG_BIT_PHGEN_RTUNE_CAL_REQUEST_OVR_MSK    0x00000200
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_1_REG_BIT_PHGEN_RTUNE_CAL_REQUEST_OVR_OFF    9
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_1_REG_BIT_ADC_CALIB_REQUEST_OVR_MSK          0x00000040
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_1_REG_BIT_ADC_CALIB_REQUEST_OVR_OFF          6
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_1_REG_BIT_CALIB_REQUEST_OVR_EN_MSK           0x00000010
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_1_REG_BIT_CALIB_REQUEST_OVR_EN_OFF           4

/*--------------------------------------------------------.
 | Register 0x00000424 DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG |
 +--------------------------------------------------------+
 | bit  11 R  PHGEN_RTUNE_CAL_DONE_OBS                    |
 | bit  10 R  PHGEN_CTUNE_CAL_DONE_OBS                    |
 | bit  9  R  PHGEN_FTUNE_CAL_DONE_OBS                    |
 | bit  8  R  TX_EMI_ROP_RON_CAL_REQUEST_FSM_OBS          |
 | bit  7  R  PHGEN_RTUNE_CAL_REQUEST_FSM_OBS             |
 | bit  6  R  PHGEN_CTUNE_CAL_REQUEST_FSM_OBS             |
 | bit  5  R  PHGEN_FTUNE_CAL_REQUEST_FSM_OBS             |
 | bit  1  R  TX_EMI_ROP_RON_CAL_DONE_OBS                 |
 | bit  0  R  PHGEN_HOLD_OBS                              |
 +-------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_UNUSED_MASK                            0xfffff01c
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_PHGEN_RTUNE_CAL_DONE_OBS_MSK           0x00000800
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_PHGEN_RTUNE_CAL_DONE_OBS_OFF           11
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_PHGEN_CTUNE_CAL_DONE_OBS_MSK           0x00000400
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_PHGEN_CTUNE_CAL_DONE_OBS_OFF           10
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_PHGEN_FTUNE_CAL_DONE_OBS_MSK           0x00000200
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_PHGEN_FTUNE_CAL_DONE_OBS_OFF           9
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_TX_EMI_ROP_RON_CAL_REQUEST_FSM_OBS_MSK 0x00000100
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_TX_EMI_ROP_RON_CAL_REQUEST_FSM_OBS_OFF 8
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_PHGEN_RTUNE_CAL_REQUEST_FSM_OBS_MSK    0x00000080
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_PHGEN_RTUNE_CAL_REQUEST_FSM_OBS_OFF    7
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_PHGEN_CTUNE_CAL_REQUEST_FSM_OBS_MSK    0x00000040
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_PHGEN_CTUNE_CAL_REQUEST_FSM_OBS_OFF    6
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_PHGEN_FTUNE_CAL_REQUEST_FSM_OBS_MSK    0x00000020
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_PHGEN_FTUNE_CAL_REQUEST_FSM_OBS_OFF    5
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_TX_EMI_ROP_RON_CAL_DONE_OBS_MSK        0x00000002
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_TX_EMI_ROP_RON_CAL_DONE_OBS_OFF        1
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_PHGEN_HOLD_OBS_MSK                     0x00000001
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_OBS_2_REG_BIT_PHGEN_HOLD_OBS_OFF                     0

/*----------------------------------------------------------.
 | Register 0x00000428 DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EN |
 +----------------------------------------------------------+
 | bit  2 R/W  ADPT_DONE_E                                  |
 | bit  1 R/W  ALL_CALIB_DONE_E                             |
 | bit  0 R/W  ADAPT_STATUS_0_E                             |
 +---------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EN_UNUSED_MASK          0xfffffff8
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EN_BIT_ADPT_DONE_E_MSK      0x00000004
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EN_BIT_ADPT_DONE_E_OFF      2
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EN_BIT_ALL_CALIB_DONE_E_MSK 0x00000002
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EN_BIT_ALL_CALIB_DONE_E_OFF 1
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EN_BIT_ADAPT_STATUS_0_E_MSK 0x00000001
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EN_BIT_ADAPT_STATUS_0_E_OFF 0

/*-------------------------------------------------------------.
 | Register 0x0000042c DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EVENT |
 +-------------------------------------------------------------+
 | bit  2 R/W  ADPT_DONE_I                                     |
 | bit  1 R/W  ALL_CALIB_DONE_I                                |
 | bit  0 R/W  ADAPT_STATUS_0_I                                |
 +------------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EVENT_UNUSED_MASK          0xfffffff8
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EVENT_BIT_ADPT_DONE_I_MSK      0x00000004
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EVENT_BIT_ADPT_DONE_I_OFF      2
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EVENT_BIT_ALL_CALIB_DONE_I_MSK 0x00000002
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EVENT_BIT_ALL_CALIB_DONE_I_OFF 1
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EVENT_BIT_ADAPT_STATUS_0_I_MSK 0x00000001
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_EVENT_BIT_ADAPT_STATUS_0_I_OFF 0

/*-------------------------------------------------------.
 | Register 0x00000430 DIGI120_MTSB_CTRL_LANE_N_STAT_INT |
 +-------------------------------------------------------+
 | bit  2 R  ADPT_DONE_V                                 |
 | bit  1 R  ALL_CALIB_DONE_V                            |
 | bit  0 R  ADAPT_STATUS_0_V                            |
 +------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_UNUSED_MASK          0xfffffff8
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_BIT_ADPT_DONE_V_MSK      0x00000004
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_BIT_ADPT_DONE_V_OFF      2
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_BIT_ALL_CALIB_DONE_V_MSK 0x00000002
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_BIT_ALL_CALIB_DONE_V_OFF 1
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_BIT_ADAPT_STATUS_0_V_MSK 0x00000001
#define PCBI_REG_DIGI120_MTSB_CTRL_LANE_N_STAT_INT_BIT_ADAPT_STATUS_0_V_OFF 0

/*---------------------------------------------------------.
 | Register 0x00000440 DIGI120_MTSB_CTRL_GLOBAL_PISO_CFG_1 |
 +---------------------------------------------------------+
 | bit  17   R/W  T_PISO_ENB                               |
 | bit  14   R/W  T_TX_OENB                                |
 | bit  12:8 R/W  T_PISO_CTRL                              |
 +--------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PISO_CFG_1_UNUSED_MASK     0xfffda0ff
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PISO_CFG_1_BIT_T_PISO_ENB_MSK  0x00020000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PISO_CFG_1_BIT_T_PISO_ENB_OFF  17
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PISO_CFG_1_BIT_T_TX_OENB_MSK   0x00004000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PISO_CFG_1_BIT_T_TX_OENB_OFF   14
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PISO_CFG_1_BIT_T_PISO_CTRL_MSK 0x00001f00
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PISO_CFG_1_BIT_T_PISO_CTRL_OFF 8

/*------------------------------------------------.
 | Register 0x00000444 MTSB_CTRL_GLOBAL_ADC_CFG_1 |
 +------------------------------------------------+
 | bit  20    R/W  ADC_CAL_DAC_OVR_EN             |
 | bit  19    R/W  ADC_CAL_DAC_ENB_DEFAULT        |
 | bit  18    R/W  ADC_CAL_DAC_ENB_CALIB          |
 | bit  17    R/W  ADC_CAL_DAC_ENB_OVR            |
 | bit  16    R/W  OC_OFFSET_ENB                  |
 | bit  15    R/W  OC_ENB                         |
 | bit  14    R/W  PHGEN_ENB                      |
 | bit  13    R/W  PHGEN_DLYCOR_ENB               |
 | bit  12    R/W  ADC_DAC_ENB                    |
 | bit  11:10 R/W  ADC_RATE_SEL                   |
 | bit  9     R/W  ADC_CLK_1200M_ENB              |
 | bit  7:4   R/W  ADC_ENB                        |
 +-----------------------------------------------*/
#define PMC_PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_UNUSED_MASK                 0xffe0010f
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_ADC_CAL_DAC_OVR_EN_MSK      0x00100000
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_ADC_CAL_DAC_OVR_EN_OFF      20
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_ADC_CAL_DAC_ENB_DEFAULT_MSK 0x00080000
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_ADC_CAL_DAC_ENB_DEFAULT_OFF 19
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_ADC_CAL_DAC_ENB_CALIB_MSK   0x00040000
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_ADC_CAL_DAC_ENB_CALIB_OFF   18
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_ADC_CAL_DAC_ENB_OVR_MSK     0x00020000
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_ADC_CAL_DAC_ENB_OVR_OFF     17
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_OC_OFFSET_ENB_MSK           0x00010000
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_OC_OFFSET_ENB_OFF           16
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_OC_ENB_MSK                  0x00008000
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_OC_ENB_OFF                  15
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_PHGEN_ENB_MSK               0x00004000
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_PHGEN_ENB_OFF               14
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_PHGEN_DLYCOR_ENB_MSK        0x00002000
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_PHGEN_DLYCOR_ENB_OFF        13
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_ADC_DAC_ENB_MSK             0x00001000
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_ADC_DAC_ENB_OFF             12
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_ADC_RATE_SEL_MSK            0x00000c00
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_ADC_RATE_SEL_OFF            10
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_ADC_CLK_1200M_ENB_MSK       0x00000200
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_ADC_CLK_1200M_ENB_OFF       9
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_ADC_ENB_MSK                 0x000000f0
#define PCBI_REG_MTSB_CTRL_GLOBAL_ADC_CFG_1_BIT_ADC_ENB_OFF                 4

/*---------------------------------------------------------.
 | Register 0x00000448 DIGI120_MTSB_CTRL_GLOBAL_MTSB_CFG_1 |
 +---------------------------------------------------------+
 | bit  9:7 R/W  TCB_RESET_DURATION                        |
 | bit  6   R/W  RX_CM_TERM_SEL                            |
 | bit  5   R/W  RX_CMCOR_ENB                              |
 | bit  4   R/W  T_EMI_DAC_ENB                             |
 | bit  3   R/W  T_OC_SENSE_ENB                            |
 | bit  2   R/W  T_OFFSET_ENB                              |
 +--------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_MTSB_CFG_1_UNUSED_MASK            0xfffffc03
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_MTSB_CFG_1_BIT_TCB_RESET_DURATION_MSK 0x00000380
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_MTSB_CFG_1_BIT_TCB_RESET_DURATION_OFF 7
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_MTSB_CFG_1_BIT_RX_CM_TERM_SEL_MSK     0x00000040
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_MTSB_CFG_1_BIT_RX_CM_TERM_SEL_OFF     6
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_MTSB_CFG_1_BIT_RX_CMCOR_ENB_MSK       0x00000020
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_MTSB_CFG_1_BIT_RX_CMCOR_ENB_OFF       5
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_MTSB_CFG_1_BIT_T_EMI_DAC_ENB_MSK      0x00000010
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_MTSB_CFG_1_BIT_T_EMI_DAC_ENB_OFF      4
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_MTSB_CFG_1_BIT_T_OC_SENSE_ENB_MSK     0x00000008
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_MTSB_CFG_1_BIT_T_OC_SENSE_ENB_OFF     3
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_MTSB_CFG_1_BIT_T_OFFSET_ENB_MSK       0x00000004
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_MTSB_CFG_1_BIT_T_OFFSET_ENB_OFF       2

/*--------------------------------------------------------.
 | Register 0x0000044c DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1 |
 +--------------------------------------------------------+
 | bit  30:29 R/W  LF_INTEG_OUT_MODE                      |
 | bit  28:27 R/W  BLOCK_SIZE                             |
 | bit  26:15 R/W  LF_INTEG_OUT_OVR                       |
 | bit  14:12 R/W  LF_INTEG_LEFT_SHIFT                    |
 | bit  11:7  R/W  LF_INTEG_CTRL_GAIN                     |
 | bit  6:5   R/W  LF_PROP_LEFT_SHIFT                     |
 | bit  4:0   R/W  LF_PROP_CTRL_GAIN                      |
 +-------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1_UNUSED_MASK             0x80000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1_BIT_LF_INTEG_OUT_MODE_MSK   0x60000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1_BIT_LF_INTEG_OUT_MODE_OFF   29
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1_BIT_BLOCK_SIZE_MSK          0x18000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1_BIT_BLOCK_SIZE_OFF          27
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1_BIT_LF_INTEG_OUT_OVR_MSK    0x07ff8000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1_BIT_LF_INTEG_OUT_OVR_OFF    15
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1_BIT_LF_INTEG_LEFT_SHIFT_MSK 0x00007000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1_BIT_LF_INTEG_LEFT_SHIFT_OFF 12
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1_BIT_LF_INTEG_CTRL_GAIN_MSK  0x00000f80
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1_BIT_LF_INTEG_CTRL_GAIN_OFF  7
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1_BIT_LF_PROP_LEFT_SHIFT_MSK  0x00000060
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1_BIT_LF_PROP_LEFT_SHIFT_OFF  5
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1_BIT_LF_PROP_CTRL_GAIN_MSK   0x0000001f
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_1_BIT_LF_PROP_CTRL_GAIN_OFF   0

/*--------------------------------------------------------.
 | Register 0x00000450 DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_2 |
 +--------------------------------------------------------+
 | bit  23:12 R/W  LF_CLAMP_MIN                           |
 | bit  11:0  R/W  LF_CLAMP_MAX                           |
 +-------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_2_UNUSED_MASK      0xff000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_2_BIT_LF_CLAMP_MIN_MSK 0x00fff000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_2_BIT_LF_CLAMP_MIN_OFF 12
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_2_BIT_LF_CLAMP_MAX_MSK 0x00000fff
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_CFG_2_BIT_LF_CLAMP_MAX_OFF 0

/*--------------------------------------------------------.
 | Register 0x00000454 DIGI120_MTSB_CTRL_GLOBAL_TCB_STS_1 |
 +--------------------------------------------------------+
 | bit  24:21 R  ADPT_STATE_OBS                           |
 +-------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_STS_1_UNUSED_MASK        0xfe1fffff
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_STS_1_BIT_ADPT_STATE_OBS_MSK 0x01e00000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_TCB_STS_1_BIT_ADPT_STATE_OBS_OFF 21

/*----------------------------------------------------.
 | Register 0x00000458 DIGI120_MTSB_CTRL_GLOBAL_CFG_1 |
 +----------------------------------------------------+
 | bit  31    R/W  PGA_ENB_CALIB                      |
 | bit  30    R/W  PGA_ENB_DEFAULT                    |
 | bit  29    R/W  PGA_ENB_OVR                        |
 | bit  28    R/W  PGA_ENB_OVR_EN                     |
 | bit  27    R/W  PHGEN_REGV_CAL_EN                  |
 | bit  26    R/W  PHGEN_CT_CAL_EN                    |
 | bit  25    R/W  PHGEN_FT_CAL_EN                    |
 | bit  24    R/W  TX_EMI_ROP_RON_CAL_EN              |
 | bit  22    R/W  TX_DCD_CALIB_EN                    |
 | bit  21    R/W  TX_DCD_CALIB_DIV3_EN               |
 | bit  20    R/W  ADC_CALIB_EN                       |
 | bit  19:16 R/W  ADAPT_MISSION_CNTR                 |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_UNUSED_MASK               0x0080ffff
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_PGA_ENB_CALIB_MSK         0x80000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_PGA_ENB_CALIB_OFF         31
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_PGA_ENB_DEFAULT_MSK       0x40000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_PGA_ENB_DEFAULT_OFF       30
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_PGA_ENB_OVR_MSK           0x20000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_PGA_ENB_OVR_OFF           29
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_PGA_ENB_OVR_EN_MSK        0x10000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_PGA_ENB_OVR_EN_OFF        28
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_PHGEN_REGV_CAL_EN_MSK     0x08000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_PHGEN_REGV_CAL_EN_OFF     27
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_PHGEN_CT_CAL_EN_MSK       0x04000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_PHGEN_CT_CAL_EN_OFF       26
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_PHGEN_FT_CAL_EN_MSK       0x02000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_PHGEN_FT_CAL_EN_OFF       25
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_TX_EMI_ROP_RON_CAL_EN_MSK 0x01000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_TX_EMI_ROP_RON_CAL_EN_OFF 24
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_TX_DCD_CALIB_EN_MSK       0x00400000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_TX_DCD_CALIB_EN_OFF       22
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_TX_DCD_CALIB_DIV3_EN_MSK  0x00200000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_TX_DCD_CALIB_DIV3_EN_OFF  21
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_ADC_CALIB_EN_MSK          0x00100000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_ADC_CALIB_EN_OFF          20
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_ADAPT_MISSION_CNTR_MSK    0x000f0000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_1_BIT_ADAPT_MISSION_CNTR_OFF    16

/*----------------------------------------------------.
 | Register 0x0000045c DIGI120_MTSB_CTRL_GLOBAL_CFG_2 |
 +----------------------------------------------------+
 | bit  23:21 R/W  MU_STEP_GAIN_PASS7                 |
 | bit  20:18 R/W  MU_STEP_GAIN_PASS6                 |
 | bit  17:15 R/W  MU_STEP_GAIN_PASS5                 |
 | bit  14:12 R/W  MU_STEP_GAIN_PASS4                 |
 | bit  11:9  R/W  MU_STEP_GAIN_PASS3                 |
 | bit  8:6   R/W  MU_STEP_GAIN_PASS2                 |
 | bit  5:3   R/W  MU_STEP_GAIN_PASS1                 |
 | bit  2:0   R/W  MU_STEP_GAIN_PASS0                 |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_UNUSED_MASK            0xff000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS7_MSK 0x00e00000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS7_OFF 21
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS6_MSK 0x001c0000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS6_OFF 18
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS5_MSK 0x00038000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS5_OFF 15
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS4_MSK 0x00007000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS4_OFF 12
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS3_MSK 0x00000e00
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS3_OFF 9
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS2_MSK 0x000001c0
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS2_OFF 6
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS1_MSK 0x00000038
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS1_OFF 3
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS0_MSK 0x00000007
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_2_BIT_MU_STEP_GAIN_PASS0_OFF 0

/*----------------------------------------------------.
 | Register 0x00000460 DIGI120_MTSB_CTRL_GLOBAL_CFG_3 |
 +----------------------------------------------------+
 | bit  23:21 R/W  MU_STEP_OFFSET_PASS7               |
 | bit  20:18 R/W  MU_STEP_OFFSET_PASS6               |
 | bit  17:15 R/W  MU_STEP_OFFSET_PASS5               |
 | bit  14:12 R/W  MU_STEP_OFFSET_PASS4               |
 | bit  11:9  R/W  MU_STEP_OFFSET_PASS3               |
 | bit  8:6   R/W  MU_STEP_OFFSET_PASS2               |
 | bit  5:3   R/W  MU_STEP_OFFSET_PASS1               |
 | bit  2:0   R/W  MU_STEP_OFFSET_PASS0               |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_UNUSED_MASK              0xff000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS7_MSK 0x00e00000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS7_OFF 21
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS6_MSK 0x001c0000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS6_OFF 18
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS5_MSK 0x00038000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS5_OFF 15
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS4_MSK 0x00007000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS4_OFF 12
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS3_MSK 0x00000e00
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS3_OFF 9
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS2_MSK 0x000001c0
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS2_OFF 6
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS1_MSK 0x00000038
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS1_OFF 3
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS0_MSK 0x00000007
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_3_BIT_MU_STEP_OFFSET_PASS0_OFF 0

/*----------------------------------------------------.
 | Register 0x00000464 DIGI120_MTSB_CTRL_GLOBAL_CFG_4 |
 +----------------------------------------------------+
 | bit  23:21 R/W  MU_STEP_COEF_PASS7                 |
 | bit  20:18 R/W  MU_STEP_COEF_PASS6                 |
 | bit  17:15 R/W  MU_STEP_COEF_PASS5                 |
 | bit  14:12 R/W  MU_STEP_COEF_PASS4                 |
 | bit  11:9  R/W  MU_STEP_COEF_PASS3                 |
 | bit  8:6   R/W  MU_STEP_COEF_PASS2                 |
 | bit  5:3   R/W  MU_STEP_COEF_PASS1                 |
 | bit  2:0   R/W  MU_STEP_COEF_PASS0                 |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_UNUSED_MASK            0xff000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS7_MSK 0x00e00000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS7_OFF 21
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS6_MSK 0x001c0000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS6_OFF 18
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS5_MSK 0x00038000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS5_OFF 15
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS4_MSK 0x00007000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS4_OFF 12
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS3_MSK 0x00000e00
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS3_OFF 9
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS2_MSK 0x000001c0
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS2_OFF 6
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS1_MSK 0x00000038
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS1_OFF 3
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS0_MSK 0x00000007
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_4_BIT_MU_STEP_COEF_PASS0_OFF 0

/*----------------------------------------------------.
 | Register 0x00000468 DIGI120_MTSB_CTRL_GLOBAL_CFG_5 |
 +----------------------------------------------------+
 | bit  23:21 R/W  MU_STEP_ADC_MAP_PASS7              |
 | bit  20:18 R/W  MU_STEP_ADC_MAP_PASS6              |
 | bit  17:15 R/W  MU_STEP_ADC_MAP_PASS5              |
 | bit  14:12 R/W  MU_STEP_ADC_MAP_PASS4              |
 | bit  11:9  R/W  MU_STEP_ADC_MAP_PASS3              |
 | bit  8:6   R/W  MU_STEP_ADC_MAP_PASS2              |
 | bit  5:3   R/W  MU_STEP_ADC_MAP_PASS1              |
 | bit  2:0   R/W  MU_STEP_ADC_MAP_PASS0              |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_UNUSED_MASK               0xff000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS7_MSK 0x00e00000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS7_OFF 21
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS6_MSK 0x001c0000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS6_OFF 18
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS5_MSK 0x00038000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS5_OFF 15
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS4_MSK 0x00007000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS4_OFF 12
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS3_MSK 0x00000e00
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS3_OFF 9
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS2_MSK 0x000001c0
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS2_OFF 6
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS1_MSK 0x00000038
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS1_OFF 3
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS0_MSK 0x00000007
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_5_BIT_MU_STEP_ADC_MAP_PASS0_OFF 0

/*----------------------------------------------------.
 | Register 0x0000046c DIGI120_MTSB_CTRL_GLOBAL_CFG_6 |
 +----------------------------------------------------+
 | bit  31:28 R/W  ADAPT_LOOPS_PASS7                  |
 | bit  27:24 R/W  ADAPT_LOOPS_PASS6                  |
 | bit  23:20 R/W  ADAPT_LOOPS_PASS5                  |
 | bit  19:16 R/W  ADAPT_LOOPS_PASS4                  |
 | bit  15:12 R/W  ADAPT_LOOPS_PASS3                  |
 | bit  11:8  R/W  ADAPT_LOOPS_PASS2                  |
 | bit  7:4   R/W  ADAPT_LOOPS_PASS1                  |
 | bit  3:0   R/W  ADAPT_LOOPS_PASS0                  |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_UNUSED_MASK           0x00000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_BIT_ADAPT_LOOPS_PASS7_MSK 0xf0000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_BIT_ADAPT_LOOPS_PASS7_OFF 28
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_BIT_ADAPT_LOOPS_PASS6_MSK 0x0f000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_BIT_ADAPT_LOOPS_PASS6_OFF 24
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_BIT_ADAPT_LOOPS_PASS5_MSK 0x00f00000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_BIT_ADAPT_LOOPS_PASS5_OFF 20
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_BIT_ADAPT_LOOPS_PASS4_MSK 0x000f0000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_BIT_ADAPT_LOOPS_PASS4_OFF 16
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_BIT_ADAPT_LOOPS_PASS3_MSK 0x0000f000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_BIT_ADAPT_LOOPS_PASS3_OFF 12
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_BIT_ADAPT_LOOPS_PASS2_MSK 0x00000f00
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_BIT_ADAPT_LOOPS_PASS2_OFF 8
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_BIT_ADAPT_LOOPS_PASS1_MSK 0x000000f0
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_BIT_ADAPT_LOOPS_PASS1_OFF 4
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_BIT_ADAPT_LOOPS_PASS0_MSK 0x0000000f
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_6_BIT_ADAPT_LOOPS_PASS0_OFF 0

/*----------------------------------------------------.
 | Register 0x00000470 DIGI120_MTSB_CTRL_GLOBAL_CFG_7 |
 +----------------------------------------------------+
 | bit  25    R/W  SSI_OVR_EN                         |
 | bit  23:19 R/W  SSI_MIN_THRESHOLD                  |
 | bit  2     R/W  SSI_ADJUST_THRESHOLD               |
 | bit  1:0   R/W  SSI_REL_AMP                        |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_7_UNUSED_MASK              0xfd07fff8
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_7_BIT_SSI_OVR_EN_MSK           0x02000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_7_BIT_SSI_OVR_EN_OFF           25
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_7_BIT_SSI_MIN_THRESHOLD_MSK    0x00f80000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_7_BIT_SSI_MIN_THRESHOLD_OFF    19
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_7_BIT_SSI_ADJUST_THRESHOLD_MSK 0x00000004
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_7_BIT_SSI_ADJUST_THRESHOLD_OFF 2
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_7_BIT_SSI_REL_AMP_MSK          0x00000003
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_CFG_7_BIT_SSI_REL_AMP_OFF          0

/*---------------------------------------------------.
 | Register 0x00000474 DIGI120_MTSB_CTRL_ADAPT_CFG_1 |
 +---------------------------------------------------+
 | bit  28:25 R/W  RR_PERIOD_GAIN                    |
 | bit  24:21 R/W  RR_PERIOD_ADC_MAP                 |
 | bit  20:17 R/W  RR_PERIOD_OFFSET                  |
 | bit  16:13 R/W  RR_PERIOD_COEF                    |
 | bit  8:5   R/W  RR_PERIOD_DSS                     |
 | bit  4     R/W  ADAPT_MISSION_ENB                 |
 | bit  3:1   R/W  ADAPT_DELAY                       |
 | bit  0     R/W  DSS_ENB                           |
 +--------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_UNUSED_MASK           0xe0001e00
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_BIT_RR_PERIOD_GAIN_MSK    0x1e000000
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_BIT_RR_PERIOD_GAIN_OFF    25
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_BIT_RR_PERIOD_ADC_MAP_MSK 0x01e00000
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_BIT_RR_PERIOD_ADC_MAP_OFF 21
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_BIT_RR_PERIOD_OFFSET_MSK  0x001e0000
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_BIT_RR_PERIOD_OFFSET_OFF  17
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_BIT_RR_PERIOD_COEF_MSK    0x0001e000
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_BIT_RR_PERIOD_COEF_OFF    13
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_BIT_RR_PERIOD_DSS_MSK     0x000001e0
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_BIT_RR_PERIOD_DSS_OFF     5
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_BIT_ADAPT_MISSION_ENB_MSK 0x00000010
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_BIT_ADAPT_MISSION_ENB_OFF 4
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_BIT_ADAPT_DELAY_MSK       0x0000000e
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_BIT_ADAPT_DELAY_OFF       1
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_BIT_DSS_ENB_MSK           0x00000001
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_1_BIT_DSS_ENB_OFF           0

/*---------------------------------------------------.
 | Register 0x00000478 DIGI120_MTSB_CTRL_ADAPT_CFG_2 |
 +---------------------------------------------------+
 | bit  29  R/W  PATH_PATTERN_ENB                    |
 | bit  28  R/W  PRELOAD_ENB_P1_7                    |
 | bit  27  R/W  PRELOAD_ENB_P0                      |
 | bit  8:6 R/W  CLIP_RATE_THRESH                    |
 | bit  5:0 R/W  CLIP_RATE_AMP                       |
 +--------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_2_UNUSED_MASK          0xc7fffe00
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_2_BIT_PATH_PATTERN_ENB_MSK 0x20000000
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_2_BIT_PATH_PATTERN_ENB_OFF 29
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_2_BIT_PRELOAD_ENB_P1_7_MSK 0x10000000
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_2_BIT_PRELOAD_ENB_P1_7_OFF 28
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_2_BIT_PRELOAD_ENB_P0_MSK   0x08000000
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_2_BIT_PRELOAD_ENB_P0_OFF   27
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_2_BIT_CLIP_RATE_THRESH_MSK 0x000001c0
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_2_BIT_CLIP_RATE_THRESH_OFF 6
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_2_BIT_CLIP_RATE_AMP_MSK    0x0000003f
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_2_BIT_CLIP_RATE_AMP_OFF    0

/*------------------------------------------------------.
 | Register 0x0000047c DIGI120_MTSB_CTRL_GLOBAL_ADAPT_3 |
 +------------------------------------------------------+
 | bit  30:26 R/W  TR_FFE_B_PRELOAD                     |
 | bit  25:21 R/W  TR_FFE_A_PRELOAD                     |
 | bit  20:14 R/W  DP_FFE_C_PRELOAD                     |
 | bit  13:7  R/W  DP_FFE_B_PRELOAD                     |
 | bit  6:0   R/W  DP_FFE_A_PRELOAD                     |
 +-----------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_3_UNUSED_MASK          0x80000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_3_BIT_TR_FFE_B_PRELOAD_MSK 0x7c000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_3_BIT_TR_FFE_B_PRELOAD_OFF 26
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_3_BIT_TR_FFE_A_PRELOAD_MSK 0x03e00000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_3_BIT_TR_FFE_A_PRELOAD_OFF 21
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_3_BIT_DP_FFE_C_PRELOAD_MSK 0x001fc000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_3_BIT_DP_FFE_C_PRELOAD_OFF 14
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_3_BIT_DP_FFE_B_PRELOAD_MSK 0x00003f80
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_3_BIT_DP_FFE_B_PRELOAD_OFF 7
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_3_BIT_DP_FFE_A_PRELOAD_MSK 0x0000007f
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_3_BIT_DP_FFE_A_PRELOAD_OFF 0

/*------------------------------------------------------.
 | Register 0x00000480 DIGI120_MTSB_CTRL_GLOBAL_ADAPT_4 |
 +------------------------------------------------------+
 | bit  25:18 R/W  PGA_OFFSET_PRELOAD                   |
 | bit  17:0  R/W  LMS_DATA_SEL                         |
 +-----------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_4_UNUSED_MASK            0xfc000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_4_BIT_PGA_OFFSET_PRELOAD_MSK 0x03fc0000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_4_BIT_PGA_OFFSET_PRELOAD_OFF 18
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_4_BIT_LMS_DATA_SEL_MSK       0x0003ffff
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_4_BIT_LMS_DATA_SEL_OFF       0

/*------------------------------------------------------.
 | Register 0x00000484 DIGI120_MTSB_CTRL_GLOBAL_ADAPT_5 |
 +------------------------------------------------------+
 | bit  26:18 R/W  DFE_COEF2_PRELOAD                    |
 | bit  17:9  R/W  DFE_COEF1_PRELOAD                    |
 | bit  8:0   R/W  DFE_COEF0_PRELOAD                    |
 +-----------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_5_UNUSED_MASK           0xf8000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_5_BIT_DFE_COEF2_PRELOAD_MSK 0x07fc0000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_5_BIT_DFE_COEF2_PRELOAD_OFF 18
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_5_BIT_DFE_COEF1_PRELOAD_MSK 0x0003fe00
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_5_BIT_DFE_COEF1_PRELOAD_OFF 9
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_5_BIT_DFE_COEF0_PRELOAD_MSK 0x000001ff
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_5_BIT_DFE_COEF0_PRELOAD_OFF 0

/*------------------------------------------------------.
 | Register 0x00000490 DIGI120_MTSB_CTRL_GLOBAL_ADAPT_8 |
 +------------------------------------------------------+
 | bit  9:4 R/W  OFL_DECAY                              |
 | bit  3:0 R/W  ADC_MAP_PRELOAD                        |
 +-----------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_8_UNUSED_MASK         0xfffffc00
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_8_BIT_OFL_DECAY_MSK       0x000003f0
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_8_BIT_OFL_DECAY_OFF       4
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_8_BIT_ADC_MAP_PRELOAD_MSK 0x0000000f
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADAPT_8_BIT_ADC_MAP_PRELOAD_OFF 0

/*---------------------------------------------------.
 | Register 0x00000494 DIGI120_MTSB_CTRL_ADAPT_CFG_9 |
 +---------------------------------------------------+
 | bit  17:0 R/W  OBJECTS_EN_PASS0                   |
 +--------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_9_UNUSED_MASK          0xfffc0000
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_9_BIT_OBJECTS_EN_PASS0_MSK 0x0003ffff
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_9_BIT_OBJECTS_EN_PASS0_OFF 0

/*----------------------------------------------------.
 | Register 0x00000498 DIGI120_MTSB_CTRL_ADAPT_CFG_10 |
 +----------------------------------------------------+
 | bit  17:0 R/W  OBJECTS_EN_PASS1                    |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_10_UNUSED_MASK          0xfffc0000
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_10_BIT_OBJECTS_EN_PASS1_MSK 0x0003ffff
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_10_BIT_OBJECTS_EN_PASS1_OFF 0

/*----------------------------------------------------.
 | Register 0x0000049c DIGI120_MTSB_CTRL_ADAPT_CFG_11 |
 +----------------------------------------------------+
 | bit  17:0 R/W  OBJECTS_EN_PASS2                    |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_11_UNUSED_MASK          0xfffc0000
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_11_BIT_OBJECTS_EN_PASS2_MSK 0x0003ffff
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_11_BIT_OBJECTS_EN_PASS2_OFF 0

/*----------------------------------------------------.
 | Register 0x000004a0 DIGI120_MTSB_CTRL_ADAPT_CFG_12 |
 +----------------------------------------------------+
 | bit  17:0 R/W  OBJECTS_EN_PASS3                    |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_12_UNUSED_MASK          0xfffc0000
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_12_BIT_OBJECTS_EN_PASS3_MSK 0x0003ffff
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_12_BIT_OBJECTS_EN_PASS3_OFF 0

/*----------------------------------------------------.
 | Register 0x000004a4 DIGI120_MTSB_CTRL_ADAPT_CFG_13 |
 +----------------------------------------------------+
 | bit  17:0 R/W  OBJECTS_EN_PASS4                    |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_13_UNUSED_MASK          0xfffc0000
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_13_BIT_OBJECTS_EN_PASS4_MSK 0x0003ffff
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_13_BIT_OBJECTS_EN_PASS4_OFF 0

/*----------------------------------------------------.
 | Register 0x000004a8 DIGI120_MTSB_CTRL_ADAPT_CFG_14 |
 +----------------------------------------------------+
 | bit  17:0 R/W  OBJECTS_EN_PASS5                    |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_14_UNUSED_MASK          0xfffc0000
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_14_BIT_OBJECTS_EN_PASS5_MSK 0x0003ffff
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_14_BIT_OBJECTS_EN_PASS5_OFF 0

/*----------------------------------------------------.
 | Register 0x000004ac DIGI120_MTSB_CTRL_ADAPT_CFG_15 |
 +----------------------------------------------------+
 | bit  17:0 R/W  OBJECTS_EN_PASS6                    |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_15_UNUSED_MASK          0xfffc0000
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_15_BIT_OBJECTS_EN_PASS6_MSK 0x0003ffff
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_15_BIT_OBJECTS_EN_PASS6_OFF 0

/*----------------------------------------------------.
 | Register 0x000004b0 DIGI120_MTSB_CTRL_ADAPT_CFG_16 |
 +----------------------------------------------------+
 | bit  17:0 R/W  OBJECTS_EN_PASS7                    |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_16_UNUSED_MASK          0xfffc0000
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_16_BIT_OBJECTS_EN_PASS7_MSK 0x0003ffff
#define PCBI_REG_DIGI120_MTSB_CTRL_ADAPT_CFG_16_BIT_OBJECTS_EN_PASS7_OFF 0

/*---------------------------------------------------------.
 | Register 0x000004b8 DIGI120_MTSB_CTRL_PGA_LUT_TBL_CFG_1 |
 +---------------------------------------------------------+
 | bit  31    R/W  PGA_LUT_RD                              |
 | bit  30    R/W  PGA_LUT_WR                              |
 | bit  29    R/W  PGA_LUT_PEAK_EN                         |
 | bit  28:24 R/W  PGA_LUT_ADDRESS                         |
 | bit  20:0  R/W  PGA_LUT_WR_DATA                         |
 +--------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_PGA_LUT_TBL_CFG_1_UNUSED_MASK         0x00e00000
#define PCBI_REG_DIGI120_MTSB_CTRL_PGA_LUT_TBL_CFG_1_BIT_PGA_LUT_RD_MSK      0x80000000
#define PCBI_REG_DIGI120_MTSB_CTRL_PGA_LUT_TBL_CFG_1_BIT_PGA_LUT_RD_OFF      31
#define PCBI_REG_DIGI120_MTSB_CTRL_PGA_LUT_TBL_CFG_1_BIT_PGA_LUT_WR_MSK      0x40000000
#define PCBI_REG_DIGI120_MTSB_CTRL_PGA_LUT_TBL_CFG_1_BIT_PGA_LUT_WR_OFF      30
#define PCBI_REG_DIGI120_MTSB_CTRL_PGA_LUT_TBL_CFG_1_BIT_PGA_LUT_PEAK_EN_MSK 0x20000000
#define PCBI_REG_DIGI120_MTSB_CTRL_PGA_LUT_TBL_CFG_1_BIT_PGA_LUT_PEAK_EN_OFF 29
#define PCBI_REG_DIGI120_MTSB_CTRL_PGA_LUT_TBL_CFG_1_BIT_PGA_LUT_ADDRESS_MSK 0x1f000000
#define PCBI_REG_DIGI120_MTSB_CTRL_PGA_LUT_TBL_CFG_1_BIT_PGA_LUT_ADDRESS_OFF 24
#define PCBI_REG_DIGI120_MTSB_CTRL_PGA_LUT_TBL_CFG_1_BIT_PGA_LUT_WR_DATA_MSK 0x001fffff
#define PCBI_REG_DIGI120_MTSB_CTRL_PGA_LUT_TBL_CFG_1_BIT_PGA_LUT_WR_DATA_OFF 0

/*---------------------------------------------------------.
 | Register 0x000004bc DIGI120_MTSB_CTRL_PGA_LUT_TBL_STS_1 |
 +---------------------------------------------------------+
 | bit  20:0 R  PGA_LUT_RD_DATA                            |
 +--------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_PGA_LUT_TBL_STS_1_UNUSED_MASK         0xffe00000
#define PCBI_REG_DIGI120_MTSB_CTRL_PGA_LUT_TBL_STS_1_BIT_PGA_LUT_RD_DATA_MSK 0x001fffff
#define PCBI_REG_DIGI120_MTSB_CTRL_PGA_LUT_TBL_STS_1_BIT_PGA_LUT_RD_DATA_OFF 0

/*--------------------------------------------------------.
 | Register 0x000004c0 DIGI120_MTSB_CTRL_GLOBAL_ADC_CFG_2 |
 +--------------------------------------------------------+
 | bit  3:0 R/W  PI_ENB                                   |
 +-------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADC_CFG_2_UNUSED_MASK 0xfffffff0
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADC_CFG_2_BIT_PI_ENB_MSK  0x0000000f
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_ADC_CFG_2_BIT_PI_ENB_OFF  0

/*----------------------------------------------------------.
 | Register 0x000004c4 DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_1 |
 +----------------------------------------------------------+
 | bit  31:0 R/W  PHGEN_REGV_TIMER_VALUE                    |
 +---------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_1_UNUSED_MASK                0x00000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_1_BIT_PHGEN_REGV_TIMER_VALUE_MSK 0xffffffff
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_1_BIT_PHGEN_REGV_TIMER_VALUE_OFF 0

/*----------------------------------------------------------.
 | Register 0x000004c8 DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_2 |
 +----------------------------------------------------------+
 | bit  24    R/W  PHGEN_REGV_INVERT                        |
 | bit  23:16 R/W  PHGEN_REGV_TOLERANCE                     |
 | bit  15:0  R/W  PHGEN_REGV_WINDOW_SIZE                   |
 +---------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_2_UNUSED_MASK                0xfe000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_2_BIT_PHGEN_REGV_INVERT_MSK      0x01000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_2_BIT_PHGEN_REGV_INVERT_OFF      24
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_2_BIT_PHGEN_REGV_TOLERANCE_MSK   0x00ff0000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_2_BIT_PHGEN_REGV_TOLERANCE_OFF   16
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_2_BIT_PHGEN_REGV_WINDOW_SIZE_MSK 0x0000ffff
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_2_BIT_PHGEN_REGV_WINDOW_SIZE_OFF 0

/*----------------------------------------------------------.
 | Register 0x000004cc DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_3 |
 +----------------------------------------------------------+
 | bit  26:18 R/W  PHGEN_REGV_FT_START_VAL                  |
 | bit  17:9  R/W  PHGEN_REGV_HARD_MAX_LIMIT                |
 | bit  8:0   R/W  PHGEN_REGV_SOFT_MAX_LIMIT                |
 +---------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_3_UNUSED_MASK                   0xf8000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_3_BIT_PHGEN_REGV_FT_START_VAL_MSK   0x07fc0000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_3_BIT_PHGEN_REGV_FT_START_VAL_OFF   18
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_3_BIT_PHGEN_REGV_HARD_MAX_LIMIT_MSK 0x0003fe00
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_3_BIT_PHGEN_REGV_HARD_MAX_LIMIT_OFF 9
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_3_BIT_PHGEN_REGV_SOFT_MAX_LIMIT_MSK 0x000001ff
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_3_BIT_PHGEN_REGV_SOFT_MAX_LIMIT_OFF 0

/*----------------------------------------------------------.
 | Register 0x000004d0 DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_4 |
 +----------------------------------------------------------+
 | bit  26:18 R/W  PHGEN_REGV_OFFSET_VAL                    |
 | bit  17:9  R/W  PHGEN_REGV_HARD_MIN_LIMIT                |
 | bit  8:0   R/W  PHGEN_REGV_SOFT_MIN_LIMIT                |
 +---------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_4_UNUSED_MASK                   0xf8000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_4_BIT_PHGEN_REGV_OFFSET_VAL_MSK     0x07fc0000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_4_BIT_PHGEN_REGV_OFFSET_VAL_OFF     18
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_4_BIT_PHGEN_REGV_HARD_MIN_LIMIT_MSK 0x0003fe00
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_4_BIT_PHGEN_REGV_HARD_MIN_LIMIT_OFF 9
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_4_BIT_PHGEN_REGV_SOFT_MIN_LIMIT_MSK 0x000001ff
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_CFG_4_BIT_PHGEN_REGV_SOFT_MIN_LIMIT_OFF 0

/*-------------------------------------------------------------.
 | Register 0x000004d4 DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_1 |
 +-------------------------------------------------------------+
 | bit  31:0 R/W  PHGEN_FT_TIMER_VALUE                         |
 +------------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_1_UNUSED_MASK              0x00000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_1_BIT_PHGEN_FT_TIMER_VALUE_MSK 0xffffffff
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_1_BIT_PHGEN_FT_TIMER_VALUE_OFF 0

/*-------------------------------------------------------------.
 | Register 0x000004d8 DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_2 |
 +-------------------------------------------------------------+
 | bit  24    R/W  PHGEN_FT_INVERT                             |
 | bit  23:16 R/W  PHGEN_FT_TOLERANCE                          |
 | bit  15:0  R/W  PHGEN_FT_WINDOW_SIZE                        |
 +------------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_2_UNUSED_MASK              0xfe000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_2_BIT_PHGEN_FT_INVERT_MSK      0x01000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_2_BIT_PHGEN_FT_INVERT_OFF      24
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_2_BIT_PHGEN_FT_TOLERANCE_MSK   0x00ff0000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_2_BIT_PHGEN_FT_TOLERANCE_OFF   16
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_2_BIT_PHGEN_FT_WINDOW_SIZE_MSK 0x0000ffff
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_2_BIT_PHGEN_FT_WINDOW_SIZE_OFF 0

/*-------------------------------------------------------------.
 | Register 0x000004dc DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_3 |
 +-------------------------------------------------------------+
 | bit  17:9 R/W  PHGEN_FT_HARD_MAX_LIMIT                      |
 | bit  8:0  R/W  PHGEN_FT_SOFT_MAX_LIMIT                      |
 +------------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_3_UNUSED_MASK                 0xfffc0000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_3_BIT_PHGEN_FT_HARD_MAX_LIMIT_MSK 0x0003fe00
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_3_BIT_PHGEN_FT_HARD_MAX_LIMIT_OFF 9
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_3_BIT_PHGEN_FT_SOFT_MAX_LIMIT_MSK 0x000001ff
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_3_BIT_PHGEN_FT_SOFT_MAX_LIMIT_OFF 0

/*-------------------------------------------------------------.
 | Register 0x000004e0 DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_4 |
 +-------------------------------------------------------------+
 | bit  26:18 R/W  PHGEN_FT_OFFSET_VAL                         |
 | bit  17:9  R/W  PHGEN_FT_HARD_MIN_LIMIT                     |
 | bit  8:0   R/W  PHGEN_FT_SOFT_MIN_LIMIT                     |
 +------------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_4_UNUSED_MASK                 0xf8000000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_4_BIT_PHGEN_FT_OFFSET_VAL_MSK     0x07fc0000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_4_BIT_PHGEN_FT_OFFSET_VAL_OFF     18
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_4_BIT_PHGEN_FT_HARD_MIN_LIMIT_MSK 0x0003fe00
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_4_BIT_PHGEN_FT_HARD_MIN_LIMIT_OFF 9
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_4_BIT_PHGEN_FT_SOFT_MIN_LIMIT_MSK 0x000001ff
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_FT_CFG_4_BIT_PHGEN_FT_SOFT_MIN_LIMIT_OFF 0

/*---------------------------------------------------------------.
 | Register 0x000004e4 DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1 |
 +---------------------------------------------------------------+
 | bit  28:23 R/W  PHGEN_CT_SOFT_MAX_LIMIT                       |
 | bit  22:17 R/W  PHGEN_CT_SOFT_MIN_LIMIT                       |
 | bit  16:15 R/W  PHGEN_MODE_7D6                                |
 | bit  14:10 R/W  PHGEN_MODE_5D1                                |
 | bit  9     R/W  PHGEN_CT_INVERT                               |
 | bit  8     R/W  PHGEN_ATMSB                                   |
 | bit  7:5   R/W  PHGEN_CT_SETTLE                               |
 | bit  4:3   R/W  PHGEN_CT_NUM_CYCLE                            |
 +--------------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_UNUSED_MASK                 0xe0000007
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_BIT_PHGEN_CT_SOFT_MAX_LIMIT_MSK 0x1f800000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_BIT_PHGEN_CT_SOFT_MAX_LIMIT_OFF 23
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_BIT_PHGEN_CT_SOFT_MIN_LIMIT_MSK 0x007e0000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_BIT_PHGEN_CT_SOFT_MIN_LIMIT_OFF 17
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_BIT_PHGEN_MODE_7D6_MSK          0x00018000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_BIT_PHGEN_MODE_7D6_OFF          15
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_BIT_PHGEN_MODE_5D1_MSK          0x00007c00
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_BIT_PHGEN_MODE_5D1_OFF          10
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_BIT_PHGEN_CT_INVERT_MSK         0x00000200
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_BIT_PHGEN_CT_INVERT_OFF         9
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_BIT_PHGEN_ATMSB_MSK             0x00000100
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_BIT_PHGEN_ATMSB_OFF             8
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_BIT_PHGEN_CT_SETTLE_MSK         0x000000e0
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_BIT_PHGEN_CT_SETTLE_OFF         5
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_BIT_PHGEN_CT_NUM_CYCLE_MSK      0x00000018
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_MABC_CFG_1_BIT_PHGEN_CT_NUM_CYCLE_OFF      3

/*----------------------------------------------------------.
 | Register 0x000004e8 DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OVR_1 |
 +----------------------------------------------------------+
 | bit  17    R/W  PHGEN_CT_OVR_EN                          |
 | bit  16    R/W  PHGEN_CT_OVR_DONE                        |
 | bit  15:10 R/W  PHGEN_CT_OVR_VALUE                       |
 | bit  9     R/W  PHGEN_FT_OVR_EN                          |
 | bit  8:0   R/W  PHGEN_FT_OVR_VALUE                       |
 +---------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OVR_1_UNUSED_MASK            0xfffc0000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OVR_1_BIT_PHGEN_CT_OVR_EN_MSK    0x00020000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OVR_1_BIT_PHGEN_CT_OVR_EN_OFF    17
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OVR_1_BIT_PHGEN_CT_OVR_DONE_MSK  0x00010000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OVR_1_BIT_PHGEN_CT_OVR_DONE_OFF  16
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OVR_1_BIT_PHGEN_CT_OVR_VALUE_MSK 0x0000fc00
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OVR_1_BIT_PHGEN_CT_OVR_VALUE_OFF 10
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OVR_1_BIT_PHGEN_FT_OVR_EN_MSK    0x00000200
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OVR_1_BIT_PHGEN_FT_OVR_EN_OFF    9
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OVR_1_BIT_PHGEN_FT_OVR_VALUE_MSK 0x000001ff
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OVR_1_BIT_PHGEN_FT_OVR_VALUE_OFF 0

/*----------------------------------------------------------.
 | Register 0x000004ec DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OBS_1 |
 +----------------------------------------------------------+
 | bit  18:13 R  PHGEN_CTUNE_OBS                            |
 | bit  12:4  R  PHGEN_FTUNE_OBS                            |
 | bit  3     R  PHGEN_DLYCOR_DATA_OBS                      |
 | bit  2     R  PHGEN_REGV_TIMER_OUT                       |
 | bit  1     R  PHGEN_FT_TIMER_OUT                         |
 | bit  0     R  PHGEN_CT_DONE                              |
 +---------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OBS_1_UNUSED_MASK               0xfff80000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OBS_1_BIT_PHGEN_CTUNE_OBS_MSK       0x0007e000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OBS_1_BIT_PHGEN_CTUNE_OBS_OFF       13
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OBS_1_BIT_PHGEN_FTUNE_OBS_MSK       0x00001ff0
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OBS_1_BIT_PHGEN_FTUNE_OBS_OFF       4
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OBS_1_BIT_PHGEN_DLYCOR_DATA_OBS_MSK 0x00000008
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OBS_1_BIT_PHGEN_DLYCOR_DATA_OBS_OFF 3
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OBS_1_BIT_PHGEN_REGV_TIMER_OUT_MSK  0x00000004
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OBS_1_BIT_PHGEN_REGV_TIMER_OUT_OFF  2
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OBS_1_BIT_PHGEN_FT_TIMER_OUT_MSK    0x00000002
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OBS_1_BIT_PHGEN_FT_TIMER_OUT_OFF    1
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OBS_1_BIT_PHGEN_CT_DONE_MSK         0x00000001
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_PHGEN_OBS_1_BIT_PHGEN_CT_DONE_OFF         0

/*--------------------------------------------------.
 | Register 0x000004f0 DIGI120_MTSB_CTRL_GLOBAL_INT |
 +--------------------------------------------------+
 | bit  4 R/W  PHGEN_CT_OVR_LIMIT_INT_E             |
 | bit  3 R/W  PHGEN_REGV_INT_MAX_LIMIT_E           |
 | bit  2 R/W  PHGEN_REGV_INT_MIN_LIMIT_E           |
 | bit  1 R/W  PHGEN_FT_INT_MAX_LIMIT_E             |
 | bit  0 R/W  PHGEN_FT_INT_MIN_LIMIT_E             |
 +-------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_UNUSED_MASK                    0xffffffe0
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_BIT_PHGEN_CT_OVR_LIMIT_INT_E_MSK   0x00000010
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_BIT_PHGEN_CT_OVR_LIMIT_INT_E_OFF   4
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_BIT_PHGEN_REGV_INT_MAX_LIMIT_E_MSK 0x00000008
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_BIT_PHGEN_REGV_INT_MAX_LIMIT_E_OFF 3
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_BIT_PHGEN_REGV_INT_MIN_LIMIT_E_MSK 0x00000004
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_BIT_PHGEN_REGV_INT_MIN_LIMIT_E_OFF 2
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_BIT_PHGEN_FT_INT_MAX_LIMIT_E_MSK   0x00000002
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_BIT_PHGEN_FT_INT_MAX_LIMIT_E_OFF   1
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_BIT_PHGEN_FT_INT_MIN_LIMIT_E_MSK   0x00000001
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_BIT_PHGEN_FT_INT_MIN_LIMIT_E_OFF   0

/*----------------------------------------------------.
 | Register 0x000004f4 DIGI120_MTSB_CTRL_GLOBAL_INT_E |
 +----------------------------------------------------+
 | bit  4 R/W  PHGEN_CT_OVR_LIMIT_INT_I               |
 | bit  3 R/W  PHGEN_REGV_INT_MAX_LIMIT_I             |
 | bit  2 R/W  PHGEN_REGV_INT_MIN_LIMIT_I             |
 | bit  1 R/W  PHGEN_FT_INT_MAX_LIMIT_I               |
 | bit  0 R/W  PHGEN_FT_INT_MIN_LIMIT_I               |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_E_UNUSED_MASK                    0xffffffe0
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_E_BIT_PHGEN_CT_OVR_LIMIT_INT_I_MSK   0x00000010
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_E_BIT_PHGEN_CT_OVR_LIMIT_INT_I_OFF   4
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_E_BIT_PHGEN_REGV_INT_MAX_LIMIT_I_MSK 0x00000008
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_E_BIT_PHGEN_REGV_INT_MAX_LIMIT_I_OFF 3
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_E_BIT_PHGEN_REGV_INT_MIN_LIMIT_I_MSK 0x00000004
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_E_BIT_PHGEN_REGV_INT_MIN_LIMIT_I_OFF 2
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_E_BIT_PHGEN_FT_INT_MAX_LIMIT_I_MSK   0x00000002
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_E_BIT_PHGEN_FT_INT_MAX_LIMIT_I_OFF   1
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_E_BIT_PHGEN_FT_INT_MIN_LIMIT_I_MSK   0x00000001
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_E_BIT_PHGEN_FT_INT_MIN_LIMIT_I_OFF   0

/*----------------------------------------------------.
 | Register 0x000004f8 DIGI120_MTSB_CTRL_GLOBAL_INT_V |
 +----------------------------------------------------+
 | bit  4 R  PHGEN_CT_OVR_LIMIT_INT_V                 |
 | bit  3 R  PHGEN_REGV_INT_MAX_LIMIT_V               |
 | bit  2 R  PHGEN_REGV_INT_MIN_LIMIT_V               |
 | bit  1 R  PHGEN_FT_INT_MAX_LIMIT_V                 |
 | bit  0 R  PHGEN_FT_INT_MIN_LIMIT_V                 |
 +---------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_V_UNUSED_MASK                    0xffffffe0
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_V_BIT_PHGEN_CT_OVR_LIMIT_INT_V_MSK   0x00000010
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_V_BIT_PHGEN_CT_OVR_LIMIT_INT_V_OFF   4
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_V_BIT_PHGEN_REGV_INT_MAX_LIMIT_V_MSK 0x00000008
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_V_BIT_PHGEN_REGV_INT_MAX_LIMIT_V_OFF 3
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_V_BIT_PHGEN_REGV_INT_MIN_LIMIT_V_MSK 0x00000004
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_V_BIT_PHGEN_REGV_INT_MIN_LIMIT_V_OFF 2
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_V_BIT_PHGEN_FT_INT_MAX_LIMIT_V_MSK   0x00000002
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_V_BIT_PHGEN_FT_INT_MAX_LIMIT_V_OFF   1
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_V_BIT_PHGEN_FT_INT_MIN_LIMIT_V_MSK   0x00000001
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_INT_V_BIT_PHGEN_FT_INT_MIN_LIMIT_V_OFF   0

/*-------------------------------------------------------------.
 | Register 0x000004fc DIGI120_MTSB_CTRL_GLOBAL_VGP_STRT_CFG_1 |
 +-------------------------------------------------------------+
 | bit  15 R/W  VGP_OCC_START                                  |
 +------------------------------------------------------------*/
#define PMC_PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_VGP_STRT_CFG_1_UNUSED_MASK       0xffff7fff
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_VGP_STRT_CFG_1_BIT_VGP_OCC_START_MSK 0x00008000
#define PCBI_REG_DIGI120_MTSB_CTRL_GLOBAL_VGP_STRT_CFG_1_BIT_VGP_OCC_START_OFF 15

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _S16_MTSB_CTRL_REGS_H */
