// Seed: 2209204717
module module_0 (
    input tri1 id_0
);
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1
);
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
  localparam id_3 = 1;
  assign id_0 = -1'd0;
  logic id_4;
endmodule
module module_2 #(
    parameter id_0 = 32'd58,
    parameter id_1 = 32'd30
) (
    input  tri1 _id_0,
    input  tri1 _id_1,
    output tri  id_2
    , id_6,
    output wand id_3,
    input  wand id_4
);
  logic id_7[id_1 : id_0];
  ;
  assign id_7 = 1;
  logic id_8;
  logic [-1 : -1] id_9;
  tri0 id_10;
  always @(1) @(posedge id_7 && 1) @(posedge id_8 or(id_1) - 1 != 1) @(1) $clog2(54);
  ;
  assign id_3 = -1'b0 <-> id_1;
  module_0 modCall_1 (id_4);
  uwire \id_11 = -1;
  assign id_7  = -1'h0;
  assign id_10 = -1;
  and primCall (id_3, id_9, id_8, id_7, id_10, id_6, id_4);
endmodule
