# riscv_cpu_core

InstructionFetchUnit.v :Contains the verilog code of the Instruction Fetch Unit<br>
InstructionFetchUnit_TestBench.v : Contains the verilog code of the test bench of  the Instruction Fetch Unit<br>
simulation : it is the executable file of both the source code and test bench <br>
simulation.vcd : this can be observed by GTKwave<br>


