
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003848                       # Number of seconds simulated
sim_ticks                                  3848260000                       # Number of ticks simulated
final_tick                                 3848260000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 137435                       # Simulator instruction rate (inst/s)
host_op_rate                                   180919                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40970935                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666228                       # Number of bytes of host memory used
host_seconds                                    93.93                       # Real time elapsed on the host
sim_insts                                    12908748                       # Number of instructions simulated
sim_ops                                      16993136                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           82432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          162112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             244544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        82432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         82432                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3821                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           21420590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           42126052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              63546642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      21420590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21420590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          21420590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          42126052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             63546642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3821                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3821                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 244544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  244544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3848176500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3821                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    388.396166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   228.968840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   366.786865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          194     30.99%     30.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          121     19.33%     50.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           67     10.70%     61.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           45      7.19%     68.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           31      4.95%     73.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           30      4.79%     77.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      1.28%     79.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      1.92%     81.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          118     18.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          626                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     51292250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               122936000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   19105000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13423.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32173.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        63.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     63.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3186                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1007112.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2527560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1332045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14494200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             27770400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               868800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        97147380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        15356640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        849352020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1035278565                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            269.025109                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3784976500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1031500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11198000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3532063250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     39984750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      50933750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    213048750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2006340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1043625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12787740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         25200240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24919830                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1672800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       102301320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         9655680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        850648080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1030235655                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            267.714670                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3789189750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3046500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      10672000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3539764500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     25142500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      45304500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    224330000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  980565                       # Number of BP lookups
system.cpu.branchPred.condPredicted            980565                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             38879                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               962099                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    7558                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                680                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          962099                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             906740                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            55359                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         5582                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1912924                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      518706                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2441                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           121                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1056389                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           178                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    76                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3848260000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7696521                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1097602                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14369913                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      980565                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             914298                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6458848                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   77990                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        162                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           696                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1056312                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 12302                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7596457                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.507013                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.265491                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4226218     55.63%     55.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   268078      3.53%     59.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   351905      4.63%     63.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   152132      2.00%     65.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   384242      5.06%     70.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   307761      4.05%     74.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   249735      3.29%     78.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   209136      2.75%     80.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1447250     19.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7596457                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.127404                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.867066                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   799139                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4351236                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    833573                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1573514                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  38995                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               17998077                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  38995                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1336078                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  238628                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3818                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1860525                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4118413                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               17859238                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2045                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2428468                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1438266                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  30846                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            31064752                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              47950812                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         34658934                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             18775                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29811636                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1253116                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                161                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            125                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7774993                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1928431                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              536042                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            638171                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           345146                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   17588426                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 253                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  17319066                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3348                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          595542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1046848                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            177                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7596457                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.279887                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.470567                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              709446      9.34%      9.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1514722     19.94%     29.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2525742     33.25%     62.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1602784     21.10%     83.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              682723      8.99%     92.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              309748      4.08%     96.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              151281      1.99%     98.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               42898      0.56%     99.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               57113      0.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7596457                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13396     78.91%     78.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    39      0.23%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2369     13.95%     93.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1079      6.36%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                39      0.23%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               54      0.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             14500      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14854239     85.77%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   68      0.00%     85.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3080      0.02%     85.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4481      0.03%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1915475     11.06%     96.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              524433      3.03%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2329      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            461      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17319066                       # Type of FU issued
system.cpu.iq.rate                           2.250246                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       16976                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000980                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           42239883                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          18168437                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     17258942                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               15030                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              15879                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         6592                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               17314021                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    7521                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           232518                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        61144                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        23382                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           271                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  38995                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  148444                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  8128                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            17588679                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             36469                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1928431                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               536042                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                157                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1044                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6747                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            108                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          32259                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         9090                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                41349                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              17286029                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1912854                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33037                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2431552                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   870465                       # Number of branches executed
system.cpu.iew.exec_stores                     518698                       # Number of stores executed
system.cpu.iew.exec_rate                     2.245954                       # Inst execution rate
system.cpu.iew.wb_sent                       17272349                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      17265534                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  15205705                       # num instructions producing a value
system.cpu.iew.wb_consumers                  31773197                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.243291                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.478570                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          595617                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             38922                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7497305                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.266566                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.152717                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       900463     12.01%     12.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2977862     39.72%     51.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1414279     18.86%     70.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       708082      9.44%     80.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       317224      4.23%     84.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       319784      4.27%     88.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       200246      2.67%     91.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       281742      3.76%     94.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       377623      5.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7497305                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12908748                       # Number of instructions committed
system.cpu.commit.committedOps               16993136                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2379947                       # Number of memory references committed
system.cpu.commit.loads                       1867287                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     850234                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       4311                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  16979079                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 6035                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        11594      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14595990     85.89%     85.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              51      0.00%     85.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             2753      0.02%     85.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2801      0.02%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1866263     10.98%     96.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         512244      3.01%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1024      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          416      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          16993136                       # Class of committed instruction
system.cpu.commit.bw_lim_events                377623                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     24708435                       # The number of ROB reads
system.cpu.rob.rob_writes                    35277447                       # The number of ROB writes
system.cpu.timesIdled                             820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          100064                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12908748                       # Number of Instructions Simulated
system.cpu.committedOps                      16993136                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.596225                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.596225                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.677219                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.677219                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 33477270                       # number of integer regfile reads
system.cpu.int_regfile_writes                15867385                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     10097                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5669                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   8576376                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 14266772                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4194582                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1863                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1009.132581                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2176007                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2887                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            753.726013                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            185500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1009.132581                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.985481                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985481                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          936                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4383737                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4383737                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1663847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1663847                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       512160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         512160                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2176007                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2176007                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2176007                       # number of overall hits
system.cpu.dcache.overall_hits::total         2176007                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        13916                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13916                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          502                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          502                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        14418                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14418                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        14418                       # number of overall misses
system.cpu.dcache.overall_misses::total         14418                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    886350500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    886350500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     40133500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40133500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    926484000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    926484000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    926484000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    926484000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1677763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1677763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       512662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       512662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2190425                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2190425                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2190425                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2190425                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008294                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000979                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006582                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006582                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006582                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006582                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63692.907445                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63692.907445                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 79947.211155                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79947.211155                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64258.843113                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64258.843113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64258.843113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64258.843113                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13808                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          550                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               237                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.261603                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           50                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          590                       # number of writebacks
system.cpu.dcache.writebacks::total               590                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        11525                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11525                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        11531                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11531                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        11531                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11531                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2391                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          496                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          496                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2887                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2887                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2887                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2887                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    179606000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    179606000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     39392500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39392500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    218998500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    218998500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    218998500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    218998500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000967                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000967                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001318                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001318                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001318                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001318                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 75117.524049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75117.524049                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79420.362903                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79420.362903                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75856.771735                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75856.771735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75856.771735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75856.771735                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               912                       # number of replacements
system.cpu.icache.tags.tagsinuse           505.671128                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1054375                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1423                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            740.952214                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   505.671128                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.987639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          231                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2114047                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2114047                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1054375                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1054375                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1054375                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1054375                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1054375                       # number of overall hits
system.cpu.icache.overall_hits::total         1054375                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1937                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1937                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1937                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1937                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1937                       # number of overall misses
system.cpu.icache.overall_misses::total          1937                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    143056497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    143056497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    143056497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    143056497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    143056497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    143056497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1056312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1056312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1056312                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1056312                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1056312                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1056312                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001834                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001834                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001834                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001834                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001834                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001834                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 73854.670625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73854.670625                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 73854.670625                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73854.670625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 73854.670625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73854.670625                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1658                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.363636                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          912                       # number of writebacks
system.cpu.icache.writebacks::total               912                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          514                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          514                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          514                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          514                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          514                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          514                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1423                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1423                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1423                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1423                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1423                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1423                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    110865997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    110865997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    110865997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    110865997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    110865997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    110865997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001347                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001347                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001347                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001347                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77910.047084                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77910.047084                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77910.047084                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77910.047084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77910.047084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77910.047084                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3422.135363                       # Cycle average of tags in use
system.l2.tags.total_refs                        3252                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3821                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.851086                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        988.271783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2433.863580                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.030160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.074276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.104435                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3821                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3519                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.116608                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     60405                       # Number of tag accesses
system.l2.tags.data_accesses                    60405                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          590                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              590                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          910                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              910                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 21                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    21                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                135                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            333                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               333                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   135                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   354                       # number of demand (read+write) hits
system.l2.demand_hits::total                      489                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  135                       # number of overall hits
system.l2.overall_hits::cpu.data                  354                       # number of overall hits
system.l2.overall_hits::total                     489                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              475                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 475                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1288                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         2058                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2058                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1288                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2533                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3821                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1288                       # number of overall misses
system.l2.overall_misses::cpu.data               2533                       # number of overall misses
system.l2.overall_misses::total                  3821                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     38418000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      38418000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    107271000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107271000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    172458000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    172458000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     107271000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     210876000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        318147000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    107271000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    210876000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       318147000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          590                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          590                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          910                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          910                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         2391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1423                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              2887                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4310                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1423                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             2887                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4310                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.957661                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957661                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.905130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.905130                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.860728                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860728                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.905130                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.877381                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.886543                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.905130                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.877381                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.886543                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data        80880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        80880                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83284.937888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83284.937888                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 83798.833819                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83798.833819                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83284.937888                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83251.480458                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83262.758440                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83284.937888                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83251.480458                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83262.758440                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          475                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            475                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1288                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1288                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         2058                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2058                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3821                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3821                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     33668000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33668000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     94391000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     94391000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    151878000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    151878000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     94391000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    185546000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    279937000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     94391000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    185546000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    279937000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.957661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.905130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.860728                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.860728                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.905130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.877381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.886543                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.905130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.877381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.886543                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        70880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        70880                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73284.937888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73284.937888                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73798.833819                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73798.833819                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 73284.937888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73251.480458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73262.758440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 73284.937888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73251.480458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73262.758440                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3821                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3346                       # Transaction distribution
system.membus.trans_dist::ReadExReq               475                       # Transaction distribution
system.membus.trans_dist::ReadExResp              475                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3346                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       244544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       244544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  244544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3821                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3821    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3821                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4651000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20221500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7085                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2778                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3848260000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3814                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          590                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          912                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1273                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             496                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1423                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2391                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       149440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       222528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 371968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4310                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003480                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058898                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4295     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     15      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4310                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5044500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2134999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4330500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
