

================================================================
== Vivado HLS Report for 'compute_a_b208'
================================================================
* Date:           Sun Mar 14 17:36:53 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fishery
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.084 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   129706|   129706| 1.297 ms | 1.297 ms |  129706|  129706|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   129704|   129704|       106|          1|          1|  129600|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      8|       0|     390|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|   14961|   11436|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     120|    -|
|Register         |        4|      -|     509|     260|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      8|   15470|   12206|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |       2|       4|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |net_holes_detectibNq_U41  |net_holes_detectibNq  |        0|      0|  4987|  3812|    0|
    |net_holes_detectibNq_U42  |net_holes_detectibNq  |        0|      0|  4987|  3812|    0|
    |net_holes_detectibOq_U43  |net_holes_detectibOq  |        0|      0|  4987|  3812|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|      0| 14961| 11436|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |r_V_5_fu_170_p2                       |     *    |      4|  0|  20|          32|          32|
    |r_V_6_fu_284_p2                       |     *    |      4|  0|  20|          32|          32|
    |add_ln887_fu_124_p2                   |     +    |      0|  0|  24|          17|           1|
    |p_Val2_22_fu_244_p2                   |     +    |      0|  0|  39|          32|          32|
    |p_Val2_s_fu_356_p2                    |     +    |      0|  0|  39|          32|          32|
    |ret_V_fu_253_p2                       |     +    |      0|  0|  40|          10|          33|
    |ret_V_11_fu_186_p2                    |     -    |      0|  0|  71|          64|          64|
    |ret_V_12_fu_298_p2                    |     -    |      0|  0|  71|          64|          64|
    |and_ln412_1_fu_346_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln412_fu_234_p2                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln887_fu_118_p2                  |   icmp   |      0|  0|  20|          17|          12|
    |r_2_fu_326_p2                         |   icmp   |      0|  0|  13|          15|           1|
    |r_fu_214_p2                           |   icmp   |      0|  0|  13|          15|           1|
    |ap_block_pp0_stage0_01001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state107_pp0_stage0_iter105  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1      |    or    |      0|  0|   2|           1|           1|
    |or_ln412_1_fu_332_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_220_p2                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      8|  0| 390|         341|         315|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |N_COPY_V_V_blk_n           |   9|          2|    1|          2|
    |N_V_V_blk_n                |   9|          2|    1|          2|
    |a_V_V_blk_n                |   9|          2|    1|          2|
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter105  |   9|          2|    1|          2|
    |b_V_V_blk_n                |   9|          2|    1|          2|
    |indvar_flatten_reg_107     |   9|          2|   17|         34|
    |mean_II_V_V_blk_n          |   9|          2|    1|          2|
    |mean_I_V_V_blk_n           |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 120|         26|   28|         58|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+-----+-----+-----------+
    |            Name           | FF | LUT | Bits| Const Bits|
    +---------------------------+----+-----+-----+-----------+
    |ap_CS_fsm                  |   3|    0|    3|          0|
    |ap_done_reg                |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter10   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter100  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter101  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter102  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter103  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter104  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter105  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter11   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter12   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter13   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter14   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter15   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter16   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter17   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter18   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter19   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter20   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter21   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter22   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter23   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter24   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter25   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter26   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter27   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter28   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter29   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter30   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter31   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter32   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter33   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter34   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter35   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter36   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter37   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter38   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter39   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter40   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter41   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter42   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter43   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter44   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter45   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter46   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter47   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter48   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter49   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter50   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter51   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter52   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter53   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter54   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter55   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter56   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter57   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter58   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter59   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter60   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter61   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter62   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter63   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter64   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter65   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter66   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter67   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter68   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter69   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter70   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter71   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter72   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter73   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter74   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter75   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter76   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter77   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter78   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter79   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter80   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter81   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter82   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter83   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter84   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter85   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter86   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter87   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter88   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter89   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter9    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter90   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter91   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter92   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter93   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter94   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter95   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter96   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter97   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter98   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter99   |   1|    0|    1|          0|
    |icmp_ln887_reg_362         |   1|    0|    1|          0|
    |indvar_flatten_reg_107     |  17|    0|   17|          0|
    |my_a_V_reg_418             |  32|    0|   32|          0|
    |p_Val2_22_reg_402          |  32|    0|   32|          0|
    |p_Val2_s_reg_423           |  32|    0|   32|          0|
    |r_V_reg_397                |  64|    0|   64|          0|
    |sdiv_ln1148_reg_392        |  48|    0|   48|          0|
    |start_once_reg             |   1|    0|    1|          0|
    |tmp_V_reg_371              |  32|    0|   32|          0|
    |icmp_ln887_reg_362         |  64|  128|    1|          0|
    |r_V_reg_397                |   6|    2|   64|          0|
    |sdiv_ln1148_reg_392        |   6|    2|   48|          0|
    |tmp_V_reg_371              |  64|  128|   32|          0|
    +---------------------------+----+-----+-----+-----------+
    |Total                      | 509|  260|  514|          0|
    +---------------------------+----+-----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | compute_a_b208 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | compute_a_b208 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | compute_a_b208 | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | compute_a_b208 | return value |
|ap_done              | out |    1| ap_ctrl_hs | compute_a_b208 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | compute_a_b208 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | compute_a_b208 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | compute_a_b208 | return value |
|start_out            | out |    1| ap_ctrl_hs | compute_a_b208 | return value |
|start_write          | out |    1| ap_ctrl_hs | compute_a_b208 | return value |
|N_V_V_dout           |  in |   32|   ap_fifo  |      N_V_V     |    pointer   |
|N_V_V_empty_n        |  in |    1|   ap_fifo  |      N_V_V     |    pointer   |
|N_V_V_read           | out |    1|   ap_fifo  |      N_V_V     |    pointer   |
|N_COPY_V_V_din       | out |   32|   ap_fifo  |   N_COPY_V_V   |    pointer   |
|N_COPY_V_V_full_n    |  in |    1|   ap_fifo  |   N_COPY_V_V   |    pointer   |
|N_COPY_V_V_write     | out |    1|   ap_fifo  |   N_COPY_V_V   |    pointer   |
|mean_I_V_V_dout      |  in |   32|   ap_fifo  |   mean_I_V_V   |    pointer   |
|mean_I_V_V_empty_n   |  in |    1|   ap_fifo  |   mean_I_V_V   |    pointer   |
|mean_I_V_V_read      | out |    1|   ap_fifo  |   mean_I_V_V   |    pointer   |
|mean_II_V_V_dout     |  in |   32|   ap_fifo  |   mean_II_V_V  |    pointer   |
|mean_II_V_V_empty_n  |  in |    1|   ap_fifo  |   mean_II_V_V  |    pointer   |
|mean_II_V_V_read     | out |    1|   ap_fifo  |   mean_II_V_V  |    pointer   |
|a_V_V_din            | out |   32|   ap_fifo  |      a_V_V     |    pointer   |
|a_V_V_full_n         |  in |    1|   ap_fifo  |      a_V_V     |    pointer   |
|a_V_V_write          | out |    1|   ap_fifo  |      a_V_V     |    pointer   |
|b_V_V_din            | out |   32|   ap_fifo  |      b_V_V     |    pointer   |
|b_V_V_full_n         |  in |    1|   ap_fifo  |      b_V_V     |    pointer   |
|b_V_V_write          | out |    1|   ap_fifo  |      b_V_V     |    pointer   |
+---------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 106


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 108
* Pipeline : 1
  Pipeline-0 : II = 1, D = 106, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 108 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 2 
108 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @N_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @N_COPY_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @a_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @b_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @mean_I_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @mean_II_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.65ns)   --->   "br label %.preheader.i" [fishery/C++/src/guidedfilter.cpp:78]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ 0, %entry ], [ %add_ln887, %hls_label_1 ]" [fishery/C++/src/guidedfilter.cpp:78]   --->   Operation 116 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.09ns)   --->   "%icmp_ln887 = icmp eq i17 %indvar_flatten, -1472" [fishery/C++/src/guidedfilter.cpp:78]   --->   Operation 117 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.86ns)   --->   "%add_ln887 = add i17 %indvar_flatten, 1" [fishery/C++/src/guidedfilter.cpp:78]   --->   Operation 118 'add' 'add_ln887' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %compute_a_b208.exit, label %hls_label_1" [fishery/C++/src/guidedfilter.cpp:78]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 120 [1/1] (1.83ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @N_V_V)" [fishery/C++/src/guidedfilter.cpp:82]   --->   Operation 120 'read' 'tmp_V' <Predicate = (!icmp_ln887)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 121 [1/1] (1.83ns)   --->   "%tmp_V_210 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @mean_I_V_V)" [fishery/C++/src/guidedfilter.cpp:84]   --->   Operation 121 'read' 'tmp_V_210' <Predicate = (!icmp_ln887)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 122 [1/1] (1.83ns)   --->   "%tmp_V_211 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @mean_II_V_V)" [fishery/C++/src/guidedfilter.cpp:85]   --->   Operation 122 'read' 'tmp_V_211' <Predicate = (!icmp_ln887)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%t_V = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_V_210, i16 0)" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 123 'bitconcatenate' 't_V' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i32 %tmp_V to i48" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 124 'sext' 'sext_ln1148' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 125 [52/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 125 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%t_V_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_V_211, i16 0)" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 126 'bitconcatenate' 't_V_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 127 [52/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 127 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.49>
ST_4 : Operation 128 [51/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 128 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [51/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 129 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.49>
ST_5 : Operation 130 [50/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 130 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [50/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 131 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.49>
ST_6 : Operation 132 [49/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 132 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [49/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 133 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.49>
ST_7 : Operation 134 [48/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 134 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [48/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 135 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.49>
ST_8 : Operation 136 [47/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 136 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [47/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 137 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.49>
ST_9 : Operation 138 [46/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 138 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [46/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 139 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.49>
ST_10 : Operation 140 [45/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 140 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [45/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 141 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.49>
ST_11 : Operation 142 [44/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 142 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [44/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 143 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.49>
ST_12 : Operation 144 [43/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 144 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [43/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 145 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.49>
ST_13 : Operation 146 [42/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 146 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [42/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 147 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.49>
ST_14 : Operation 148 [41/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 148 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [41/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 149 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.49>
ST_15 : Operation 150 [40/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 150 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [40/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 151 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.49>
ST_16 : Operation 152 [39/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 152 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [39/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 153 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.49>
ST_17 : Operation 154 [38/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 154 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [38/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 155 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.49>
ST_18 : Operation 156 [37/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 156 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 157 [37/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 157 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.49>
ST_19 : Operation 158 [36/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 158 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 159 [36/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 159 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.49>
ST_20 : Operation 160 [35/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 160 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 161 [35/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 161 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.49>
ST_21 : Operation 162 [34/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 162 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [34/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 163 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.49>
ST_22 : Operation 164 [33/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 164 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 165 [33/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 165 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.49>
ST_23 : Operation 166 [32/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 166 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 167 [32/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 167 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.49>
ST_24 : Operation 168 [31/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 168 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 169 [31/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 169 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.49>
ST_25 : Operation 170 [30/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 170 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 171 [30/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 171 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.49>
ST_26 : Operation 172 [29/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 172 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 173 [29/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 173 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.49>
ST_27 : Operation 174 [28/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 174 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 175 [28/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 175 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.49>
ST_28 : Operation 176 [27/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 176 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 177 [27/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 177 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.49>
ST_29 : Operation 178 [26/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 178 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 179 [26/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 179 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.49>
ST_30 : Operation 180 [25/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 180 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 181 [25/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 181 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.49>
ST_31 : Operation 182 [24/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 182 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 183 [24/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 183 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.49>
ST_32 : Operation 184 [23/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 184 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 185 [23/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 185 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.49>
ST_33 : Operation 186 [22/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 186 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 187 [22/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 187 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.49>
ST_34 : Operation 188 [21/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 188 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 189 [21/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 189 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.49>
ST_35 : Operation 190 [20/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 190 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 191 [20/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 191 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.49>
ST_36 : Operation 192 [19/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 192 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 193 [19/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 193 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.49>
ST_37 : Operation 194 [18/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 194 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 195 [18/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 195 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.49>
ST_38 : Operation 196 [17/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 196 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 197 [17/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 197 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.49>
ST_39 : Operation 198 [16/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 198 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 199 [16/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 199 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.49>
ST_40 : Operation 200 [15/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 200 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 201 [15/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 201 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.49>
ST_41 : Operation 202 [14/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 202 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 203 [14/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 203 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.49>
ST_42 : Operation 204 [13/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 204 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 205 [13/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 205 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.49>
ST_43 : Operation 206 [12/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 206 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 207 [12/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 207 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.49>
ST_44 : Operation 208 [11/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 208 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 209 [11/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 209 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.49>
ST_45 : Operation 210 [10/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 210 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 211 [10/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 211 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.49>
ST_46 : Operation 212 [9/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 212 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 213 [9/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 213 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.49>
ST_47 : Operation 214 [8/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 214 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 215 [8/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 215 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.49>
ST_48 : Operation 216 [7/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 216 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 217 [7/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 217 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.49>
ST_49 : Operation 218 [6/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 218 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 219 [6/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 219 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.49>
ST_50 : Operation 220 [5/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 220 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 221 [5/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 221 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.49>
ST_51 : Operation 222 [4/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 222 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 223 [4/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 223 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.49>
ST_52 : Operation 224 [3/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 224 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 225 [3/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 225 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.49>
ST_53 : Operation 226 [2/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 226 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 227 [2/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 227 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 8.08>
ST_54 : Operation 228 [1/52] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 228 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 229 [1/1] (0.00ns)   --->   "%mean_I_V = trunc i48 %sdiv_ln1148 to i32" [fishery/C++/src/guidedfilter.cpp:87]   --->   Operation 229 'trunc' 'mean_I_V' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_54 : Operation 230 [1/52] (1.49ns)   --->   "%sdiv_ln1148_1 = sdiv i48 %t_V_1, %sext_ln1148" [fishery/C++/src/guidedfilter.cpp:88]   --->   Operation 230 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 231 [1/1] (0.00ns)   --->   "%r_V = sext i32 %mean_I_V to i64" [fishery/C++/src/guidedfilter.cpp:90]   --->   Operation 231 'sext' 'r_V' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_54 : Operation 232 [1/1] (3.42ns)   --->   "%r_V_5 = mul nsw i64 %r_V, %r_V" [fishery/C++/src/guidedfilter.cpp:90]   --->   Operation 232 'mul' 'r_V_5' <Predicate = (!icmp_ln887)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%lhs_V = shl i48 %sdiv_ln1148_1, 16" [fishery/C++/src/guidedfilter.cpp:90]   --->   Operation 233 'shl' 'lhs_V' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_54 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%sext_ln728 = sext i48 %lhs_V to i64" [fishery/C++/src/guidedfilter.cpp:90]   --->   Operation 234 'sext' 'sext_ln728' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_54 : Operation 235 [1/1] (1.08ns) (out node of the LUT)   --->   "%ret_V_11 = sub i64 %sext_ln728, %r_V_5" [fishery/C++/src/guidedfilter.cpp:90]   --->   Operation 235 'sub' 'ret_V_11' <Predicate = (!icmp_ln887)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%p_Val2_20 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %ret_V_11, i32 16, i32 47)" [fishery/C++/src/guidedfilter.cpp:90]   --->   Operation 236 'partselect' 'p_Val2_20' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_54 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_11, i32 16)" [fishery/C++/src/guidedfilter.cpp:90]   --->   Operation 237 'bitselect' 'tmp' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_54 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i64 %ret_V_11 to i15" [fishery/C++/src/guidedfilter.cpp:90]   --->   Operation 238 'trunc' 'trunc_ln718' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_54 : Operation 239 [1/1] (1.07ns)   --->   "%r = icmp ne i15 %trunc_ln718, 0" [fishery/C++/src/guidedfilter.cpp:90]   --->   Operation 239 'icmp' 'r' <Predicate = (!icmp_ln887)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%or_ln412 = or i1 %r, %tmp" [fishery/C++/src/guidedfilter.cpp:90]   --->   Operation 240 'or' 'or_ln412' <Predicate = (!icmp_ln887)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_11, i32 15)" [fishery/C++/src/guidedfilter.cpp:90]   --->   Operation 241 'bitselect' 'tmp_25' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_54 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%and_ln412 = and i1 %or_ln412, %tmp_25" [fishery/C++/src/guidedfilter.cpp:90]   --->   Operation 242 'and' 'and_ln412' <Predicate = (!icmp_ln887)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%zext_ln412 = zext i1 %and_ln412 to i32" [fishery/C++/src/guidedfilter.cpp:90]   --->   Operation 243 'zext' 'zext_ln412' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_54 : Operation 244 [1/1] (1.01ns) (out node of the LUT)   --->   "%p_Val2_22 = add nsw i32 %p_Val2_20, %zext_ln412" [fishery/C++/src/guidedfilter.cpp:90]   --->   Operation 244 'add' 'p_Val2_22' <Predicate = (!icmp_ln887)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.50>
ST_55 : Operation 245 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i32 %p_Val2_22 to i33" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 245 'sext' 'lhs_V_2' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_55 : Operation 246 [1/1] (1.01ns)   --->   "%ret_V = add nsw i33 655, %lhs_V_2" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 246 'add' 'ret_V' <Predicate = (!icmp_ln887)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 247 [1/1] (0.00ns)   --->   "%t_V_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_22, i16 0)" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 247 'bitconcatenate' 't_V_2' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_55 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1148_1 = sext i33 %ret_V to i48" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 248 'sext' 'sext_ln1148_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_55 : Operation 249 [52/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 249 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.49>
ST_56 : Operation 250 [51/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 250 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.49>
ST_57 : Operation 251 [50/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 251 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.49>
ST_58 : Operation 252 [49/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 252 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.49>
ST_59 : Operation 253 [48/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 253 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.49>
ST_60 : Operation 254 [47/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 254 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.49>
ST_61 : Operation 255 [46/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 255 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.49>
ST_62 : Operation 256 [45/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 256 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.49>
ST_63 : Operation 257 [44/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 257 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.49>
ST_64 : Operation 258 [43/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 258 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.49>
ST_65 : Operation 259 [42/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 259 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.49>
ST_66 : Operation 260 [41/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 260 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.49>
ST_67 : Operation 261 [40/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 261 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.49>
ST_68 : Operation 262 [39/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 262 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.49>
ST_69 : Operation 263 [38/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 263 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 1.49>
ST_70 : Operation 264 [37/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 264 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 1.49>
ST_71 : Operation 265 [36/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 265 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 1.49>
ST_72 : Operation 266 [35/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 266 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 1.49>
ST_73 : Operation 267 [34/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 267 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 1.49>
ST_74 : Operation 268 [33/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 268 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 1.49>
ST_75 : Operation 269 [32/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 269 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 1.49>
ST_76 : Operation 270 [31/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 270 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 1.49>
ST_77 : Operation 271 [30/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 271 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 1.49>
ST_78 : Operation 272 [29/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 272 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 1.49>
ST_79 : Operation 273 [28/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 273 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 1.49>
ST_80 : Operation 274 [27/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 274 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 1.49>
ST_81 : Operation 275 [26/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 275 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 1.49>
ST_82 : Operation 276 [25/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 276 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 1.49>
ST_83 : Operation 277 [24/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 277 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 1.49>
ST_84 : Operation 278 [23/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 278 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 1.49>
ST_85 : Operation 279 [22/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 279 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 1.49>
ST_86 : Operation 280 [21/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 280 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 1.49>
ST_87 : Operation 281 [20/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 281 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 1.49>
ST_88 : Operation 282 [19/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 282 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 1.49>
ST_89 : Operation 283 [18/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 283 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 1.49>
ST_90 : Operation 284 [17/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 284 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 1.49>
ST_91 : Operation 285 [16/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 285 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 1.49>
ST_92 : Operation 286 [15/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 286 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 1.49>
ST_93 : Operation 287 [14/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 287 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 1.49>
ST_94 : Operation 288 [13/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 288 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 1.49>
ST_95 : Operation 289 [12/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 289 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 1.49>
ST_96 : Operation 290 [11/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 290 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 1.49>
ST_97 : Operation 291 [10/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 291 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 1.49>
ST_98 : Operation 292 [9/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 292 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 1.49>
ST_99 : Operation 293 [8/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 293 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 1.49>
ST_100 : Operation 294 [7/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 294 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 1.49>
ST_101 : Operation 295 [6/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 295 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 1.49>
ST_102 : Operation 296 [5/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 296 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 1.49>
ST_103 : Operation 297 [4/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 297 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 1.49>
ST_104 : Operation 298 [3/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 298 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 1.49>
ST_105 : Operation 299 [2/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 299 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 8.08>
ST_106 : Operation 300 [1/52] (1.49ns)   --->   "%sdiv_ln1148_2 = sdiv i48 %t_V_2, %sext_ln1148_1" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 300 'sdiv' 'sdiv_ln1148_2' <Predicate = (!icmp_ln887)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 51> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 301 [1/1] (0.00ns)   --->   "%my_a_V = trunc i48 %sdiv_ln1148_2 to i32" [fishery/C++/src/guidedfilter.cpp:92]   --->   Operation 301 'trunc' 'my_a_V' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_106 : Operation 302 [1/1] (0.00ns)   --->   "%r_V_3 = sext i32 %my_a_V to i64" [fishery/C++/src/guidedfilter.cpp:94]   --->   Operation 302 'sext' 'r_V_3' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_106 : Operation 303 [1/1] (3.42ns)   --->   "%r_V_6 = mul nsw i64 %r_V_3, %r_V" [fishery/C++/src/guidedfilter.cpp:94]   --->   Operation 303 'mul' 'r_V_6' <Predicate = (!icmp_ln887)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node ret_V_12)   --->   "%lhs_V_3 = shl i48 %sdiv_ln1148, 16" [fishery/C++/src/guidedfilter.cpp:94]   --->   Operation 304 'shl' 'lhs_V_3' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_106 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node ret_V_12)   --->   "%sext_ln728_1 = sext i48 %lhs_V_3 to i64" [fishery/C++/src/guidedfilter.cpp:94]   --->   Operation 305 'sext' 'sext_ln728_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_106 : Operation 306 [1/1] (1.08ns) (out node of the LUT)   --->   "%ret_V_12 = sub i64 %sext_ln728_1, %r_V_6" [fishery/C++/src/guidedfilter.cpp:94]   --->   Operation 306 'sub' 'ret_V_12' <Predicate = (!icmp_ln887)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%p_Val2_26 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %ret_V_12, i32 16, i32 47)" [fishery/C++/src/guidedfilter.cpp:94]   --->   Operation 307 'partselect' 'p_Val2_26' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_106 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_12, i32 16)" [fishery/C++/src/guidedfilter.cpp:94]   --->   Operation 308 'bitselect' 'tmp_26' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_106 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln718_1 = trunc i64 %ret_V_12 to i15" [fishery/C++/src/guidedfilter.cpp:94]   --->   Operation 309 'trunc' 'trunc_ln718_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_106 : Operation 310 [1/1] (1.07ns)   --->   "%r_2 = icmp ne i15 %trunc_ln718_1, 0" [fishery/C++/src/guidedfilter.cpp:94]   --->   Operation 310 'icmp' 'r_2' <Predicate = (!icmp_ln887)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%or_ln412_1 = or i1 %r_2, %tmp_26" [fishery/C++/src/guidedfilter.cpp:94]   --->   Operation 311 'or' 'or_ln412_1' <Predicate = (!icmp_ln887)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ret_V_12, i32 15)" [fishery/C++/src/guidedfilter.cpp:94]   --->   Operation 312 'bitselect' 'tmp_27' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_106 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%and_ln412_1 = and i1 %or_ln412_1, %tmp_27" [fishery/C++/src/guidedfilter.cpp:94]   --->   Operation 313 'and' 'and_ln412_1' <Predicate = (!icmp_ln887)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%zext_ln412_1 = zext i1 %and_ln412_1 to i32" [fishery/C++/src/guidedfilter.cpp:94]   --->   Operation 314 'zext' 'zext_ln412_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_106 : Operation 315 [1/1] (1.01ns) (out node of the LUT)   --->   "%p_Val2_s = add nsw i32 %p_Val2_26, %zext_ln412_1" [fishery/C++/src/guidedfilter.cpp:94]   --->   Operation 315 'add' 'p_Val2_s' <Predicate = (!icmp_ln887)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 1.83>
ST_107 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 129600, i64 129600, i64 129600)"   --->   Operation 316 'speclooptripcount' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_107 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [fishery/C++/src/guidedfilter.cpp:80]   --->   Operation 317 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_107 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [fishery/C++/src/guidedfilter.cpp:81]   --->   Operation 318 'specpipeline' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_107 : Operation 319 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @N_COPY_V_V, i32 %tmp_V)" [fishery/C++/src/guidedfilter.cpp:83]   --->   Operation 319 'write' <Predicate = (!icmp_ln887)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_107 : Operation 320 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @a_V_V, i32 %my_a_V)" [fishery/C++/src/guidedfilter.cpp:93]   --->   Operation 320 'write' <Predicate = (!icmp_ln887)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_107 : Operation 321 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @b_V_V, i32 %p_Val2_s)" [fishery/C++/src/guidedfilter.cpp:95]   --->   Operation 321 'write' <Predicate = (!icmp_ln887)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_107 : Operation 322 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_i)" [fishery/C++/src/guidedfilter.cpp:96]   --->   Operation 322 'specregionend' 'empty' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_107 : Operation 323 [1/1] (0.00ns)   --->   "br label %.preheader.i" [fishery/C++/src/guidedfilter.cpp:79]   --->   Operation 323 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 108 <SV = 2> <Delay = 0.00>
ST_108 : Operation 324 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 324 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ N_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ N_COPY_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ mean_I_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ mean_II_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ a_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ b_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln78               (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
indvar_flatten        (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln887            (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
add_ln887             (add              ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln78               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V                 (read             ) [ 0010111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_V_210             (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_211             (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
t_V                   (bitconcatenate   ) [ 0010111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000]
sext_ln1148           (sext             ) [ 0010111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000]
t_V_1                 (bitconcatenate   ) [ 0010111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000]
sdiv_ln1148           (sdiv             ) [ 0010000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111100]
mean_I_V              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sdiv_ln1148_1         (sdiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                   (sext             ) [ 0010000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111100]
r_V_5                 (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_V                 (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln728            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_11              (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_20             (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                   (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln718           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r                     (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln412              (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln412             (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln412            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_22             (add              ) [ 0010000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
lhs_V_2               (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
t_V_2                 (bitconcatenate   ) [ 0010000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111100]
sext_ln1148_1         (sext             ) [ 0010000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111100]
sdiv_ln1148_2         (sdiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
my_a_V                (trunc            ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
r_V_3                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_6                 (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_3               (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln728_1          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_12              (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_26             (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26                (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln718_1         (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_2                   (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln412_1            (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27                (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln412_1           (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln412_1          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s              (add              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i                 (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln81     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln83            (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln93            (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln95            (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                 (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln79               (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
ret_ln0               (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="N_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="N_COPY_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_COPY_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mean_I_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean_I_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mean_II_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean_II_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_V_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_V_210_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_210/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_V_211_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_211/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln83_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="104"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/107 "/>
</bind>
</comp>

<comp id="93" class="1004" name="write_ln93_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="32" slack="1"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/107 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln95_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="1"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln95/107 "/>
</bind>
</comp>

<comp id="107" class="1005" name="indvar_flatten_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="17" slack="1"/>
<pin id="109" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="indvar_flatten_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="17" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln887_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="17" slack="0"/>
<pin id="120" dir="0" index="1" bw="17" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln887_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="17" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln887/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="t_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="48" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln1148_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="48" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln1148/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="t_V_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="48" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="48" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln1148_1/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="mean_I_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="48" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="mean_I_V/54 "/>
</bind>
</comp>

<comp id="166" class="1004" name="r_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/54 "/>
</bind>
</comp>

<comp id="170" class="1004" name="r_V_5_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/54 "/>
</bind>
</comp>

<comp id="176" class="1004" name="lhs_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="48" slack="0"/>
<pin id="178" dir="0" index="1" bw="6" slack="0"/>
<pin id="179" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="lhs_V/54 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sext_ln728_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="48" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/54 "/>
</bind>
</comp>

<comp id="186" class="1004" name="ret_V_11_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="48" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_11/54 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_Val2_20_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="0" index="3" bw="7" slack="0"/>
<pin id="197" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_20/54 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/54 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln718_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/54 "/>
</bind>
</comp>

<comp id="214" class="1004" name="r_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="15" slack="0"/>
<pin id="216" dir="0" index="1" bw="15" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/54 "/>
</bind>
</comp>

<comp id="220" class="1004" name="or_ln412_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412/54 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_25_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="0" index="2" bw="5" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/54 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and_ln412_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412/54 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln412_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln412/54 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Val2_22_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22/54 "/>
</bind>
</comp>

<comp id="250" class="1004" name="lhs_V_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/55 "/>
</bind>
</comp>

<comp id="253" class="1004" name="ret_V_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/55 "/>
</bind>
</comp>

<comp id="259" class="1004" name="t_V_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="48" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_V_2/55 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln1148_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="33" slack="0"/>
<pin id="268" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_1/55 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="48" slack="0"/>
<pin id="272" dir="0" index="1" bw="33" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln1148_2/55 "/>
</bind>
</comp>

<comp id="276" class="1004" name="my_a_V_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="my_a_V/106 "/>
</bind>
</comp>

<comp id="280" class="1004" name="r_V_3_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_3/106 "/>
</bind>
</comp>

<comp id="284" class="1004" name="r_V_6_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="52"/>
<pin id="287" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/106 "/>
</bind>
</comp>

<comp id="289" class="1004" name="lhs_V_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="48" slack="52"/>
<pin id="291" dir="0" index="1" bw="6" slack="0"/>
<pin id="292" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="lhs_V_3/106 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sext_ln728_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="48" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/106 "/>
</bind>
</comp>

<comp id="298" class="1004" name="ret_V_12_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="48" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_12/106 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_Val2_26_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="0" index="3" bw="7" slack="0"/>
<pin id="309" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_26/106 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_26_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/106 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln718_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_1/106 "/>
</bind>
</comp>

<comp id="326" class="1004" name="r_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="15" slack="0"/>
<pin id="328" dir="0" index="1" bw="15" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_2/106 "/>
</bind>
</comp>

<comp id="332" class="1004" name="or_ln412_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_1/106 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_27_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="0"/>
<pin id="341" dir="0" index="2" bw="5" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/106 "/>
</bind>
</comp>

<comp id="346" class="1004" name="and_ln412_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412_1/106 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln412_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln412_1/106 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_Val2_s_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/106 "/>
</bind>
</comp>

<comp id="362" class="1005" name="icmp_ln887_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="366" class="1005" name="add_ln887_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="17" slack="0"/>
<pin id="368" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln887 "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp_V_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="104"/>
<pin id="373" dir="1" index="1" bw="32" slack="104"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="376" class="1005" name="t_V_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="48" slack="1"/>
<pin id="378" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="381" class="1005" name="sext_ln1148_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="48" slack="1"/>
<pin id="383" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1148 "/>
</bind>
</comp>

<comp id="387" class="1005" name="t_V_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="48" slack="1"/>
<pin id="389" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="sdiv_ln1148_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="48" slack="52"/>
<pin id="394" dir="1" index="1" bw="48" slack="52"/>
</pin_list>
<bind>
<opset="sdiv_ln1148 "/>
</bind>
</comp>

<comp id="397" class="1005" name="r_V_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="52"/>
<pin id="399" dir="1" index="1" bw="64" slack="52"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="402" class="1005" name="p_Val2_22_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_22 "/>
</bind>
</comp>

<comp id="408" class="1005" name="t_V_2_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="48" slack="1"/>
<pin id="410" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 "/>
</bind>
</comp>

<comp id="413" class="1005" name="sext_ln1148_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="48" slack="1"/>
<pin id="415" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1148_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="my_a_V_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="my_a_V "/>
</bind>
</comp>

<comp id="423" class="1005" name="p_Val2_s_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="64" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="64" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="64" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="111" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="111" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="74" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="68" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="130" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="138" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="80" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="138" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="142" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="166" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="156" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="170" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="186" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="186" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="186" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="202" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="186" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="220" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="226" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="192" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="269"><net_src comp="253" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="259" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="266" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="36" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="284" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="38" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="22" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="40" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="298" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="22" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="298" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="314" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="42" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="298" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="332" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="338" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="304" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="118" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="124" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="374"><net_src comp="68" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="379"><net_src comp="130" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="384"><net_src comp="138" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="390"><net_src comp="148" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="395"><net_src comp="142" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="400"><net_src comp="166" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="405"><net_src comp="244" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="411"><net_src comp="259" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="416"><net_src comp="266" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="421"><net_src comp="276" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="426"><net_src comp="356" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="100" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: N_V_V | {}
	Port: N_COPY_V_V | {107 }
	Port: mean_I_V_V | {}
	Port: mean_II_V_V | {}
	Port: a_V_V | {107 }
	Port: b_V_V | {107 }
 - Input state : 
	Port: compute_a_b208 : N_V_V | {3 }
	Port: compute_a_b208 : N_COPY_V_V | {}
	Port: compute_a_b208 : mean_I_V_V | {3 }
	Port: compute_a_b208 : mean_II_V_V | {3 }
	Port: compute_a_b208 : a_V_V | {}
	Port: compute_a_b208 : b_V_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln887 : 1
		add_ln887 : 1
		br_ln78 : 2
	State 3
		sdiv_ln1148 : 1
		sdiv_ln1148_1 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
		mean_I_V : 1
		r_V : 2
		r_V_5 : 3
		lhs_V : 1
		sext_ln728 : 1
		ret_V_11 : 4
		p_Val2_20 : 5
		tmp : 5
		trunc_ln718 : 5
		r : 6
		or_ln412 : 7
		tmp_25 : 5
		and_ln412 : 7
		zext_ln412 : 7
		p_Val2_22 : 8
	State 55
		ret_V : 1
		sext_ln1148_1 : 2
		sdiv_ln1148_2 : 3
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
		my_a_V : 1
		r_V_3 : 2
		r_V_6 : 3
		ret_V_12 : 4
		p_Val2_26 : 5
		tmp_26 : 5
		trunc_ln718_1 : 5
		r_2 : 6
		or_ln412_1 : 7
		tmp_27 : 5
		and_ln412_1 : 7
		zext_ln412_1 : 7
		p_Val2_s : 8
	State 107
		empty : 1
	State 108


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_142       |    0    |   4987  |   3812  |
|   sdiv   |        grp_fu_156       |    0    |   4987  |   3812  |
|          |        grp_fu_270       |    0    |   4987  |   3812  |
|----------|-------------------------|---------|---------|---------|
|    sub   |     ret_V_11_fu_186     |    0    |    0    |    71   |
|          |     ret_V_12_fu_298     |    0    |    0    |    71   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln887_fu_124    |    0    |    0    |    24   |
|    add   |     p_Val2_22_fu_244    |    0    |    0    |    39   |
|          |       ret_V_fu_253      |    0    |    0    |    39   |
|          |     p_Val2_s_fu_356     |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|    mul   |       r_V_5_fu_170      |    4    |    0    |    20   |
|          |       r_V_6_fu_284      |    4    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln887_fu_118    |    0    |    0    |    20   |
|   icmp   |         r_fu_214        |    0    |    0    |    13   |
|          |        r_2_fu_326       |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|    or    |     or_ln412_fu_220     |    0    |    0    |    2    |
|          |    or_ln412_1_fu_332    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    and   |     and_ln412_fu_234    |    0    |    0    |    2    |
|          |    and_ln412_1_fu_346   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     tmp_V_read_fu_68    |    0    |    0    |    0    |
|   read   |   tmp_V_210_read_fu_74  |    0    |    0    |    0    |
|          |   tmp_V_211_read_fu_80  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |  write_ln83_write_fu_86 |    0    |    0    |    0    |
|   write  |  write_ln93_write_fu_93 |    0    |    0    |    0    |
|          | write_ln95_write_fu_100 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        t_V_fu_130       |    0    |    0    |    0    |
|bitconcatenate|       t_V_1_fu_148      |    0    |    0    |    0    |
|          |       t_V_2_fu_259      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1148_fu_138   |    0    |    0    |    0    |
|          |        r_V_fu_166       |    0    |    0    |    0    |
|          |    sext_ln728_fu_182    |    0    |    0    |    0    |
|   sext   |      lhs_V_2_fu_250     |    0    |    0    |    0    |
|          |   sext_ln1148_1_fu_266  |    0    |    0    |    0    |
|          |       r_V_3_fu_280      |    0    |    0    |    0    |
|          |   sext_ln728_1_fu_294   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     mean_I_V_fu_162     |    0    |    0    |    0    |
|   trunc  |    trunc_ln718_fu_210   |    0    |    0    |    0    |
|          |      my_a_V_fu_276      |    0    |    0    |    0    |
|          |   trunc_ln718_1_fu_322  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    shl   |       lhs_V_fu_176      |    0    |    0    |    0    |
|          |      lhs_V_3_fu_289     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     p_Val2_20_fu_192    |    0    |    0    |    0    |
|          |     p_Val2_26_fu_304    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_202       |    0    |    0    |    0    |
| bitselect|      tmp_25_fu_226      |    0    |    0    |    0    |
|          |      tmp_26_fu_314      |    0    |    0    |    0    |
|          |      tmp_27_fu_338      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |    zext_ln412_fu_240    |    0    |    0    |    0    |
|          |   zext_ln412_1_fu_352   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    8    |  14961  |  11813  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln887_reg_366  |   17   |
|  icmp_ln887_reg_362  |    1   |
|indvar_flatten_reg_107|   17   |
|    my_a_V_reg_418    |   32   |
|   p_Val2_22_reg_402  |   32   |
|   p_Val2_s_reg_423   |   32   |
|      r_V_reg_397     |   64   |
|  sdiv_ln1148_reg_392 |   48   |
| sext_ln1148_1_reg_413|   48   |
|  sext_ln1148_reg_381 |   48   |
|     t_V_1_reg_387    |   48   |
|     t_V_2_reg_408    |   48   |
|      t_V_reg_376     |   48   |
|     tmp_V_reg_371    |   32   |
+----------------------+--------+
|         Total        |   515  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_142 |  p0  |   2  |  48  |   96   ||    9    |
| grp_fu_142 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_156 |  p0  |   2  |  48  |   96   ||    9    |
| grp_fu_156 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_270 |  p0  |   2  |  48  |   96   ||    9    |
| grp_fu_270 |  p1  |   2  |  33  |   66   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   482  ||  3.936  ||    54   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |  14961 |  11813 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   54   |
|  Register |    -   |    -   |   515  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    3   |  15476 |  11867 |
+-----------+--------+--------+--------+--------+
