// Seed: 1547249893
module module_0;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  module_0 modCall_1 ();
endprogram
module module_2 (
    input supply0 id_0,
    output supply1 id_1,
    output supply1 id_2
    , \id_9 ,
    input supply0 id_3,
    input wor id_4,
    input wor id_5,
    output logic id_6,
    output wire id_7
);
  always id_6 <= \id_9 ;
  module_0 modCall_1 ();
endmodule
