Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 18:20:19 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -77.979    -1238.384                    162                 1011        0.152        0.000                      0                 1011        3.000        0.000                       0                   529  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -77.979    -1238.384                    162                 1011        0.152        0.000                      0                 1011        3.000        0.000                       0                   529  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          162  Failing Endpoints,  Worst Slack      -77.979ns,  Total Violation    -1238.384ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -77.979ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        84.989ns  (logic 59.266ns (69.734%)  route 25.723ns (30.266%))
  Logic Levels:           315  (CARRY4=285 LUT2=1 LUT3=29)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.973     0.973    div0/clk
    SLICE_X43Y1          FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.485     1.914    div0/ltmp[0]
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.124     2.038 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.038    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.551 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.551    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.668 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.668    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.785    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.902    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.019    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.136 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.136    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.253 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.253    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.370 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.370    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.651 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.041     4.691    div0/p_1_in[31]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.367     5.058 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.058    div0/out_tmp[30]_i_42_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.608 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.608    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.722    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.836    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.950    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.064    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.178    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.292    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.406    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.563 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.936     7.499    div0/p_1_in[30]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329     7.828 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.828    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.378 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.378    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.492    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.606    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.720    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.834    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.948    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.062    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.176    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.354 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.963    10.317    div0/p_1_in[29]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    10.646 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.646    div0/out_tmp[28]_i_42_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.179 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.179    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.296 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.296    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.413    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.530 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.647    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.764    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.881 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.881    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.998 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.998    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.177 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.924    13.101    div0/p_1_in[28]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332    13.433 r  div0/out_tmp[27]_i_38/O
                         net (fo=1, routed)           0.000    13.433    div0/out_tmp[27]_i_38_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.983 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.983    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.097    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.211    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.325    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.439    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.553    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.667    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.845 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.781    15.626    div0/p_1_in[27]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    15.955 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.955    div0/out_tmp[26]_i_42_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.488 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.488    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.605 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.605    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.722 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.839    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.956    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.073    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.190    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.307 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.307    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.486 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.688    18.175    div0/p_1_in[26]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.507 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.507    div0/out_tmp[25]_i_42_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.057 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.057    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.171 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.171    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.285 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.285    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.399 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.399    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.513 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.513    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.627 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.627    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.741    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.855    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.033 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.781    20.814    div0/p_1_in[25]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.143 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.143    div0/out_tmp[24]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.676 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.676    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.793 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.793    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.910 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.910    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.027 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.027    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.144 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.144    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.261 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.261    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.378 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.009    22.387    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.504 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.504    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.683 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.717    23.400    div0/p_1_in[24]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.332    23.732 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    23.732    div0/out_tmp[23]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.282 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.291    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.405 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.405    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.519 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.519    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.633    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.747    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.861    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.975    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.089    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.267 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.695    25.961    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    26.290 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    26.290    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.823 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.823    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.940 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.940    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.057 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.057    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.174 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.174    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.291 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.291    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.408 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.408    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.525 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.525    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.642 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.642    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.821 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.688    28.509    div0/p_1_in[22]
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.332    28.841 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    28.841    div0/out_tmp[21]_i_42_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.391 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.391    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.505    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.619    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.733    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.847    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.961    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.075    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.189 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.189    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.367 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.701    31.069    div0/p_1_in[21]
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.329    31.398 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.931 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.931    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.048    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.165    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.282    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.399    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.516    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.001    32.634    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.751 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.751    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    32.930 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.807    33.736    div0/p_1_in[20]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    34.068 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    34.068    div0/out_tmp[19]_i_42_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.618 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.001    34.619    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.733    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.847    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.961    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.075    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.189    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.303    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.417    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.595 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.744    36.338    div0/p_1_in[19]
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.329    36.667 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    36.667    div0/out_tmp[18]_i_42_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.200 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.200    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.317 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.317    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.434 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.434    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.551 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.551    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.668 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.668    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.785 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.785    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.902 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.902    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.019 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.019    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.198 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.657    38.856    div0/p_1_in[18]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.332    39.188 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    39.188    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.721 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.721    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.838 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.838    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.955 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.955    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.072 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.072    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.189 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.189    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.306 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.306    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.423 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.423    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.540 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.540    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    40.719 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.705    41.424    div0/p_1_in[17]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.332    41.756 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    41.756    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.306 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.306    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.420    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.534 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.534    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.648 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.648    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.762 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.762    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.876 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.009    42.885    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.999    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.113 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.113    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.291 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.881    44.172    div0/p_1_in[16]
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.329    44.501 r  div0/out_tmp[15]_i_39/O
                         net (fo=1, routed)           0.000    44.501    div0/out_tmp[15]_i_39_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    45.014 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.014    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.131    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.248    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.365 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.365    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.482 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.482    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.599 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.599    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.716 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.716    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.895 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.683    46.578    div0/p_1_in[15]
    SLICE_X38Y85         LUT3 (Prop_lut3_I0_O)        0.332    46.910 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    46.910    div0/out_tmp[14]_i_42_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.443 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.443    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.560 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.560    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.677 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.677    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.794 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.794    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.911 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.911    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.028 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.028    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.145 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.145    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.262 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.262    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.441 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.683    49.124    div0/p_1_in[14]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.332    49.456 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    49.456    div0/out_tmp[13]_i_42_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.006 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.006    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.120 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.120    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.234 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.234    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.348 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.348    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.462 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.462    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.576 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.576    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.690 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.690    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.001    50.805    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.983 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.703    51.686    div0/p_1_in[13]
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.329    52.015 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    52.015    div0/out_tmp[12]_i_42_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.565 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.565    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.679 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.679    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.793 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.793    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.907 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.907    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.021    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.135    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.249    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.363    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.541 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.860    54.401    div0/p_1_in[12]
    SLICE_X34Y108        LUT3 (Prop_lut3_I0_O)        0.329    54.730 r  div0/out_tmp[11]_i_39/O
                         net (fo=1, routed)           0.000    54.730    div0/out_tmp[11]_i_39_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.243 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.243    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.360 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.477    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.594    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.711    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.828    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.945    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.124 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.613    56.737    div0/p_1_in[11]
    SLICE_X33Y114        LUT3 (Prop_lut3_I0_O)        0.332    57.069 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    57.069    div0/out_tmp[10]_i_42_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.619 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.619    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.733 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.733    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.847 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.847    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.961 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.961    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.075 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.075    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.189 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.189    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.303 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.303    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.417 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.417    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.595 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.617    59.212    div0/p_1_in[10]
    SLICE_X34Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.012 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.012    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.129 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.129    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.246 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.009    60.255    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.372 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.372    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.489 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.489    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.606 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.606    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.723 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.723    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.840 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.840    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.019 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.597    61.616    div0/p_1_in[9]
    SLICE_X33Y129        LUT3 (Prop_lut3_I0_O)        0.332    61.948 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    61.948    div0/out_tmp[8]_i_42_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.498 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.498    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.612 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.612    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.726 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.840 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.840    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.954 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.954    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.068 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.068    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.182 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.182    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.296    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.474 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.723    64.196    div0/p_1_in[8]
    SLICE_X34Y137        LUT3 (Prop_lut3_I0_O)        0.329    64.525 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    64.525    div0/out_tmp[7]_i_42_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.058 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.058    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X34Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.175 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.175    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.292 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.292    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.409 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.409    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.526 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.526    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.643 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.643    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.760 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.760    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.877 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.877    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.056 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.981    67.037    div0/p_1_in[7]
    SLICE_X39Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.825 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.825    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.939 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.939    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.053 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.167 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.167    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.281 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.281    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.395 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.395    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.509 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.509    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.623 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.623    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.801 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          1.103    69.904    div0/p_1_in[6]
    SLICE_X40Y137        LUT3 (Prop_lut3_I0_O)        0.329    70.233 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    70.233    div0/out_tmp[5]_i_42_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.784 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.784    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.897 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.897    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.011 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.011    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.125 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.125    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.239 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.239    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.353 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.353    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.467 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.467    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.581 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.581    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.759 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.942    72.701    div0/p_1_in[5]
    SLICE_X38Y137        LUT3 (Prop_lut3_I0_O)        0.329    73.030 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    73.030    div0/out_tmp[4]_i_42_n_0
    SLICE_X38Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.563 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.563    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.680 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.680    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.797 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.797    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.914 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.914    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.031 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.031    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.148 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.148    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.265 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.265    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.382 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.382    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.561 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          1.062    75.623    div0/p_1_in[4]
    SLICE_X37Y137        LUT3 (Prop_lut3_I0_O)        0.332    75.955 r  div0/out_tmp[3]_i_42/O
                         net (fo=1, routed)           0.000    75.955    div0/out_tmp[3]_i_42_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.505 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.505    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.619 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.619    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.733 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.733    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.847 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.847    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.961 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.961    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.075 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.075    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.189 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.189    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.303 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.303    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    77.481 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.913    78.393    div0/p_1_in[3]
    SLICE_X36Y137        LUT3 (Prop_lut3_I0_O)        0.329    78.722 r  div0/out_tmp[2]_i_42/O
                         net (fo=1, routed)           0.000    78.722    div0/out_tmp[2]_i_42_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.255 r  div0/out_tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.255    div0/out_tmp_reg[2]_i_35_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.372 r  div0/out_tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.372    div0/out_tmp_reg[2]_i_30_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.489 r  div0/out_tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.489    div0/out_tmp_reg[2]_i_25_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.606 r  div0/out_tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.606    div0/out_tmp_reg[2]_i_20_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.723 r  div0/out_tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.723    div0/out_tmp_reg[2]_i_15_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  div0/out_tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.840    div0/out_tmp_reg[2]_i_10_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  div0/out_tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.957    div0/out_tmp_reg[2]_i_5_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  div0/out_tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.074    div0/out_tmp_reg[2]_i_2_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    80.253 r  div0/out_tmp_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          1.021    81.274    div0/p_1_in[2]
    SLICE_X35Y137        LUT3 (Prop_lut3_I0_O)        0.332    81.606 r  div0/out_tmp[1]_i_42/O
                         net (fo=1, routed)           0.000    81.606    div0/out_tmp[1]_i_42_n_0
    SLICE_X35Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.156 r  div0/out_tmp_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.156    div0/out_tmp_reg[1]_i_35_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.270 r  div0/out_tmp_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    82.270    div0/out_tmp_reg[1]_i_30_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.384 r  div0/out_tmp_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.384    div0/out_tmp_reg[1]_i_25_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.498 r  div0/out_tmp_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.498    div0/out_tmp_reg[1]_i_20_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.612 r  div0/out_tmp_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.612    div0/out_tmp_reg[1]_i_15_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.726 r  div0/out_tmp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.726    div0/out_tmp_reg[1]_i_10_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.840 r  div0/out_tmp_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.840    div0/out_tmp_reg[1]_i_5_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.954 r  div0/out_tmp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.954    div0/out_tmp_reg[1]_i_2_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    83.132 r  div0/out_tmp_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.992    84.124    div0/p_1_in[1]
    SLICE_X32Y137        LUT3 (Prop_lut3_I0_O)        0.329    84.453 r  div0/out_tmp[0]_i_42/O
                         net (fo=1, routed)           0.000    84.453    div0/out_tmp[0]_i_42_n_0
    SLICE_X32Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.986 r  div0/out_tmp_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.986    div0/out_tmp_reg[0]_i_35_n_0
    SLICE_X32Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.103 r  div0/out_tmp_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.103    div0/out_tmp_reg[0]_i_30_n_0
    SLICE_X32Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.220 r  div0/out_tmp_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.220    div0/out_tmp_reg[0]_i_25_n_0
    SLICE_X32Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.337 r  div0/out_tmp_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.337    div0/out_tmp_reg[0]_i_20_n_0
    SLICE_X32Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.454 r  div0/out_tmp_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.454    div0/out_tmp_reg[0]_i_15_n_0
    SLICE_X32Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.571 r  div0/out_tmp_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.571    div0/out_tmp_reg[0]_i_10_n_0
    SLICE_X32Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.688 r  div0/out_tmp_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.688    div0/out_tmp_reg[0]_i_5_n_0
    SLICE_X32Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.805 r  div0/out_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    85.805    div0/out_tmp_reg[0]_i_2_n_0
    SLICE_X32Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.962 r  div0/out_tmp_reg[0]_i_1/CO[1]
                         net (fo=1, routed)           0.000    85.962    div0/p_1_in[0]
    SLICE_X32Y145        FDRE                                         r  div0/out_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=529, unset)          0.924     7.924    div0/clk
    SLICE_X32Y145        FDRE                                         r  div0/out_tmp_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X32Y145        FDRE (Setup_fdre_C_D)        0.094     7.983    div0/out_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                         -85.962    
  -------------------------------------------------------------------
                         slack                                -77.979    

Slack (VIOLATED) :        -75.226ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        82.159ns  (logic 57.428ns (69.899%)  route 24.731ns (30.102%))
  Logic Levels:           305  (CARRY4=276 LUT2=1 LUT3=28)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.973     0.973    div0/clk
    SLICE_X43Y1          FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.485     1.914    div0/ltmp[0]
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.124     2.038 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.038    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.551 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.551    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.668 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.668    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.785    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.902    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.019    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.136 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.136    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.253 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.253    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.370 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.370    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.651 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.041     4.691    div0/p_1_in[31]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.367     5.058 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.058    div0/out_tmp[30]_i_42_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.608 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.608    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.722    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.836    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.950    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.064    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.178    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.292    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.406    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.563 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.936     7.499    div0/p_1_in[30]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329     7.828 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.828    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.378 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.378    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.492    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.606    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.720    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.834    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.948    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.062    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.176    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.354 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.963    10.317    div0/p_1_in[29]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    10.646 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.646    div0/out_tmp[28]_i_42_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.179 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.179    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.296 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.296    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.413    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.530 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.647    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.764    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.881 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.881    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.998 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.998    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.177 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.924    13.101    div0/p_1_in[28]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332    13.433 r  div0/out_tmp[27]_i_38/O
                         net (fo=1, routed)           0.000    13.433    div0/out_tmp[27]_i_38_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.983 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.983    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.097    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.211    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.325    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.439    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.553    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.667    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.845 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.781    15.626    div0/p_1_in[27]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    15.955 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.955    div0/out_tmp[26]_i_42_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.488 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.488    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.605 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.605    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.722 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.839    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.956    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.073    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.190    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.307 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.307    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.486 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.688    18.175    div0/p_1_in[26]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.507 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.507    div0/out_tmp[25]_i_42_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.057 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.057    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.171 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.171    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.285 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.285    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.399 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.399    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.513 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.513    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.627 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.627    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.741    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.855    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.033 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.781    20.814    div0/p_1_in[25]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.143 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.143    div0/out_tmp[24]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.676 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.676    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.793 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.793    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.910 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.910    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.027 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.027    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.144 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.144    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.261 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.261    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.378 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.009    22.387    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.504 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.504    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.683 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.717    23.400    div0/p_1_in[24]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.332    23.732 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    23.732    div0/out_tmp[23]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.282 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.291    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.405 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.405    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.519 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.519    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.633    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.747    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.861    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.975    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.089    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.267 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.695    25.961    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    26.290 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    26.290    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.823 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.823    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.940 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.940    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.057 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.057    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.174 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.174    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.291 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.291    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.408 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.408    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.525 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.525    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.642 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.642    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.821 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.688    28.509    div0/p_1_in[22]
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.332    28.841 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    28.841    div0/out_tmp[21]_i_42_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.391 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.391    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.505    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.619    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.733    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.847    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.961    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.075    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.189 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.189    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.367 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.701    31.069    div0/p_1_in[21]
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.329    31.398 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.931 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.931    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.048    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.165    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.282    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.399    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.516    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.001    32.634    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.751 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.751    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    32.930 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.807    33.736    div0/p_1_in[20]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    34.068 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    34.068    div0/out_tmp[19]_i_42_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.618 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.001    34.619    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.733    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.847    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.961    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.075    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.189    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.303    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.417    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.595 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.744    36.338    div0/p_1_in[19]
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.329    36.667 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    36.667    div0/out_tmp[18]_i_42_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.200 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.200    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.317 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.317    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.434 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.434    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.551 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.551    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.668 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.668    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.785 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.785    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.902 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.902    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.019 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.019    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.198 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.657    38.856    div0/p_1_in[18]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.332    39.188 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    39.188    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.721 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.721    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.838 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.838    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.955 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.955    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.072 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.072    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.189 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.189    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.306 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.306    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.423 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.423    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.540 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.540    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    40.719 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.705    41.424    div0/p_1_in[17]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.332    41.756 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    41.756    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.306 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.306    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.420    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.534 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.534    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.648 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.648    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.762 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.762    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.876 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.009    42.885    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.999    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.113 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.113    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.291 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.881    44.172    div0/p_1_in[16]
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.329    44.501 r  div0/out_tmp[15]_i_39/O
                         net (fo=1, routed)           0.000    44.501    div0/out_tmp[15]_i_39_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    45.014 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.014    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.131    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.248    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.365 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.365    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.482 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.482    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.599 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.599    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.716 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.716    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.895 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.683    46.578    div0/p_1_in[15]
    SLICE_X38Y85         LUT3 (Prop_lut3_I0_O)        0.332    46.910 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    46.910    div0/out_tmp[14]_i_42_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.443 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.443    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.560 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.560    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.677 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.677    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.794 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.794    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.911 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.911    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.028 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.028    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.145 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.145    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.262 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.262    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.441 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.683    49.124    div0/p_1_in[14]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.332    49.456 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    49.456    div0/out_tmp[13]_i_42_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.006 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.006    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.120 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.120    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.234 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.234    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.348 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.348    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.462 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.462    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.576 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.576    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.690 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.690    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.001    50.805    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.983 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.703    51.686    div0/p_1_in[13]
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.329    52.015 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    52.015    div0/out_tmp[12]_i_42_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.565 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.565    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.679 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.679    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.793 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.793    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.907 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.907    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.021    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.135    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.249    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.363    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.541 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.860    54.401    div0/p_1_in[12]
    SLICE_X34Y108        LUT3 (Prop_lut3_I0_O)        0.329    54.730 r  div0/out_tmp[11]_i_39/O
                         net (fo=1, routed)           0.000    54.730    div0/out_tmp[11]_i_39_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.243 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.243    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.360 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.477    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.594    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.711    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.828    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.945    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.124 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.613    56.737    div0/p_1_in[11]
    SLICE_X33Y114        LUT3 (Prop_lut3_I0_O)        0.332    57.069 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    57.069    div0/out_tmp[10]_i_42_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.619 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.619    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.733 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.733    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.847 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.847    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.961 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.961    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.075 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.075    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.189 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.189    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.303 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.303    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.417 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.417    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.595 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.617    59.212    div0/p_1_in[10]
    SLICE_X34Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.012 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.012    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.129 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.129    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.246 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.009    60.255    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.372 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.372    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.489 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.489    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.606 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.606    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.723 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.723    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.840 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.840    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.019 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.597    61.616    div0/p_1_in[9]
    SLICE_X33Y129        LUT3 (Prop_lut3_I0_O)        0.332    61.948 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    61.948    div0/out_tmp[8]_i_42_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.498 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.498    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.612 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.612    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.726 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.840 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.840    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.954 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.954    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.068 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.068    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.182 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.182    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.296    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.474 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.723    64.196    div0/p_1_in[8]
    SLICE_X34Y137        LUT3 (Prop_lut3_I0_O)        0.329    64.525 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    64.525    div0/out_tmp[7]_i_42_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.058 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.058    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X34Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.175 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.175    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.292 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.292    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.409 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.409    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.526 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.526    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.643 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.643    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.760 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.760    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.877 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.877    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.056 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.981    67.037    div0/p_1_in[7]
    SLICE_X39Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.825 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.825    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.939 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.939    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.053 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.167 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.167    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.281 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.281    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.395 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.395    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.509 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.509    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.623 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.623    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.801 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          1.103    69.904    div0/p_1_in[6]
    SLICE_X40Y137        LUT3 (Prop_lut3_I0_O)        0.329    70.233 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    70.233    div0/out_tmp[5]_i_42_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.784 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.784    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.897 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.897    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.011 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.011    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.125 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.125    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.239 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.239    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.353 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.353    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.467 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.467    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.581 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.581    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.759 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.942    72.701    div0/p_1_in[5]
    SLICE_X38Y137        LUT3 (Prop_lut3_I0_O)        0.329    73.030 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    73.030    div0/out_tmp[4]_i_42_n_0
    SLICE_X38Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.563 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.563    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.680 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.680    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.797 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.797    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.914 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.914    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.031 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.031    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.148 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.148    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.265 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.265    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.382 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.382    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.561 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          1.062    75.623    div0/p_1_in[4]
    SLICE_X37Y137        LUT3 (Prop_lut3_I0_O)        0.332    75.955 r  div0/out_tmp[3]_i_42/O
                         net (fo=1, routed)           0.000    75.955    div0/out_tmp[3]_i_42_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.505 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.505    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.619 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.619    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.733 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.733    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.847 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.847    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.961 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.961    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.075 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.075    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.189 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.189    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.303 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.303    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    77.481 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.913    78.393    div0/p_1_in[3]
    SLICE_X36Y137        LUT3 (Prop_lut3_I0_O)        0.329    78.722 r  div0/out_tmp[2]_i_42/O
                         net (fo=1, routed)           0.000    78.722    div0/out_tmp[2]_i_42_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.255 r  div0/out_tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.255    div0/out_tmp_reg[2]_i_35_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.372 r  div0/out_tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.372    div0/out_tmp_reg[2]_i_30_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.489 r  div0/out_tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.489    div0/out_tmp_reg[2]_i_25_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.606 r  div0/out_tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.606    div0/out_tmp_reg[2]_i_20_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.723 r  div0/out_tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.723    div0/out_tmp_reg[2]_i_15_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  div0/out_tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.840    div0/out_tmp_reg[2]_i_10_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  div0/out_tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.957    div0/out_tmp_reg[2]_i_5_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  div0/out_tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.074    div0/out_tmp_reg[2]_i_2_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    80.253 r  div0/out_tmp_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          1.021    81.274    div0/p_1_in[2]
    SLICE_X35Y137        LUT3 (Prop_lut3_I0_O)        0.332    81.606 r  div0/out_tmp[1]_i_42/O
                         net (fo=1, routed)           0.000    81.606    div0/out_tmp[1]_i_42_n_0
    SLICE_X35Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.156 r  div0/out_tmp_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.156    div0/out_tmp_reg[1]_i_35_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.270 r  div0/out_tmp_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    82.270    div0/out_tmp_reg[1]_i_30_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.384 r  div0/out_tmp_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.384    div0/out_tmp_reg[1]_i_25_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.498 r  div0/out_tmp_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.498    div0/out_tmp_reg[1]_i_20_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.612 r  div0/out_tmp_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.612    div0/out_tmp_reg[1]_i_15_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.726 r  div0/out_tmp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.726    div0/out_tmp_reg[1]_i_10_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.840 r  div0/out_tmp_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.840    div0/out_tmp_reg[1]_i_5_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.954 r  div0/out_tmp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.954    div0/out_tmp_reg[1]_i_2_n_0
    SLICE_X35Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    83.132 r  div0/out_tmp_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.000    83.132    div0/p_1_in[1]
    SLICE_X35Y145        FDRE                                         r  div0/out_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=529, unset)          0.924     7.924    div0/clk
    SLICE_X35Y145        FDRE                                         r  div0/out_tmp_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y145        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -83.132    
  -------------------------------------------------------------------
                         slack                                -75.226    

Slack (VIOLATED) :        -72.298ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        79.280ns  (logic 55.570ns (70.093%)  route 23.710ns (29.907%))
  Logic Levels:           295  (CARRY4=267 LUT2=1 LUT3=27)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.973     0.973    div0/clk
    SLICE_X43Y1          FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.485     1.914    div0/ltmp[0]
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.124     2.038 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.038    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.551 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.551    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.668 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.668    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.785    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.902    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.019    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.136 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.136    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.253 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.253    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.370 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.370    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.651 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.041     4.691    div0/p_1_in[31]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.367     5.058 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.058    div0/out_tmp[30]_i_42_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.608 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.608    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.722    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.836    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.950    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.064    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.178    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.292    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.406    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.563 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.936     7.499    div0/p_1_in[30]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329     7.828 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.828    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.378 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.378    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.492    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.606    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.720    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.834    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.948    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.062    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.176    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.354 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.963    10.317    div0/p_1_in[29]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    10.646 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.646    div0/out_tmp[28]_i_42_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.179 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.179    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.296 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.296    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.413    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.530 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.647    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.764    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.881 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.881    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.998 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.998    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.177 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.924    13.101    div0/p_1_in[28]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332    13.433 r  div0/out_tmp[27]_i_38/O
                         net (fo=1, routed)           0.000    13.433    div0/out_tmp[27]_i_38_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.983 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.983    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.097    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.211    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.325    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.439    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.553    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.667    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.845 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.781    15.626    div0/p_1_in[27]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    15.955 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.955    div0/out_tmp[26]_i_42_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.488 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.488    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.605 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.605    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.722 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.839    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.956    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.073    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.190    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.307 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.307    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.486 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.688    18.175    div0/p_1_in[26]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.507 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.507    div0/out_tmp[25]_i_42_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.057 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.057    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.171 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.171    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.285 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.285    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.399 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.399    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.513 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.513    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.627 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.627    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.741    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.855    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.033 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.781    20.814    div0/p_1_in[25]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.143 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.143    div0/out_tmp[24]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.676 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.676    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.793 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.793    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.910 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.910    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.027 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.027    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.144 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.144    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.261 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.261    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.378 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.009    22.387    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.504 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.504    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.683 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.717    23.400    div0/p_1_in[24]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.332    23.732 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    23.732    div0/out_tmp[23]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.282 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.291    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.405 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.405    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.519 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.519    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.633    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.747    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.861    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.975    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.089    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.267 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.695    25.961    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    26.290 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    26.290    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.823 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.823    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.940 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.940    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.057 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.057    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.174 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.174    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.291 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.291    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.408 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.408    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.525 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.525    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.642 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.642    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.821 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.688    28.509    div0/p_1_in[22]
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.332    28.841 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    28.841    div0/out_tmp[21]_i_42_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.391 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.391    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.505    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.619    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.733    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.847    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.961    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.075    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.189 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.189    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.367 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.701    31.069    div0/p_1_in[21]
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.329    31.398 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.931 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.931    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.048    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.165    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.282    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.399    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.516    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.001    32.634    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.751 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.751    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    32.930 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.807    33.736    div0/p_1_in[20]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    34.068 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    34.068    div0/out_tmp[19]_i_42_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.618 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.001    34.619    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.733    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.847    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.961    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.075    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.189    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.303    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.417    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.595 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.744    36.338    div0/p_1_in[19]
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.329    36.667 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    36.667    div0/out_tmp[18]_i_42_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.200 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.200    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.317 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.317    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.434 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.434    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.551 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.551    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.668 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.668    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.785 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.785    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.902 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.902    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.019 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.019    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.198 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.657    38.856    div0/p_1_in[18]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.332    39.188 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    39.188    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.721 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.721    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.838 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.838    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.955 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.955    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.072 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.072    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.189 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.189    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.306 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.306    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.423 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.423    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.540 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.540    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    40.719 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.705    41.424    div0/p_1_in[17]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.332    41.756 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    41.756    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.306 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.306    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.420    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.534 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.534    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.648 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.648    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.762 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.762    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.876 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.009    42.885    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.999    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.113 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.113    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.291 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.881    44.172    div0/p_1_in[16]
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.329    44.501 r  div0/out_tmp[15]_i_39/O
                         net (fo=1, routed)           0.000    44.501    div0/out_tmp[15]_i_39_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    45.014 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.014    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.131    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.248    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.365 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.365    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.482 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.482    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.599 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.599    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.716 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.716    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.895 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.683    46.578    div0/p_1_in[15]
    SLICE_X38Y85         LUT3 (Prop_lut3_I0_O)        0.332    46.910 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    46.910    div0/out_tmp[14]_i_42_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.443 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.443    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.560 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.560    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.677 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.677    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.794 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.794    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.911 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.911    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.028 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.028    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.145 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.145    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.262 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.262    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.441 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.683    49.124    div0/p_1_in[14]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.332    49.456 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    49.456    div0/out_tmp[13]_i_42_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.006 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.006    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.120 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.120    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.234 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.234    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.348 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.348    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.462 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.462    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.576 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.576    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.690 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.690    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.001    50.805    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.983 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.703    51.686    div0/p_1_in[13]
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.329    52.015 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    52.015    div0/out_tmp[12]_i_42_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.565 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.565    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.679 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.679    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.793 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.793    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.907 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.907    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.021    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.135    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.249    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.363    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.541 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.860    54.401    div0/p_1_in[12]
    SLICE_X34Y108        LUT3 (Prop_lut3_I0_O)        0.329    54.730 r  div0/out_tmp[11]_i_39/O
                         net (fo=1, routed)           0.000    54.730    div0/out_tmp[11]_i_39_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.243 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.243    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.360 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.477    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.594    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.711    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.828    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.945    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.124 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.613    56.737    div0/p_1_in[11]
    SLICE_X33Y114        LUT3 (Prop_lut3_I0_O)        0.332    57.069 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    57.069    div0/out_tmp[10]_i_42_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.619 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.619    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.733 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.733    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.847 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.847    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.961 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.961    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.075 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.075    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.189 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.189    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.303 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.303    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.417 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.417    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.595 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.617    59.212    div0/p_1_in[10]
    SLICE_X34Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.012 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.012    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.129 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.129    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.246 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.009    60.255    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.372 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.372    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.489 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.489    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.606 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.606    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.723 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.723    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.840 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.840    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.019 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.597    61.616    div0/p_1_in[9]
    SLICE_X33Y129        LUT3 (Prop_lut3_I0_O)        0.332    61.948 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    61.948    div0/out_tmp[8]_i_42_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.498 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.498    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.612 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.612    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.726 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.840 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.840    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.954 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.954    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.068 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.068    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.182 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.182    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.296    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.474 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.723    64.196    div0/p_1_in[8]
    SLICE_X34Y137        LUT3 (Prop_lut3_I0_O)        0.329    64.525 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    64.525    div0/out_tmp[7]_i_42_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.058 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.058    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X34Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.175 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.175    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.292 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.292    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.409 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.409    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.526 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.526    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.643 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.643    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.760 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.760    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.877 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.877    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.056 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.981    67.037    div0/p_1_in[7]
    SLICE_X39Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.825 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.825    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.939 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.939    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.053 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.167 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.167    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.281 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.281    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.395 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.395    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.509 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.509    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.623 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.623    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.801 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          1.103    69.904    div0/p_1_in[6]
    SLICE_X40Y137        LUT3 (Prop_lut3_I0_O)        0.329    70.233 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    70.233    div0/out_tmp[5]_i_42_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.784 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.784    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.897 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.897    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.011 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.011    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.125 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.125    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.239 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.239    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.353 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.353    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.467 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.467    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.581 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.581    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.759 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.942    72.701    div0/p_1_in[5]
    SLICE_X38Y137        LUT3 (Prop_lut3_I0_O)        0.329    73.030 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    73.030    div0/out_tmp[4]_i_42_n_0
    SLICE_X38Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.563 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.563    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.680 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.680    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.797 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.797    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.914 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.914    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.031 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.031    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.148 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.148    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.265 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.265    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.382 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.382    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.561 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          1.062    75.623    div0/p_1_in[4]
    SLICE_X37Y137        LUT3 (Prop_lut3_I0_O)        0.332    75.955 r  div0/out_tmp[3]_i_42/O
                         net (fo=1, routed)           0.000    75.955    div0/out_tmp[3]_i_42_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.505 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.505    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.619 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.619    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.733 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.733    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.847 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.847    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.961 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.961    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.075 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.075    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.189 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.189    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.303 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.303    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    77.481 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.913    78.393    div0/p_1_in[3]
    SLICE_X36Y137        LUT3 (Prop_lut3_I0_O)        0.329    78.722 r  div0/out_tmp[2]_i_42/O
                         net (fo=1, routed)           0.000    78.722    div0/out_tmp[2]_i_42_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.255 r  div0/out_tmp_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.255    div0/out_tmp_reg[2]_i_35_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.372 r  div0/out_tmp_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.372    div0/out_tmp_reg[2]_i_30_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.489 r  div0/out_tmp_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.489    div0/out_tmp_reg[2]_i_25_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.606 r  div0/out_tmp_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.606    div0/out_tmp_reg[2]_i_20_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.723 r  div0/out_tmp_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.723    div0/out_tmp_reg[2]_i_15_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.840 r  div0/out_tmp_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.840    div0/out_tmp_reg[2]_i_10_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.957 r  div0/out_tmp_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.957    div0/out_tmp_reg[2]_i_5_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.074 r  div0/out_tmp_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.074    div0/out_tmp_reg[2]_i_2_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    80.253 r  div0/out_tmp_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.000    80.253    div0/p_1_in[2]
    SLICE_X36Y145        FDRE                                         r  div0/out_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=529, unset)          0.924     7.924    div0/clk
    SLICE_X36Y145        FDRE                                         r  div0/out_tmp_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y145        FDRE (Setup_fdre_C_D)        0.066     7.955    div0/out_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -80.253    
  -------------------------------------------------------------------
                         slack                                -72.298    

Slack (VIOLATED) :        -69.575ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        76.508ns  (logic 53.710ns (70.202%)  route 22.798ns (29.798%))
  Logic Levels:           285  (CARRY4=258 LUT2=1 LUT3=26)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.973     0.973    div0/clk
    SLICE_X43Y1          FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.485     1.914    div0/ltmp[0]
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.124     2.038 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.038    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.551 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.551    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.668 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.668    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.785    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.902    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.019    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.136 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.136    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.253 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.253    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.370 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.370    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.651 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.041     4.691    div0/p_1_in[31]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.367     5.058 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.058    div0/out_tmp[30]_i_42_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.608 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.608    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.722    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.836    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.950    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.064    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.178    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.292    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.406    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.563 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.936     7.499    div0/p_1_in[30]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329     7.828 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.828    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.378 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.378    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.492    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.606    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.720    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.834    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.948    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.062    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.176    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.354 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.963    10.317    div0/p_1_in[29]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    10.646 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.646    div0/out_tmp[28]_i_42_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.179 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.179    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.296 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.296    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.413    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.530 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.647    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.764    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.881 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.881    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.998 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.998    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.177 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.924    13.101    div0/p_1_in[28]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332    13.433 r  div0/out_tmp[27]_i_38/O
                         net (fo=1, routed)           0.000    13.433    div0/out_tmp[27]_i_38_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.983 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.983    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.097    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.211    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.325    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.439    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.553    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.667    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.845 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.781    15.626    div0/p_1_in[27]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    15.955 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.955    div0/out_tmp[26]_i_42_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.488 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.488    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.605 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.605    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.722 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.839    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.956    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.073    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.190    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.307 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.307    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.486 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.688    18.175    div0/p_1_in[26]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.507 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.507    div0/out_tmp[25]_i_42_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.057 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.057    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.171 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.171    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.285 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.285    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.399 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.399    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.513 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.513    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.627 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.627    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.741    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.855    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.033 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.781    20.814    div0/p_1_in[25]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.143 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.143    div0/out_tmp[24]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.676 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.676    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.793 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.793    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.910 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.910    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.027 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.027    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.144 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.144    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.261 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.261    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.378 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.009    22.387    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.504 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.504    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.683 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.717    23.400    div0/p_1_in[24]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.332    23.732 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    23.732    div0/out_tmp[23]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.282 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.291    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.405 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.405    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.519 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.519    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.633    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.747    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.861    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.975    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.089    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.267 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.695    25.961    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    26.290 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    26.290    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.823 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.823    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.940 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.940    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.057 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.057    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.174 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.174    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.291 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.291    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.408 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.408    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.525 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.525    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.642 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.642    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.821 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.688    28.509    div0/p_1_in[22]
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.332    28.841 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    28.841    div0/out_tmp[21]_i_42_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.391 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.391    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.505    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.619    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.733    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.847    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.961    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.075    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.189 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.189    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.367 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.701    31.069    div0/p_1_in[21]
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.329    31.398 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.931 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.931    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.048    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.165    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.282    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.399    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.516    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.001    32.634    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.751 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.751    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    32.930 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.807    33.736    div0/p_1_in[20]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    34.068 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    34.068    div0/out_tmp[19]_i_42_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.618 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.001    34.619    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.733    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.847    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.961    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.075    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.189    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.303    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.417    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.595 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.744    36.338    div0/p_1_in[19]
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.329    36.667 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    36.667    div0/out_tmp[18]_i_42_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.200 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.200    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.317 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.317    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.434 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.434    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.551 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.551    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.668 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.668    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.785 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.785    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.902 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.902    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.019 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.019    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.198 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.657    38.856    div0/p_1_in[18]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.332    39.188 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    39.188    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.721 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.721    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.838 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.838    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.955 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.955    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.072 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.072    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.189 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.189    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.306 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.306    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.423 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.423    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.540 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.540    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    40.719 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.705    41.424    div0/p_1_in[17]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.332    41.756 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    41.756    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.306 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.306    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.420    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.534 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.534    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.648 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.648    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.762 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.762    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.876 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.009    42.885    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.999    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.113 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.113    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.291 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.881    44.172    div0/p_1_in[16]
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.329    44.501 r  div0/out_tmp[15]_i_39/O
                         net (fo=1, routed)           0.000    44.501    div0/out_tmp[15]_i_39_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    45.014 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.014    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.131    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.248    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.365 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.365    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.482 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.482    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.599 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.599    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.716 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.716    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.895 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.683    46.578    div0/p_1_in[15]
    SLICE_X38Y85         LUT3 (Prop_lut3_I0_O)        0.332    46.910 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    46.910    div0/out_tmp[14]_i_42_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.443 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.443    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.560 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.560    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.677 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.677    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.794 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.794    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.911 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.911    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.028 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.028    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.145 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.145    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.262 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.262    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.441 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.683    49.124    div0/p_1_in[14]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.332    49.456 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    49.456    div0/out_tmp[13]_i_42_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.006 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.006    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.120 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.120    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.234 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.234    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.348 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.348    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.462 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.462    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.576 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.576    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.690 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.690    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.001    50.805    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.983 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.703    51.686    div0/p_1_in[13]
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.329    52.015 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    52.015    div0/out_tmp[12]_i_42_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.565 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.565    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.679 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.679    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.793 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.793    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.907 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.907    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.021    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.135    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.249    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.363    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.541 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.860    54.401    div0/p_1_in[12]
    SLICE_X34Y108        LUT3 (Prop_lut3_I0_O)        0.329    54.730 r  div0/out_tmp[11]_i_39/O
                         net (fo=1, routed)           0.000    54.730    div0/out_tmp[11]_i_39_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.243 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.243    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.360 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.477    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.594    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.711    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.828    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.945    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.124 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.613    56.737    div0/p_1_in[11]
    SLICE_X33Y114        LUT3 (Prop_lut3_I0_O)        0.332    57.069 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    57.069    div0/out_tmp[10]_i_42_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.619 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.619    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.733 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.733    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.847 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.847    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.961 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.961    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.075 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.075    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.189 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.189    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.303 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.303    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.417 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.417    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.595 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.617    59.212    div0/p_1_in[10]
    SLICE_X34Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.012 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.012    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.129 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.129    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.246 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.009    60.255    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.372 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.372    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.489 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.489    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.606 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.606    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.723 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.723    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.840 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.840    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.019 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.597    61.616    div0/p_1_in[9]
    SLICE_X33Y129        LUT3 (Prop_lut3_I0_O)        0.332    61.948 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    61.948    div0/out_tmp[8]_i_42_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.498 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.498    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.612 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.612    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.726 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.840 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.840    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.954 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.954    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.068 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.068    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.182 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.182    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.296    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.474 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.723    64.196    div0/p_1_in[8]
    SLICE_X34Y137        LUT3 (Prop_lut3_I0_O)        0.329    64.525 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    64.525    div0/out_tmp[7]_i_42_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.058 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.058    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X34Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.175 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.175    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.292 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.292    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.409 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.409    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.526 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.526    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.643 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.643    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.760 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.760    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.877 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.877    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.056 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.981    67.037    div0/p_1_in[7]
    SLICE_X39Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.825 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.825    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.939 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.939    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.053 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.167 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.167    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.281 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.281    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.395 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.395    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.509 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.509    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.623 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.623    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.801 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          1.103    69.904    div0/p_1_in[6]
    SLICE_X40Y137        LUT3 (Prop_lut3_I0_O)        0.329    70.233 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    70.233    div0/out_tmp[5]_i_42_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.784 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.784    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.897 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.897    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.011 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.011    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.125 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.125    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.239 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.239    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.353 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.353    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.467 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.467    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.581 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.581    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.759 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.942    72.701    div0/p_1_in[5]
    SLICE_X38Y137        LUT3 (Prop_lut3_I0_O)        0.329    73.030 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    73.030    div0/out_tmp[4]_i_42_n_0
    SLICE_X38Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.563 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.563    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.680 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.680    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.797 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.797    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.914 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.914    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.031 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.031    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.148 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.148    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.265 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.265    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.382 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.382    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.561 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          1.062    75.623    div0/p_1_in[4]
    SLICE_X37Y137        LUT3 (Prop_lut3_I0_O)        0.332    75.955 r  div0/out_tmp[3]_i_42/O
                         net (fo=1, routed)           0.000    75.955    div0/out_tmp[3]_i_42_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.505 r  div0/out_tmp_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.505    div0/out_tmp_reg[3]_i_35_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.619 r  div0/out_tmp_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.619    div0/out_tmp_reg[3]_i_30_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.733 r  div0/out_tmp_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.733    div0/out_tmp_reg[3]_i_25_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.847 r  div0/out_tmp_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.847    div0/out_tmp_reg[3]_i_20_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.961 r  div0/out_tmp_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.961    div0/out_tmp_reg[3]_i_15_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.075 r  div0/out_tmp_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.075    div0/out_tmp_reg[3]_i_10_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.189 r  div0/out_tmp_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.189    div0/out_tmp_reg[3]_i_5_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.303 r  div0/out_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.303    div0/out_tmp_reg[3]_i_2_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    77.481 r  div0/out_tmp_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.000    77.481    div0/p_1_in[3]
    SLICE_X37Y145        FDRE                                         r  div0/out_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=529, unset)          0.924     7.924    div0/clk
    SLICE_X37Y145        FDRE                                         r  div0/out_tmp_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y145        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -77.481    
  -------------------------------------------------------------------
                         slack                                -69.575    

Slack (VIOLATED) :        -66.606ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        73.588ns  (logic 51.852ns (70.463%)  route 21.736ns (29.537%))
  Logic Levels:           275  (CARRY4=249 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.973     0.973    div0/clk
    SLICE_X43Y1          FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.485     1.914    div0/ltmp[0]
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.124     2.038 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.038    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.551 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.551    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.668 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.668    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.785    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.902    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.019    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.136 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.136    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.253 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.253    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.370 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.370    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.651 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.041     4.691    div0/p_1_in[31]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.367     5.058 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.058    div0/out_tmp[30]_i_42_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.608 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.608    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.722    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.836    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.950    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.064    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.178    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.292    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.406    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.563 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.936     7.499    div0/p_1_in[30]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329     7.828 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.828    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.378 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.378    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.492    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.606    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.720    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.834    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.948    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.062    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.176    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.354 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.963    10.317    div0/p_1_in[29]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    10.646 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.646    div0/out_tmp[28]_i_42_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.179 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.179    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.296 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.296    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.413    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.530 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.647    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.764    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.881 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.881    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.998 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.998    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.177 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.924    13.101    div0/p_1_in[28]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332    13.433 r  div0/out_tmp[27]_i_38/O
                         net (fo=1, routed)           0.000    13.433    div0/out_tmp[27]_i_38_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.983 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.983    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.097    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.211    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.325    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.439    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.553    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.667    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.845 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.781    15.626    div0/p_1_in[27]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    15.955 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.955    div0/out_tmp[26]_i_42_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.488 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.488    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.605 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.605    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.722 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.839    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.956    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.073    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.190    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.307 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.307    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.486 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.688    18.175    div0/p_1_in[26]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.507 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.507    div0/out_tmp[25]_i_42_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.057 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.057    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.171 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.171    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.285 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.285    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.399 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.399    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.513 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.513    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.627 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.627    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.741    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.855    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.033 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.781    20.814    div0/p_1_in[25]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.143 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.143    div0/out_tmp[24]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.676 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.676    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.793 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.793    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.910 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.910    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.027 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.027    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.144 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.144    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.261 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.261    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.378 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.009    22.387    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.504 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.504    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.683 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.717    23.400    div0/p_1_in[24]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.332    23.732 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    23.732    div0/out_tmp[23]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.282 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.291    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.405 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.405    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.519 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.519    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.633    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.747    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.861    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.975    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.089    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.267 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.695    25.961    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    26.290 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    26.290    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.823 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.823    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.940 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.940    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.057 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.057    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.174 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.174    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.291 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.291    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.408 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.408    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.525 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.525    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.642 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.642    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.821 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.688    28.509    div0/p_1_in[22]
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.332    28.841 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    28.841    div0/out_tmp[21]_i_42_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.391 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.391    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.505    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.619    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.733    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.847    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.961    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.075    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.189 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.189    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.367 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.701    31.069    div0/p_1_in[21]
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.329    31.398 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.931 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.931    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.048    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.165    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.282    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.399    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.516    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.001    32.634    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.751 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.751    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    32.930 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.807    33.736    div0/p_1_in[20]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    34.068 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    34.068    div0/out_tmp[19]_i_42_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.618 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.001    34.619    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.733    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.847    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.961    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.075    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.189    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.303    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.417    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.595 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.744    36.338    div0/p_1_in[19]
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.329    36.667 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    36.667    div0/out_tmp[18]_i_42_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.200 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.200    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.317 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.317    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.434 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.434    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.551 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.551    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.668 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.668    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.785 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.785    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.902 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.902    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.019 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.019    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.198 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.657    38.856    div0/p_1_in[18]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.332    39.188 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    39.188    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.721 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.721    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.838 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.838    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.955 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.955    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.072 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.072    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.189 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.189    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.306 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.306    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.423 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.423    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.540 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.540    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    40.719 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.705    41.424    div0/p_1_in[17]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.332    41.756 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    41.756    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.306 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.306    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.420    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.534 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.534    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.648 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.648    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.762 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.762    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.876 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.009    42.885    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.999    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.113 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.113    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.291 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.881    44.172    div0/p_1_in[16]
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.329    44.501 r  div0/out_tmp[15]_i_39/O
                         net (fo=1, routed)           0.000    44.501    div0/out_tmp[15]_i_39_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    45.014 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.014    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.131    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.248    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.365 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.365    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.482 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.482    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.599 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.599    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.716 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.716    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.895 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.683    46.578    div0/p_1_in[15]
    SLICE_X38Y85         LUT3 (Prop_lut3_I0_O)        0.332    46.910 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    46.910    div0/out_tmp[14]_i_42_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.443 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.443    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.560 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.560    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.677 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.677    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.794 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.794    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.911 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.911    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.028 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.028    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.145 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.145    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.262 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.262    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.441 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.683    49.124    div0/p_1_in[14]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.332    49.456 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    49.456    div0/out_tmp[13]_i_42_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.006 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.006    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.120 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.120    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.234 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.234    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.348 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.348    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.462 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.462    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.576 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.576    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.690 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.690    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.001    50.805    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.983 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.703    51.686    div0/p_1_in[13]
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.329    52.015 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    52.015    div0/out_tmp[12]_i_42_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.565 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.565    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.679 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.679    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.793 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.793    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.907 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.907    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.021    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.135    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.249    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.363    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.541 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.860    54.401    div0/p_1_in[12]
    SLICE_X34Y108        LUT3 (Prop_lut3_I0_O)        0.329    54.730 r  div0/out_tmp[11]_i_39/O
                         net (fo=1, routed)           0.000    54.730    div0/out_tmp[11]_i_39_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.243 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.243    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.360 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.477    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.594    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.711    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.828    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.945    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.124 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.613    56.737    div0/p_1_in[11]
    SLICE_X33Y114        LUT3 (Prop_lut3_I0_O)        0.332    57.069 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    57.069    div0/out_tmp[10]_i_42_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.619 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.619    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.733 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.733    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.847 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.847    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.961 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.961    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.075 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.075    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.189 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.189    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.303 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.303    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.417 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.417    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.595 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.617    59.212    div0/p_1_in[10]
    SLICE_X34Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.012 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.012    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.129 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.129    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.246 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.009    60.255    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.372 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.372    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.489 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.489    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.606 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.606    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.723 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.723    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.840 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.840    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.019 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.597    61.616    div0/p_1_in[9]
    SLICE_X33Y129        LUT3 (Prop_lut3_I0_O)        0.332    61.948 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    61.948    div0/out_tmp[8]_i_42_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.498 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.498    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.612 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.612    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.726 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.840 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.840    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.954 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.954    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.068 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.068    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.182 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.182    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.296    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.474 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.723    64.196    div0/p_1_in[8]
    SLICE_X34Y137        LUT3 (Prop_lut3_I0_O)        0.329    64.525 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    64.525    div0/out_tmp[7]_i_42_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.058 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.058    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X34Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.175 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.175    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.292 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.292    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.409 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.409    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.526 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.526    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.643 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.643    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.760 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.760    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.877 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.877    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.056 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.981    67.037    div0/p_1_in[7]
    SLICE_X39Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.825 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.825    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.939 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.939    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.053 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.167 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.167    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.281 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.281    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.395 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.395    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.509 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.509    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.623 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.623    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.801 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          1.103    69.904    div0/p_1_in[6]
    SLICE_X40Y137        LUT3 (Prop_lut3_I0_O)        0.329    70.233 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    70.233    div0/out_tmp[5]_i_42_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.784 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.784    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.897 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.897    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.011 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.011    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.125 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.125    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.239 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.239    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.353 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.353    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.467 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.467    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.581 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.581    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.759 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.942    72.701    div0/p_1_in[5]
    SLICE_X38Y137        LUT3 (Prop_lut3_I0_O)        0.329    73.030 r  div0/out_tmp[4]_i_42/O
                         net (fo=1, routed)           0.000    73.030    div0/out_tmp[4]_i_42_n_0
    SLICE_X38Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.563 r  div0/out_tmp_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.563    div0/out_tmp_reg[4]_i_35_n_0
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.680 r  div0/out_tmp_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.680    div0/out_tmp_reg[4]_i_30_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.797 r  div0/out_tmp_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.797    div0/out_tmp_reg[4]_i_25_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.914 r  div0/out_tmp_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.914    div0/out_tmp_reg[4]_i_20_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.031 r  div0/out_tmp_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.031    div0/out_tmp_reg[4]_i_15_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.148 r  div0/out_tmp_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.148    div0/out_tmp_reg[4]_i_10_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.265 r  div0/out_tmp_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.265    div0/out_tmp_reg[4]_i_5_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.382 r  div0/out_tmp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.382    div0/out_tmp_reg[4]_i_2_n_0
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.561 r  div0/out_tmp_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.000    74.561    div0/p_1_in[4]
    SLICE_X38Y145        FDRE                                         r  div0/out_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=529, unset)          0.924     7.924    div0/clk
    SLICE_X38Y145        FDRE                                         r  div0/out_tmp_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y145        FDRE (Setup_fdre_C_D)        0.066     7.955    div0/out_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -74.561    
  -------------------------------------------------------------------
                         slack                                -66.606    

Slack (VIOLATED) :        -63.854ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        70.787ns  (logic 49.992ns (70.624%)  route 20.795ns (29.376%))
  Logic Levels:           265  (CARRY4=240 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.973     0.973    div0/clk
    SLICE_X43Y1          FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.485     1.914    div0/ltmp[0]
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.124     2.038 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.038    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.551 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.551    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.668 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.668    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.785    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.902    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.019    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.136 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.136    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.253 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.253    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.370 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.370    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.651 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.041     4.691    div0/p_1_in[31]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.367     5.058 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.058    div0/out_tmp[30]_i_42_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.608 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.608    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.722    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.836    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.950    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.064    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.178    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.292    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.406    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.563 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.936     7.499    div0/p_1_in[30]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329     7.828 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.828    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.378 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.378    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.492    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.606    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.720    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.834    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.948    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.062    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.176    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.354 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.963    10.317    div0/p_1_in[29]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    10.646 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.646    div0/out_tmp[28]_i_42_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.179 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.179    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.296 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.296    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.413    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.530 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.647    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.764    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.881 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.881    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.998 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.998    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.177 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.924    13.101    div0/p_1_in[28]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332    13.433 r  div0/out_tmp[27]_i_38/O
                         net (fo=1, routed)           0.000    13.433    div0/out_tmp[27]_i_38_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.983 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.983    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.097    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.211    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.325    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.439    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.553    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.667    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.845 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.781    15.626    div0/p_1_in[27]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    15.955 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.955    div0/out_tmp[26]_i_42_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.488 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.488    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.605 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.605    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.722 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.839    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.956    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.073    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.190    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.307 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.307    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.486 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.688    18.175    div0/p_1_in[26]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.507 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.507    div0/out_tmp[25]_i_42_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.057 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.057    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.171 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.171    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.285 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.285    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.399 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.399    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.513 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.513    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.627 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.627    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.741    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.855    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.033 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.781    20.814    div0/p_1_in[25]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.143 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.143    div0/out_tmp[24]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.676 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.676    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.793 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.793    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.910 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.910    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.027 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.027    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.144 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.144    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.261 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.261    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.378 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.009    22.387    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.504 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.504    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.683 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.717    23.400    div0/p_1_in[24]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.332    23.732 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    23.732    div0/out_tmp[23]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.282 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.291    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.405 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.405    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.519 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.519    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.633    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.747    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.861    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.975    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.089    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.267 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.695    25.961    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    26.290 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    26.290    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.823 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.823    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.940 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.940    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.057 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.057    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.174 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.174    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.291 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.291    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.408 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.408    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.525 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.525    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.642 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.642    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.821 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.688    28.509    div0/p_1_in[22]
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.332    28.841 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    28.841    div0/out_tmp[21]_i_42_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.391 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.391    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.505    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.619    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.733    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.847    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.961    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.075    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.189 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.189    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.367 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.701    31.069    div0/p_1_in[21]
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.329    31.398 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.931 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.931    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.048    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.165    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.282    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.399    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.516    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.001    32.634    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.751 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.751    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    32.930 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.807    33.736    div0/p_1_in[20]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    34.068 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    34.068    div0/out_tmp[19]_i_42_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.618 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.001    34.619    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.733    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.847    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.961    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.075    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.189    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.303    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.417    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.595 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.744    36.338    div0/p_1_in[19]
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.329    36.667 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    36.667    div0/out_tmp[18]_i_42_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.200 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.200    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.317 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.317    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.434 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.434    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.551 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.551    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.668 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.668    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.785 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.785    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.902 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.902    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.019 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.019    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.198 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.657    38.856    div0/p_1_in[18]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.332    39.188 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    39.188    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.721 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.721    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.838 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.838    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.955 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.955    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.072 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.072    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.189 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.189    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.306 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.306    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.423 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.423    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.540 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.540    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    40.719 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.705    41.424    div0/p_1_in[17]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.332    41.756 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    41.756    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.306 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.306    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.420    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.534 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.534    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.648 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.648    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.762 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.762    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.876 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.009    42.885    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.999    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.113 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.113    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.291 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.881    44.172    div0/p_1_in[16]
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.329    44.501 r  div0/out_tmp[15]_i_39/O
                         net (fo=1, routed)           0.000    44.501    div0/out_tmp[15]_i_39_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    45.014 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.014    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.131    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.248    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.365 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.365    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.482 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.482    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.599 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.599    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.716 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.716    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.895 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.683    46.578    div0/p_1_in[15]
    SLICE_X38Y85         LUT3 (Prop_lut3_I0_O)        0.332    46.910 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    46.910    div0/out_tmp[14]_i_42_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.443 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.443    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.560 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.560    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.677 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.677    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.794 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.794    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.911 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.911    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.028 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.028    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.145 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.145    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.262 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.262    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.441 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.683    49.124    div0/p_1_in[14]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.332    49.456 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    49.456    div0/out_tmp[13]_i_42_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.006 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.006    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.120 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.120    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.234 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.234    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.348 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.348    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.462 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.462    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.576 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.576    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.690 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.690    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.001    50.805    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.983 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.703    51.686    div0/p_1_in[13]
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.329    52.015 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    52.015    div0/out_tmp[12]_i_42_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.565 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.565    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.679 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.679    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.793 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.793    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.907 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.907    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.021    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.135    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.249    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.363    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.541 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.860    54.401    div0/p_1_in[12]
    SLICE_X34Y108        LUT3 (Prop_lut3_I0_O)        0.329    54.730 r  div0/out_tmp[11]_i_39/O
                         net (fo=1, routed)           0.000    54.730    div0/out_tmp[11]_i_39_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.243 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.243    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.360 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.477    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.594    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.711    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.828    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.945    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.124 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.613    56.737    div0/p_1_in[11]
    SLICE_X33Y114        LUT3 (Prop_lut3_I0_O)        0.332    57.069 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    57.069    div0/out_tmp[10]_i_42_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.619 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.619    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.733 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.733    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.847 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.847    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.961 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.961    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.075 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.075    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.189 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.189    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.303 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.303    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.417 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.417    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.595 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.617    59.212    div0/p_1_in[10]
    SLICE_X34Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.012 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.012    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.129 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.129    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.246 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.009    60.255    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.372 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.372    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.489 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.489    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.606 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.606    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.723 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.723    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.840 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.840    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.019 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.597    61.616    div0/p_1_in[9]
    SLICE_X33Y129        LUT3 (Prop_lut3_I0_O)        0.332    61.948 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    61.948    div0/out_tmp[8]_i_42_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.498 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.498    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.612 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.612    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.726 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.840 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.840    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.954 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.954    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.068 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.068    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.182 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.182    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.296    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.474 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.723    64.196    div0/p_1_in[8]
    SLICE_X34Y137        LUT3 (Prop_lut3_I0_O)        0.329    64.525 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    64.525    div0/out_tmp[7]_i_42_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.058 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.058    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X34Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.175 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.175    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.292 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.292    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.409 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.409    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.526 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.526    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.643 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.643    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.760 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.760    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.877 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.877    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.056 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.981    67.037    div0/p_1_in[7]
    SLICE_X39Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.825 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.825    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.939 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.939    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.053 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.167 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.167    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.281 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.281    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.395 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.395    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.509 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.509    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.623 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.623    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.801 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          1.103    69.904    div0/p_1_in[6]
    SLICE_X40Y137        LUT3 (Prop_lut3_I0_O)        0.329    70.233 r  div0/out_tmp[5]_i_42/O
                         net (fo=1, routed)           0.000    70.233    div0/out_tmp[5]_i_42_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.784 r  div0/out_tmp_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.784    div0/out_tmp_reg[5]_i_35_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.897 r  div0/out_tmp_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.897    div0/out_tmp_reg[5]_i_30_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.011 r  div0/out_tmp_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.011    div0/out_tmp_reg[5]_i_25_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.125 r  div0/out_tmp_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.125    div0/out_tmp_reg[5]_i_20_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.239 r  div0/out_tmp_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.239    div0/out_tmp_reg[5]_i_15_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.353 r  div0/out_tmp_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.353    div0/out_tmp_reg[5]_i_10_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.467 r  div0/out_tmp_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.467    div0/out_tmp_reg[5]_i_5_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.581 r  div0/out_tmp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.581    div0/out_tmp_reg[5]_i_2_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.759 r  div0/out_tmp_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.000    71.759    div0/p_1_in[5]
    SLICE_X40Y145        FDRE                                         r  div0/out_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=529, unset)          0.924     7.924    div0/clk
    SLICE_X40Y145        FDRE                                         r  div0/out_tmp_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y145        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -71.760    
  -------------------------------------------------------------------
                         slack                                -63.854    

Slack (VIOLATED) :        -60.896ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        67.828ns  (logic 48.137ns (70.969%)  route 19.692ns (29.031%))
  Logic Levels:           255  (CARRY4=231 LUT2=1 LUT3=23)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.973     0.973    div0/clk
    SLICE_X43Y1          FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.485     1.914    div0/ltmp[0]
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.124     2.038 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.038    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.551 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.551    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.668 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.668    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.785    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.902    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.019    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.136 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.136    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.253 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.253    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.370 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.370    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.651 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.041     4.691    div0/p_1_in[31]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.367     5.058 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.058    div0/out_tmp[30]_i_42_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.608 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.608    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.722    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.836    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.950    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.064    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.178    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.292    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.406    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.563 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.936     7.499    div0/p_1_in[30]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329     7.828 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.828    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.378 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.378    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.492    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.606    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.720    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.834    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.948    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.062    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.176    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.354 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.963    10.317    div0/p_1_in[29]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    10.646 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.646    div0/out_tmp[28]_i_42_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.179 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.179    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.296 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.296    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.413    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.530 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.647    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.764    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.881 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.881    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.998 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.998    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.177 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.924    13.101    div0/p_1_in[28]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332    13.433 r  div0/out_tmp[27]_i_38/O
                         net (fo=1, routed)           0.000    13.433    div0/out_tmp[27]_i_38_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.983 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.983    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.097    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.211    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.325    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.439    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.553    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.667    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.845 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.781    15.626    div0/p_1_in[27]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    15.955 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.955    div0/out_tmp[26]_i_42_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.488 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.488    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.605 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.605    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.722 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.839    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.956    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.073    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.190    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.307 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.307    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.486 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.688    18.175    div0/p_1_in[26]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.507 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.507    div0/out_tmp[25]_i_42_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.057 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.057    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.171 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.171    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.285 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.285    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.399 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.399    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.513 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.513    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.627 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.627    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.741    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.855    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.033 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.781    20.814    div0/p_1_in[25]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.143 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.143    div0/out_tmp[24]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.676 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.676    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.793 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.793    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.910 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.910    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.027 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.027    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.144 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.144    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.261 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.261    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.378 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.009    22.387    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.504 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.504    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.683 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.717    23.400    div0/p_1_in[24]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.332    23.732 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    23.732    div0/out_tmp[23]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.282 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.291    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.405 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.405    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.519 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.519    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.633    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.747    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.861    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.975    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.089    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.267 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.695    25.961    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    26.290 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    26.290    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.823 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.823    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.940 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.940    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.057 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.057    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.174 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.174    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.291 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.291    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.408 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.408    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.525 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.525    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.642 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.642    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.821 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.688    28.509    div0/p_1_in[22]
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.332    28.841 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    28.841    div0/out_tmp[21]_i_42_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.391 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.391    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.505    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.619    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.733    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.847    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.961    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.075    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.189 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.189    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.367 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.701    31.069    div0/p_1_in[21]
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.329    31.398 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.931 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.931    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.048    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.165    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.282    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.399    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.516    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.001    32.634    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.751 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.751    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    32.930 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.807    33.736    div0/p_1_in[20]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    34.068 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    34.068    div0/out_tmp[19]_i_42_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.618 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.001    34.619    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.733    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.847    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.961    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.075    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.189    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.303    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.417    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.595 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.744    36.338    div0/p_1_in[19]
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.329    36.667 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    36.667    div0/out_tmp[18]_i_42_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.200 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.200    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.317 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.317    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.434 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.434    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.551 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.551    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.668 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.668    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.785 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.785    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.902 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.902    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.019 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.019    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.198 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.657    38.856    div0/p_1_in[18]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.332    39.188 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    39.188    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.721 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.721    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.838 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.838    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.955 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.955    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.072 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.072    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.189 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.189    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.306 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.306    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.423 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.423    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.540 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.540    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    40.719 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.705    41.424    div0/p_1_in[17]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.332    41.756 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    41.756    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.306 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.306    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.420    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.534 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.534    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.648 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.648    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.762 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.762    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.876 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.009    42.885    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.999    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.113 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.113    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.291 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.881    44.172    div0/p_1_in[16]
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.329    44.501 r  div0/out_tmp[15]_i_39/O
                         net (fo=1, routed)           0.000    44.501    div0/out_tmp[15]_i_39_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    45.014 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.014    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.131    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.248    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.365 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.365    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.482 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.482    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.599 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.599    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.716 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.716    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.895 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.683    46.578    div0/p_1_in[15]
    SLICE_X38Y85         LUT3 (Prop_lut3_I0_O)        0.332    46.910 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    46.910    div0/out_tmp[14]_i_42_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.443 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.443    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.560 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.560    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.677 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.677    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.794 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.794    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.911 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.911    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.028 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.028    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.145 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.145    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.262 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.262    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.441 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.683    49.124    div0/p_1_in[14]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.332    49.456 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    49.456    div0/out_tmp[13]_i_42_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.006 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.006    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.120 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.120    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.234 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.234    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.348 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.348    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.462 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.462    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.576 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.576    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.690 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.690    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.001    50.805    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.983 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.703    51.686    div0/p_1_in[13]
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.329    52.015 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    52.015    div0/out_tmp[12]_i_42_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.565 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.565    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.679 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.679    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.793 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.793    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.907 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.907    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.021    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.135    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.249    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.363    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.541 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.860    54.401    div0/p_1_in[12]
    SLICE_X34Y108        LUT3 (Prop_lut3_I0_O)        0.329    54.730 r  div0/out_tmp[11]_i_39/O
                         net (fo=1, routed)           0.000    54.730    div0/out_tmp[11]_i_39_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.243 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.243    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.360 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.477    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.594    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.711    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.828    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.945    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.124 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.613    56.737    div0/p_1_in[11]
    SLICE_X33Y114        LUT3 (Prop_lut3_I0_O)        0.332    57.069 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    57.069    div0/out_tmp[10]_i_42_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.619 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.619    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.733 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.733    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.847 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.847    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.961 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.961    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.075 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.075    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.189 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.189    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.303 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.303    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.417 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.417    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.595 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.617    59.212    div0/p_1_in[10]
    SLICE_X34Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.012 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.012    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.129 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.129    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.246 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.009    60.255    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.372 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.372    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.489 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.489    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.606 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.606    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.723 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.723    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.840 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.840    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.019 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.597    61.616    div0/p_1_in[9]
    SLICE_X33Y129        LUT3 (Prop_lut3_I0_O)        0.332    61.948 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    61.948    div0/out_tmp[8]_i_42_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.498 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.498    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.612 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.612    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.726 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.840 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.840    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.954 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.954    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.068 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.068    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.182 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.182    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.296    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.474 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.723    64.196    div0/p_1_in[8]
    SLICE_X34Y137        LUT3 (Prop_lut3_I0_O)        0.329    64.525 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    64.525    div0/out_tmp[7]_i_42_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.058 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.058    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X34Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.175 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.175    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.292 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.292    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.409 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.409    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.526 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.526    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.643 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.643    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.760 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.760    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.877 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.877    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.056 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.981    67.037    div0/p_1_in[7]
    SLICE_X39Y137        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    67.825 r  div0/out_tmp_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.825    div0/out_tmp_reg[6]_i_35_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.939 r  div0/out_tmp_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.939    div0/out_tmp_reg[6]_i_30_n_0
    SLICE_X39Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.053 r  div0/out_tmp_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.053    div0/out_tmp_reg[6]_i_25_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.167 r  div0/out_tmp_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.167    div0/out_tmp_reg[6]_i_20_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.281 r  div0/out_tmp_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.281    div0/out_tmp_reg[6]_i_15_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.395 r  div0/out_tmp_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.395    div0/out_tmp_reg[6]_i_10_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.509 r  div0/out_tmp_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.509    div0/out_tmp_reg[6]_i_5_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.623 r  div0/out_tmp_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.623    div0/out_tmp_reg[6]_i_2_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.801 r  div0/out_tmp_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.000    68.801    div0/p_1_in[6]
    SLICE_X39Y145        FDRE                                         r  div0/out_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=529, unset)          0.924     7.924    div0/clk
    SLICE_X39Y145        FDRE                                         r  div0/out_tmp_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y145        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -68.801    
  -------------------------------------------------------------------
                         slack                                -60.896    

Slack (VIOLATED) :        -58.101ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        65.083ns  (logic 46.373ns (71.252%)  route 18.710ns (28.748%))
  Logic Levels:           246  (CARRY4=222 LUT2=1 LUT3=23)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.973     0.973    div0/clk
    SLICE_X43Y1          FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.485     1.914    div0/ltmp[0]
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.124     2.038 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.038    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.551 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.551    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.668 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.668    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.785    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.902    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.019    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.136 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.136    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.253 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.253    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.370 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.370    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.651 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.041     4.691    div0/p_1_in[31]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.367     5.058 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.058    div0/out_tmp[30]_i_42_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.608 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.608    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.722    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.836    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.950    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.064    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.178    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.292    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.406    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.563 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.936     7.499    div0/p_1_in[30]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329     7.828 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.828    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.378 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.378    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.492    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.606    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.720    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.834    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.948    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.062    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.176    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.354 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.963    10.317    div0/p_1_in[29]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    10.646 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.646    div0/out_tmp[28]_i_42_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.179 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.179    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.296 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.296    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.413    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.530 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.647    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.764    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.881 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.881    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.998 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.998    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.177 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.924    13.101    div0/p_1_in[28]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332    13.433 r  div0/out_tmp[27]_i_38/O
                         net (fo=1, routed)           0.000    13.433    div0/out_tmp[27]_i_38_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.983 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.983    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.097    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.211    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.325    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.439    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.553    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.667    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.845 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.781    15.626    div0/p_1_in[27]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    15.955 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.955    div0/out_tmp[26]_i_42_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.488 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.488    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.605 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.605    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.722 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.839    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.956    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.073    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.190    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.307 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.307    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.486 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.688    18.175    div0/p_1_in[26]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.507 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.507    div0/out_tmp[25]_i_42_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.057 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.057    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.171 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.171    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.285 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.285    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.399 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.399    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.513 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.513    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.627 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.627    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.741    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.855    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.033 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.781    20.814    div0/p_1_in[25]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.143 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.143    div0/out_tmp[24]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.676 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.676    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.793 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.793    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.910 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.910    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.027 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.027    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.144 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.144    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.261 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.261    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.378 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.009    22.387    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.504 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.504    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.683 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.717    23.400    div0/p_1_in[24]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.332    23.732 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    23.732    div0/out_tmp[23]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.282 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.291    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.405 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.405    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.519 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.519    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.633    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.747    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.861    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.975    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.089    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.267 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.695    25.961    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    26.290 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    26.290    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.823 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.823    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.940 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.940    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.057 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.057    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.174 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.174    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.291 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.291    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.408 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.408    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.525 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.525    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.642 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.642    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.821 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.688    28.509    div0/p_1_in[22]
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.332    28.841 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    28.841    div0/out_tmp[21]_i_42_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.391 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.391    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.505    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.619    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.733    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.847    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.961    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.075    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.189 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.189    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.367 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.701    31.069    div0/p_1_in[21]
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.329    31.398 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.931 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.931    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.048    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.165    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.282    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.399    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.516    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.001    32.634    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.751 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.751    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    32.930 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.807    33.736    div0/p_1_in[20]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    34.068 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    34.068    div0/out_tmp[19]_i_42_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.618 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.001    34.619    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.733    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.847    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.961    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.075    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.189    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.303    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.417    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.595 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.744    36.338    div0/p_1_in[19]
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.329    36.667 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    36.667    div0/out_tmp[18]_i_42_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.200 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.200    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.317 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.317    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.434 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.434    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.551 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.551    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.668 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.668    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.785 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.785    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.902 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.902    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.019 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.019    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.198 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.657    38.856    div0/p_1_in[18]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.332    39.188 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    39.188    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.721 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.721    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.838 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.838    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.955 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.955    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.072 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.072    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.189 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.189    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.306 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.306    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.423 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.423    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.540 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.540    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    40.719 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.705    41.424    div0/p_1_in[17]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.332    41.756 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    41.756    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.306 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.306    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.420    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.534 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.534    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.648 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.648    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.762 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.762    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.876 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.009    42.885    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.999    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.113 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.113    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.291 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.881    44.172    div0/p_1_in[16]
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.329    44.501 r  div0/out_tmp[15]_i_39/O
                         net (fo=1, routed)           0.000    44.501    div0/out_tmp[15]_i_39_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    45.014 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.014    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.131    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.248    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.365 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.365    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.482 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.482    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.599 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.599    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.716 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.716    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.895 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.683    46.578    div0/p_1_in[15]
    SLICE_X38Y85         LUT3 (Prop_lut3_I0_O)        0.332    46.910 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    46.910    div0/out_tmp[14]_i_42_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.443 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.443    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.560 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.560    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.677 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.677    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.794 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.794    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.911 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.911    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.028 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.028    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.145 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.145    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.262 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.262    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.441 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.683    49.124    div0/p_1_in[14]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.332    49.456 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    49.456    div0/out_tmp[13]_i_42_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.006 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.006    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.120 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.120    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.234 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.234    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.348 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.348    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.462 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.462    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.576 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.576    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.690 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.690    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.001    50.805    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.983 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.703    51.686    div0/p_1_in[13]
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.329    52.015 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    52.015    div0/out_tmp[12]_i_42_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.565 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.565    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.679 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.679    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.793 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.793    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.907 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.907    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.021    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.135    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.249    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.363    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.541 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.860    54.401    div0/p_1_in[12]
    SLICE_X34Y108        LUT3 (Prop_lut3_I0_O)        0.329    54.730 r  div0/out_tmp[11]_i_39/O
                         net (fo=1, routed)           0.000    54.730    div0/out_tmp[11]_i_39_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.243 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.243    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.360 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.477    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.594    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.711    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.828    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.945    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.124 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.613    56.737    div0/p_1_in[11]
    SLICE_X33Y114        LUT3 (Prop_lut3_I0_O)        0.332    57.069 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    57.069    div0/out_tmp[10]_i_42_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.619 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.619    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.733 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.733    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.847 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.847    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.961 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.961    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.075 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.075    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.189 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.189    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.303 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.303    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.417 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.417    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.595 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.617    59.212    div0/p_1_in[10]
    SLICE_X34Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.012 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.012    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.129 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.129    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.246 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.009    60.255    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.372 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.372    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.489 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.489    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.606 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.606    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.723 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.723    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.840 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.840    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.019 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.597    61.616    div0/p_1_in[9]
    SLICE_X33Y129        LUT3 (Prop_lut3_I0_O)        0.332    61.948 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    61.948    div0/out_tmp[8]_i_42_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.498 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.498    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.612 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.612    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.726 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.840 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.840    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.954 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.954    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.068 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.068    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.182 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.182    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.296    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.474 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.723    64.196    div0/p_1_in[8]
    SLICE_X34Y137        LUT3 (Prop_lut3_I0_O)        0.329    64.525 r  div0/out_tmp[7]_i_42/O
                         net (fo=1, routed)           0.000    64.525    div0/out_tmp[7]_i_42_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.058 r  div0/out_tmp_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.058    div0/out_tmp_reg[7]_i_35_n_0
    SLICE_X34Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.175 r  div0/out_tmp_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.175    div0/out_tmp_reg[7]_i_30_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.292 r  div0/out_tmp_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.292    div0/out_tmp_reg[7]_i_25_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.409 r  div0/out_tmp_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.409    div0/out_tmp_reg[7]_i_20_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.526 r  div0/out_tmp_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.526    div0/out_tmp_reg[7]_i_15_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.643 r  div0/out_tmp_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.643    div0/out_tmp_reg[7]_i_10_n_0
    SLICE_X34Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.760 r  div0/out_tmp_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.760    div0/out_tmp_reg[7]_i_5_n_0
    SLICE_X34Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.877 r  div0/out_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.877    div0/out_tmp_reg[7]_i_2_n_0
    SLICE_X34Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.056 r  div0/out_tmp_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.000    66.056    div0/p_1_in[7]
    SLICE_X34Y145        FDRE                                         r  div0/out_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=529, unset)          0.924     7.924    div0/clk
    SLICE_X34Y145        FDRE                                         r  div0/out_tmp_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y145        FDRE (Setup_fdre_C_D)        0.066     7.955    div0/out_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -66.056    
  -------------------------------------------------------------------
                         slack                                -58.101    

Slack (VIOLATED) :        -55.568ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        62.501ns  (logic 44.513ns (71.220%)  route 17.988ns (28.780%))
  Logic Levels:           236  (CARRY4=213 LUT2=1 LUT3=22)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.973     0.973    div0/clk
    SLICE_X43Y1          FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.485     1.914    div0/ltmp[0]
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.124     2.038 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.038    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.551 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.551    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.668 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.668    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.785    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.902    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.019    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.136 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.136    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.253 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.253    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.370 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.370    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.651 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.041     4.691    div0/p_1_in[31]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.367     5.058 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.058    div0/out_tmp[30]_i_42_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.608 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.608    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.722    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.836    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.950    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.064    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.178    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.292    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.406    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.563 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.936     7.499    div0/p_1_in[30]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329     7.828 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.828    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.378 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.378    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.492    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.606    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.720    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.834    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.948    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.062    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.176    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.354 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.963    10.317    div0/p_1_in[29]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    10.646 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.646    div0/out_tmp[28]_i_42_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.179 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.179    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.296 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.296    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.413    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.530 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.647    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.764    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.881 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.881    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.998 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.998    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.177 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.924    13.101    div0/p_1_in[28]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332    13.433 r  div0/out_tmp[27]_i_38/O
                         net (fo=1, routed)           0.000    13.433    div0/out_tmp[27]_i_38_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.983 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.983    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.097    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.211    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.325    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.439    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.553    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.667    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.845 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.781    15.626    div0/p_1_in[27]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    15.955 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.955    div0/out_tmp[26]_i_42_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.488 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.488    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.605 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.605    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.722 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.839    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.956    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.073    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.190    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.307 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.307    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.486 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.688    18.175    div0/p_1_in[26]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.507 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.507    div0/out_tmp[25]_i_42_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.057 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.057    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.171 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.171    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.285 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.285    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.399 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.399    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.513 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.513    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.627 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.627    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.741    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.855    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.033 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.781    20.814    div0/p_1_in[25]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.143 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.143    div0/out_tmp[24]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.676 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.676    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.793 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.793    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.910 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.910    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.027 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.027    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.144 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.144    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.261 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.261    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.378 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.009    22.387    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.504 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.504    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.683 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.717    23.400    div0/p_1_in[24]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.332    23.732 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    23.732    div0/out_tmp[23]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.282 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.291    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.405 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.405    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.519 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.519    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.633    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.747    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.861    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.975    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.089    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.267 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.695    25.961    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    26.290 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    26.290    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.823 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.823    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.940 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.940    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.057 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.057    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.174 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.174    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.291 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.291    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.408 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.408    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.525 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.525    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.642 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.642    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.821 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.688    28.509    div0/p_1_in[22]
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.332    28.841 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    28.841    div0/out_tmp[21]_i_42_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.391 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.391    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.505    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.619    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.733    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.847    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.961    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.075    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.189 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.189    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.367 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.701    31.069    div0/p_1_in[21]
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.329    31.398 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.931 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.931    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.048    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.165    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.282    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.399    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.516    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.001    32.634    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.751 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.751    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    32.930 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.807    33.736    div0/p_1_in[20]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    34.068 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    34.068    div0/out_tmp[19]_i_42_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.618 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.001    34.619    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.733    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.847    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.961    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.075    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.189    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.303    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.417    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.595 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.744    36.338    div0/p_1_in[19]
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.329    36.667 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    36.667    div0/out_tmp[18]_i_42_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.200 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.200    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.317 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.317    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.434 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.434    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.551 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.551    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.668 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.668    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.785 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.785    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.902 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.902    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.019 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.019    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.198 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.657    38.856    div0/p_1_in[18]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.332    39.188 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    39.188    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.721 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.721    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.838 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.838    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.955 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.955    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.072 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.072    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.189 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.189    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.306 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.306    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.423 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.423    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.540 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.540    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    40.719 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.705    41.424    div0/p_1_in[17]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.332    41.756 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    41.756    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.306 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.306    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.420    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.534 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.534    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.648 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.648    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.762 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.762    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.876 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.009    42.885    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.999    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.113 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.113    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.291 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.881    44.172    div0/p_1_in[16]
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.329    44.501 r  div0/out_tmp[15]_i_39/O
                         net (fo=1, routed)           0.000    44.501    div0/out_tmp[15]_i_39_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    45.014 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.014    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.131    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.248    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.365 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.365    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.482 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.482    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.599 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.599    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.716 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.716    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.895 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.683    46.578    div0/p_1_in[15]
    SLICE_X38Y85         LUT3 (Prop_lut3_I0_O)        0.332    46.910 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    46.910    div0/out_tmp[14]_i_42_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.443 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.443    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.560 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.560    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.677 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.677    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.794 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.794    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.911 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.911    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.028 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.028    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.145 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.145    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.262 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.262    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.441 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.683    49.124    div0/p_1_in[14]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.332    49.456 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    49.456    div0/out_tmp[13]_i_42_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.006 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.006    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.120 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.120    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.234 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.234    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.348 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.348    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.462 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.462    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.576 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.576    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.690 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.690    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.001    50.805    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.983 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.703    51.686    div0/p_1_in[13]
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.329    52.015 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    52.015    div0/out_tmp[12]_i_42_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.565 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.565    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.679 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.679    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.793 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.793    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.907 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.907    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.021    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.135    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.249    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.363    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.541 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.860    54.401    div0/p_1_in[12]
    SLICE_X34Y108        LUT3 (Prop_lut3_I0_O)        0.329    54.730 r  div0/out_tmp[11]_i_39/O
                         net (fo=1, routed)           0.000    54.730    div0/out_tmp[11]_i_39_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.243 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.243    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.360 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.477    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.594    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.711    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.828    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.945    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.124 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.613    56.737    div0/p_1_in[11]
    SLICE_X33Y114        LUT3 (Prop_lut3_I0_O)        0.332    57.069 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    57.069    div0/out_tmp[10]_i_42_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.619 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.619    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.733 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.733    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.847 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.847    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.961 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.961    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.075 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.075    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.189 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.189    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.303 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.303    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.417 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.417    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.595 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.617    59.212    div0/p_1_in[10]
    SLICE_X34Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.012 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.012    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.129 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.129    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.246 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.009    60.255    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.372 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.372    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.489 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.489    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.606 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.606    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.723 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.723    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.840 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.840    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.019 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.597    61.616    div0/p_1_in[9]
    SLICE_X33Y129        LUT3 (Prop_lut3_I0_O)        0.332    61.948 r  div0/out_tmp[8]_i_42/O
                         net (fo=1, routed)           0.000    61.948    div0/out_tmp[8]_i_42_n_0
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.498 r  div0/out_tmp_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.498    div0/out_tmp_reg[8]_i_35_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.612 r  div0/out_tmp_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.612    div0/out_tmp_reg[8]_i_30_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.726 r  div0/out_tmp_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_tmp_reg[8]_i_25_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.840 r  div0/out_tmp_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.840    div0/out_tmp_reg[8]_i_20_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.954 r  div0/out_tmp_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.954    div0/out_tmp_reg[8]_i_15_n_0
    SLICE_X33Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.068 r  div0/out_tmp_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.068    div0/out_tmp_reg[8]_i_10_n_0
    SLICE_X33Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.182 r  div0/out_tmp_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.182    div0/out_tmp_reg[8]_i_5_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  div0/out_tmp_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.296    div0/out_tmp_reg[8]_i_2_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    63.474 r  div0/out_tmp_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.000    63.474    div0/p_1_in[8]
    SLICE_X33Y137        FDRE                                         r  div0/out_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=529, unset)          0.924     7.924    div0/clk
    SLICE_X33Y137        FDRE                                         r  div0/out_tmp_reg[8]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y137        FDRE (Setup_fdre_C_D)        0.017     7.906    div0/out_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -63.474    
  -------------------------------------------------------------------
                         slack                                -55.568    

Slack (VIOLATED) :        -53.064ns  (required time - arrival time)
  Source:                 div0/ltmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        60.046ns  (logic 42.655ns (71.038%)  route 17.391ns (28.962%))
  Logic Levels:           226  (CARRY4=204 LUT2=1 LUT3=21)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.973     0.973    div0/clk
    SLICE_X43Y1          FDRE                                         r  div0/ltmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div0/ltmp_reg[0]/Q
                         net (fo=32, routed)          0.485     1.914    div0/ltmp[0]
    SLICE_X42Y1          LUT2 (Prop_lut2_I0_O)        0.124     2.038 r  div0/out_tmp[31]_i_41/O
                         net (fo=1, routed)           0.000     2.038    div0/out_tmp[31]_i_41_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.551 r  div0/out_tmp_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.551    div0/out_tmp_reg[31]_i_33_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.668 r  div0/out_tmp_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.668    div0/out_tmp_reg[31]_i_28_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  div0/out_tmp_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.785    div0/out_tmp_reg[31]_i_23_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  div0/out_tmp_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.902    div0/out_tmp_reg[31]_i_18_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  div0/out_tmp_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.019    div0/out_tmp_reg[31]_i_13_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.136 r  div0/out_tmp_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.136    div0/out_tmp_reg[31]_i_8_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.253 r  div0/out_tmp_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.253    div0/out_tmp_reg[31]_i_3_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.370 r  div0/out_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.370    div0/out_tmp_reg[31]_i_2_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     3.651 r  div0/out_tmp_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          1.041     4.691    div0/p_1_in[31]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.367     5.058 r  div0/out_tmp[30]_i_42/O
                         net (fo=1, routed)           0.000     5.058    div0/out_tmp[30]_i_42_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.608 r  div0/out_tmp_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.608    div0/out_tmp_reg[30]_i_35_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  div0/out_tmp_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.722    div0/out_tmp_reg[30]_i_30_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  div0/out_tmp_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.836    div0/out_tmp_reg[30]_i_25_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  div0/out_tmp_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.950    div0/out_tmp_reg[30]_i_20_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  div0/out_tmp_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.064    div0/out_tmp_reg[30]_i_15_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  div0/out_tmp_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.178    div0/out_tmp_reg[30]_i_10_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  div0/out_tmp_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.292    div0/out_tmp_reg[30]_i_5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  div0/out_tmp_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.406    div0/out_tmp_reg[30]_i_2_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.563 r  div0/out_tmp_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.936     7.499    div0/p_1_in[30]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329     7.828 r  div0/out_tmp[29]_i_42/O
                         net (fo=1, routed)           0.000     7.828    div0/out_tmp[29]_i_42_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.378 r  div0/out_tmp_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.378    div0/out_tmp_reg[29]_i_35_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  div0/out_tmp_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.492    div0/out_tmp_reg[29]_i_30_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  div0/out_tmp_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.606    div0/out_tmp_reg[29]_i_25_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.720 r  div0/out_tmp_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.720    div0/out_tmp_reg[29]_i_20_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.834 r  div0/out_tmp_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.834    div0/out_tmp_reg[29]_i_15_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  div0/out_tmp_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.948    div0/out_tmp_reg[29]_i_10_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  div0/out_tmp_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.062    div0/out_tmp_reg[29]_i_5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  div0/out_tmp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.176    div0/out_tmp_reg[29]_i_2_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.354 r  div0/out_tmp_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.963    10.317    div0/p_1_in[29]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329    10.646 r  div0/out_tmp[28]_i_42/O
                         net (fo=1, routed)           0.000    10.646    div0/out_tmp[28]_i_42_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.179 r  div0/out_tmp_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.179    div0/out_tmp_reg[28]_i_35_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.296 r  div0/out_tmp_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.296    div0/out_tmp_reg[28]_i_30_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.413 r  div0/out_tmp_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.413    div0/out_tmp_reg[28]_i_25_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.530 r  div0/out_tmp_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.530    div0/out_tmp_reg[28]_i_20_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  div0/out_tmp_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.647    div0/out_tmp_reg[28]_i_15_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  div0/out_tmp_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.764    div0/out_tmp_reg[28]_i_10_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.881 r  div0/out_tmp_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.881    div0/out_tmp_reg[28]_i_5_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.998 r  div0/out_tmp_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.998    div0/out_tmp_reg[28]_i_2_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.177 r  div0/out_tmp_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.924    13.101    div0/p_1_in[28]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.332    13.433 r  div0/out_tmp[27]_i_38/O
                         net (fo=1, routed)           0.000    13.433    div0/out_tmp[27]_i_38_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.983 r  div0/out_tmp_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.983    div0/out_tmp_reg[27]_i_30_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  div0/out_tmp_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.097    div0/out_tmp_reg[27]_i_25_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  div0/out_tmp_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.211    div0/out_tmp_reg[27]_i_20_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  div0/out_tmp_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.325    div0/out_tmp_reg[27]_i_15_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  div0/out_tmp_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.439    div0/out_tmp_reg[27]_i_10_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  div0/out_tmp_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.553    div0/out_tmp_reg[27]_i_5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  div0/out_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.667    div0/out_tmp_reg[27]_i_2_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.845 r  div0/out_tmp_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.781    15.626    div0/p_1_in[27]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    15.955 r  div0/out_tmp[26]_i_42/O
                         net (fo=1, routed)           0.000    15.955    div0/out_tmp[26]_i_42_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.488 r  div0/out_tmp_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.488    div0/out_tmp_reg[26]_i_35_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.605 r  div0/out_tmp_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.605    div0/out_tmp_reg[26]_i_30_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.722 r  div0/out_tmp_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.722    div0/out_tmp_reg[26]_i_25_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.839 r  div0/out_tmp_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.839    div0/out_tmp_reg[26]_i_20_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  div0/out_tmp_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.956    div0/out_tmp_reg[26]_i_15_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.073 r  div0/out_tmp_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.073    div0/out_tmp_reg[26]_i_10_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.190 r  div0/out_tmp_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.190    div0/out_tmp_reg[26]_i_5_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.307 r  div0/out_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.307    div0/out_tmp_reg[26]_i_2_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.486 r  div0/out_tmp_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.688    18.175    div0/p_1_in[26]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.507 r  div0/out_tmp[25]_i_42/O
                         net (fo=1, routed)           0.000    18.507    div0/out_tmp[25]_i_42_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.057 r  div0/out_tmp_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.057    div0/out_tmp_reg[25]_i_35_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.171 r  div0/out_tmp_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.171    div0/out_tmp_reg[25]_i_30_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.285 r  div0/out_tmp_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.285    div0/out_tmp_reg[25]_i_25_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.399 r  div0/out_tmp_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.399    div0/out_tmp_reg[25]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.513 r  div0/out_tmp_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.513    div0/out_tmp_reg[25]_i_15_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.627 r  div0/out_tmp_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.627    div0/out_tmp_reg[25]_i_10_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  div0/out_tmp_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.741    div0/out_tmp_reg[25]_i_5_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  div0/out_tmp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.855    div0/out_tmp_reg[25]_i_2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.033 r  div0/out_tmp_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.781    20.814    div0/p_1_in[25]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.143 r  div0/out_tmp[24]_i_42/O
                         net (fo=1, routed)           0.000    21.143    div0/out_tmp[24]_i_42_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.676 r  div0/out_tmp_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.676    div0/out_tmp_reg[24]_i_35_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.793 r  div0/out_tmp_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.793    div0/out_tmp_reg[24]_i_30_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.910 r  div0/out_tmp_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.910    div0/out_tmp_reg[24]_i_25_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.027 r  div0/out_tmp_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.027    div0/out_tmp_reg[24]_i_20_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.144 r  div0/out_tmp_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.144    div0/out_tmp_reg[24]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.261 r  div0/out_tmp_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.261    div0/out_tmp_reg[24]_i_10_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.378 r  div0/out_tmp_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.009    22.387    div0/out_tmp_reg[24]_i_5_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.504 r  div0/out_tmp_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.504    div0/out_tmp_reg[24]_i_2_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.683 r  div0/out_tmp_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          0.717    23.400    div0/p_1_in[24]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.332    23.732 r  div0/out_tmp[23]_i_42/O
                         net (fo=1, routed)           0.000    23.732    div0/out_tmp[23]_i_42_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.282 r  div0/out_tmp_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    24.291    div0/out_tmp_reg[23]_i_35_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.405 r  div0/out_tmp_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.405    div0/out_tmp_reg[23]_i_30_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.519 r  div0/out_tmp_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.519    div0/out_tmp_reg[23]_i_25_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  div0/out_tmp_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.633    div0/out_tmp_reg[23]_i_20_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  div0/out_tmp_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.747    div0/out_tmp_reg[23]_i_15_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  div0/out_tmp_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.861    div0/out_tmp_reg[23]_i_10_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  div0/out_tmp_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.975    div0/out_tmp_reg[23]_i_5_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  div0/out_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.089    div0/out_tmp_reg[23]_i_2_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.267 r  div0/out_tmp_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.695    25.961    div0/p_1_in[23]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    26.290 r  div0/out_tmp[22]_i_42/O
                         net (fo=1, routed)           0.000    26.290    div0/out_tmp[22]_i_42_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.823 r  div0/out_tmp_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.823    div0/out_tmp_reg[22]_i_35_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.940 r  div0/out_tmp_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.940    div0/out_tmp_reg[22]_i_30_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.057 r  div0/out_tmp_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.057    div0/out_tmp_reg[22]_i_25_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.174 r  div0/out_tmp_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.174    div0/out_tmp_reg[22]_i_20_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.291 r  div0/out_tmp_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.291    div0/out_tmp_reg[22]_i_15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.408 r  div0/out_tmp_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.408    div0/out_tmp_reg[22]_i_10_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.525 r  div0/out_tmp_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.525    div0/out_tmp_reg[22]_i_5_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.642 r  div0/out_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.642    div0/out_tmp_reg[22]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.821 r  div0/out_tmp_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.688    28.509    div0/p_1_in[22]
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.332    28.841 r  div0/out_tmp[21]_i_42/O
                         net (fo=1, routed)           0.000    28.841    div0/out_tmp[21]_i_42_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.391 r  div0/out_tmp_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.391    div0/out_tmp_reg[21]_i_35_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  div0/out_tmp_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.505    div0/out_tmp_reg[21]_i_30_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  div0/out_tmp_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.619    div0/out_tmp_reg[21]_i_25_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  div0/out_tmp_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.733    div0/out_tmp_reg[21]_i_20_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  div0/out_tmp_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.847    div0/out_tmp_reg[21]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  div0/out_tmp_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.961    div0/out_tmp_reg[21]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  div0/out_tmp_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.075    div0/out_tmp_reg[21]_i_5_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.189 r  div0/out_tmp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.189    div0/out_tmp_reg[21]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.367 r  div0/out_tmp_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.701    31.069    div0/p_1_in[21]
    SLICE_X36Y43         LUT3 (Prop_lut3_I0_O)        0.329    31.398 r  div0/out_tmp[20]_i_42/O
                         net (fo=1, routed)           0.000    31.398    div0/out_tmp[20]_i_42_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.931 r  div0/out_tmp_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.931    div0/out_tmp_reg[20]_i_35_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.048 r  div0/out_tmp_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.048    div0/out_tmp_reg[20]_i_30_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.165 r  div0/out_tmp_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.165    div0/out_tmp_reg[20]_i_25_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.282 r  div0/out_tmp_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.282    div0/out_tmp_reg[20]_i_20_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.399 r  div0/out_tmp_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.399    div0/out_tmp_reg[20]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.516 r  div0/out_tmp_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.516    div0/out_tmp_reg[20]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.633 r  div0/out_tmp_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.001    32.634    div0/out_tmp_reg[20]_i_5_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.751 r  div0/out_tmp_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.751    div0/out_tmp_reg[20]_i_2_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    32.930 r  div0/out_tmp_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.807    33.736    div0/p_1_in[20]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    34.068 r  div0/out_tmp[19]_i_42/O
                         net (fo=1, routed)           0.000    34.068    div0/out_tmp[19]_i_42_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.618 r  div0/out_tmp_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.001    34.619    div0/out_tmp_reg[19]_i_35_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.733 r  div0/out_tmp_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.733    div0/out_tmp_reg[19]_i_30_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.847 r  div0/out_tmp_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.847    div0/out_tmp_reg[19]_i_25_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.961 r  div0/out_tmp_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.961    div0/out_tmp_reg[19]_i_20_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.075 r  div0/out_tmp_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.075    div0/out_tmp_reg[19]_i_15_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.189 r  div0/out_tmp_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.189    div0/out_tmp_reg[19]_i_10_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.303 r  div0/out_tmp_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.303    div0/out_tmp_reg[19]_i_5_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.417 r  div0/out_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.417    div0/out_tmp_reg[19]_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.595 r  div0/out_tmp_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.744    36.338    div0/p_1_in[19]
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.329    36.667 r  div0/out_tmp[18]_i_42/O
                         net (fo=1, routed)           0.000    36.667    div0/out_tmp[18]_i_42_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.200 r  div0/out_tmp_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.200    div0/out_tmp_reg[18]_i_35_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.317 r  div0/out_tmp_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.317    div0/out_tmp_reg[18]_i_30_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.434 r  div0/out_tmp_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.434    div0/out_tmp_reg[18]_i_25_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.551 r  div0/out_tmp_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.551    div0/out_tmp_reg[18]_i_20_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.668 r  div0/out_tmp_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.668    div0/out_tmp_reg[18]_i_15_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.785 r  div0/out_tmp_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.785    div0/out_tmp_reg[18]_i_10_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.902 r  div0/out_tmp_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.902    div0/out_tmp_reg[18]_i_5_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.019 r  div0/out_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.019    div0/out_tmp_reg[18]_i_2_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.198 r  div0/out_tmp_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.657    38.856    div0/p_1_in[18]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.332    39.188 r  div0/out_tmp[17]_i_42/O
                         net (fo=1, routed)           0.000    39.188    div0/out_tmp[17]_i_42_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.721 r  div0/out_tmp_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.721    div0/out_tmp_reg[17]_i_35_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.838 r  div0/out_tmp_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.838    div0/out_tmp_reg[17]_i_30_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.955 r  div0/out_tmp_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.955    div0/out_tmp_reg[17]_i_25_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.072 r  div0/out_tmp_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.072    div0/out_tmp_reg[17]_i_20_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.189 r  div0/out_tmp_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.189    div0/out_tmp_reg[17]_i_15_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.306 r  div0/out_tmp_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.306    div0/out_tmp_reg[17]_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.423 r  div0/out_tmp_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.423    div0/out_tmp_reg[17]_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.540 r  div0/out_tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.540    div0/out_tmp_reg[17]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    40.719 r  div0/out_tmp_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.705    41.424    div0/p_1_in[17]
    SLICE_X37Y69         LUT3 (Prop_lut3_I0_O)        0.332    41.756 r  div0/out_tmp[16]_i_42/O
                         net (fo=1, routed)           0.000    41.756    div0/out_tmp[16]_i_42_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.306 r  div0/out_tmp_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.306    div0/out_tmp_reg[16]_i_35_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  div0/out_tmp_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.420    div0/out_tmp_reg[16]_i_30_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.534 r  div0/out_tmp_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.534    div0/out_tmp_reg[16]_i_25_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.648 r  div0/out_tmp_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.648    div0/out_tmp_reg[16]_i_20_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.762 r  div0/out_tmp_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.762    div0/out_tmp_reg[16]_i_15_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.876 r  div0/out_tmp_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.009    42.885    div0/out_tmp_reg[16]_i_10_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  div0/out_tmp_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.999    div0/out_tmp_reg[16]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.113 r  div0/out_tmp_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.113    div0/out_tmp_reg[16]_i_2_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    43.291 r  div0/out_tmp_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.881    44.172    div0/p_1_in[16]
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.329    44.501 r  div0/out_tmp[15]_i_39/O
                         net (fo=1, routed)           0.000    44.501    div0/out_tmp[15]_i_39_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    45.014 r  div0/out_tmp_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    45.014    div0/out_tmp_reg[15]_i_30_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.131 r  div0/out_tmp_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.131    div0/out_tmp_reg[15]_i_25_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.248 r  div0/out_tmp_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.248    div0/out_tmp_reg[15]_i_20_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.365 r  div0/out_tmp_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.365    div0/out_tmp_reg[15]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.482 r  div0/out_tmp_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.482    div0/out_tmp_reg[15]_i_10_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.599 r  div0/out_tmp_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.599    div0/out_tmp_reg[15]_i_5_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.716 r  div0/out_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.716    div0/out_tmp_reg[15]_i_2_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    45.895 r  div0/out_tmp_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.683    46.578    div0/p_1_in[15]
    SLICE_X38Y85         LUT3 (Prop_lut3_I0_O)        0.332    46.910 r  div0/out_tmp[14]_i_42/O
                         net (fo=1, routed)           0.000    46.910    div0/out_tmp[14]_i_42_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.443 r  div0/out_tmp_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.443    div0/out_tmp_reg[14]_i_35_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.560 r  div0/out_tmp_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.560    div0/out_tmp_reg[14]_i_30_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.677 r  div0/out_tmp_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.677    div0/out_tmp_reg[14]_i_25_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.794 r  div0/out_tmp_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.794    div0/out_tmp_reg[14]_i_20_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.911 r  div0/out_tmp_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.911    div0/out_tmp_reg[14]_i_15_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.028 r  div0/out_tmp_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.028    div0/out_tmp_reg[14]_i_10_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.145 r  div0/out_tmp_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.145    div0/out_tmp_reg[14]_i_5_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.262 r  div0/out_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.262    div0/out_tmp_reg[14]_i_2_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.441 r  div0/out_tmp_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.683    49.124    div0/p_1_in[14]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.332    49.456 r  div0/out_tmp[13]_i_42/O
                         net (fo=1, routed)           0.000    49.456    div0/out_tmp[13]_i_42_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.006 r  div0/out_tmp_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.006    div0/out_tmp_reg[13]_i_35_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.120 r  div0/out_tmp_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.120    div0/out_tmp_reg[13]_i_30_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.234 r  div0/out_tmp_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.234    div0/out_tmp_reg[13]_i_25_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.348 r  div0/out_tmp_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.348    div0/out_tmp_reg[13]_i_20_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.462 r  div0/out_tmp_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.462    div0/out_tmp_reg[13]_i_15_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.576 r  div0/out_tmp_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.576    div0/out_tmp_reg[13]_i_10_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.690 r  div0/out_tmp_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.690    div0/out_tmp_reg[13]_i_5_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.804 r  div0/out_tmp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.001    50.805    div0/out_tmp_reg[13]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.983 r  div0/out_tmp_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.703    51.686    div0/p_1_in[13]
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.329    52.015 r  div0/out_tmp[12]_i_42/O
                         net (fo=1, routed)           0.000    52.015    div0/out_tmp[12]_i_42_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.565 r  div0/out_tmp_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.565    div0/out_tmp_reg[12]_i_35_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.679 r  div0/out_tmp_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.679    div0/out_tmp_reg[12]_i_30_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.793 r  div0/out_tmp_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.793    div0/out_tmp_reg[12]_i_25_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.907 r  div0/out_tmp_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.907    div0/out_tmp_reg[12]_i_20_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.021 r  div0/out_tmp_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.021    div0/out_tmp_reg[12]_i_15_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.135 r  div0/out_tmp_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.135    div0/out_tmp_reg[12]_i_10_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.249 r  div0/out_tmp_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.249    div0/out_tmp_reg[12]_i_5_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.363 r  div0/out_tmp_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.363    div0/out_tmp_reg[12]_i_2_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.541 r  div0/out_tmp_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.860    54.401    div0/p_1_in[12]
    SLICE_X34Y108        LUT3 (Prop_lut3_I0_O)        0.329    54.730 r  div0/out_tmp[11]_i_39/O
                         net (fo=1, routed)           0.000    54.730    div0/out_tmp[11]_i_39_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.243 r  div0/out_tmp_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.243    div0/out_tmp_reg[11]_i_30_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.360 r  div0/out_tmp_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.360    div0/out_tmp_reg[11]_i_25_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  div0/out_tmp_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.477    div0/out_tmp_reg[11]_i_20_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  div0/out_tmp_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.594    div0/out_tmp_reg[11]_i_15_n_0
    SLICE_X34Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  div0/out_tmp_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.711    div0/out_tmp_reg[11]_i_10_n_0
    SLICE_X34Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  div0/out_tmp_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.828    div0/out_tmp_reg[11]_i_5_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  div0/out_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.945    div0/out_tmp_reg[11]_i_2_n_0
    SLICE_X34Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.124 r  div0/out_tmp_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.613    56.737    div0/p_1_in[11]
    SLICE_X33Y114        LUT3 (Prop_lut3_I0_O)        0.332    57.069 r  div0/out_tmp[10]_i_42/O
                         net (fo=1, routed)           0.000    57.069    div0/out_tmp[10]_i_42_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.619 r  div0/out_tmp_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.619    div0/out_tmp_reg[10]_i_35_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.733 r  div0/out_tmp_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.733    div0/out_tmp_reg[10]_i_30_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.847 r  div0/out_tmp_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.847    div0/out_tmp_reg[10]_i_25_n_0
    SLICE_X33Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.961 r  div0/out_tmp_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.961    div0/out_tmp_reg[10]_i_20_n_0
    SLICE_X33Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.075 r  div0/out_tmp_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.075    div0/out_tmp_reg[10]_i_15_n_0
    SLICE_X33Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.189 r  div0/out_tmp_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.189    div0/out_tmp_reg[10]_i_10_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.303 r  div0/out_tmp_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.303    div0/out_tmp_reg[10]_i_5_n_0
    SLICE_X33Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.417 r  div0/out_tmp_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.417    div0/out_tmp_reg[10]_i_2_n_0
    SLICE_X33Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.595 r  div0/out_tmp_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.617    59.212    div0/p_1_in[10]
    SLICE_X34Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.012 r  div0/out_tmp_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.012    div0/out_tmp_reg[9]_i_35_n_0
    SLICE_X34Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.129 r  div0/out_tmp_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.129    div0/out_tmp_reg[9]_i_30_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.246 r  div0/out_tmp_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.009    60.255    div0/out_tmp_reg[9]_i_25_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.372 r  div0/out_tmp_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.372    div0/out_tmp_reg[9]_i_20_n_0
    SLICE_X34Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.489 r  div0/out_tmp_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.489    div0/out_tmp_reg[9]_i_15_n_0
    SLICE_X34Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.606 r  div0/out_tmp_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.606    div0/out_tmp_reg[9]_i_10_n_0
    SLICE_X34Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.723 r  div0/out_tmp_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.723    div0/out_tmp_reg[9]_i_5_n_0
    SLICE_X34Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.840 r  div0/out_tmp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.840    div0/out_tmp_reg[9]_i_2_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.019 r  div0/out_tmp_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.000    61.019    div0/p_1_in[9]
    SLICE_X34Y130        FDRE                                         r  div0/out_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=529, unset)          0.924     7.924    div0/clk
    SLICE_X34Y130        FDRE                                         r  div0/out_tmp_reg[9]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y130        FDRE (Setup_fdre_C_D)        0.066     7.955    div0/out_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -61.019    
  -------------------------------------------------------------------
                         slack                                -53.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mult0/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite10/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.410     0.410    mult0/clk
    SLICE_X35Y67         FDRE                                         r  mult0/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[23]/Q
                         net (fo=1, routed)           0.108     0.659    xWrite10/Q[23]
    SLICE_X34Y68         FDRE                                         r  xWrite10/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.432     0.432    xWrite10/clk
    SLICE_X34Y68         FDRE                                         r  xWrite10/out_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y68         FDRE (Hold_fdre_C_D)         0.076     0.508    xWrite10/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 div0/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite20/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.410     0.410    div0/clk
    SLICE_X40Y70         FDRE                                         r  div0/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/out_reg[17]/Q
                         net (fo=1, routed)           0.103     0.654    xWrite20/Q[17]
    SLICE_X43Y69         FDRE                                         r  xWrite20/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.432     0.432    xWrite20/clk
    SLICE_X43Y69         FDRE                                         r  xWrite20/out_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.070     0.502    xWrite20/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 x_i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/ltmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.410     0.410    x_i0/clk
    SLICE_X41Y1          FDRE                                         r  x_i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x_i0/out_reg[0]/Q
                         net (fo=1, routed)           0.102     0.653    div0/div0_left[0]
    SLICE_X43Y1          FDRE                                         r  div0/ltmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.432     0.432    div0/clk
    SLICE_X43Y1          FDRE                                         r  div0/ltmp_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y1          FDRE (Hold_fdre_C_D)         0.066     0.498    div0/ltmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 LRead10/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/rtmp_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.410     0.410    LRead10/clk
    SLICE_X37Y31         FDRE                                         r  LRead10/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LRead10/out_reg[22]/Q
                         net (fo=1, routed)           0.102     0.653    div0/div0_right[22]
    SLICE_X39Y31         FDRE                                         r  div0/rtmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.432     0.432    div0/clk
    SLICE_X39Y31         FDRE                                         r  div0/rtmp_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.066     0.498    div0/rtmp_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 LRead10/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/rtmp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.410     0.410    LRead10/clk
    SLICE_X37Y7          FDRE                                         r  LRead10/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LRead10/out_reg[26]/Q
                         net (fo=1, routed)           0.102     0.653    div0/div0_right[26]
    SLICE_X39Y7          FDRE                                         r  div0/rtmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.432     0.432    div0/clk
    SLICE_X39Y7          FDRE                                         r  div0/rtmp_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y7          FDRE (Hold_fdre_C_D)         0.066     0.498    div0/rtmp_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 LRead10/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/rtmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.410     0.410    LRead10/clk
    SLICE_X33Y112        FDRE                                         r  LRead10/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LRead10/out_reg[10]/Q
                         net (fo=1, routed)           0.112     0.663    div0/div0_right[10]
    SLICE_X33Y113        FDRE                                         r  div0/rtmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.432     0.432    div0/clk
    SLICE_X33Y113        FDRE                                         r  div0/rtmp_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y113        FDRE (Hold_fdre_C_D)         0.070     0.502    div0/rtmp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 LRead10/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/rtmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.410     0.410    LRead10/clk
    SLICE_X33Y127        FDRE                                         r  LRead10/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y127        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LRead10/out_reg[8]/Q
                         net (fo=1, routed)           0.112     0.663    div0/div0_right[8]
    SLICE_X33Y128        FDRE                                         r  div0/rtmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.432     0.432    div0/clk
    SLICE_X33Y128        FDRE                                         r  div0/rtmp_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y128        FDRE (Hold_fdre_C_D)         0.070     0.502    div0/rtmp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult0/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.410     0.410    mult0/clk
    SLICE_X41Y69         FDRE                                         r  mult0/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.112     0.663    mult0/done_buf_reg[0]__0
    SLICE_X41Y70         FDRE                                         r  mult0/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.432     0.432    mult0/clk
    SLICE_X41Y70         FDRE                                         r  mult0/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 x_i0/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/ltmp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.410     0.410    x_i0/clk
    SLICE_X44Y8          FDRE                                         r  x_i0/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x_i0/out_reg[26]/Q
                         net (fo=1, routed)           0.116     0.667    div0/div0_left[26]
    SLICE_X45Y7          FDRE                                         r  div0/ltmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.432     0.432    div0/clk
    SLICE_X45Y7          FDRE                                         r  div0/ltmp_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y7          FDRE (Hold_fdre_C_D)         0.072     0.504    div0/ltmp_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bRead00/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite00/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.410     0.410    bRead00/clk
    SLICE_X32Y74         FDRE                                         r  bRead00/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bRead00/out_reg[9]/Q
                         net (fo=1, routed)           0.059     0.617    xWrite00/out_reg[9]_1
    SLICE_X33Y74         FDRE                                         r  xWrite00/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=529, unset)          0.432     0.432    xWrite00/clk
    SLICE_X33Y74         FDRE                                         r  xWrite00/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y74         FDRE (Hold_fdre_C_D)         0.022     0.454    xWrite00/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y26   mult0/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y29   mult0/out_tmp_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X40Y71  LRead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y70  LRead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y72  LRead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y72  LRead00/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y72  LRead00/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X39Y70  LRead00/out_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y72  LRead00/out_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X40Y72  LRead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X40Y71  LRead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y70  LRead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y72  LRead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y72  LRead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y72  LRead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X39Y70  LRead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y72  LRead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X40Y72  LRead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y70  LRead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X39Y70  LRead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X40Y71  LRead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y70  LRead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y72  LRead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y72  LRead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y72  LRead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X39Y70  LRead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y72  LRead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X40Y72  LRead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y70  LRead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X39Y70  LRead00/out_reg[18]/C



