This is a repository for the CPU I designed in ELEC 5200 Computer Architecture at Auurn Unversity in Fall 2018 using the Verilog HDL and Vivado Design Suite. I have also included project reports and the ISA explanation for each of the 14 instructions.
