{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1592456826624 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FIFO EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"FIFO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592456826631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592456826680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592456826680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592456826680 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592456826764 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1592456826774 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592456826961 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592456826961 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592456826961 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1592456826961 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592456826963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592456826963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592456826963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592456826963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592456826963 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1592456826963 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592456826964 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EMPTY " "Pin EMPTY not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { EMPTY } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 19 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMPTY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FULL " "Pin FULL not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FULL } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 20 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FULL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_OUT\[0\] " "Pin FIFO_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_OUT[0] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 89 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_OUT\[1\] " "Pin FIFO_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_OUT[1] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 89 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_OUT\[2\] " "Pin FIFO_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_OUT[2] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 89 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_OUT\[3\] " "Pin FIFO_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_OUT[3] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 89 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_OUT\[4\] " "Pin FIFO_OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_OUT[4] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 89 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_OUT\[5\] " "Pin FIFO_OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_OUT[5] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 89 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_OUT\[6\] " "Pin FIFO_OUT\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_OUT[6] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 89 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_OUT\[7\] " "Pin FIFO_OUT\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_OUT[7] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 89 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SYSCLK " "Pin SYSCLK not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { SYSCLK } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 14 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST_B " "Pin RST_B not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { RST_B } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 15 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR_EN " "Pin WR_EN not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { WR_EN } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 16 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WR_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD_EN " "Pin RD_EN not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { RD_EN } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 17 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_IN\[0\] " "Pin FIFO_IN\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_IN[0] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_IN\[1\] " "Pin FIFO_IN\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_IN[1] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_IN\[2\] " "Pin FIFO_IN\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_IN[2] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_IN\[3\] " "Pin FIFO_IN\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_IN[3] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_IN\[4\] " "Pin FIFO_IN\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_IN[4] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_IN\[5\] " "Pin FIFO_IN\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_IN[5] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_IN\[6\] " "Pin FIFO_IN\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_IN[6] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIFO_IN\[7\] " "Pin FIFO_IN\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { FIFO_IN[7] } } } { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592456827233 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1592456827232 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "TimeQuest Timing Analyzer is analyzing 54 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1592456827458 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIFO.sdc " "Synopsys Design Constraints File file not found: 'FIFO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1592456827459 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1592456827460 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1592456827464 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1592456827464 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1592456827466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYSCLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node SYSCLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_addr\[0\] " "Destination node r_addr\[0\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_addr\[1\] " "Destination node r_addr\[1\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_addr\[2\] " "Destination node r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_addr\[0\] " "Destination node w_addr\[0\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_addr\[1\] " "Destination node w_addr\[1\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_addr\[2\] " "Destination node w_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1592456827487 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 14 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYSCLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456827487 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "always2~0  " "Automatically promoted node always2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_addr_ns\[1\]~0 " "Destination node w_addr_ns\[1\]~0" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr_ns[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_addr_ns\[0\]~1 " "Destination node w_addr_ns\[0\]~1" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr_ns[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_addr_ns\[2\]~2 " "Destination node w_addr_ns\[2\]~2" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr_ns[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_addr_ns\[0\]~3 " "Destination node w_addr_ns\[0\]~3" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr_ns[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtl~4 " "Destination node rtl~4" {  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtl~0 " "Destination node rtl~0" {  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtl~1 " "Destination node rtl~1" {  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtl~2 " "Destination node rtl~2" {  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtl~3 " "Destination node rtl~3" {  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592456827487 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1592456827487 ""}  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { always2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456827487 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456827488 ""}  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456827488 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456827488 ""}  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456827488 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456827489 ""}  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456827489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~3  " "Automatically promoted node rtl~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456827489 ""}  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456827489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~4  " "Automatically promoted node rtl~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456827489 ""}  } { { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456827489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_addr_ns\[0\]~1  " "Automatically promoted node w_addr_ns\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456827489 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_addr_ns[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456827489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_B~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Automatically promoted node RST_B~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592456827489 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 15 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST_B~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592456827489 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592456827790 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592456827790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592456827790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592456827791 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592456827792 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592456827792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592456827792 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592456827792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592456827793 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1592456827794 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592456827794 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 10 10 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 10 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1592456827795 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1592456827795 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1592456827795 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592456827796 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592456827796 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592456827796 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592456827796 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592456827796 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592456827796 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592456827796 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592456827796 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1592456827796 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1592456827796 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592456827825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592456828830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592456828943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592456828950 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592456829697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592456829697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592456829999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/Zircon_Verilog/FIFO/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1592456830580 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592456830580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592456831665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1592456831666 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592456831666 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1592456831673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592456831741 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592456831927 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592456831985 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592456832179 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592456832789 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Zircon_Verilog/FIFO/output_files/FIFO.fit.smsg " "Generated suppressed messages file D:/Zircon_Verilog/FIFO/output_files/FIFO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1592456833111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592456833484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 13:07:13 2020 " "Processing ended: Thu Jun 18 13:07:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592456833484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592456833484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592456833484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592456833484 ""}
