<div id="pf91" class="pf w0 h0" data-page-no="91"><div class="pc pc91 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg91.png"/><div class="t m0 x83 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 7-2.<span class="_ _1a"> </span>Module operation in low power modes (continued)</div><div class="t m0 x91 h10 y22f ff1 fs4 fc0 sc0 ls0 ws213">Modules VLPR<span class="_ _a5"> </span>VLPW<span class="_ _146"> </span>Stop<span class="_ _9e"> </span>VLPS<span class="_ _93"> </span>LLS<span class="_ _119"> </span>VLLSx</div><div class="t m0 x2c h7 y230 ff2 fs4 fc0 sc0 ls0 ws0">MCG<span class="_ _13a"> </span>4 MHz IRC<span class="_ _149"> </span>4 MHz IRC<span class="_ _21"> </span>static -</div><div class="t m0 x106 h7 y231 ff2 fs4 fc0 sc0 ls0">MCGIRCLK</div><div class="t m0 x7c h7 y232 ff2 fs4 fc0 sc0 ls0 ws0">optional; PLL</div><div class="t m0 xda h7 y233 ff2 fs4 fc0 sc0 ls0">optional</div><div class="t m0 x78 h7 y230 ff2 fs4 fc0 sc0 ls0 ws0">static -</div><div class="t m0 x6c h7 y231 ff2 fs4 fc0 sc0 ls0">MCGIRCLK</div><div class="t m0 x61 h7 y232 ff2 fs4 fc0 sc0 ls0">optional</div><div class="t m0 x63 h7 y230 ff2 fs4 fc0 sc0 ls0 ws0">static - no clock</div><div class="t m0 x76 h7 y231 ff2 fs4 fc0 sc0 ls0">output</div><div class="t m0 x108 h7 y230 ff2 fs4 fc0 sc0 ls0">OFF</div><div class="t m0 x2c h7 y312 ff2 fs4 fc0 sc0 ls0 ws0">Core clock<span class="_ _50"> </span>4 MHz max<span class="_ _50"> </span>OFF<span class="_ _14a"> </span>OFF<span class="_ _48"> </span>OFF<span class="_ _48"> </span>OFF<span class="_ _48"> </span>OFF</div><div class="t m0 x2c h7 y313 ff2 fs4 fc0 sc0 ls0 ws0">Platform clock<span class="_ _14b"> </span>4 MHz max<span class="_ _14b"> </span>4 MHz max<span class="_ _50"> </span>OFF<span class="_ _48"> </span>OFF<span class="_ _48"> </span>OFF<span class="_ _48"> </span>OFF</div><div class="t m0 x2c h7 y314 ff2 fs4 fc0 sc0 ls0 ws0">System clock<span class="_ _130"> </span>4 MHz max</div><div class="t m0 xed h7 yb6d ff2 fs4 fc0 sc0 ls0 ws0">OFF in CPO</div><div class="t m0 x1c h7 y314 ff2 fs4 fc0 sc0 ls0 ws0">4 MHz max<span class="_ _50"> </span>OFF<span class="_ _48"> </span>OFF<span class="_ _48"> </span>OFF<span class="_ _48"> </span>OFF</div><div class="t m0 x2c h7 yb6e ff2 fs4 fc0 sc0 ls0 ws0">Bus clock<span class="_ _c3"> </span>1 MHz max</div><div class="t m0 xed h7 yb6f ff2 fs4 fc0 sc0 ls0 ws0">OFF in CPO</div><div class="t m0 x1c h7 yb6e ff2 fs4 fc0 sc0 ls0 ws0">1 MHz max<span class="_ _50"> </span>OFF</div><div class="t m0 xa h7 yb6f ff2 fs4 fc0 sc0 ls0 ws0">24 MHz max in</div><div class="t m0 xb h7 yb70 ff2 fs4 fc0 sc0 ls0 ws0">PSTOP2 from</div><div class="t m0 x109 h7 y8ea ff2 fs4 fc0 sc0 ls0">RUN</div><div class="t m0 xb h7 yb71 ff2 fs4 fc0 sc0 ls0 ws0">1 MHz max in</div><div class="t m0 xb h7 yb72 ff2 fs4 fc0 sc0 ls0 ws0">PSTOP2 from</div><div class="t m0 x10a h7 yb73 ff2 fs4 fc0 sc0 ls0">VLPR</div><div class="t m0 x6f h7 yb6e ff2 fs4 fc0 sc0 ls0 ws219">OFF OFF OFF</div><div class="t m0 xa8 h10 yb74 ff1 fs4 fc0 sc0 ls0 ws0">Memory and memory interfaces</div><div class="t m0 x2c h7 yb75 ff2 fs4 fc0 sc0 ls0 ws0">Flash<span class="_ _34"> </span>1 MHz max</div><div class="t m0 xd4 h7 yb76 ff2 fs4 fc0 sc0 ls0 ws0">access - no</div><div class="t m0 xab h7 yb77 ff2 fs4 fc0 sc0 ls0">program</div><div class="t m0 x67 h7 yb78 ff2 fs4 fc0 sc0 ls0 ws0">No register</div><div class="t m0 x83 h7 yb79 ff2 fs4 fc0 sc0 ls0 ws0">access in CPO</div><div class="t m0 xf2 h7 yb75 ff2 fs4 fc0 sc0 ls0 ws0">low power<span class="_ _9d"> </span>low power<span class="_ _9d"> </span>low power<span class="_ _14c"> </span>OFF<span class="_ _48"> </span>OFF</div><div class="t m0 x2c h7 yb7a ff2 fs4 fc0 sc0 ls0 ws0">SRAM_U and</div><div class="t m0 x2c h7 yb7b ff2 fs4 fc0 sc0 ls0">SRAM_L</div><div class="t m0 xe2 h7 yb7a ff2 fs4 fc0 sc0 ls0 ws0">low power<span class="_ _9d"> </span>low power<span class="_ _9d"> </span>low power<span class="_ _9d"> </span>low power<span class="_ _9d"> </span>low power<span class="_ _53"> </span>low power in</div><div class="t m0 x5c h7 yb7b ff2 fs4 fc0 sc0 ls0 ws0">VLLS3, OFF in</div><div class="t m0 x57 h7 yb7c ff2 fs4 fc0 sc0 ls0">VLLS0/1</div><div class="t m0 x12 h10 yb7d ff1 fs4 fc0 sc0 ls0 ws0">Communication interfaces</div><div class="t m0 x2c h7 yb7e ff2 fs4 fc0 sc0 ls0 ws0">USB FS/LS<span class="_ _146"> </span>static<span class="_ _4e"> </span>static<span class="_ _12d"> </span>static<span class="_ _12d"> </span>static<span class="_ _12d"> </span>static<span class="_ _e0"> </span>OFF</div><div class="t m0 x2c h7 yb7f ff2 fs4 fc0 sc0 ls0 ws0">USB Voltage</div><div class="t m0 x2c h7 yb80 ff2 fs4 fc0 sc0 ls0">Regulator</div><div class="t m0 xd0 h7 yb7f ff2 fs4 fc0 sc0 ls0 ws21a">optional optional optional optional optional optional</div><div class="t m0 x2c h7 yb81 ff2 fs4 fc0 sc0 ls0 ws0">UART0<span class="_ _61"> </span>1 Mbps</div><div class="t m0 xf0 h7 yb82 ff2 fs4 fc0 sc0 ls0 ws0">Async operation</div><div class="t m0 x5 h7 yb83 ff2 fs4 fc0 sc0 ls0 ws0">in CPO</div><div class="t m0 xf5 h7 yb81 ff2 fs4 fc0 sc0 ls0 ws0">1 Mbps<span class="_ _11e"> </span>Async operation</div><div class="t m0 x105 h7 yb82 ff2 fs4 fc0 sc0 ls0 ws0">FF in PSTOP2</div><div class="t m0 x4d h7 yb81 ff2 fs4 fc0 sc0 ls0 ws0">Async operation<span class="_ _14d"> </span>static<span class="_ _e0"> </span>OFF</div><div class="t m0 x2c h7 yb84 ff2 fs4 fc0 sc0 ls0 ws0">UART1 , UART2<span class="_ _14e"> </span>62.5 kbps</div><div class="t m0 xd3 h7 yb85 ff2 fs4 fc0 sc0 ls0 ws0">static, wakeup</div><div class="t m0 xf0 h7 yb86 ff2 fs4 fc0 sc0 ls0 ws0">on edge in CPO</div><div class="t m0 xf2 h7 yb84 ff2 fs4 fc0 sc0 ls0 ws0">62.5 kbps<span class="_ _12c"> </span>static, wakeup</div><div class="t m0 xda h7 yb87 ff2 fs4 fc0 sc0 ls0 ws0">on edge</div><div class="t m0 x105 h7 yb86 ff2 fs4 fc0 sc0 ls0 ws0">FF in PSTOP2</div><div class="t m0 x71 h7 yb84 ff2 fs4 fc0 sc0 ls0 ws0">static, wakeup</div><div class="t m0 xf7 h7 yb87 ff2 fs4 fc0 sc0 ls0 ws0">on edge</div><div class="t m0 x62 h7 yb84 ff2 fs4 fc0 sc0 ls0 ws21b">static OFF</div><div class="t m0 x2c h7 yb88 ff2 fs4 fc0 sc0 ls0 ws0">SPI0<span class="_ _71"> </span>master mode</div><div class="t m0 xd1 h7 yb89 ff2 fs4 fc0 sc0 ls0 ws0">500 kbps,</div><div class="t m0 x10b h7 yb8a ff2 fs4 fc0 sc0 ls0 ws0">slave mode 250</div><div class="t m0 x10c h7 yb8b ff2 fs4 fc0 sc0 ls0">kbps</div><div class="t m0 xd4 h7 yb8c ff2 fs4 fc0 sc0 ls0 ws0">static, slave</div><div class="t m0 x10b h7 yb8d ff2 fs4 fc0 sc0 ls0 ws0">mode receive in</div><div class="t m0 x10c h7 yb8e ff2 fs4 fc0 sc0 ls0">CPO</div><div class="t m0 x16 h7 yb88 ff2 fs4 fc0 sc0 ls0 ws0">master mode</div><div class="t m0 xf2 h7 yb89 ff2 fs4 fc0 sc0 ls0 ws0">500 kbps,</div><div class="t m0 x7a h7 yb8a ff2 fs4 fc0 sc0 ls0 ws0">slave mode 250</div><div class="t m0 x1d h7 yb8b ff2 fs4 fc0 sc0 ls0">kbps</div><div class="t m0 x13 h7 yb88 ff2 fs4 fc0 sc0 ls0 ws0">static, slave</div><div class="t m0 xb h7 yb89 ff2 fs4 fc0 sc0 ls0 ws0">mode receive</div><div class="t m0 x105 h7 yb8a ff2 fs4 fc0 sc0 ls0 ws0">FF in PSTOP2</div><div class="t m0 x6c h7 yb88 ff2 fs4 fc0 sc0 ls0 ws0">static, slave</div><div class="t m0 x102 h7 yb89 ff2 fs4 fc0 sc0 ls0 ws0">mode receive</div><div class="t m0 x62 h7 yb88 ff2 fs4 fc0 sc0 ls0 ws21b">static OFF</div><div class="t m0 x1b h7 yb8f ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 xef h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 7 Power Management</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>145</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
