#Timing report of worst 96 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[31].D[0] (dffsre at (19,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                            0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                               0.000     5.211
| (intra 'clb' routing)                                                                            0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.383
| (intra 'clb' routing)                                                                            0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.485
| (intra 'clb' routing)                                                                            0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                         0.000     5.586
| (intra 'clb' routing)                                                                            0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                          0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                         0.000     5.688
| (intra 'clb' routing)                                                                            0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                          0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                         0.000     5.790
| (intra 'clb' routing)                                                                            0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                          0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                       0.000     5.891
| (intra 'clb' routing)                                                                            0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                             0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                     0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                     0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                     0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                             0.164     6.639
| (intra 'clb' routing)                                                                            0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                0.000     6.847
| (primitive '.names' combinational delay)                                                         0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                               0.000     7.067
| (intra 'clb' routing)                                                                            0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                             0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                     0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                     0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                               0.164     7.620
| (intra 'clb' routing)                                                                            0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                            0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.118
| (intra 'clb' routing)                                                                            0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.219
| (intra 'clb' routing)                                                                            0.052     8.271
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.271
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.321
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.321
| (intra 'clb' routing)                                                                            0.052     8.372
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.372
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.422
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.422
| (intra 'clb' routing)                                                                            0.052     8.474
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.474
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.524
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.524
| (intra 'clb' routing)                                                                            0.052     8.576
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.576
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.626
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.626
| (intra 'clb' routing)                                                                            0.052     8.677
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.677
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.727
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.727
| (intra 'clb' routing)                                                                            0.052     8.779
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     8.779
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.829
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                         0.000     8.829
| (intra 'clb' routing)                                                                            0.052     8.880
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                          0.000     8.880
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.930
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                         0.000     8.930
| (intra 'clb' routing)                                                                            0.052     8.982
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                          0.000     8.982
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.032
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry at (17,31))                         0.000     9.032
| (intra 'clb' routing)                                                                            0.052     9.084
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry at (17,31))                          0.000     9.084
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.134
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry at (17,31))                         0.000     9.134
| (intra 'clb' routing)                                                                            0.056     9.190
| (OPIN:437703 side: (BOTTOM,) (17,31))                                                            0.000     9.190
| (IPIN:428526 side: (TOP,) (17,30))                                                               0.000     9.190
| (intra 'clb' routing)                                                                            0.122     9.312
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry at (17,30))                         -0.000     9.312
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.362
$auto$alumacc.cc:485:replace_alu$33.C[32].sumout[0] (adder_carry at (17,30))                       0.000     9.362
| (intra 'clb' routing)                                                                            0.248     9.610
| (OPIN:428482 side: (TOP,) (17,30))                                                               0.000     9.610
| (CHANX:1314055 L4 length:4 (17,30)->(14,30))                                                     0.120     9.730
| (CHANY:1801451 L1 length:1 (16,30)->(16,30))                                                     0.108     9.838
| (IPIN:428427 side: (RIGHT,) (16,30))                                                             0.164    10.002
| (intra 'clb' routing)                                                                            0.208    10.210
$abc$1403$li51_li51.in[0] (.names at (16,30))                                                      0.000    10.210
| (primitive '.names' combinational delay)                                                         0.280    10.490
$abc$1403$li51_li51.out[0] (.names at (16,30))                                                     0.000    10.490
| (intra 'clb' routing)                                                                            0.149    10.639
| (OPIN:428374 side: (RIGHT,) (16,30))                                                             0.000    10.639
| (CHANY:1801420 L1 length:1 (16,30)->(16,30))                                                     0.108    10.747
| (CHANX:1314288 L4 length:4 (17,30)->(20,30))                                                     0.120    10.867
| (IPIN:428627 side: (TOP,) (19,30))                                                               0.164    11.031
| (intra 'clb' routing)                                                                            0.278    11.309
P[31].D[0] (dffsre at (19,30))                                                                     0.000    11.309
data arrival time                                                                                           11.309

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[31].C[0] (dffsre at (19,30))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -11.309
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -9.273


#Path 2
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[32].D[0] (dffsre at (19,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                            0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                               0.000     5.211
| (intra 'clb' routing)                                                                            0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.383
| (intra 'clb' routing)                                                                            0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.485
| (intra 'clb' routing)                                                                            0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                         0.000     5.586
| (intra 'clb' routing)                                                                            0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                          0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                         0.000     5.688
| (intra 'clb' routing)                                                                            0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                          0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                         0.000     5.790
| (intra 'clb' routing)                                                                            0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                          0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                       0.000     5.891
| (intra 'clb' routing)                                                                            0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                             0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                     0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                     0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                     0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                             0.164     6.639
| (intra 'clb' routing)                                                                            0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                0.000     6.847
| (primitive '.names' combinational delay)                                                         0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                               0.000     7.067
| (intra 'clb' routing)                                                                            0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                             0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                     0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                     0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                               0.164     7.620
| (intra 'clb' routing)                                                                            0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                            0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.118
| (intra 'clb' routing)                                                                            0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.219
| (intra 'clb' routing)                                                                            0.052     8.271
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.271
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.321
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.321
| (intra 'clb' routing)                                                                            0.052     8.372
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.372
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.422
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.422
| (intra 'clb' routing)                                                                            0.052     8.474
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.474
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.524
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.524
| (intra 'clb' routing)                                                                            0.052     8.576
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.576
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.626
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.626
| (intra 'clb' routing)                                                                            0.052     8.677
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.677
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.727
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.727
| (intra 'clb' routing)                                                                            0.052     8.779
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     8.779
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.829
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                         0.000     8.829
| (intra 'clb' routing)                                                                            0.052     8.880
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                          0.000     8.880
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.930
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                         0.000     8.930
| (intra 'clb' routing)                                                                            0.052     8.982
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                          0.000     8.982
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.032
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry at (17,31))                         0.000     9.032
| (intra 'clb' routing)                                                                            0.052     9.084
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry at (17,31))                          0.000     9.084
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.134
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry at (17,31))                         0.000     9.134
| (intra 'clb' routing)                                                                            0.056     9.190
| (OPIN:437703 side: (BOTTOM,) (17,31))                                                            0.000     9.190
| (IPIN:428526 side: (TOP,) (17,30))                                                               0.000     9.190
| (intra 'clb' routing)                                                                            0.122     9.312
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry at (17,30))                         -0.000     9.312
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.362
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry at (17,30))                         0.000     9.362
| (intra 'clb' routing)                                                                            0.052     9.414
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry at (17,30))                          0.000     9.414
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.464
$auto$alumacc.cc:485:replace_alu$33.C[33].sumout[0] (adder_carry at (17,30))                       0.000     9.464
| (intra 'clb' routing)                                                                            0.248     9.712
| (OPIN:428492 side: (RIGHT,) (17,30))                                                             0.000     9.712
| (CHANY:1807536 L1 length:1 (17,30)->(17,30))                                                     0.108     9.820
| (CHANX:1314219 L1 length:1 (17,30)->(17,30))                                                     0.108     9.928
| (IPIN:428506 side: (TOP,) (17,30))                                                               0.164    10.092
| (intra 'clb' routing)                                                                            0.208    10.300
$abc$1403$li52_li52.in[0] (.names at (17,30))                                                      0.000    10.300
| (primitive '.names' combinational delay)                                                         0.170    10.470
$abc$1403$li52_li52.out[0] (.names at (17,30))                                                     0.000    10.470
| (intra 'clb' routing)                                                                            0.149    10.619
| (OPIN:428485 side: (TOP,) (17,30))                                                               0.000    10.619
| (CHANX:1314260 L4 length:4 (17,30)->(20,30))                                                     0.120    10.739
| (CHANX:1314390 L1 length:1 (19,30)->(19,30))                                                     0.108    10.847
| (IPIN:428632 side: (TOP,) (19,30))                                                               0.164    11.010
| (intra 'clb' routing)                                                                            0.278    11.288
P[32].D[0] (dffsre at (19,30))                                                                     0.000    11.288
data arrival time                                                                                           11.288

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[32].C[0] (dffsre at (19,30))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -11.288
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -9.253


#Path 3
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[33].D[0] (dffsre at (19,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                            0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                               0.000     5.211
| (intra 'clb' routing)                                                                            0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.383
| (intra 'clb' routing)                                                                            0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.485
| (intra 'clb' routing)                                                                            0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                         0.000     5.586
| (intra 'clb' routing)                                                                            0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                          0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                         0.000     5.688
| (intra 'clb' routing)                                                                            0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                          0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                         0.000     5.790
| (intra 'clb' routing)                                                                            0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                          0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                       0.000     5.891
| (intra 'clb' routing)                                                                            0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                             0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                     0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                     0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                     0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                             0.164     6.639
| (intra 'clb' routing)                                                                            0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                0.000     6.847
| (primitive '.names' combinational delay)                                                         0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                               0.000     7.067
| (intra 'clb' routing)                                                                            0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                             0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                     0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                     0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                               0.164     7.620
| (intra 'clb' routing)                                                                            0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                            0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.118
| (intra 'clb' routing)                                                                            0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.219
| (intra 'clb' routing)                                                                            0.052     8.271
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.271
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.321
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.321
| (intra 'clb' routing)                                                                            0.052     8.372
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.372
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.422
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.422
| (intra 'clb' routing)                                                                            0.052     8.474
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.474
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.524
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.524
| (intra 'clb' routing)                                                                            0.052     8.576
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.576
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.626
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.626
| (intra 'clb' routing)                                                                            0.052     8.677
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.677
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.727
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.727
| (intra 'clb' routing)                                                                            0.052     8.779
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     8.779
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.829
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                         0.000     8.829
| (intra 'clb' routing)                                                                            0.052     8.880
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                          0.000     8.880
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.930
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                         0.000     8.930
| (intra 'clb' routing)                                                                            0.052     8.982
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                          0.000     8.982
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.032
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry at (17,31))                         0.000     9.032
| (intra 'clb' routing)                                                                            0.052     9.084
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry at (17,31))                          0.000     9.084
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.134
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry at (17,31))                         0.000     9.134
| (intra 'clb' routing)                                                                            0.056     9.190
| (OPIN:437703 side: (BOTTOM,) (17,31))                                                            0.000     9.190
| (IPIN:428526 side: (TOP,) (17,30))                                                               0.000     9.190
| (intra 'clb' routing)                                                                            0.122     9.312
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry at (17,30))                         -0.000     9.312
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.362
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry at (17,30))                         0.000     9.362
| (intra 'clb' routing)                                                                            0.052     9.414
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry at (17,30))                          0.000     9.414
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.464
$auto$alumacc.cc:485:replace_alu$33.C[33].cout[0] (adder_carry at (17,30))                         0.000     9.464
| (intra 'clb' routing)                                                                            0.052     9.515
$auto$alumacc.cc:485:replace_alu$33.C[34].cin[0] (adder_carry at (17,30))                          0.000     9.515
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.565
$auto$alumacc.cc:485:replace_alu$33.C[34].sumout[0] (adder_carry at (17,30))                       0.000     9.565
| (intra 'clb' routing)                                                                            0.462    10.028
$abc$1403$li53_li53.in[0] (.names at (17,30))                                                      0.000    10.028
| (primitive '.names' combinational delay)                                                         0.280    10.308
$abc$1403$li53_li53.out[0] (.names at (17,30))                                                     0.000    10.308
| (intra 'clb' routing)                                                                            0.149    10.456
| (OPIN:428495 side: (RIGHT,) (17,30))                                                             0.000    10.456
| (CHANY:1807594 L4 length:4 (17,30)->(17,33))                                                     0.120    10.576
| (CHANX:1314350 L4 length:4 (18,30)->(21,30))                                                     0.120    10.696
| (CHANY:1819581 L4 length:4 (19,30)->(19,27))                                                     0.120    10.816
| (IPIN:428666 side: (RIGHT,) (19,30))                                                             0.164    10.980
| (intra 'clb' routing)                                                                            0.278    11.258
P[33].D[0] (dffsre at (19,30))                                                                     0.000    11.258
data arrival time                                                                                           11.258

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[33].C[0] (dffsre at (19,30))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -11.258
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -9.223


#Path 4
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[37].D[0] (dffsre at (17,30) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.099     0.099
| (inter-block routing:global net)                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                  2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                           0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                                0.000     2.809
| (intra 'clb' routing)                                                                                  0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                                     0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                           0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                                     0.164     3.235
| (intra 'clb' routing)                                                                                  0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                      0.000     3.443
| (primitive '.names' combinational delay)                                                               0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                                     0.000     3.683
| (intra 'clb' routing)                                                                                  0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                                   0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                          0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                                0.000     3.733
| (intra 'clb' routing)                                                                                  0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                                 0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                          0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                                0.000     3.834
| (intra 'clb' routing)                                                                                  0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                                 0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                          0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                                0.000     3.936
| (intra 'clb' routing)                                                                                  0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                                 0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                                0.000     4.037
| (intra 'clb' routing)                                                                                  0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                                 0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                                0.000     4.139
| (intra 'clb' routing)                                                                                  0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                                 0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                                0.000     4.240
| (intra 'clb' routing)                                                                                  0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                                 0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                                0.000     4.342
| (intra 'clb' routing)                                                                                  0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                                 0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                                0.000     4.444
| (intra 'clb' routing)                                                                                  0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                                 0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                                0.000     4.545
| (intra 'clb' routing)                                                                                  0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                                0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                               0.000     4.647
| (intra 'clb' routing)                                                                                  0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                                0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                               0.000     4.748
| (intra 'clb' routing)                                                                                  0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                                0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                               0.000     4.850
| (intra 'clb' routing)                                                                                  0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                                0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                               0.000     4.951
| (intra 'clb' routing)                                                                                  0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                                0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                               0.000     5.053
| (intra 'clb' routing)                                                                                  0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                                0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                               0.000     5.155
| (intra 'clb' routing)                                                                                  0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                                  0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                                     0.000     5.211
| (intra 'clb' routing)                                                                                  0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                                0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                               0.000     5.383
| (intra 'clb' routing)                                                                                  0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                                0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                               0.000     5.485
| (intra 'clb' routing)                                                                                  0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                                0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                               0.000     5.586
| (intra 'clb' routing)                                                                                  0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                                0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                               0.000     5.688
| (intra 'clb' routing)                                                                                  0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                                0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                               0.000     5.790
| (intra 'clb' routing)                                                                                  0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                                0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                             0.000     5.891
| (intra 'clb' routing)                                                                                  0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                                   0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                           0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                           0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                           0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                                   0.164     6.639
| (intra 'clb' routing)                                                                                  0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                      0.000     6.847
| (primitive '.names' combinational delay)                                                               0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                                     0.000     7.067
| (intra 'clb' routing)                                                                                  0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                                   0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                           0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                           0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                                     0.164     7.620
| (intra 'clb' routing)                                                                                  0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                                  0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                               0.000     8.118
| (intra 'clb' routing)                                                                                  0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                                0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                               0.000     8.219
| (intra 'clb' routing)                                                                                  0.052     8.271
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                                0.000     8.271
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.321
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                               0.000     8.321
| (intra 'clb' routing)                                                                                  0.052     8.372
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                                0.000     8.372
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.422
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                               0.000     8.422
| (intra 'clb' routing)                                                                                  0.052     8.474
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                                0.000     8.474
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.524
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                               0.000     8.524
| (intra 'clb' routing)                                                                                  0.052     8.576
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                                0.000     8.576
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.626
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                               0.000     8.626
| (intra 'clb' routing)                                                                                  0.052     8.677
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                                0.000     8.677
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.727
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                               0.000     8.727
| (intra 'clb' routing)                                                                                  0.052     8.779
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                                0.000     8.779
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.829
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                               0.000     8.829
| (intra 'clb' routing)                                                                                  0.052     8.880
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                                0.000     8.880
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.930
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                               0.000     8.930
| (intra 'clb' routing)                                                                                  0.052     8.982
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                                0.000     8.982
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.032
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry at (17,31))                               0.000     9.032
| (intra 'clb' routing)                                                                                  0.052     9.084
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry at (17,31))                                0.000     9.084
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.134
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry at (17,31))                               0.000     9.134
| (intra 'clb' routing)                                                                                  0.056     9.190
| (OPIN:437703 side: (BOTTOM,) (17,31))                                                                  0.000     9.190
| (IPIN:428526 side: (TOP,) (17,30))                                                                     0.000     9.190
| (intra 'clb' routing)                                                                                  0.122     9.312
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry at (17,30))                               -0.000     9.312
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.362
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry at (17,30))                               0.000     9.362
| (intra 'clb' routing)                                                                                  0.052     9.414
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry at (17,30))                                0.000     9.414
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.464
$auto$alumacc.cc:485:replace_alu$33.C[33].cout[0] (adder_carry at (17,30))                               0.000     9.464
| (intra 'clb' routing)                                                                                  0.052     9.515
$auto$alumacc.cc:485:replace_alu$33.C[34].cin[0] (adder_carry at (17,30))                                0.000     9.515
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.565
$auto$alumacc.cc:485:replace_alu$33.C[34].cout[0] (adder_carry at (17,30))                               0.000     9.565
| (intra 'clb' routing)                                                                                  0.052     9.617
$auto$alumacc.cc:485:replace_alu$33.C[35].cin[0] (adder_carry at (17,30))                                0.000     9.617
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.667
$auto$alumacc.cc:485:replace_alu$33.C[35].cout[0] (adder_carry at (17,30))                               0.000     9.667
| (intra 'clb' routing)                                                                                  0.052     9.718
$auto$alumacc.cc:485:replace_alu$33.C[36].cin[0] (adder_carry at (17,30))                                0.000     9.718
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.768
$auto$alumacc.cc:485:replace_alu$33.C[36].cout[0] (adder_carry at (17,30))                               0.000     9.768
| (intra 'clb' routing)                                                                                  0.052     9.820
$abc$1141$auto$alumacc.cc:485:replace_alu$33.co.cin[0] (adder_carry at (17,30))                          0.000     9.820
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.870
$abc$1141$auto$alumacc.cc:485:replace_alu$33.co.sumout[0] (adder_carry at (17,30))                       0.000     9.870
| (intra 'clb' routing)                                                                                  0.462    10.332
$abc$3156$new_new_n340__.in[1] (.names at (17,30))                                                       0.000    10.332
| (primitive '.names' combinational delay)                                                               0.280    10.612
$abc$3156$new_new_n340__.out[0] (.names at (17,30))                                                      0.000    10.612
| (intra 'clb' routing)                                                                                  0.363    10.975
$abc$1403$li57_li57.in[0] (.names at (17,30))                                                            0.000    10.975
| (primitive '.names' combinational delay)                                                               0.200    11.175
$abc$1403$li57_li57.out[0] (.names at (17,30))                                                           0.000    11.175
| (intra 'clb' routing)                                                                                  0.000    11.175
P[37].D[0] (dffsre at (17,30))                                                                           0.000    11.175
data arrival time                                                                                                 11.175

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.099     0.099
| (inter-block routing:global net)                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                  2.000     2.099
P[37].C[0] (dffsre at (17,30))                                                                           0.000     2.099
clock uncertainty                                                                                        0.000     2.099
cell setup time                                                                                         -0.063     2.036
data required time                                                                                                 2.036
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 2.036
data arrival time                                                                                                -11.175
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -9.140


#Path 5
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[29].D[0] (dffsre at (20,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                            0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                               0.000     5.211
| (intra 'clb' routing)                                                                            0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.383
| (intra 'clb' routing)                                                                            0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.485
| (intra 'clb' routing)                                                                            0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                         0.000     5.586
| (intra 'clb' routing)                                                                            0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                          0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                         0.000     5.688
| (intra 'clb' routing)                                                                            0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                          0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                         0.000     5.790
| (intra 'clb' routing)                                                                            0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                          0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                       0.000     5.891
| (intra 'clb' routing)                                                                            0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                             0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                     0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                     0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                     0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                             0.164     6.639
| (intra 'clb' routing)                                                                            0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                0.000     6.847
| (primitive '.names' combinational delay)                                                         0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                               0.000     7.067
| (intra 'clb' routing)                                                                            0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                             0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                     0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                     0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                               0.164     7.620
| (intra 'clb' routing)                                                                            0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                            0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.118
| (intra 'clb' routing)                                                                            0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.219
| (intra 'clb' routing)                                                                            0.052     8.271
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.271
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.321
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.321
| (intra 'clb' routing)                                                                            0.052     8.372
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.372
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.422
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.422
| (intra 'clb' routing)                                                                            0.052     8.474
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.474
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.524
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.524
| (intra 'clb' routing)                                                                            0.052     8.576
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.576
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.626
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.626
| (intra 'clb' routing)                                                                            0.052     8.677
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.677
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.727
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.727
| (intra 'clb' routing)                                                                            0.052     8.779
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     8.779
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.829
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                         0.000     8.829
| (intra 'clb' routing)                                                                            0.052     8.880
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                          0.000     8.880
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.930
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                         0.000     8.930
| (intra 'clb' routing)                                                                            0.052     8.982
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                          0.000     8.982
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.032
$auto$alumacc.cc:485:replace_alu$33.C[30].sumout[0] (adder_carry at (17,31))                       0.000     9.032
| (intra 'clb' routing)                                                                            0.248     9.280
| (OPIN:437689 side: (TOP,) (17,31))                                                               0.000     9.280
| (CHANX:1322712 L4 length:4 (17,31)->(20,31))                                                     0.120     9.400
| (CHANY:1807425 L4 length:4 (17,31)->(17,28))                                                     0.120     9.520
| (IPIN:415608 side: (RIGHT,) (17,29))                                                             0.164     9.684
| (intra 'clb' routing)                                                                            0.208     9.892
$abc$1403$li49_li49.in[0] (.names at (17,29))                                                      0.000     9.892
| (primitive '.names' combinational delay)                                                         0.220    10.112
$abc$1403$li49_li49.out[0] (.names at (17,29))                                                     0.000    10.112
| (intra 'clb' routing)                                                                            0.149    10.261
| (OPIN:415572 side: (RIGHT,) (17,29))                                                             0.000    10.261
| (CHANY:1807516 L4 length:4 (17,29)->(17,32))                                                     0.120    10.381
| (CHANX:1322800 L4 length:4 (18,31)->(21,31))                                                     0.120    10.501
| (IPIN:437947 side: (TOP,) (20,31))                                                               0.164    10.664
| (intra 'clb' routing)                                                                            0.278    10.942
P[29].D[0] (dffsre at (20,31))                                                                     0.000    10.942
data arrival time                                                                                           10.942

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[29].C[0] (dffsre at (20,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -10.942
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.907


#Path 6
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[28].D[0] (dffsre at (20,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                            0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                               0.000     5.211
| (intra 'clb' routing)                                                                            0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.383
| (intra 'clb' routing)                                                                            0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.485
| (intra 'clb' routing)                                                                            0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                         0.000     5.586
| (intra 'clb' routing)                                                                            0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                          0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                         0.000     5.688
| (intra 'clb' routing)                                                                            0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                          0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                         0.000     5.790
| (intra 'clb' routing)                                                                            0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                          0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                       0.000     5.891
| (intra 'clb' routing)                                                                            0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                             0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                     0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                     0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                     0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                             0.164     6.639
| (intra 'clb' routing)                                                                            0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                0.000     6.847
| (primitive '.names' combinational delay)                                                         0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                               0.000     7.067
| (intra 'clb' routing)                                                                            0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                             0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                     0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                     0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                               0.164     7.620
| (intra 'clb' routing)                                                                            0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                            0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.118
| (intra 'clb' routing)                                                                            0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.219
| (intra 'clb' routing)                                                                            0.052     8.271
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.271
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.321
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.321
| (intra 'clb' routing)                                                                            0.052     8.372
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.372
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.422
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.422
| (intra 'clb' routing)                                                                            0.052     8.474
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.474
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.524
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.524
| (intra 'clb' routing)                                                                            0.052     8.576
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.576
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.626
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.626
| (intra 'clb' routing)                                                                            0.052     8.677
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.677
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.727
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.727
| (intra 'clb' routing)                                                                            0.052     8.779
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     8.779
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.829
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                         0.000     8.829
| (intra 'clb' routing)                                                                            0.052     8.880
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                          0.000     8.880
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.930
$auto$alumacc.cc:485:replace_alu$33.C[29].sumout[0] (adder_carry at (17,31))                       0.000     8.930
| (intra 'clb' routing)                                                                            0.248     9.179
| (OPIN:437698 side: (RIGHT,) (17,31))                                                             0.000     9.179
| (CHANY:1807453 L4 length:4 (17,31)->(17,28))                                                     0.120     9.299
| (CHANX:1305807 L1 length:1 (17,29)->(17,29))                                                     0.108     9.407
| (IPIN:415596 side: (TOP,) (17,29))                                                               0.164     9.570
| (intra 'clb' routing)                                                                            0.208     9.778
$abc$1403$li48_li48.in[0] (.names at (17,29))                                                      0.000     9.778
| (primitive '.names' combinational delay)                                                         0.120     9.898
$abc$1403$li48_li48.out[0] (.names at (17,29))                                                     0.000     9.898
| (intra 'clb' routing)                                                                            0.149    10.047
| (OPIN:415561 side: (TOP,) (17,29))                                                               0.000    10.047
| (CHANX:1305836 L4 length:4 (17,29)->(20,29))                                                     0.120    10.167
| (CHANY:1819840 L4 length:4 (19,30)->(19,33))                                                     0.120    10.287
| (CHANX:1322970 L4 length:4 (20,31)->(23,31))                                                     0.120    10.407
| (IPIN:437957 side: (TOP,) (20,31))                                                               0.164    10.571
| (intra 'clb' routing)                                                                            0.328    10.899
P[28].D[0] (dffsre at (20,31))                                                                    -0.000    10.899
data arrival time                                                                                           10.899

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[28].C[0] (dffsre at (20,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -10.899
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.863


#Path 7
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[36].D[0] (dffsre at (17,30) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.099     0.099
| (inter-block routing:global net)                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                  2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                           0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                                0.000     2.809
| (intra 'clb' routing)                                                                                  0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                                     0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                           0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                                     0.164     3.235
| (intra 'clb' routing)                                                                                  0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                      0.000     3.443
| (primitive '.names' combinational delay)                                                               0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                                     0.000     3.683
| (intra 'clb' routing)                                                                                  0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                                   0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                          0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                                0.000     3.733
| (intra 'clb' routing)                                                                                  0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                                 0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                          0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                                0.000     3.834
| (intra 'clb' routing)                                                                                  0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                                 0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                          0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                                0.000     3.936
| (intra 'clb' routing)                                                                                  0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                                 0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                                0.000     4.037
| (intra 'clb' routing)                                                                                  0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                                 0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                                0.000     4.139
| (intra 'clb' routing)                                                                                  0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                                 0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                                0.000     4.240
| (intra 'clb' routing)                                                                                  0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                                 0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                                0.000     4.342
| (intra 'clb' routing)                                                                                  0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                                 0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                                0.000     4.444
| (intra 'clb' routing)                                                                                  0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                                 0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                                0.000     4.545
| (intra 'clb' routing)                                                                                  0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                                0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                               0.000     4.647
| (intra 'clb' routing)                                                                                  0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                                0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                               0.000     4.748
| (intra 'clb' routing)                                                                                  0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                                0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                               0.000     4.850
| (intra 'clb' routing)                                                                                  0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                                0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                               0.000     4.951
| (intra 'clb' routing)                                                                                  0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                                0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                               0.000     5.053
| (intra 'clb' routing)                                                                                  0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                                0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                               0.000     5.155
| (intra 'clb' routing)                                                                                  0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                                  0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                                     0.000     5.211
| (intra 'clb' routing)                                                                                  0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                                0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                               0.000     5.383
| (intra 'clb' routing)                                                                                  0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                                0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                               0.000     5.485
| (intra 'clb' routing)                                                                                  0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                                0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                               0.000     5.586
| (intra 'clb' routing)                                                                                  0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                                0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                               0.000     5.688
| (intra 'clb' routing)                                                                                  0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                                0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                               0.000     5.790
| (intra 'clb' routing)                                                                                  0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                                0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                             0.000     5.891
| (intra 'clb' routing)                                                                                  0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                                   0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                           0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                           0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                           0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                                   0.164     6.639
| (intra 'clb' routing)                                                                                  0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                      0.000     6.847
| (primitive '.names' combinational delay)                                                               0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                                     0.000     7.067
| (intra 'clb' routing)                                                                                  0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                                   0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                           0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                           0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                                     0.164     7.620
| (intra 'clb' routing)                                                                                  0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                                  0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                               0.000     8.118
| (intra 'clb' routing)                                                                                  0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                                0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                               0.000     8.219
| (intra 'clb' routing)                                                                                  0.052     8.271
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                                0.000     8.271
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.321
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                               0.000     8.321
| (intra 'clb' routing)                                                                                  0.052     8.372
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                                0.000     8.372
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.422
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                               0.000     8.422
| (intra 'clb' routing)                                                                                  0.052     8.474
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                                0.000     8.474
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.524
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                               0.000     8.524
| (intra 'clb' routing)                                                                                  0.052     8.576
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                                0.000     8.576
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.626
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                               0.000     8.626
| (intra 'clb' routing)                                                                                  0.052     8.677
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                                0.000     8.677
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.727
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                               0.000     8.727
| (intra 'clb' routing)                                                                                  0.052     8.779
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                                0.000     8.779
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.829
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                               0.000     8.829
| (intra 'clb' routing)                                                                                  0.052     8.880
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                                0.000     8.880
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.930
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                               0.000     8.930
| (intra 'clb' routing)                                                                                  0.052     8.982
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                                0.000     8.982
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.032
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry at (17,31))                               0.000     9.032
| (intra 'clb' routing)                                                                                  0.052     9.084
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry at (17,31))                                0.000     9.084
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.134
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry at (17,31))                               0.000     9.134
| (intra 'clb' routing)                                                                                  0.056     9.190
| (OPIN:437703 side: (BOTTOM,) (17,31))                                                                  0.000     9.190
| (IPIN:428526 side: (TOP,) (17,30))                                                                     0.000     9.190
| (intra 'clb' routing)                                                                                  0.122     9.312
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry at (17,30))                               -0.000     9.312
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.362
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry at (17,30))                               0.000     9.362
| (intra 'clb' routing)                                                                                  0.052     9.414
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry at (17,30))                                0.000     9.414
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.464
$auto$alumacc.cc:485:replace_alu$33.C[33].cout[0] (adder_carry at (17,30))                               0.000     9.464
| (intra 'clb' routing)                                                                                  0.052     9.515
$auto$alumacc.cc:485:replace_alu$33.C[34].cin[0] (adder_carry at (17,30))                                0.000     9.515
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.565
$auto$alumacc.cc:485:replace_alu$33.C[34].cout[0] (adder_carry at (17,30))                               0.000     9.565
| (intra 'clb' routing)                                                                                  0.052     9.617
$auto$alumacc.cc:485:replace_alu$33.C[35].cin[0] (adder_carry at (17,30))                                0.000     9.617
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.667
$auto$alumacc.cc:485:replace_alu$33.C[35].cout[0] (adder_carry at (17,30))                               0.000     9.667
| (intra 'clb' routing)                                                                                  0.052     9.718
$auto$alumacc.cc:485:replace_alu$33.C[36].cin[0] (adder_carry at (17,30))                                0.000     9.718
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.768
$auto$alumacc.cc:485:replace_alu$33.C[36].cout[0] (adder_carry at (17,30))                               0.000     9.768
| (intra 'clb' routing)                                                                                  0.052     9.820
$abc$1141$auto$alumacc.cc:485:replace_alu$33.co.cin[0] (adder_carry at (17,30))                          0.000     9.820
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.870
$abc$1141$auto$alumacc.cc:485:replace_alu$33.co.sumout[0] (adder_carry at (17,30))                       0.000     9.870
| (intra 'clb' routing)                                                                                  0.462    10.332
$abc$1403$li56_li56.in[1] (.names at (17,30))                                                            0.000    10.332
| (primitive '.names' combinational delay)                                                               0.320    10.652
$abc$1403$li56_li56.out[0] (.names at (17,30))                                                           0.000    10.652
| (intra 'clb' routing)                                                                                  0.000    10.652
P[36].D[0] (dffsre at (17,30))                                                                           0.000    10.652
data arrival time                                                                                                 10.652

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.099     0.099
| (inter-block routing:global net)                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                  2.000     2.099
P[36].C[0] (dffsre at (17,30))                                                                           0.000     2.099
clock uncertainty                                                                                        0.000     2.099
cell setup time                                                                                         -0.063     2.036
data required time                                                                                                 2.036
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 2.036
data arrival time                                                                                                -10.652
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -8.617


#Path 8
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[24].D[0] (dffsre at (20,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                            0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                               0.000     5.211
| (intra 'clb' routing)                                                                            0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.383
| (intra 'clb' routing)                                                                            0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.485
| (intra 'clb' routing)                                                                            0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                         0.000     5.586
| (intra 'clb' routing)                                                                            0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                          0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                         0.000     5.688
| (intra 'clb' routing)                                                                            0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                          0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                         0.000     5.790
| (intra 'clb' routing)                                                                            0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                          0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                       0.000     5.891
| (intra 'clb' routing)                                                                            0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                             0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                     0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                     0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                     0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                             0.164     6.639
| (intra 'clb' routing)                                                                            0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                0.000     6.847
| (primitive '.names' combinational delay)                                                         0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                               0.000     7.067
| (intra 'clb' routing)                                                                            0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                             0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                     0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                     0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                               0.164     7.620
| (intra 'clb' routing)                                                                            0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                            0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.118
| (intra 'clb' routing)                                                                            0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.219
| (intra 'clb' routing)                                                                            0.052     8.271
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.271
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.321
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.321
| (intra 'clb' routing)                                                                            0.052     8.372
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.372
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.422
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.422
| (intra 'clb' routing)                                                                            0.052     8.474
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.474
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.524
$auto$alumacc.cc:485:replace_alu$33.C[25].sumout[0] (adder_carry at (17,31))                       0.000     8.524
| (intra 'clb' routing)                                                                            0.248     8.772
| (OPIN:437696 side: (RIGHT,) (17,31))                                                             0.000     8.772
| (CHANY:1807421 L4 length:4 (17,31)->(17,28))                                                     0.120     8.892
| (CHANX:1305791 L1 length:1 (17,29)->(17,29))                                                     0.108     9.000
| (IPIN:415588 side: (TOP,) (17,29))                                                               0.164     9.164
| (intra 'clb' routing)                                                                            0.208     9.372
$abc$1403$li44_li44.in[0] (.names at (17,29))                                                      0.000     9.372
| (primitive '.names' combinational delay)                                                         0.070     9.442
$abc$1403$li44_li44.out[0] (.names at (17,29))                                                     0.000     9.442
| (intra 'clb' routing)                                                                            0.149     9.591
| (OPIN:415562 side: (TOP,) (17,29))                                                               0.000     9.591
| (CHANX:1305838 L4 length:4 (17,29)->(20,29))                                                     0.120     9.711
| (CHANY:1819846 L4 length:4 (19,30)->(19,33))                                                     0.120     9.831
| (CHANX:1322908 L1 length:1 (20,31)->(20,31))                                                     0.108     9.939
| (IPIN:437951 side: (TOP,) (20,31))                                                               0.164    10.103
| (intra 'clb' routing)                                                                            0.488    10.591
P[24].D[0] (dffsre at (20,31))                                                                     0.000    10.591
data arrival time                                                                                           10.591

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[24].C[0] (dffsre at (20,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -10.591
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.555


#Path 9
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[35].D[0] (dffsre at (17,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                            0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                               0.000     5.211
| (intra 'clb' routing)                                                                            0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.383
| (intra 'clb' routing)                                                                            0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.485
| (intra 'clb' routing)                                                                            0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                         0.000     5.586
| (intra 'clb' routing)                                                                            0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                          0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                         0.000     5.688
| (intra 'clb' routing)                                                                            0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                          0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                         0.000     5.790
| (intra 'clb' routing)                                                                            0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                          0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                       0.000     5.891
| (intra 'clb' routing)                                                                            0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                             0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                     0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                     0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                     0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                             0.164     6.639
| (intra 'clb' routing)                                                                            0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                0.000     6.847
| (primitive '.names' combinational delay)                                                         0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                               0.000     7.067
| (intra 'clb' routing)                                                                            0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                             0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                     0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                     0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                               0.164     7.620
| (intra 'clb' routing)                                                                            0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                            0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.118
| (intra 'clb' routing)                                                                            0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.219
| (intra 'clb' routing)                                                                            0.052     8.271
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.271
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.321
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.321
| (intra 'clb' routing)                                                                            0.052     8.372
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.372
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.422
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.422
| (intra 'clb' routing)                                                                            0.052     8.474
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.474
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.524
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.524
| (intra 'clb' routing)                                                                            0.052     8.576
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.576
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.626
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.626
| (intra 'clb' routing)                                                                            0.052     8.677
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.677
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.727
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.727
| (intra 'clb' routing)                                                                            0.052     8.779
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     8.779
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.829
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                         0.000     8.829
| (intra 'clb' routing)                                                                            0.052     8.880
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                          0.000     8.880
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.930
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                         0.000     8.930
| (intra 'clb' routing)                                                                            0.052     8.982
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                          0.000     8.982
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.032
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry at (17,31))                         0.000     9.032
| (intra 'clb' routing)                                                                            0.052     9.084
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry at (17,31))                          0.000     9.084
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.134
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry at (17,31))                         0.000     9.134
| (intra 'clb' routing)                                                                            0.056     9.190
| (OPIN:437703 side: (BOTTOM,) (17,31))                                                            0.000     9.190
| (IPIN:428526 side: (TOP,) (17,30))                                                               0.000     9.190
| (intra 'clb' routing)                                                                            0.122     9.312
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry at (17,30))                         -0.000     9.312
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.362
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry at (17,30))                         0.000     9.362
| (intra 'clb' routing)                                                                            0.052     9.414
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry at (17,30))                          0.000     9.414
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.464
$auto$alumacc.cc:485:replace_alu$33.C[33].cout[0] (adder_carry at (17,30))                         0.000     9.464
| (intra 'clb' routing)                                                                            0.052     9.515
$auto$alumacc.cc:485:replace_alu$33.C[34].cin[0] (adder_carry at (17,30))                          0.000     9.515
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.565
$auto$alumacc.cc:485:replace_alu$33.C[34].cout[0] (adder_carry at (17,30))                         0.000     9.565
| (intra 'clb' routing)                                                                            0.052     9.617
$auto$alumacc.cc:485:replace_alu$33.C[35].cin[0] (adder_carry at (17,30))                          0.000     9.617
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.667
$auto$alumacc.cc:485:replace_alu$33.C[35].cout[0] (adder_carry at (17,30))                         0.000     9.667
| (intra 'clb' routing)                                                                            0.052     9.718
$auto$alumacc.cc:485:replace_alu$33.C[36].cin[0] (adder_carry at (17,30))                          0.000     9.718
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.768
$auto$alumacc.cc:485:replace_alu$33.C[36].sumout[0] (adder_carry at (17,30))                       0.000     9.768
| (intra 'clb' routing)                                                                            0.462    10.231
$abc$1403$li55_li55.in[0] (.names at (17,30))                                                      0.000    10.231
| (primitive '.names' combinational delay)                                                         0.220    10.451
$abc$1403$li55_li55.out[0] (.names at (17,30))                                                     0.000    10.451
| (intra 'clb' routing)                                                                            0.000    10.451
P[35].D[0] (dffsre at (17,30))                                                                     0.000    10.451
data arrival time                                                                                           10.451

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[35].C[0] (dffsre at (17,30))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -10.451
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.415


#Path 10
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[34].D[0] (dffsre at (17,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                            0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                               0.000     5.211
| (intra 'clb' routing)                                                                            0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.383
| (intra 'clb' routing)                                                                            0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.485
| (intra 'clb' routing)                                                                            0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                         0.000     5.586
| (intra 'clb' routing)                                                                            0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                          0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                         0.000     5.688
| (intra 'clb' routing)                                                                            0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                          0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                         0.000     5.790
| (intra 'clb' routing)                                                                            0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                          0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                       0.000     5.891
| (intra 'clb' routing)                                                                            0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                             0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                     0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                     0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                     0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                             0.164     6.639
| (intra 'clb' routing)                                                                            0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                0.000     6.847
| (primitive '.names' combinational delay)                                                         0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                               0.000     7.067
| (intra 'clb' routing)                                                                            0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                             0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                     0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                     0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                               0.164     7.620
| (intra 'clb' routing)                                                                            0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                            0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.118
| (intra 'clb' routing)                                                                            0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.219
| (intra 'clb' routing)                                                                            0.052     8.271
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.271
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.321
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.321
| (intra 'clb' routing)                                                                            0.052     8.372
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.372
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.422
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.422
| (intra 'clb' routing)                                                                            0.052     8.474
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.474
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.524
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.524
| (intra 'clb' routing)                                                                            0.052     8.576
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.576
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.626
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.626
| (intra 'clb' routing)                                                                            0.052     8.677
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.677
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.727
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.727
| (intra 'clb' routing)                                                                            0.052     8.779
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     8.779
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.829
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                         0.000     8.829
| (intra 'clb' routing)                                                                            0.052     8.880
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                          0.000     8.880
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.930
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                         0.000     8.930
| (intra 'clb' routing)                                                                            0.052     8.982
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                          0.000     8.982
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.032
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry at (17,31))                         0.000     9.032
| (intra 'clb' routing)                                                                            0.052     9.084
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry at (17,31))                          0.000     9.084
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.134
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry at (17,31))                         0.000     9.134
| (intra 'clb' routing)                                                                            0.056     9.190
| (OPIN:437703 side: (BOTTOM,) (17,31))                                                            0.000     9.190
| (IPIN:428526 side: (TOP,) (17,30))                                                               0.000     9.190
| (intra 'clb' routing)                                                                            0.122     9.312
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry at (17,30))                         -0.000     9.312
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.362
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry at (17,30))                         0.000     9.362
| (intra 'clb' routing)                                                                            0.052     9.414
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry at (17,30))                          0.000     9.414
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.464
$auto$alumacc.cc:485:replace_alu$33.C[33].cout[0] (adder_carry at (17,30))                         0.000     9.464
| (intra 'clb' routing)                                                                            0.052     9.515
$auto$alumacc.cc:485:replace_alu$33.C[34].cin[0] (adder_carry at (17,30))                          0.000     9.515
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.565
$auto$alumacc.cc:485:replace_alu$33.C[34].cout[0] (adder_carry at (17,30))                         0.000     9.565
| (intra 'clb' routing)                                                                            0.052     9.617
$auto$alumacc.cc:485:replace_alu$33.C[35].cin[0] (adder_carry at (17,30))                          0.000     9.617
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.667
$auto$alumacc.cc:485:replace_alu$33.C[35].sumout[0] (adder_carry at (17,30))                       0.000     9.667
| (intra 'clb' routing)                                                                            0.462    10.129
$abc$1403$li54_li54.in[0] (.names at (17,30))                                                      0.000    10.129
| (primitive '.names' combinational delay)                                                         0.280    10.409
$abc$1403$li54_li54.out[0] (.names at (17,30))                                                     0.000    10.409
| (intra 'clb' routing)                                                                            0.000    10.409
P[34].D[0] (dffsre at (17,30))                                                                     0.000    10.409
data arrival time                                                                                           10.409

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[34].C[0] (dffsre at (17,30))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -10.409
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.373


#Path 11
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[27].D[0] (dffsre at (16,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                            0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                               0.000     5.211
| (intra 'clb' routing)                                                                            0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.383
| (intra 'clb' routing)                                                                            0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.485
| (intra 'clb' routing)                                                                            0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                         0.000     5.586
| (intra 'clb' routing)                                                                            0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                          0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                         0.000     5.688
| (intra 'clb' routing)                                                                            0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                          0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                         0.000     5.790
| (intra 'clb' routing)                                                                            0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                          0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                       0.000     5.891
| (intra 'clb' routing)                                                                            0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                             0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                     0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                     0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                     0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                             0.164     6.639
| (intra 'clb' routing)                                                                            0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                0.000     6.847
| (primitive '.names' combinational delay)                                                         0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                               0.000     7.067
| (intra 'clb' routing)                                                                            0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                             0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                     0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                     0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                               0.164     7.620
| (intra 'clb' routing)                                                                            0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                            0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.118
| (intra 'clb' routing)                                                                            0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.219
| (intra 'clb' routing)                                                                            0.052     8.271
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.271
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.321
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.321
| (intra 'clb' routing)                                                                            0.052     8.372
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.372
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.422
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.422
| (intra 'clb' routing)                                                                            0.052     8.474
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.474
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.524
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.524
| (intra 'clb' routing)                                                                            0.052     8.576
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.576
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.626
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.626
| (intra 'clb' routing)                                                                            0.052     8.677
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.677
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.727
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.727
| (intra 'clb' routing)                                                                            0.052     8.779
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     8.779
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.829
$auto$alumacc.cc:485:replace_alu$33.C[28].sumout[0] (adder_carry at (17,31))                       0.000     8.829
| (intra 'clb' routing)                                                                            0.248     9.077
| (OPIN:437688 side: (TOP,) (17,31))                                                               0.000     9.077
| (CHANX:1322495 L4 length:4 (17,31)->(14,31))                                                     0.120     9.197
| (CHANY:1801531 L1 length:1 (16,31)->(16,31))                                                     0.108     9.305
| (IPIN:437627 side: (RIGHT,) (16,31))                                                             0.164     9.469
| (intra 'clb' routing)                                                                            0.208     9.677
$abc$1403$li47_li47.in[0] (.names at (16,31))                                                      0.000     9.677
| (primitive '.names' combinational delay)                                                         0.120     9.797
$abc$1403$li47_li47.out[0] (.names at (16,31))                                                     0.000     9.797
| (intra 'clb' routing)                                                                            0.583    10.380
P[27].D[0] (dffsre at (16,31))                                                                     0.000    10.380
data arrival time                                                                                           10.380

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[27].C[0] (dffsre at (16,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -10.380
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.344


#Path 12
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[25].D[0] (dffsre at (16,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                            0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                               0.000     5.211
| (intra 'clb' routing)                                                                            0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.383
| (intra 'clb' routing)                                                                            0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.485
| (intra 'clb' routing)                                                                            0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                         0.000     5.586
| (intra 'clb' routing)                                                                            0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                          0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                         0.000     5.688
| (intra 'clb' routing)                                                                            0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                          0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                         0.000     5.790
| (intra 'clb' routing)                                                                            0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                          0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                       0.000     5.891
| (intra 'clb' routing)                                                                            0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                             0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                     0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                     0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                     0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                             0.164     6.639
| (intra 'clb' routing)                                                                            0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                0.000     6.847
| (primitive '.names' combinational delay)                                                         0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                               0.000     7.067
| (intra 'clb' routing)                                                                            0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                             0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                     0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                     0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                               0.164     7.620
| (intra 'clb' routing)                                                                            0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                            0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.118
| (intra 'clb' routing)                                                                            0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.219
| (intra 'clb' routing)                                                                            0.052     8.271
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.271
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.321
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.321
| (intra 'clb' routing)                                                                            0.052     8.372
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.372
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.422
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.422
| (intra 'clb' routing)                                                                            0.052     8.474
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.474
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.524
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.524
| (intra 'clb' routing)                                                                            0.052     8.576
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.576
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.626
$auto$alumacc.cc:485:replace_alu$33.C[26].sumout[0] (adder_carry at (17,31))                       0.000     8.626
| (intra 'clb' routing)                                                                            0.248     8.874
| (OPIN:437687 side: (TOP,) (17,31))                                                               0.000     8.874
| (CHANX:1322465 L4 length:4 (17,31)->(14,31))                                                     0.120     8.994
| (IPIN:437602 side: (TOP,) (16,31))                                                               0.164     9.158
| (intra 'clb' routing)                                                                            0.208     9.366
$abc$1403$li45_li45.in[0] (.names at (16,31))                                                      0.000     9.366
| (primitive '.names' combinational delay)                                                         0.220     9.586
$abc$1403$li45_li45.out[0] (.names at (16,31))                                                     0.000     9.586
| (intra 'clb' routing)                                                                            0.643    10.228
P[25].D[0] (dffsre at (16,31))                                                                     0.000    10.228
data arrival time                                                                                           10.228

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[25].C[0] (dffsre at (16,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -10.228
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.193


#Path 13
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[23].D[0] (dffsre at (20,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                            0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                               0.000     5.211
| (intra 'clb' routing)                                                                            0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.383
| (intra 'clb' routing)                                                                            0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.485
| (intra 'clb' routing)                                                                            0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                         0.000     5.586
| (intra 'clb' routing)                                                                            0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                          0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                         0.000     5.688
| (intra 'clb' routing)                                                                            0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                          0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                         0.000     5.790
| (intra 'clb' routing)                                                                            0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                          0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                       0.000     5.891
| (intra 'clb' routing)                                                                            0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                             0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                     0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                     0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                     0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                             0.164     6.639
| (intra 'clb' routing)                                                                            0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                0.000     6.847
| (primitive '.names' combinational delay)                                                         0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                               0.000     7.067
| (intra 'clb' routing)                                                                            0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                             0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                     0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                     0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                               0.164     7.620
| (intra 'clb' routing)                                                                            0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                            0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.118
| (intra 'clb' routing)                                                                            0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.219
| (intra 'clb' routing)                                                                            0.052     8.271
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.271
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.321
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.321
| (intra 'clb' routing)                                                                            0.052     8.372
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.372
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.422
$auto$alumacc.cc:485:replace_alu$33.C[24].sumout[0] (adder_carry at (17,31))                       0.000     8.422
| (intra 'clb' routing)                                                                            0.248     8.671
| (OPIN:437686 side: (TOP,) (17,31))                                                               0.000     8.671
| (CHANX:1322718 L4 length:4 (17,31)->(20,31))                                                     0.120     8.791
| (CHANX:1322966 L4 length:4 (20,31)->(23,31))                                                     0.120     8.911
| (CHANY:1825987 L1 length:1 (20,31)->(20,31))                                                     0.108     9.019
| (IPIN:437975 side: (RIGHT,) (20,31))                                                             0.164     9.182
| (intra 'clb' routing)                                                                            0.208     9.390
$abc$1403$li43_li43.in[0] (.names at (20,31))                                                      0.000     9.390
| (primitive '.names' combinational delay)                                                         0.220     9.610
$abc$1403$li43_li43.out[0] (.names at (20,31))                                                     0.000     9.610
| (intra 'clb' routing)                                                                            0.533    10.143
P[23].D[0] (dffsre at (20,31))                                                                     0.000    10.143
data arrival time                                                                                           10.143

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[23].C[0] (dffsre at (20,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -10.143
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.108


#Path 14
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[30].D[0] (dffsre at (17,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                            0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                               0.000     5.211
| (intra 'clb' routing)                                                                            0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.383
| (intra 'clb' routing)                                                                            0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.485
| (intra 'clb' routing)                                                                            0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                         0.000     5.586
| (intra 'clb' routing)                                                                            0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                          0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                         0.000     5.688
| (intra 'clb' routing)                                                                            0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                          0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                         0.000     5.790
| (intra 'clb' routing)                                                                            0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                          0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                       0.000     5.891
| (intra 'clb' routing)                                                                            0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                             0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                     0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                     0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                     0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                             0.164     6.639
| (intra 'clb' routing)                                                                            0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                0.000     6.847
| (primitive '.names' combinational delay)                                                         0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                               0.000     7.067
| (intra 'clb' routing)                                                                            0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                             0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                     0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                     0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                               0.164     7.620
| (intra 'clb' routing)                                                                            0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                            0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.118
| (intra 'clb' routing)                                                                            0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.219
| (intra 'clb' routing)                                                                            0.052     8.271
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.271
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.321
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.321
| (intra 'clb' routing)                                                                            0.052     8.372
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.372
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.422
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.422
| (intra 'clb' routing)                                                                            0.052     8.474
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.474
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.524
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.524
| (intra 'clb' routing)                                                                            0.052     8.576
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.576
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.626
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.626
| (intra 'clb' routing)                                                                            0.052     8.677
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.677
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.727
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.727
| (intra 'clb' routing)                                                                            0.052     8.779
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     8.779
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.829
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                         0.000     8.829
| (intra 'clb' routing)                                                                            0.052     8.880
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                          0.000     8.880
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.930
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                         0.000     8.930
| (intra 'clb' routing)                                                                            0.052     8.982
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                          0.000     8.982
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.032
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry at (17,31))                         0.000     9.032
| (intra 'clb' routing)                                                                            0.052     9.084
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry at (17,31))                          0.000     9.084
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.134
$auto$alumacc.cc:485:replace_alu$33.C[31].sumout[0] (adder_carry at (17,31))                       0.000     9.134
| (intra 'clb' routing)                                                                            0.248     9.382
| (OPIN:437699 side: (RIGHT,) (17,31))                                                             0.000     9.382
| (CHANY:1807666 L4 length:4 (17,31)->(17,34))                                                     0.120     9.502
| (IPIN:474462 side: (RIGHT,) (17,33))                                                             0.164     9.665
| (intra 'clb' routing)                                                                            0.208     9.873
$abc$1403$li50_li50.in[0] (.names at (17,33))                                                      0.000     9.873
| (primitive '.names' combinational delay)                                                         0.220    10.093
$abc$1403$li50_li50.out[0] (.names at (17,33))                                                     0.000    10.093
| (intra 'clb' routing)                                                                            0.000    10.093
P[30].D[0] (dffsre at (17,33))                                                                     0.000    10.093
data arrival time                                                                                           10.093

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[30].C[0] (dffsre at (17,33))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -10.093
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.058


#Path 15
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[22].D[0] (dffsre at (17,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                            0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                               0.000     5.211
| (intra 'clb' routing)                                                                            0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.383
| (intra 'clb' routing)                                                                            0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.485
| (intra 'clb' routing)                                                                            0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                         0.000     5.586
| (intra 'clb' routing)                                                                            0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                          0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                         0.000     5.688
| (intra 'clb' routing)                                                                            0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                          0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                         0.000     5.790
| (intra 'clb' routing)                                                                            0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                          0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                       0.000     5.891
| (intra 'clb' routing)                                                                            0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                             0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                     0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                     0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                     0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                             0.164     6.639
| (intra 'clb' routing)                                                                            0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                0.000     6.847
| (primitive '.names' combinational delay)                                                         0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                               0.000     7.067
| (intra 'clb' routing)                                                                            0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                             0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                     0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                     0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                               0.164     7.620
| (intra 'clb' routing)                                                                            0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                            0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.118
| (intra 'clb' routing)                                                                            0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.219
| (intra 'clb' routing)                                                                            0.052     8.271
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.271
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.321
$auto$alumacc.cc:485:replace_alu$33.C[23].sumout[0] (adder_carry at (17,31))                       0.000     8.321
| (intra 'clb' routing)                                                                            0.248     8.569
| (OPIN:437695 side: (RIGHT,) (17,31))                                                             0.000     8.569
| (CHANY:1807662 L4 length:4 (17,31)->(17,34))                                                     0.120     8.689
| (CHANX:1339559 L1 length:1 (17,33)->(17,33))                                                     0.108     8.797
| (IPIN:474442 side: (TOP,) (17,33))                                                               0.164     8.961
| (intra 'clb' routing)                                                                            0.208     9.169
$abc$1403$li42_li42.in[0] (.names at (17,33))                                                      0.000     9.169
| (primitive '.names' combinational delay)                                                         0.120     9.289
$abc$1403$li42_li42.out[0] (.names at (17,33))                                                     0.000     9.289
| (intra 'clb' routing)                                                                            0.643     9.932
P[22].D[0] (dffsre at (17,33))                                                                     0.000     9.932
data arrival time                                                                                            9.932

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[22].C[0] (dffsre at (17,33))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -9.932
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -7.896


#Path 16
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[26].D[0] (dffsre at (16,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                            0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                               0.000     5.211
| (intra 'clb' routing)                                                                            0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.383
| (intra 'clb' routing)                                                                            0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.485
| (intra 'clb' routing)                                                                            0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                         0.000     5.586
| (intra 'clb' routing)                                                                            0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                          0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                         0.000     5.688
| (intra 'clb' routing)                                                                            0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                          0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                         0.000     5.790
| (intra 'clb' routing)                                                                            0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                          0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                       0.000     5.891
| (intra 'clb' routing)                                                                            0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                             0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                     0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                     0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                     0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                             0.164     6.639
| (intra 'clb' routing)                                                                            0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                0.000     6.847
| (primitive '.names' combinational delay)                                                         0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                               0.000     7.067
| (intra 'clb' routing)                                                                            0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                             0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                     0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                     0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                               0.164     7.620
| (intra 'clb' routing)                                                                            0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                            0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.118
| (intra 'clb' routing)                                                                            0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.219
| (intra 'clb' routing)                                                                            0.052     8.271
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.271
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.321
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.321
| (intra 'clb' routing)                                                                            0.052     8.372
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.372
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.422
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.422
| (intra 'clb' routing)                                                                            0.052     8.474
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.474
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.524
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.524
| (intra 'clb' routing)                                                                            0.052     8.576
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.576
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.626
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.626
| (intra 'clb' routing)                                                                            0.052     8.677
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.677
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.727
$auto$alumacc.cc:485:replace_alu$33.C[27].sumout[0] (adder_carry at (17,31))                       0.000     8.727
| (intra 'clb' routing)                                                                            0.248     8.975
| (OPIN:437697 side: (RIGHT,) (17,31))                                                             0.000     8.975
| (CHANY:1807690 L4 length:4 (17,31)->(17,34))                                                     0.120     9.095
| (CHANX:1331121 L1 length:1 (17,32)->(17,32))                                                     0.108     9.203
| (CHANY:1801389 L4 length:4 (16,32)->(16,29))                                                     0.120     9.323
| (IPIN:437611 side: (RIGHT,) (16,31))                                                             0.164     9.487
| (intra 'clb' routing)                                                                            0.208     9.695
$abc$1403$li46_li46.in[0] (.names at (16,31))                                                      0.000     9.695
| (primitive '.names' combinational delay)                                                         0.170     9.865
$abc$1403$li46_li46.out[0] (.names at (16,31))                                                     0.000     9.865
| (intra 'clb' routing)                                                                            0.000     9.865
P[26].D[0] (dffsre at (16,31))                                                                     0.000     9.865
data arrival time                                                                                            9.865

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[26].C[0] (dffsre at (16,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -9.865
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -7.829


#Path 17
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[17].D[0] (dffsre at (16,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].sumout[0] (adder_carry at (19,32))                       0.000     5.053
| (intra 'clb' routing)                                                                            0.248     5.301
| (OPIN:450243 side: (TOP,) (19,32))                                                               0.000     5.301
| (CHANX:1331273 L1 length:1 (19,32)->(19,32))                                                     0.108     5.409
| (CHANY:1813910 L1 length:1 (18,33)->(18,33))                                                     0.108     5.517
| (CHANX:1339758 L4 length:4 (19,33)->(22,33))                                                     0.120     5.637
| (IPIN:474555 side: (TOP,) (19,33))                                                               0.164     5.801
| (intra 'clb' routing)                                                                            0.208     6.009
$auto$alumacc.cc:485:replace_alu$33.S[13].in[2] (.names at (19,33))                                0.000     6.009
| (primitive '.names' combinational delay)                                                         0.070     6.079
$auto$alumacc.cc:485:replace_alu$33.S[13].out[0] (.names at (19,33))                               0.000     6.079
| (intra 'clb' routing)                                                                            0.149     6.228
| (OPIN:474538 side: (RIGHT,) (19,33))                                                             0.000     6.228
| (CHANY:1819841 L4 length:4 (19,33)->(19,30))                                                     0.120     6.348
| (CHANX:1331089 L4 length:4 (19,32)->(16,32))                                                     0.120     6.468
| (CHANX:1331115 L1 length:1 (17,32)->(17,32))                                                     0.108     6.576
| (IPIN:449336 side: (TOP,) (17,32))                                                               0.164     6.740
| (intra 'clb' routing)                                                                            0.448     7.188
$auto$alumacc.cc:485:replace_alu$33.C[14].p[0] (adder_carry at (17,32))                            0.000     7.188
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.238
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry at (17,32))                         0.000     7.238
| (intra 'clb' routing)                                                                            0.052     7.289
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry at (17,32))                          0.000     7.289
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.339
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry at (17,32))                         0.000     7.339
| (intra 'clb' routing)                                                                            0.056     7.395
| (OPIN:449325 side: (BOTTOM,) (17,32))                                                            0.000     7.395
| (IPIN:437726 side: (TOP,) (17,31))                                                               0.000     7.395
| (intra 'clb' routing)                                                                            0.122     7.518
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry at (17,31))                          0.000     7.518
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.568
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry at (17,31))                         0.000     7.568
| (intra 'clb' routing)                                                                            0.052     7.619
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry at (17,31))                          0.000     7.619
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.669
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry at (17,31))                         0.000     7.669
| (intra 'clb' routing)                                                                            0.052     7.721
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry at (17,31))                          0.000     7.721
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.771
$auto$alumacc.cc:485:replace_alu$33.C[18].sumout[0] (adder_carry at (17,31))                       0.000     7.771
| (intra 'clb' routing)                                                                            0.248     8.019
| (OPIN:437683 side: (TOP,) (17,31))                                                               0.000     8.019
| (CHANX:1322661 L1 length:1 (17,31)->(17,31))                                                     0.108     8.127
| (CHANY:1801329 L4 length:4 (16,31)->(16,28))                                                     0.120     8.247
| (CHANX:1305794 L1 length:1 (17,29)->(17,29))                                                     0.108     8.355
| (IPIN:415590 side: (TOP,) (17,29))                                                               0.164     8.519
| (intra 'clb' routing)                                                                            0.208     8.727
$abc$1403$li37_li37.in[0] (.names at (17,29))                                                      0.000     8.727
| (primitive '.names' combinational delay)                                                         0.070     8.797
$abc$1403$li37_li37.out[0] (.names at (17,29))                                                     0.000     8.797
| (intra 'clb' routing)                                                                            0.149     8.946
| (OPIN:415563 side: (TOP,) (17,29))                                                               0.000     8.946
| (CHANX:1305601 L4 length:4 (17,29)->(14,29))                                                     0.120     9.066
| (CHANY:1795370 L4 length:4 (15,30)->(15,33))                                                     0.120     9.186
| (CHANX:1322600 L1 length:1 (16,31)->(16,31))                                                     0.108     9.294
| (IPIN:437597 side: (TOP,) (16,31))                                                               0.164     9.458
| (intra 'clb' routing)                                                                            0.328     9.786
P[17].D[0] (dffsre at (16,31))                                                                     0.000     9.786
data arrival time                                                                                            9.786

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[17].C[0] (dffsre at (16,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -9.786
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -7.750


#Path 18
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[18].D[0] (dffsre at (16,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].sumout[0] (adder_carry at (19,32))                       0.000     5.053
| (intra 'clb' routing)                                                                            0.248     5.301
| (OPIN:450243 side: (TOP,) (19,32))                                                               0.000     5.301
| (CHANX:1331273 L1 length:1 (19,32)->(19,32))                                                     0.108     5.409
| (CHANY:1813910 L1 length:1 (18,33)->(18,33))                                                     0.108     5.517
| (CHANX:1339758 L4 length:4 (19,33)->(22,33))                                                     0.120     5.637
| (IPIN:474555 side: (TOP,) (19,33))                                                               0.164     5.801
| (intra 'clb' routing)                                                                            0.208     6.009
$auto$alumacc.cc:485:replace_alu$33.S[13].in[2] (.names at (19,33))                                0.000     6.009
| (primitive '.names' combinational delay)                                                         0.070     6.079
$auto$alumacc.cc:485:replace_alu$33.S[13].out[0] (.names at (19,33))                               0.000     6.079
| (intra 'clb' routing)                                                                            0.149     6.228
| (OPIN:474538 side: (RIGHT,) (19,33))                                                             0.000     6.228
| (CHANY:1819841 L4 length:4 (19,33)->(19,30))                                                     0.120     6.348
| (CHANX:1331089 L4 length:4 (19,32)->(16,32))                                                     0.120     6.468
| (CHANX:1331115 L1 length:1 (17,32)->(17,32))                                                     0.108     6.576
| (IPIN:449336 side: (TOP,) (17,32))                                                               0.164     6.740
| (intra 'clb' routing)                                                                            0.448     7.188
$auto$alumacc.cc:485:replace_alu$33.C[14].p[0] (adder_carry at (17,32))                            0.000     7.188
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.238
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry at (17,32))                         0.000     7.238
| (intra 'clb' routing)                                                                            0.052     7.289
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry at (17,32))                          0.000     7.289
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.339
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry at (17,32))                         0.000     7.339
| (intra 'clb' routing)                                                                            0.056     7.395
| (OPIN:449325 side: (BOTTOM,) (17,32))                                                            0.000     7.395
| (IPIN:437726 side: (TOP,) (17,31))                                                               0.000     7.395
| (intra 'clb' routing)                                                                            0.122     7.518
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry at (17,31))                          0.000     7.518
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.568
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry at (17,31))                         0.000     7.568
| (intra 'clb' routing)                                                                            0.052     7.619
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry at (17,31))                          0.000     7.619
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.669
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry at (17,31))                         0.000     7.669
| (intra 'clb' routing)                                                                            0.052     7.721
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry at (17,31))                          0.000     7.721
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.771
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     7.771
| (intra 'clb' routing)                                                                            0.052     7.823
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     7.823
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.873
$auto$alumacc.cc:485:replace_alu$33.C[19].sumout[0] (adder_carry at (17,31))                       0.000     7.873
| (intra 'clb' routing)                                                                            0.248     8.121
| (OPIN:437693 side: (RIGHT,) (17,31))                                                             0.000     8.121
| (CHANY:1807455 L4 length:4 (17,31)->(17,28))                                                     0.120     8.241
| (CHANX:1305813 L1 length:1 (17,29)->(17,29))                                                     0.108     8.349
| (IPIN:415599 side: (TOP,) (17,29))                                                               0.164     8.512
| (intra 'clb' routing)                                                                            0.208     8.720
$abc$1403$li38_li38.in[0] (.names at (17,29))                                                      0.000     8.720
| (primitive '.names' combinational delay)                                                         0.220     8.940
$abc$1403$li38_li38.out[0] (.names at (17,29))                                                     0.000     8.940
| (intra 'clb' routing)                                                                            0.149     9.089
| (OPIN:415573 side: (RIGHT,) (17,29))                                                             0.000     9.089
| (CHANY:1807518 L4 length:4 (17,29)->(17,32))                                                     0.120     9.209
| (CHANX:1322487 L4 length:4 (17,31)->(14,31))                                                     0.120     9.329
| (IPIN:437590 side: (TOP,) (16,31))                                                               0.164     9.493
| (intra 'clb' routing)                                                                            0.278     9.771
P[18].D[0] (dffsre at (16,31))                                                                    -0.000     9.771
data arrival time                                                                                            9.771

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[18].C[0] (dffsre at (16,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -9.771
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -7.735


#Path 19
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[21].D[0] (dffsre at (20,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                            0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                               0.000     5.211
| (intra 'clb' routing)                                                                            0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.383
| (intra 'clb' routing)                                                                            0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.485
| (intra 'clb' routing)                                                                            0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                         0.000     5.586
| (intra 'clb' routing)                                                                            0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                          0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                         0.000     5.688
| (intra 'clb' routing)                                                                            0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                          0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                         0.000     5.790
| (intra 'clb' routing)                                                                            0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                          0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                       0.000     5.891
| (intra 'clb' routing)                                                                            0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                             0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                     0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                     0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                     0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                             0.164     6.639
| (intra 'clb' routing)                                                                            0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                0.000     6.847
| (primitive '.names' combinational delay)                                                         0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                               0.000     7.067
| (intra 'clb' routing)                                                                            0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                             0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                     0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                     0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                               0.164     7.620
| (intra 'clb' routing)                                                                            0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                            0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.118
| (intra 'clb' routing)                                                                            0.052     8.169
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.169
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.219
$auto$alumacc.cc:485:replace_alu$33.C[22].sumout[0] (adder_carry at (17,31))                       0.000     8.219
| (intra 'clb' routing)                                                                            0.248     8.468
| (OPIN:437685 side: (TOP,) (17,31))                                                               0.000     8.468
| (CHANX:1322700 L4 length:4 (17,31)->(20,31))                                                     0.120     8.588
| (IPIN:437956 side: (TOP,) (20,31))                                                               0.164     8.751
| (intra 'clb' routing)                                                                            0.208     8.959
$abc$1403$li41_li41.in[0] (.names at (20,31))                                                      0.000     8.959
| (primitive '.names' combinational delay)                                                         0.120     9.079
$abc$1403$li41_li41.out[0] (.names at (20,31))                                                     0.000     9.079
| (intra 'clb' routing)                                                                            0.583     9.662
P[21].D[0] (dffsre at (20,31))                                                                     0.000     9.662
data arrival time                                                                                            9.662

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[21].C[0] (dffsre at (20,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -9.662
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -7.627


#Path 20
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[19].D[0] (dffsre at (20,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].sumout[0] (adder_carry at (19,32))                       0.000     5.053
| (intra 'clb' routing)                                                                            0.248     5.301
| (OPIN:450243 side: (TOP,) (19,32))                                                               0.000     5.301
| (CHANX:1331273 L1 length:1 (19,32)->(19,32))                                                     0.108     5.409
| (CHANY:1813910 L1 length:1 (18,33)->(18,33))                                                     0.108     5.517
| (CHANX:1339758 L4 length:4 (19,33)->(22,33))                                                     0.120     5.637
| (IPIN:474555 side: (TOP,) (19,33))                                                               0.164     5.801
| (intra 'clb' routing)                                                                            0.208     6.009
$auto$alumacc.cc:485:replace_alu$33.S[13].in[2] (.names at (19,33))                                0.000     6.009
| (primitive '.names' combinational delay)                                                         0.070     6.079
$auto$alumacc.cc:485:replace_alu$33.S[13].out[0] (.names at (19,33))                               0.000     6.079
| (intra 'clb' routing)                                                                            0.149     6.228
| (OPIN:474538 side: (RIGHT,) (19,33))                                                             0.000     6.228
| (CHANY:1819841 L4 length:4 (19,33)->(19,30))                                                     0.120     6.348
| (CHANX:1331089 L4 length:4 (19,32)->(16,32))                                                     0.120     6.468
| (CHANX:1331115 L1 length:1 (17,32)->(17,32))                                                     0.108     6.576
| (IPIN:449336 side: (TOP,) (17,32))                                                               0.164     6.740
| (intra 'clb' routing)                                                                            0.448     7.188
$auto$alumacc.cc:485:replace_alu$33.C[14].p[0] (adder_carry at (17,32))                            0.000     7.188
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.238
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry at (17,32))                         0.000     7.238
| (intra 'clb' routing)                                                                            0.052     7.289
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry at (17,32))                          0.000     7.289
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.339
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry at (17,32))                         0.000     7.339
| (intra 'clb' routing)                                                                            0.056     7.395
| (OPIN:449325 side: (BOTTOM,) (17,32))                                                            0.000     7.395
| (IPIN:437726 side: (TOP,) (17,31))                                                               0.000     7.395
| (intra 'clb' routing)                                                                            0.122     7.518
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry at (17,31))                          0.000     7.518
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.568
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry at (17,31))                         0.000     7.568
| (intra 'clb' routing)                                                                            0.052     7.619
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry at (17,31))                          0.000     7.619
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.669
$auto$alumacc.cc:485:replace_alu$33.C[17].cout[0] (adder_carry at (17,31))                         0.000     7.669
| (intra 'clb' routing)                                                                            0.052     7.721
$auto$alumacc.cc:485:replace_alu$33.C[18].cin[0] (adder_carry at (17,31))                          0.000     7.721
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.771
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     7.771
| (intra 'clb' routing)                                                                            0.052     7.823
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     7.823
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.873
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     7.873
| (intra 'clb' routing)                                                                            0.052     7.924
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     7.924
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.974
$auto$alumacc.cc:485:replace_alu$33.C[20].sumout[0] (adder_carry at (17,31))                       0.000     7.974
| (intra 'clb' routing)                                                                            0.248     8.222
| (OPIN:437684 side: (TOP,) (17,31))                                                               0.000     8.222
| (CHANX:1322698 L4 length:4 (17,31)->(20,31))                                                     0.120     8.342
| (CHANY:1825777 L4 length:4 (20,31)->(20,28))                                                     0.120     8.462
| (IPIN:437978 side: (RIGHT,) (20,31))                                                             0.164     8.626
| (intra 'clb' routing)                                                                            0.208     8.834
$abc$1403$li39_li39.in[0] (.names at (20,31))                                                      0.000     8.834
| (primitive '.names' combinational delay)                                                         0.170     9.004
$abc$1403$li39_li39.out[0] (.names at (20,31))                                                     0.000     9.004
| (intra 'clb' routing)                                                                            0.643     9.647
P[19].D[0] (dffsre at (20,31))                                                                     0.000     9.647
data arrival time                                                                                            9.647

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[19].C[0] (dffsre at (20,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -9.647
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -7.611


#Path 21
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[15].D[0] (dffsre at (16,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].sumout[0] (adder_carry at (19,32))                       0.000     5.053
| (intra 'clb' routing)                                                                            0.248     5.301
| (OPIN:450243 side: (TOP,) (19,32))                                                               0.000     5.301
| (CHANX:1331273 L1 length:1 (19,32)->(19,32))                                                     0.108     5.409
| (CHANY:1813910 L1 length:1 (18,33)->(18,33))                                                     0.108     5.517
| (CHANX:1339758 L4 length:4 (19,33)->(22,33))                                                     0.120     5.637
| (IPIN:474555 side: (TOP,) (19,33))                                                               0.164     5.801
| (intra 'clb' routing)                                                                            0.208     6.009
$auto$alumacc.cc:485:replace_alu$33.S[13].in[2] (.names at (19,33))                                0.000     6.009
| (primitive '.names' combinational delay)                                                         0.070     6.079
$auto$alumacc.cc:485:replace_alu$33.S[13].out[0] (.names at (19,33))                               0.000     6.079
| (intra 'clb' routing)                                                                            0.149     6.228
| (OPIN:474538 side: (RIGHT,) (19,33))                                                             0.000     6.228
| (CHANY:1819841 L4 length:4 (19,33)->(19,30))                                                     0.120     6.348
| (CHANX:1331089 L4 length:4 (19,32)->(16,32))                                                     0.120     6.468
| (CHANX:1331115 L1 length:1 (17,32)->(17,32))                                                     0.108     6.576
| (IPIN:449336 side: (TOP,) (17,32))                                                               0.164     6.740
| (intra 'clb' routing)                                                                            0.448     7.188
$auto$alumacc.cc:485:replace_alu$33.C[14].p[0] (adder_carry at (17,32))                            0.000     7.188
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.238
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry at (17,32))                         0.000     7.238
| (intra 'clb' routing)                                                                            0.052     7.289
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry at (17,32))                          0.000     7.289
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.339
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry at (17,32))                         0.000     7.339
| (intra 'clb' routing)                                                                            0.056     7.395
| (OPIN:449325 side: (BOTTOM,) (17,32))                                                            0.000     7.395
| (IPIN:437726 side: (TOP,) (17,31))                                                               0.000     7.395
| (intra 'clb' routing)                                                                            0.122     7.518
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry at (17,31))                          0.000     7.518
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.568
$auto$alumacc.cc:485:replace_alu$33.C[16].sumout[0] (adder_carry at (17,31))                       0.000     7.568
| (intra 'clb' routing)                                                                            0.248     7.816
| (OPIN:437682 side: (TOP,) (17,31))                                                               0.000     7.816
| (CHANX:1322459 L4 length:4 (17,31)->(14,31))                                                     0.120     7.936
| (CHANY:1801503 L1 length:1 (16,31)->(16,31))                                                     0.108     8.044
| (IPIN:437613 side: (RIGHT,) (16,31))                                                             0.164     8.208
| (intra 'clb' routing)                                                                            0.208     8.416
$abc$1403$li35_li35.in[0] (.names at (16,31))                                                      0.000     8.416
| (primitive '.names' combinational delay)                                                         0.170     8.586
$abc$1403$li35_li35.out[0] (.names at (16,31))                                                     0.000     8.586
| (intra 'clb' routing)                                                                            0.533     9.119
P[15].D[0] (dffsre at (16,31))                                                                     0.000     9.119
data arrival time                                                                                            9.119

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[15].C[0] (dffsre at (16,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -9.119
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -7.083


#Path 22
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[20].D[0] (dffsre at (20,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (OPIN:450257 side: (BOTTOM,) (19,32))                                                            0.000     5.211
| (IPIN:437846 side: (TOP,) (19,31))                                                               0.000     5.211
| (intra 'clb' routing)                                                                            0.122     5.333
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.333
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.383
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.383
| (intra 'clb' routing)                                                                            0.052     5.435
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.435
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.485
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.485
| (intra 'clb' routing)                                                                            0.052     5.536
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.536
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.586
$auto$alumacc.cc:485:replace_alu$30.C[18].cout[0] (adder_carry at (19,31))                         0.000     5.586
| (intra 'clb' routing)                                                                            0.052     5.638
$auto$alumacc.cc:485:replace_alu$30.C[19].cin[0] (adder_carry at (19,31))                          0.000     5.638
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.688
$auto$alumacc.cc:485:replace_alu$30.C[19].cout[0] (adder_carry at (19,31))                         0.000     5.688
| (intra 'clb' routing)                                                                            0.052     5.740
$auto$alumacc.cc:485:replace_alu$30.C[20].cin[0] (adder_carry at (19,31))                          0.000     5.740
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.790
$auto$alumacc.cc:485:replace_alu$30.C[20].cout[0] (adder_carry at (19,31))                         0.000     5.790
| (intra 'clb' routing)                                                                            0.052     5.841
$auto$alumacc.cc:485:replace_alu$30.C[21].cin[0] (adder_carry at (19,31))                          0.000     5.841
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.891
$auto$alumacc.cc:485:replace_alu$30.C[21].sumout[0] (adder_carry at (19,31))                       0.000     5.891
| (intra 'clb' routing)                                                                            0.248     6.139
| (OPIN:437814 side: (RIGHT,) (19,31))                                                             0.000     6.139
| (CHANY:1819861 L1 length:1 (19,31)->(19,31))                                                     0.108     6.247
| (CHANX:1314462 L1 length:1 (20,30)->(20,30))                                                     0.108     6.355
| (CHANY:1826050 L4 length:4 (20,31)->(20,34))                                                     0.120     6.475
| (IPIN:437974 side: (RIGHT,) (20,31))                                                             0.164     6.639
| (intra 'clb' routing)                                                                            0.208     6.847
$auto$alumacc.cc:485:replace_alu$33.S[20].in[2] (.names at (20,31))                                0.000     6.847
| (primitive '.names' combinational delay)                                                         0.220     7.067
$auto$alumacc.cc:485:replace_alu$33.S[20].out[0] (.names at (20,31))                               0.000     7.067
| (intra 'clb' routing)                                                                            0.149     7.216
| (OPIN:437939 side: (RIGHT,) (20,31))                                                             0.000     7.216
| (CHANY:1826042 L4 length:4 (20,31)->(20,34))                                                     0.120     7.336
| (CHANX:1322735 L4 length:4 (20,31)->(17,31))                                                     0.120     7.456
| (IPIN:437712 side: (TOP,) (17,31))                                                               0.164     7.620
| (intra 'clb' routing)                                                                            0.448     8.068
$auto$alumacc.cc:485:replace_alu$33.C[21].p[0] (adder_carry at (17,31))                            0.000     8.068
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.118
$auto$alumacc.cc:485:replace_alu$33.C[21].sumout[0] (adder_carry at (17,31))                       0.000     8.118
| (intra 'clb' routing)                                                                            0.248     8.366
| (OPIN:437694 side: (RIGHT,) (17,31))                                                             0.000     8.366
| (CHANY:1807620 L1 length:1 (17,31)->(17,31))                                                     0.108     8.474
| (CHANX:1322808 L4 length:4 (18,31)->(21,31))                                                     0.120     8.594
| (IPIN:437955 side: (TOP,) (20,31))                                                               0.164     8.758
| (intra 'clb' routing)                                                                            0.208     8.966
$abc$1403$li40_li40.in[0] (.names at (20,31))                                                      0.000     8.966
| (primitive '.names' combinational delay)                                                         0.120     9.086
$abc$1403$li40_li40.out[0] (.names at (20,31))                                                     0.000     9.086
| (intra 'clb' routing)                                                                            0.000     9.086
P[20].D[0] (dffsre at (20,31))                                                                     0.000     9.086
data arrival time                                                                                            9.086

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[20].C[0] (dffsre at (20,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -9.086
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -7.050


#Path 23
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[16].D[0] (dffsre at (17,29) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].sumout[0] (adder_carry at (19,32))                       0.000     5.053
| (intra 'clb' routing)                                                                            0.248     5.301
| (OPIN:450243 side: (TOP,) (19,32))                                                               0.000     5.301
| (CHANX:1331273 L1 length:1 (19,32)->(19,32))                                                     0.108     5.409
| (CHANY:1813910 L1 length:1 (18,33)->(18,33))                                                     0.108     5.517
| (CHANX:1339758 L4 length:4 (19,33)->(22,33))                                                     0.120     5.637
| (IPIN:474555 side: (TOP,) (19,33))                                                               0.164     5.801
| (intra 'clb' routing)                                                                            0.208     6.009
$auto$alumacc.cc:485:replace_alu$33.S[13].in[2] (.names at (19,33))                                0.000     6.009
| (primitive '.names' combinational delay)                                                         0.070     6.079
$auto$alumacc.cc:485:replace_alu$33.S[13].out[0] (.names at (19,33))                               0.000     6.079
| (intra 'clb' routing)                                                                            0.149     6.228
| (OPIN:474538 side: (RIGHT,) (19,33))                                                             0.000     6.228
| (CHANY:1819841 L4 length:4 (19,33)->(19,30))                                                     0.120     6.348
| (CHANX:1331089 L4 length:4 (19,32)->(16,32))                                                     0.120     6.468
| (CHANX:1331115 L1 length:1 (17,32)->(17,32))                                                     0.108     6.576
| (IPIN:449336 side: (TOP,) (17,32))                                                               0.164     6.740
| (intra 'clb' routing)                                                                            0.448     7.188
$auto$alumacc.cc:485:replace_alu$33.C[14].p[0] (adder_carry at (17,32))                            0.000     7.188
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.238
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry at (17,32))                         0.000     7.238
| (intra 'clb' routing)                                                                            0.052     7.289
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry at (17,32))                          0.000     7.289
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.339
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry at (17,32))                         0.000     7.339
| (intra 'clb' routing)                                                                            0.056     7.395
| (OPIN:449325 side: (BOTTOM,) (17,32))                                                            0.000     7.395
| (IPIN:437726 side: (TOP,) (17,31))                                                               0.000     7.395
| (intra 'clb' routing)                                                                            0.122     7.518
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry at (17,31))                          0.000     7.518
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.568
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry at (17,31))                         0.000     7.568
| (intra 'clb' routing)                                                                            0.052     7.619
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry at (17,31))                          0.000     7.619
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.669
$auto$alumacc.cc:485:replace_alu$33.C[17].sumout[0] (adder_carry at (17,31))                       0.000     7.669
| (intra 'clb' routing)                                                                            0.248     7.918
| (OPIN:437692 side: (RIGHT,) (17,31))                                                             0.000     7.918
| (CHANY:1807429 L4 length:4 (17,31)->(17,28))                                                     0.120     8.038
| (CHANX:1305815 L1 length:1 (17,29)->(17,29))                                                     0.108     8.146
| (IPIN:415600 side: (TOP,) (17,29))                                                               0.164     8.309
| (intra 'clb' routing)                                                                            0.208     8.517
$abc$1403$li36_li36.in[0] (.names at (17,29))                                                      0.000     8.517
| (primitive '.names' combinational delay)                                                         0.120     8.637
$abc$1403$li36_li36.out[0] (.names at (17,29))                                                     0.000     8.637
| (intra 'clb' routing)                                                                            0.000     8.637
P[16].D[0] (dffsre at (17,29))                                                                     0.000     8.637
data arrival time                                                                                            8.637

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[16].C[0] (dffsre at (17,29))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -8.637
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.602


#Path 24
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[14].D[0] (dffsre at (19,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].sumout[0] (adder_carry at (19,32))                       0.000     5.053
| (intra 'clb' routing)                                                                            0.248     5.301
| (OPIN:450243 side: (TOP,) (19,32))                                                               0.000     5.301
| (CHANX:1331273 L1 length:1 (19,32)->(19,32))                                                     0.108     5.409
| (CHANY:1813910 L1 length:1 (18,33)->(18,33))                                                     0.108     5.517
| (CHANX:1339758 L4 length:4 (19,33)->(22,33))                                                     0.120     5.637
| (IPIN:474555 side: (TOP,) (19,33))                                                               0.164     5.801
| (intra 'clb' routing)                                                                            0.208     6.009
$auto$alumacc.cc:485:replace_alu$33.S[13].in[2] (.names at (19,33))                                0.000     6.009
| (primitive '.names' combinational delay)                                                         0.070     6.079
$auto$alumacc.cc:485:replace_alu$33.S[13].out[0] (.names at (19,33))                               0.000     6.079
| (intra 'clb' routing)                                                                            0.149     6.228
| (OPIN:474538 side: (RIGHT,) (19,33))                                                             0.000     6.228
| (CHANY:1819841 L4 length:4 (19,33)->(19,30))                                                     0.120     6.348
| (CHANX:1331089 L4 length:4 (19,32)->(16,32))                                                     0.120     6.468
| (CHANX:1331115 L1 length:1 (17,32)->(17,32))                                                     0.108     6.576
| (IPIN:449336 side: (TOP,) (17,32))                                                               0.164     6.740
| (intra 'clb' routing)                                                                            0.448     7.188
$auto$alumacc.cc:485:replace_alu$33.C[14].p[0] (adder_carry at (17,32))                            0.000     7.188
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.238
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry at (17,32))                         0.000     7.238
| (intra 'clb' routing)                                                                            0.052     7.289
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry at (17,32))                          0.000     7.289
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.339
$auto$alumacc.cc:485:replace_alu$33.C[15].sumout[0] (adder_carry at (17,32))                       0.000     7.339
| (intra 'clb' routing)                                                                            0.248     7.587
| (OPIN:449321 side: (RIGHT,) (17,32))                                                             0.000     7.587
| (CHANY:1807750 L4 length:4 (17,32)->(17,35))                                                     0.120     7.707
| (CHANX:1339660 L4 length:4 (18,33)->(21,33))                                                     0.120     7.827
| (IPIN:474568 side: (TOP,) (19,33))                                                               0.164     7.991
| (intra 'clb' routing)                                                                            0.208     8.199
$abc$1403$li34_li34.in[0] (.names at (19,33))                                                      0.000     8.199
| (primitive '.names' combinational delay)                                                         0.120     8.319
$abc$1403$li34_li34.out[0] (.names at (19,33))                                                     0.000     8.319
| (intra 'clb' routing)                                                                            0.000     8.319
P[14].D[0] (dffsre at (19,33))                                                                     0.000     8.319
data arrival time                                                                                            8.319

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[14].C[0] (dffsre at (19,33))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -8.319
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.283


#Path 25
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[13].D[0] (dffsre at (19,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].sumout[0] (adder_carry at (19,32))                       0.000     5.053
| (intra 'clb' routing)                                                                            0.248     5.301
| (OPIN:450243 side: (TOP,) (19,32))                                                               0.000     5.301
| (CHANX:1331273 L1 length:1 (19,32)->(19,32))                                                     0.108     5.409
| (CHANY:1813910 L1 length:1 (18,33)->(18,33))                                                     0.108     5.517
| (CHANX:1339758 L4 length:4 (19,33)->(22,33))                                                     0.120     5.637
| (IPIN:474555 side: (TOP,) (19,33))                                                               0.164     5.801
| (intra 'clb' routing)                                                                            0.208     6.009
$auto$alumacc.cc:485:replace_alu$33.S[13].in[2] (.names at (19,33))                                0.000     6.009
| (primitive '.names' combinational delay)                                                         0.070     6.079
$auto$alumacc.cc:485:replace_alu$33.S[13].out[0] (.names at (19,33))                               0.000     6.079
| (intra 'clb' routing)                                                                            0.149     6.228
| (OPIN:474538 side: (RIGHT,) (19,33))                                                             0.000     6.228
| (CHANY:1819841 L4 length:4 (19,33)->(19,30))                                                     0.120     6.348
| (CHANX:1331089 L4 length:4 (19,32)->(16,32))                                                     0.120     6.468
| (CHANX:1331115 L1 length:1 (17,32)->(17,32))                                                     0.108     6.576
| (IPIN:449336 side: (TOP,) (17,32))                                                               0.164     6.740
| (intra 'clb' routing)                                                                            0.448     7.188
$auto$alumacc.cc:485:replace_alu$33.C[14].p[0] (adder_carry at (17,32))                            0.000     7.188
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.238
$auto$alumacc.cc:485:replace_alu$33.C[14].sumout[0] (adder_carry at (17,32))                       0.000     7.238
| (intra 'clb' routing)                                                                            0.248     7.486
| (OPIN:449311 side: (TOP,) (17,32))                                                               0.000     7.486
| (CHANX:1331148 L4 length:4 (17,32)->(20,32))                                                     0.120     7.606
| (CHANY:1813934 L1 length:1 (18,33)->(18,33))                                                     0.108     7.714
| (CHANX:1339734 L1 length:1 (19,33)->(19,33))                                                     0.108     7.822
| (IPIN:474570 side: (TOP,) (19,33))                                                               0.164     7.985
| (intra 'clb' routing)                                                                            0.208     8.193
$abc$1403$li33_li33.in[0] (.names at (19,33))                                                      0.000     8.193
| (primitive '.names' combinational delay)                                                         0.120     8.313
$abc$1403$li33_li33.out[0] (.names at (19,33))                                                     0.000     8.313
| (intra 'clb' routing)                                                                            0.000     8.313
P[13].D[0] (dffsre at (19,33))                                                                     0.000     8.313
data arrival time                                                                                            8.313

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[13].C[0] (dffsre at (19,33))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -8.313
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.278


#Path 26
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[12].D[0] (dffsre at (20,32) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].sumout[0] (adder_carry at (19,32))                       0.000     4.647
| (intra 'clb' routing)                                                                            0.248     4.895
| (OPIN:450241 side: (TOP,) (19,32))                                                               0.000     4.895
| (CHANX:1331268 L1 length:1 (19,32)->(19,32))                                                     0.108     5.003
| (CHANY:1820084 L4 length:4 (19,33)->(19,36))                                                     0.120     5.123
| (IPIN:474592 side: (RIGHT,) (19,33))                                                             0.164     5.287
| (intra 'clb' routing)                                                                            0.208     5.495
$auto$alumacc.cc:485:replace_alu$33.S[9].in[2] (.names at (19,33))                                 0.000     5.495
| (primitive '.names' combinational delay)                                                         0.120     5.615
$auto$alumacc.cc:485:replace_alu$33.S[9].out[0] (.names at (19,33))                                0.000     5.615
| (intra 'clb' routing)                                                                            0.149     5.764
| (OPIN:474542 side: (RIGHT,) (19,33))                                                             0.000     5.764
| (CHANY:1819837 L4 length:4 (19,33)->(19,30))                                                     0.120     5.884
| (CHANX:1331077 L4 length:4 (19,32)->(16,32))                                                     0.120     6.004
| (CHANX:1330997 L4 length:4 (18,32)->(15,32))                                                     0.120     6.124
| (IPIN:449328 side: (TOP,) (17,32))                                                               0.164     6.287
| (intra 'clb' routing)                                                                            0.448     6.735
$auto$alumacc.cc:485:replace_alu$33.C[10].p[0] (adder_carry at (17,32))                            0.000     6.735
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.785
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry at (17,32))                         0.000     6.785
| (intra 'clb' routing)                                                                            0.052     6.837
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry at (17,32))                          0.000     6.837
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.887
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry at (17,32))                         0.000     6.887
| (intra 'clb' routing)                                                                            0.052     6.938
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry at (17,32))                          0.000     6.938
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.988
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry at (17,32))                         0.000     6.988
| (intra 'clb' routing)                                                                            0.052     7.040
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry at (17,32))                          0.000     7.040
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.090
$auto$alumacc.cc:485:replace_alu$33.C[13].sumout[0] (adder_carry at (17,32))                       0.000     7.090
| (intra 'clb' routing)                                                                            0.248     7.338
| (OPIN:449320 side: (RIGHT,) (17,32))                                                             0.000     7.338
| (CHANY:1807708 L1 length:1 (17,32)->(17,32))                                                     0.108     7.446
| (CHANX:1331240 L4 length:4 (18,32)->(21,32))                                                     0.120     7.566
| (IPIN:450389 side: (TOP,) (20,32))                                                               0.164     7.730
| (intra 'clb' routing)                                                                            0.208     7.938
$abc$1403$li32_li32.in[0] (.names at (20,32))                                                      0.000     7.938
| (primitive '.names' combinational delay)                                                         0.120     8.058
$abc$1403$li32_li32.out[0] (.names at (20,32))                                                     0.000     8.058
| (intra 'clb' routing)                                                                            0.000     8.058
P[12].D[0] (dffsre at (20,32))                                                                     0.000     8.058
data arrival time                                                                                            8.058

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[12].C[0] (dffsre at (20,32))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -8.058
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.022


#Path 27
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[9].D[0] (dffsre at (19,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].sumout[0] (adder_carry at (19,32))                       0.000     4.647
| (intra 'clb' routing)                                                                            0.248     4.895
| (OPIN:450241 side: (TOP,) (19,32))                                                               0.000     4.895
| (CHANX:1331268 L1 length:1 (19,32)->(19,32))                                                     0.108     5.003
| (CHANY:1820084 L4 length:4 (19,33)->(19,36))                                                     0.120     5.123
| (IPIN:474592 side: (RIGHT,) (19,33))                                                             0.164     5.287
| (intra 'clb' routing)                                                                            0.208     5.495
$auto$alumacc.cc:485:replace_alu$33.S[9].in[2] (.names at (19,33))                                 0.000     5.495
| (primitive '.names' combinational delay)                                                         0.120     5.615
$auto$alumacc.cc:485:replace_alu$33.S[9].out[0] (.names at (19,33))                                0.000     5.615
| (intra 'clb' routing)                                                                            0.149     5.764
| (OPIN:474542 side: (RIGHT,) (19,33))                                                             0.000     5.764
| (CHANY:1819837 L4 length:4 (19,33)->(19,30))                                                     0.120     5.884
| (CHANX:1331077 L4 length:4 (19,32)->(16,32))                                                     0.120     6.004
| (CHANX:1330997 L4 length:4 (18,32)->(15,32))                                                     0.120     6.124
| (IPIN:449328 side: (TOP,) (17,32))                                                               0.164     6.287
| (intra 'clb' routing)                                                                            0.448     6.735
$auto$alumacc.cc:485:replace_alu$33.C[10].p[0] (adder_carry at (17,32))                            0.000     6.735
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.785
$auto$alumacc.cc:485:replace_alu$33.C[10].sumout[0] (adder_carry at (17,32))                       0.000     6.785
| (intra 'clb' routing)                                                                            0.248     7.033
| (OPIN:449309 side: (TOP,) (17,32))                                                               0.000     7.033
| (CHANX:1331144 L4 length:4 (17,32)->(20,32))                                                     0.120     7.153
| (CHANY:1807800 L1 length:1 (17,33)->(17,33))                                                     0.108     7.261
| (CHANX:1339668 L4 length:4 (18,33)->(21,33))                                                     0.120     7.381
| (IPIN:474552 side: (TOP,) (19,33))                                                               0.164     7.545
| (intra 'clb' routing)                                                                            0.208     7.753
$abc$1403$li29_li29.in[0] (.names at (19,33))                                                      0.000     7.753
| (primitive '.names' combinational delay)                                                         0.280     8.033
$abc$1403$li29_li29.out[0] (.names at (19,33))                                                     0.000     8.033
| (intra 'clb' routing)                                                                            0.000     8.033
P[9].D[0] (dffsre at (19,33))                                                                      0.000     8.033
data arrival time                                                                                            8.033

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[9].C[0] (dffsre at (19,33))                                                                      0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -8.033
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.998


#Path 28
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[11].D[0] (dffsre at (16,32) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].sumout[0] (adder_carry at (19,32))                       0.000     4.647
| (intra 'clb' routing)                                                                            0.248     4.895
| (OPIN:450241 side: (TOP,) (19,32))                                                               0.000     4.895
| (CHANX:1331268 L1 length:1 (19,32)->(19,32))                                                     0.108     5.003
| (CHANY:1820084 L4 length:4 (19,33)->(19,36))                                                     0.120     5.123
| (IPIN:474592 side: (RIGHT,) (19,33))                                                             0.164     5.287
| (intra 'clb' routing)                                                                            0.208     5.495
$auto$alumacc.cc:485:replace_alu$33.S[9].in[2] (.names at (19,33))                                 0.000     5.495
| (primitive '.names' combinational delay)                                                         0.120     5.615
$auto$alumacc.cc:485:replace_alu$33.S[9].out[0] (.names at (19,33))                                0.000     5.615
| (intra 'clb' routing)                                                                            0.149     5.764
| (OPIN:474542 side: (RIGHT,) (19,33))                                                             0.000     5.764
| (CHANY:1819837 L4 length:4 (19,33)->(19,30))                                                     0.120     5.884
| (CHANX:1331077 L4 length:4 (19,32)->(16,32))                                                     0.120     6.004
| (CHANX:1330997 L4 length:4 (18,32)->(15,32))                                                     0.120     6.124
| (IPIN:449328 side: (TOP,) (17,32))                                                               0.164     6.287
| (intra 'clb' routing)                                                                            0.448     6.735
$auto$alumacc.cc:485:replace_alu$33.C[10].p[0] (adder_carry at (17,32))                            0.000     6.735
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.785
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry at (17,32))                         0.000     6.785
| (intra 'clb' routing)                                                                            0.052     6.837
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry at (17,32))                          0.000     6.837
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.887
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry at (17,32))                         0.000     6.887
| (intra 'clb' routing)                                                                            0.052     6.938
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry at (17,32))                          0.000     6.938
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.988
$auto$alumacc.cc:485:replace_alu$33.C[12].sumout[0] (adder_carry at (17,32))                       0.000     6.988
| (intra 'clb' routing)                                                                            0.248     7.237
| (OPIN:449310 side: (TOP,) (17,32))                                                               0.000     7.237
| (CHANX:1330907 L4 length:4 (17,32)->(14,32))                                                     0.120     7.357
| (IPIN:449212 side: (TOP,) (16,32))                                                               0.164     7.520
| (intra 'clb' routing)                                                                            0.208     7.728
$abc$1403$li31_li31.in[0] (.names at (16,32))                                                      0.000     7.728
| (primitive '.names' combinational delay)                                                         0.280     8.008
$abc$1403$li31_li31.out[0] (.names at (16,32))                                                     0.000     8.008
| (intra 'clb' routing)                                                                            0.000     8.008
P[11].D[0] (dffsre at (16,32))                                                                     0.000     8.008
data arrival time                                                                                            8.008

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[11].C[0] (dffsre at (16,32))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -8.008
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.973


#Path 29
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[10].D[0] (dffsre at (16,32) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                               0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                     0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                               0.164     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].sumout[0] (adder_carry at (19,32))                       0.000     4.647
| (intra 'clb' routing)                                                                            0.248     4.895
| (OPIN:450241 side: (TOP,) (19,32))                                                               0.000     4.895
| (CHANX:1331268 L1 length:1 (19,32)->(19,32))                                                     0.108     5.003
| (CHANY:1820084 L4 length:4 (19,33)->(19,36))                                                     0.120     5.123
| (IPIN:474592 side: (RIGHT,) (19,33))                                                             0.164     5.287
| (intra 'clb' routing)                                                                            0.208     5.495
$auto$alumacc.cc:485:replace_alu$33.S[9].in[2] (.names at (19,33))                                 0.000     5.495
| (primitive '.names' combinational delay)                                                         0.120     5.615
$auto$alumacc.cc:485:replace_alu$33.S[9].out[0] (.names at (19,33))                                0.000     5.615
| (intra 'clb' routing)                                                                            0.149     5.764
| (OPIN:474542 side: (RIGHT,) (19,33))                                                             0.000     5.764
| (CHANY:1819837 L4 length:4 (19,33)->(19,30))                                                     0.120     5.884
| (CHANX:1331077 L4 length:4 (19,32)->(16,32))                                                     0.120     6.004
| (CHANX:1330997 L4 length:4 (18,32)->(15,32))                                                     0.120     6.124
| (IPIN:449328 side: (TOP,) (17,32))                                                               0.164     6.287
| (intra 'clb' routing)                                                                            0.448     6.735
$auto$alumacc.cc:485:replace_alu$33.C[10].p[0] (adder_carry at (17,32))                            0.000     6.735
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.785
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry at (17,32))                         0.000     6.785
| (intra 'clb' routing)                                                                            0.052     6.837
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry at (17,32))                          0.000     6.837
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.887
$auto$alumacc.cc:485:replace_alu$33.C[11].sumout[0] (adder_carry at (17,32))                       0.000     6.887
| (intra 'clb' routing)                                                                            0.248     7.135
| (OPIN:449319 side: (RIGHT,) (17,32))                                                             0.000     7.135
| (CHANY:1807758 L4 length:4 (17,32)->(17,35))                                                     0.120     7.255
| (CHANX:1330923 L4 length:4 (17,32)->(14,32))                                                     0.120     7.375
| (IPIN:449220 side: (TOP,) (16,32))                                                               0.164     7.539
| (intra 'clb' routing)                                                                            0.208     7.747
$abc$1403$li30_li30.in[0] (.names at (16,32))                                                      0.000     7.747
| (primitive '.names' combinational delay)                                                         0.120     7.867
$abc$1403$li30_li30.out[0] (.names at (16,32))                                                     0.000     7.867
| (intra 'clb' routing)                                                                            0.000     7.867
P[10].D[0] (dffsre at (16,32))                                                                     0.000     7.867
data arrival time                                                                                            7.867

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing:global net)                                                                 0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[10].C[0] (dffsre at (16,32))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -7.867
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.831


#Path 30
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[6].D[0] (dffsre at (16,32) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                              0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                    0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                              0.164     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                         0.000     3.733
| (intra 'clb' routing)                                                                           0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].sumout[0] (adder_carry at (19,32))                       0.000     3.834
| (intra 'clb' routing)                                                                           0.248     4.082
| (OPIN:450237 side: (TOP,) (19,32))                                                              0.000     4.082
| (CHANX:1331312 L4 length:4 (19,32)->(22,32))                                                    0.120     4.202
| (CHANY:1825867 L4 length:4 (20,32)->(20,29))                                                    0.120     4.322
| (IPIN:450416 side: (RIGHT,) (20,32))                                                            0.164     4.486
| (intra 'clb' routing)                                                                           0.208     4.694
$auto$alumacc.cc:485:replace_alu$33.S[1].in[2] (.names at (20,32))                                0.000     4.694
| (primitive '.names' combinational delay)                                                        0.120     4.814
$auto$alumacc.cc:485:replace_alu$33.S[1].out[0] (.names at (20,32))                               0.000     4.814
| (intra 'clb' routing)                                                                           0.149     4.963
| (OPIN:450370 side: (RIGHT,) (20,32))                                                            0.000     4.963
| (CHANY:1826116 L4 length:4 (20,32)->(20,35))                                                    0.120     5.083
| (CHANX:1331157 L4 length:4 (20,32)->(17,32))                                                    0.120     5.203
| (CHANY:1807521 L4 length:4 (17,32)->(17,29))                                                    0.120     5.323
| (IPIN:449352 side: (RIGHT,) (17,32))                                                            0.164     5.487
| (intra 'clb' routing)                                                                           0.388     5.875
$auto$alumacc.cc:485:replace_alu$33.C[2].p[0] (adder_carry at (17,32))                            0.000     5.875
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.925
$auto$alumacc.cc:485:replace_alu$33.C[2].cout[0] (adder_carry at (17,32))                         0.000     5.925
| (intra 'clb' routing)                                                                           0.052     5.976
$auto$alumacc.cc:485:replace_alu$33.C[3].cin[0] (adder_carry at (17,32))                          0.000     5.976
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.026
$auto$alumacc.cc:485:replace_alu$33.C[3].cout[0] (adder_carry at (17,32))                         0.000     6.026
| (intra 'clb' routing)                                                                           0.052     6.078
$auto$alumacc.cc:485:replace_alu$33.C[4].cin[0] (adder_carry at (17,32))                          0.000     6.078
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.128
$auto$alumacc.cc:485:replace_alu$33.C[4].cout[0] (adder_carry at (17,32))                         0.000     6.128
| (intra 'clb' routing)                                                                           0.052     6.179
$auto$alumacc.cc:485:replace_alu$33.C[5].cin[0] (adder_carry at (17,32))                          0.000     6.179
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.229
$auto$alumacc.cc:485:replace_alu$33.C[5].cout[0] (adder_carry at (17,32))                         0.000     6.229
| (intra 'clb' routing)                                                                           0.052     6.281
$auto$alumacc.cc:485:replace_alu$33.C[6].cin[0] (adder_carry at (17,32))                          0.000     6.281
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.331
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry at (17,32))                         0.000     6.331
| (intra 'clb' routing)                                                                           0.052     6.383
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry at (17,32))                          0.000     6.383
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.433
$auto$alumacc.cc:485:replace_alu$33.C[7].sumout[0] (adder_carry at (17,32))                       0.000     6.433
| (intra 'clb' routing)                                                                           0.248     6.681
| (OPIN:449317 side: (RIGHT,) (17,32))                                                            0.000     6.681
| (CHANY:1807742 L4 length:4 (17,32)->(17,35))                                                    0.120     6.801
| (CHANX:1339636 L1 length:1 (18,33)->(18,33))                                                    0.108     6.909
| (CHANY:1813915 L1 length:1 (18,33)->(18,33))                                                    0.108     7.017
| (CHANX:1330999 L4 length:4 (18,32)->(15,32))                                                    0.120     7.137
| (IPIN:449221 side: (TOP,) (16,32))                                                              0.164     7.300
| (intra 'clb' routing)                                                                           0.208     7.508
$abc$1403$li26_li26.in[0] (.names at (16,32))                                                     0.000     7.508
| (primitive '.names' combinational delay)                                                        0.120     7.628
$abc$1403$li26_li26.out[0] (.names at (16,32))                                                    0.000     7.628
| (intra 'clb' routing)                                                                           0.000     7.628
P[6].D[0] (dffsre at (16,32))                                                                     0.000     7.628
data arrival time                                                                                           7.628

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[6].C[0] (dffsre at (16,32))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -7.628
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.593


#Path 31
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[8].D[0] (dffsre at (17,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                              0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                    0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                              0.164     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                         0.000     3.733
| (intra 'clb' routing)                                                                           0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].sumout[0] (adder_carry at (19,32))                       0.000     3.834
| (intra 'clb' routing)                                                                           0.248     4.082
| (OPIN:450237 side: (TOP,) (19,32))                                                              0.000     4.082
| (CHANX:1331312 L4 length:4 (19,32)->(22,32))                                                    0.120     4.202
| (CHANY:1825867 L4 length:4 (20,32)->(20,29))                                                    0.120     4.322
| (IPIN:450416 side: (RIGHT,) (20,32))                                                            0.164     4.486
| (intra 'clb' routing)                                                                           0.208     4.694
$auto$alumacc.cc:485:replace_alu$33.S[1].in[2] (.names at (20,32))                                0.000     4.694
| (primitive '.names' combinational delay)                                                        0.120     4.814
$auto$alumacc.cc:485:replace_alu$33.S[1].out[0] (.names at (20,32))                               0.000     4.814
| (intra 'clb' routing)                                                                           0.149     4.963
| (OPIN:450370 side: (RIGHT,) (20,32))                                                            0.000     4.963
| (CHANY:1826116 L4 length:4 (20,32)->(20,35))                                                    0.120     5.083
| (CHANX:1331157 L4 length:4 (20,32)->(17,32))                                                    0.120     5.203
| (CHANY:1807521 L4 length:4 (17,32)->(17,29))                                                    0.120     5.323
| (IPIN:449352 side: (RIGHT,) (17,32))                                                            0.164     5.487
| (intra 'clb' routing)                                                                           0.388     5.875
$auto$alumacc.cc:485:replace_alu$33.C[2].p[0] (adder_carry at (17,32))                            0.000     5.875
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.925
$auto$alumacc.cc:485:replace_alu$33.C[2].cout[0] (adder_carry at (17,32))                         0.000     5.925
| (intra 'clb' routing)                                                                           0.052     5.976
$auto$alumacc.cc:485:replace_alu$33.C[3].cin[0] (adder_carry at (17,32))                          0.000     5.976
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.026
$auto$alumacc.cc:485:replace_alu$33.C[3].cout[0] (adder_carry at (17,32))                         0.000     6.026
| (intra 'clb' routing)                                                                           0.052     6.078
$auto$alumacc.cc:485:replace_alu$33.C[4].cin[0] (adder_carry at (17,32))                          0.000     6.078
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.128
$auto$alumacc.cc:485:replace_alu$33.C[4].cout[0] (adder_carry at (17,32))                         0.000     6.128
| (intra 'clb' routing)                                                                           0.052     6.179
$auto$alumacc.cc:485:replace_alu$33.C[5].cin[0] (adder_carry at (17,32))                          0.000     6.179
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.229
$auto$alumacc.cc:485:replace_alu$33.C[5].cout[0] (adder_carry at (17,32))                         0.000     6.229
| (intra 'clb' routing)                                                                           0.052     6.281
$auto$alumacc.cc:485:replace_alu$33.C[6].cin[0] (adder_carry at (17,32))                          0.000     6.281
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.331
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry at (17,32))                         0.000     6.331
| (intra 'clb' routing)                                                                           0.052     6.383
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry at (17,32))                          0.000     6.383
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.433
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry at (17,32))                         0.000     6.433
| (intra 'clb' routing)                                                                           0.052     6.484
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry at (17,32))                          0.000     6.484
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.534
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry at (17,32))                         0.000     6.534
| (intra 'clb' routing)                                                                           0.052     6.586
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry at (17,32))                          0.000     6.586
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.636
$auto$alumacc.cc:485:replace_alu$33.C[9].sumout[0] (adder_carry at (17,32))                       0.000     6.636
| (intra 'clb' routing)                                                                           0.248     6.884
| (OPIN:449318 side: (RIGHT,) (17,32))                                                            0.000     6.884
| (CHANY:1807744 L4 length:4 (17,32)->(17,35))                                                    0.120     7.004
| (CHANX:1339563 L1 length:1 (17,33)->(17,33))                                                    0.108     7.112
| (IPIN:474444 side: (TOP,) (17,33))                                                              0.164     7.276
| (intra 'clb' routing)                                                                           0.208     7.484
$abc$1403$li28_li28.in[0] (.names at (17,33))                                                     0.000     7.484
| (primitive '.names' combinational delay)                                                        0.120     7.604
$abc$1403$li28_li28.out[0] (.names at (17,33))                                                    0.000     7.604
| (intra 'clb' routing)                                                                           0.000     7.604
P[8].D[0] (dffsre at (17,33))                                                                     0.000     7.604
data arrival time                                                                                           7.604

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[8].C[0] (dffsre at (17,33))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -7.604
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.568


#Path 32
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[7].D[0] (dffsre at (17,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                              0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                    0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                              0.164     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                         0.000     3.733
| (intra 'clb' routing)                                                                           0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].sumout[0] (adder_carry at (19,32))                       0.000     3.834
| (intra 'clb' routing)                                                                           0.248     4.082
| (OPIN:450237 side: (TOP,) (19,32))                                                              0.000     4.082
| (CHANX:1331312 L4 length:4 (19,32)->(22,32))                                                    0.120     4.202
| (CHANY:1825867 L4 length:4 (20,32)->(20,29))                                                    0.120     4.322
| (IPIN:450416 side: (RIGHT,) (20,32))                                                            0.164     4.486
| (intra 'clb' routing)                                                                           0.208     4.694
$auto$alumacc.cc:485:replace_alu$33.S[1].in[2] (.names at (20,32))                                0.000     4.694
| (primitive '.names' combinational delay)                                                        0.120     4.814
$auto$alumacc.cc:485:replace_alu$33.S[1].out[0] (.names at (20,32))                               0.000     4.814
| (intra 'clb' routing)                                                                           0.149     4.963
| (OPIN:450370 side: (RIGHT,) (20,32))                                                            0.000     4.963
| (CHANY:1826116 L4 length:4 (20,32)->(20,35))                                                    0.120     5.083
| (CHANX:1331157 L4 length:4 (20,32)->(17,32))                                                    0.120     5.203
| (CHANY:1807521 L4 length:4 (17,32)->(17,29))                                                    0.120     5.323
| (IPIN:449352 side: (RIGHT,) (17,32))                                                            0.164     5.487
| (intra 'clb' routing)                                                                           0.388     5.875
$auto$alumacc.cc:485:replace_alu$33.C[2].p[0] (adder_carry at (17,32))                            0.000     5.875
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.925
$auto$alumacc.cc:485:replace_alu$33.C[2].cout[0] (adder_carry at (17,32))                         0.000     5.925
| (intra 'clb' routing)                                                                           0.052     5.976
$auto$alumacc.cc:485:replace_alu$33.C[3].cin[0] (adder_carry at (17,32))                          0.000     5.976
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.026
$auto$alumacc.cc:485:replace_alu$33.C[3].cout[0] (adder_carry at (17,32))                         0.000     6.026
| (intra 'clb' routing)                                                                           0.052     6.078
$auto$alumacc.cc:485:replace_alu$33.C[4].cin[0] (adder_carry at (17,32))                          0.000     6.078
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.128
$auto$alumacc.cc:485:replace_alu$33.C[4].cout[0] (adder_carry at (17,32))                         0.000     6.128
| (intra 'clb' routing)                                                                           0.052     6.179
$auto$alumacc.cc:485:replace_alu$33.C[5].cin[0] (adder_carry at (17,32))                          0.000     6.179
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.229
$auto$alumacc.cc:485:replace_alu$33.C[5].cout[0] (adder_carry at (17,32))                         0.000     6.229
| (intra 'clb' routing)                                                                           0.052     6.281
$auto$alumacc.cc:485:replace_alu$33.C[6].cin[0] (adder_carry at (17,32))                          0.000     6.281
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.331
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry at (17,32))                         0.000     6.331
| (intra 'clb' routing)                                                                           0.052     6.383
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry at (17,32))                          0.000     6.383
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.433
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry at (17,32))                         0.000     6.433
| (intra 'clb' routing)                                                                           0.052     6.484
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry at (17,32))                          0.000     6.484
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.534
$auto$alumacc.cc:485:replace_alu$33.C[8].sumout[0] (adder_carry at (17,32))                       0.000     6.534
| (intra 'clb' routing)                                                                           0.248     6.782
| (OPIN:449308 side: (TOP,) (17,32))                                                              0.000     6.782
| (CHANX:1331106 L1 length:1 (17,32)->(17,32))                                                    0.108     6.890
| (CHANY:1807846 L4 length:4 (17,33)->(17,36))                                                    0.120     7.010
| (IPIN:474460 side: (RIGHT,) (17,33))                                                            0.164     7.174
| (intra 'clb' routing)                                                                           0.208     7.382
$abc$1403$li27_li27.in[0] (.names at (17,33))                                                     0.000     7.382
| (primitive '.names' combinational delay)                                                        0.170     7.552
$abc$1403$li27_li27.out[0] (.names at (17,33))                                                    0.000     7.552
| (intra 'clb' routing)                                                                           0.000     7.552
P[7].D[0] (dffsre at (17,33))                                                                     0.000     7.552
data arrival time                                                                                           7.552

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[7].C[0] (dffsre at (17,33))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -7.552
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.516


#Path 33
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[5].D[0] (dffsre at (17,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                              0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                    0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                              0.164     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                         0.000     3.733
| (intra 'clb' routing)                                                                           0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].sumout[0] (adder_carry at (19,32))                       0.000     3.834
| (intra 'clb' routing)                                                                           0.248     4.082
| (OPIN:450237 side: (TOP,) (19,32))                                                              0.000     4.082
| (CHANX:1331312 L4 length:4 (19,32)->(22,32))                                                    0.120     4.202
| (CHANY:1825867 L4 length:4 (20,32)->(20,29))                                                    0.120     4.322
| (IPIN:450416 side: (RIGHT,) (20,32))                                                            0.164     4.486
| (intra 'clb' routing)                                                                           0.208     4.694
$auto$alumacc.cc:485:replace_alu$33.S[1].in[2] (.names at (20,32))                                0.000     4.694
| (primitive '.names' combinational delay)                                                        0.120     4.814
$auto$alumacc.cc:485:replace_alu$33.S[1].out[0] (.names at (20,32))                               0.000     4.814
| (intra 'clb' routing)                                                                           0.149     4.963
| (OPIN:450370 side: (RIGHT,) (20,32))                                                            0.000     4.963
| (CHANY:1826116 L4 length:4 (20,32)->(20,35))                                                    0.120     5.083
| (CHANX:1331157 L4 length:4 (20,32)->(17,32))                                                    0.120     5.203
| (CHANY:1807521 L4 length:4 (17,32)->(17,29))                                                    0.120     5.323
| (IPIN:449352 side: (RIGHT,) (17,32))                                                            0.164     5.487
| (intra 'clb' routing)                                                                           0.388     5.875
$auto$alumacc.cc:485:replace_alu$33.C[2].p[0] (adder_carry at (17,32))                            0.000     5.875
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.925
$auto$alumacc.cc:485:replace_alu$33.C[2].cout[0] (adder_carry at (17,32))                         0.000     5.925
| (intra 'clb' routing)                                                                           0.052     5.976
$auto$alumacc.cc:485:replace_alu$33.C[3].cin[0] (adder_carry at (17,32))                          0.000     5.976
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.026
$auto$alumacc.cc:485:replace_alu$33.C[3].cout[0] (adder_carry at (17,32))                         0.000     6.026
| (intra 'clb' routing)                                                                           0.052     6.078
$auto$alumacc.cc:485:replace_alu$33.C[4].cin[0] (adder_carry at (17,32))                          0.000     6.078
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.128
$auto$alumacc.cc:485:replace_alu$33.C[4].cout[0] (adder_carry at (17,32))                         0.000     6.128
| (intra 'clb' routing)                                                                           0.052     6.179
$auto$alumacc.cc:485:replace_alu$33.C[5].cin[0] (adder_carry at (17,32))                          0.000     6.179
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.229
$auto$alumacc.cc:485:replace_alu$33.C[5].cout[0] (adder_carry at (17,32))                         0.000     6.229
| (intra 'clb' routing)                                                                           0.052     6.281
$auto$alumacc.cc:485:replace_alu$33.C[6].cin[0] (adder_carry at (17,32))                          0.000     6.281
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.331
$auto$alumacc.cc:485:replace_alu$33.C[6].sumout[0] (adder_carry at (17,32))                       0.000     6.331
| (intra 'clb' routing)                                                                           0.248     6.579
| (OPIN:449307 side: (TOP,) (17,32))                                                              0.000     6.579
| (CHANX:1331105 L1 length:1 (17,32)->(17,32))                                                    0.108     6.687
| (CHANY:1801662 L1 length:1 (16,33)->(16,33))                                                    0.108     6.795
| (CHANX:1339606 L4 length:4 (17,33)->(20,33))                                                    0.120     6.915
| (IPIN:474435 side: (TOP,) (17,33))                                                              0.164     7.079
| (intra 'clb' routing)                                                                           0.208     7.287
$abc$1403$li25_li25.in[0] (.names at (17,33))                                                     0.000     7.287
| (primitive '.names' combinational delay)                                                        0.170     7.457
$abc$1403$li25_li25.out[0] (.names at (17,33))                                                    0.000     7.457
| (intra 'clb' routing)                                                                           0.000     7.457
P[5].D[0] (dffsre at (17,33))                                                                     0.000     7.457
data arrival time                                                                                           7.457

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[5].C[0] (dffsre at (17,33))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -7.457
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.421


#Path 34
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[4].D[0] (dffsre at (19,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                              0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                    0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                              0.164     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                         0.000     3.733
| (intra 'clb' routing)                                                                           0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].sumout[0] (adder_carry at (19,32))                       0.000     3.834
| (intra 'clb' routing)                                                                           0.248     4.082
| (OPIN:450237 side: (TOP,) (19,32))                                                              0.000     4.082
| (CHANX:1331312 L4 length:4 (19,32)->(22,32))                                                    0.120     4.202
| (CHANY:1825867 L4 length:4 (20,32)->(20,29))                                                    0.120     4.322
| (IPIN:450416 side: (RIGHT,) (20,32))                                                            0.164     4.486
| (intra 'clb' routing)                                                                           0.208     4.694
$auto$alumacc.cc:485:replace_alu$33.S[1].in[2] (.names at (20,32))                                0.000     4.694
| (primitive '.names' combinational delay)                                                        0.120     4.814
$auto$alumacc.cc:485:replace_alu$33.S[1].out[0] (.names at (20,32))                               0.000     4.814
| (intra 'clb' routing)                                                                           0.149     4.963
| (OPIN:450370 side: (RIGHT,) (20,32))                                                            0.000     4.963
| (CHANY:1826116 L4 length:4 (20,32)->(20,35))                                                    0.120     5.083
| (CHANX:1331157 L4 length:4 (20,32)->(17,32))                                                    0.120     5.203
| (CHANY:1807521 L4 length:4 (17,32)->(17,29))                                                    0.120     5.323
| (IPIN:449352 side: (RIGHT,) (17,32))                                                            0.164     5.487
| (intra 'clb' routing)                                                                           0.388     5.875
$auto$alumacc.cc:485:replace_alu$33.C[2].p[0] (adder_carry at (17,32))                            0.000     5.875
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.925
$auto$alumacc.cc:485:replace_alu$33.C[2].cout[0] (adder_carry at (17,32))                         0.000     5.925
| (intra 'clb' routing)                                                                           0.052     5.976
$auto$alumacc.cc:485:replace_alu$33.C[3].cin[0] (adder_carry at (17,32))                          0.000     5.976
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.026
$auto$alumacc.cc:485:replace_alu$33.C[3].cout[0] (adder_carry at (17,32))                         0.000     6.026
| (intra 'clb' routing)                                                                           0.052     6.078
$auto$alumacc.cc:485:replace_alu$33.C[4].cin[0] (adder_carry at (17,32))                          0.000     6.078
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.128
$auto$alumacc.cc:485:replace_alu$33.C[4].cout[0] (adder_carry at (17,32))                         0.000     6.128
| (intra 'clb' routing)                                                                           0.052     6.179
$auto$alumacc.cc:485:replace_alu$33.C[5].cin[0] (adder_carry at (17,32))                          0.000     6.179
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.229
$auto$alumacc.cc:485:replace_alu$33.C[5].sumout[0] (adder_carry at (17,32))                       0.000     6.229
| (intra 'clb' routing)                                                                           0.248     6.478
| (OPIN:449316 side: (RIGHT,) (17,32))                                                            0.000     6.478
| (CHANY:1807700 L1 length:1 (17,32)->(17,32))                                                    0.108     6.586
| (CHANX:1331248 L4 length:4 (18,32)->(21,32))                                                    0.120     6.706
| (CHANY:1820034 L1 length:1 (19,33)->(19,33))                                                    0.108     6.814
| (CHANX:1339717 L1 length:1 (19,33)->(19,33))                                                    0.108     6.922
| (IPIN:474561 side: (TOP,) (19,33))                                                              0.164     7.085
| (intra 'clb' routing)                                                                           0.208     7.293
$abc$1403$li24_li24.in[0] (.names at (19,33))                                                     0.000     7.293
| (primitive '.names' combinational delay)                                                        0.120     7.413
$abc$1403$li24_li24.out[0] (.names at (19,33))                                                    0.000     7.413
| (intra 'clb' routing)                                                                           0.000     7.413
P[4].D[0] (dffsre at (19,33))                                                                     0.000     7.413
data arrival time                                                                                           7.413

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[4].C[0] (dffsre at (19,33))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -7.413
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.378


#Path 35
Startpoint: P[2].Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : out:P[2].outpad[0] (.output at (0,15) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[2].C[0] (dffsre at (20,32))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[2].Q[0] (dffsre at (20,32)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:450367 side: (RIGHT,) (20,32))                           0.000     2.951
| (CHANY:1826110 L4 length:4 (20,32)->(20,35))                   0.120     3.071
| (CHANX:1331139 L4 length:4 (20,32)->(17,32))                   0.120     3.191
| (CHANX:1331107 L1 length:1 (17,32)->(17,32))                   0.108     3.299
| (CHANY:1801403 L4 length:4 (16,32)->(16,29))                   0.120     3.419
| (CHANY:1801339 L1 length:1 (16,29)->(16,29))                   0.108     3.527
| (CHANX:1297095 L4 length:4 (16,28)->(13,28))                   0.120     3.647
| (CHANY:1776615 L4 length:4 (12,28)->(12,25))                   0.120     3.767
| (CHANX:1263179 L1 length:1 (12,24)->(12,24))                   0.108     3.875
| (CHANY:1770171 L4 length:4 (11,24)->(11,21))                   0.120     3.995
| (CHANY:1770123 L1 length:1 (11,21)->(11,21))                   0.108     4.103
| (CHANX:1229151 L4 length:4 (11,20)->(8,20))                    0.120     4.223
| (CHANY:1745559 L1 length:1 (7,20)->(7,20))                     0.108     4.331
| (CHANX:1220395 L4 length:4 (7,19)->(4,19))                     0.120     4.451
| (CHANX:1220095 L4 length:4 (4,19)->(1,19))                     0.120     4.571
| (CHANY:1708555 L4 length:4 (1,19)->(1,16))                     0.120     4.691
| (CHANX:1211633 L4 length:1 (1,18)->(1,18))                     0.120     4.811
| (CHANY:1702357 L4 length:4 (0,18)->(0,15))                     0.120     4.931
| (IPIN:238894 side: (RIGHT,) (0,15))                            0.164     5.095
| (intra 'io' routing)                                           0.118     5.212
out:P[2].outpad[0] (.output at (0,15))                          -0.000     5.212
data arrival time                                                          5.212

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.212
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.212


#Path 36
Startpoint: P[0].Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : out:P[0].outpad[0] (.output at (0,14) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[0].C[0] (dffsre at (20,32))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[0].Q[0] (dffsre at (20,32)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:450361 side: (TOP,) (20,32))                             0.000     2.951
| (CHANX:1331161 L4 length:4 (20,32)->(17,32))                   0.120     3.071
| (CHANY:1813651 L4 length:4 (18,32)->(18,29))                   0.120     3.191
| (CHANY:1813603 L1 length:1 (18,29)->(18,29))                   0.108     3.299
| (CHANX:1297231 L4 length:4 (18,28)->(15,28))                   0.120     3.419
| (CHANX:1296983 L4 length:4 (15,28)->(12,28))                   0.120     3.539
| (CHANY:1770687 L1 length:1 (11,28)->(11,28))                   0.108     3.647
| (CHANX:1288227 L4 length:4 (11,27)->(8,27))                    0.120     3.767
| (CHANY:1746123 L1 length:1 (7,27)->(7,27))                     0.108     3.875
| (CHANX:1279471 L4 length:4 (7,26)->(4,26))                     0.120     3.995
| (CHANY:1727463 L4 length:4 (4,26)->(4,23))                     0.120     4.115
| (CHANX:1245691 L1 length:1 (4,22)->(4,22))                     0.108     4.223
| (CHANY:1721019 L4 length:4 (3,22)->(3,19))                     0.120     4.343
| (CHANY:1720987 L1 length:1 (3,19)->(3,19))                     0.108     4.451
| (CHANX:1211701 L4 length:3 (3,18)->(1,18))                     0.120     4.571
| (CHANX:1211549 L1 length:1 (1,18)->(1,18))                     0.108     4.679
| (CHANY:1702361 L4 length:4 (0,18)->(0,15))                     0.120     4.799
| (CHANY:1702289 L4 length:4 (0,17)->(0,14))                     0.120     4.919
| (IPIN:211368 side: (RIGHT,) (0,14))                            0.164     5.083
| (intra 'io' routing)                                           0.118     5.200
out:P[0].outpad[0] (.output at (0,14))                           0.000     5.200
data arrival time                                                          5.200

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.200
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.200


#Path 37
Startpoint: P[4].Q[0] (dffsre at (19,33) clocked by clk)
Endpoint  : out:P[4].outpad[0] (.output at (0,16) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[4].C[0] (dffsre at (19,33))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[4].Q[0] (dffsre at (19,33)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:474539 side: (RIGHT,) (19,33))                           0.000     2.951
| (CHANY:1820070 L4 length:4 (19,33)->(19,36))                   0.120     3.071
| (CHANX:1347941 L4 length:4 (19,34)->(16,34))                   0.120     3.191
| (CHANY:1795649 L1 length:1 (15,34)->(15,34))                   0.108     3.299
| (CHANX:1339185 L4 length:4 (15,33)->(12,33))                   0.120     3.419
| (CHANY:1771085 L1 length:1 (11,33)->(11,33))                   0.108     3.527
| (CHANX:1330429 L4 length:4 (11,32)->(8,32))                    0.120     3.647
| (CHANY:1746521 L1 length:1 (7,32)->(7,32))                     0.108     3.755
| (CHANX:1321673 L4 length:4 (7,31)->(4,31))                     0.120     3.875
| (CHANY:1727869 L4 length:4 (4,31)->(4,28))                     0.120     3.995
| (CHANX:1287885 L1 length:1 (4,27)->(4,27))                     0.108     4.103
| (CHANY:1721425 L4 length:4 (3,27)->(3,24))                     0.120     4.223
| (CHANX:1254049 L1 length:1 (3,23)->(3,23))                     0.108     4.331
| (CHANY:1714981 L4 length:4 (2,23)->(2,20))                     0.120     4.451
| (CHANY:1714953 L1 length:1 (2,20)->(2,20))                     0.108     4.559
| (CHANX:1220115 L4 length:2 (2,19)->(1,19))                     0.120     4.679
| (CHANX:1220145 L4 length:1 (1,19)->(1,19))                     0.120     4.799
| (CHANY:1702445 L4 length:4 (0,19)->(0,16))                     0.120     4.919
| (IPIN:248094 side: (RIGHT,) (0,16))                            0.164     5.083
| (intra 'io' routing)                                           0.118     5.200
out:P[4].outpad[0] (.output at (0,16))                           0.000     5.200
data arrival time                                                          5.200

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.200
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.200


#Path 38
Startpoint: P[12].Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : out:P[12].outpad[0] (.output at (0,20) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[12].C[0] (dffsre at (20,32))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[12].Q[0] (dffsre at (20,32)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:450373 side: (RIGHT,) (20,32))                           0.000     2.951
| (CHANY:1826122 L4 length:4 (20,32)->(20,35))                   0.120     3.071
| (CHANX:1331175 L4 length:4 (20,32)->(17,32))                   0.120     3.191
| (CHANY:1813853 L1 length:1 (18,32)->(18,32))                   0.108     3.299
| (CHANX:1322541 L4 length:4 (18,31)->(15,31))                   0.120     3.419
| (CHANY:1789289 L1 length:1 (14,31)->(14,31))                   0.108     3.527
| (CHANX:1313785 L4 length:4 (14,30)->(11,30))                   0.120     3.647
| (CHANY:1764725 L1 length:1 (10,30)->(10,30))                   0.108     3.755
| (CHANX:1305029 L4 length:4 (10,29)->(7,29))                    0.120     3.875
| (CHANY:1746057 L4 length:4 (7,29)->(7,26))                     0.120     3.995
| (CHANX:1271017 L4 length:4 (7,25)->(4,25))                     0.120     4.115
| (CHANY:1721493 L1 length:1 (3,25)->(3,25))                     0.108     4.223
| (CHANX:1262237 L4 length:3 (3,24)->(1,24))                     0.120     4.343
| (CHANY:1715269 L1 length:1 (2,24)->(2,24))                     0.108     4.451
| (CHANX:1253891 L4 length:2 (2,23)->(1,23))                     0.120     4.571
| (CHANX:1253741 L1 length:1 (1,23)->(1,23))                     0.108     4.679
| (CHANY:1702769 L4 length:4 (0,23)->(0,20))                     0.120     4.799
| (IPIN:289416 side: (RIGHT,) (0,20))                            0.164     4.963
| (intra 'io' routing)                                           0.118     5.080
out:P[12].outpad[0] (.output at (0,20))                          0.000     5.080
data arrival time                                                          5.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.080


#Path 39
Startpoint: P[9].Q[0] (dffsre at (19,33) clocked by clk)
Endpoint  : out:P[9].outpad[0] (.output at (0,19) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[9].C[0] (dffsre at (19,33))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[9].Q[0] (dffsre at (19,33)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:474531 side: (TOP,) (19,33))                             0.000     2.951
| (CHANX:1339768 L4 length:4 (19,33)->(22,33))                   0.120     3.071
| (CHANY:1820033 L1 length:1 (19,33)->(19,33))                   0.108     3.179
| (CHANX:1331081 L4 length:4 (19,32)->(16,32))                   0.120     3.299
| (CHANY:1795469 L1 length:1 (15,32)->(15,32))                   0.108     3.407
| (CHANX:1322325 L4 length:4 (15,31)->(12,31))                   0.120     3.527
| (CHANY:1770905 L1 length:1 (11,31)->(11,31))                   0.108     3.635
| (CHANX:1313569 L4 length:4 (11,30)->(8,30))                    0.120     3.755
| (CHANX:1313517 L1 length:1 (8,30)->(8,30))                     0.108     3.863
| (CHANY:1746153 L4 length:4 (7,30)->(7,27))                     0.120     3.983
| (CHANY:1745909 L4 length:4 (7,27)->(7,24))                     0.120     4.103
| (CHANX:1262577 L4 length:4 (7,24)->(4,24))                     0.120     4.223
| (CHANY:1721413 L1 length:1 (3,24)->(3,24))                     0.108     4.331
| (CHANX:1253797 L4 length:3 (3,23)->(1,23))                     0.120     4.451
| (CHANX:1253751 L1 length:1 (1,23)->(1,23))                     0.108     4.559
| (CHANY:1702759 L4 length:4 (0,23)->(0,20))                     0.120     4.679
| (CHANY:1702605 L4 length:4 (0,21)->(0,18))                     0.120     4.799
| (IPIN:280080 side: (RIGHT,) (0,19))                            0.164     4.963
| (intra 'io' routing)                                           0.118     5.080
out:P[9].outpad[0] (.output at (0,19))                          -0.000     5.080
data arrival time                                                          5.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.080


#Path 40
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[3].D[0] (dffsre at (16,32) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                              0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                    0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                              0.164     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                         0.000     3.733
| (intra 'clb' routing)                                                                           0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].sumout[0] (adder_carry at (19,32))                       0.000     3.834
| (intra 'clb' routing)                                                                           0.248     4.082
| (OPIN:450237 side: (TOP,) (19,32))                                                              0.000     4.082
| (CHANX:1331312 L4 length:4 (19,32)->(22,32))                                                    0.120     4.202
| (CHANY:1825867 L4 length:4 (20,32)->(20,29))                                                    0.120     4.322
| (IPIN:450416 side: (RIGHT,) (20,32))                                                            0.164     4.486
| (intra 'clb' routing)                                                                           0.208     4.694
$auto$alumacc.cc:485:replace_alu$33.S[1].in[2] (.names at (20,32))                                0.000     4.694
| (primitive '.names' combinational delay)                                                        0.120     4.814
$auto$alumacc.cc:485:replace_alu$33.S[1].out[0] (.names at (20,32))                               0.000     4.814
| (intra 'clb' routing)                                                                           0.149     4.963
| (OPIN:450370 side: (RIGHT,) (20,32))                                                            0.000     4.963
| (CHANY:1826116 L4 length:4 (20,32)->(20,35))                                                    0.120     5.083
| (CHANX:1331157 L4 length:4 (20,32)->(17,32))                                                    0.120     5.203
| (CHANY:1807521 L4 length:4 (17,32)->(17,29))                                                    0.120     5.323
| (IPIN:449352 side: (RIGHT,) (17,32))                                                            0.164     5.487
| (intra 'clb' routing)                                                                           0.388     5.875
$auto$alumacc.cc:485:replace_alu$33.C[2].p[0] (adder_carry at (17,32))                            0.000     5.875
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.925
$auto$alumacc.cc:485:replace_alu$33.C[2].cout[0] (adder_carry at (17,32))                         0.000     5.925
| (intra 'clb' routing)                                                                           0.052     5.976
$auto$alumacc.cc:485:replace_alu$33.C[3].cin[0] (adder_carry at (17,32))                          0.000     5.976
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.026
$auto$alumacc.cc:485:replace_alu$33.C[3].cout[0] (adder_carry at (17,32))                         0.000     6.026
| (intra 'clb' routing)                                                                           0.052     6.078
$auto$alumacc.cc:485:replace_alu$33.C[4].cin[0] (adder_carry at (17,32))                          0.000     6.078
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.128
$auto$alumacc.cc:485:replace_alu$33.C[4].sumout[0] (adder_carry at (17,32))                       0.000     6.128
| (intra 'clb' routing)                                                                           0.248     6.376
| (OPIN:449306 side: (TOP,) (17,32))                                                              0.000     6.376
| (CHANX:1330915 L4 length:4 (17,32)->(14,32))                                                    0.120     6.496
| (CHANX:1330831 L4 length:4 (16,32)->(13,32))                                                    0.120     6.616
| (IPIN:449219 side: (TOP,) (16,32))                                                              0.164     6.780
| (intra 'clb' routing)                                                                           0.208     6.988
$abc$1403$li23_li23.in[0] (.names at (16,32))                                                     0.000     6.988
| (primitive '.names' combinational delay)                                                        0.120     7.108
$abc$1403$li23_li23.out[0] (.names at (16,32))                                                    0.000     7.108
| (intra 'clb' routing)                                                                           0.000     7.108
P[3].D[0] (dffsre at (16,32))                                                                     0.000     7.108
data arrival time                                                                                           7.108

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[3].C[0] (dffsre at (16,32))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -7.108
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.072


#Path 41
Startpoint: P[1].Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : out:P[1].outpad[0] (.output at (0,15) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[1].C[0] (dffsre at (20,32))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[1].Q[0] (dffsre at (20,32)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:450359 side: (TOP,) (20,32))                             0.000     2.951
| (CHANX:1331141 L4 length:4 (20,32)->(17,32))                   0.120     3.071
| (CHANY:1801609 L1 length:1 (16,32)->(16,32))                   0.108     3.179
| (CHANX:1322385 L4 length:4 (16,31)->(13,31))                   0.120     3.299
| (CHANX:1322365 L1 length:1 (13,31)->(13,31))                   0.108     3.407
| (CHANY:1776825 L4 length:4 (12,31)->(12,28))                   0.120     3.527
| (CHANX:1288529 L1 length:1 (12,27)->(12,27))                   0.108     3.635
| (CHANY:1770381 L4 length:4 (11,27)->(11,24))                   0.120     3.755
| (CHANX:1254693 L1 length:1 (11,23)->(11,23))                   0.108     3.863
| (CHANY:1763937 L4 length:4 (10,23)->(10,20))                   0.120     3.983
| (CHANX:1220617 L4 length:4 (10,19)->(7,19))                    0.120     4.103
| (CHANY:1739373 L1 length:1 (6,19)->(6,19))                     0.108     4.211
| (CHANX:1211861 L4 length:4 (6,18)->(3,18))                     0.120     4.331
| (CHANY:1714809 L1 length:1 (2,18)->(2,18))                     0.108     4.439
| (CHANX:1203171 L4 length:2 (2,17)->(1,17))                     0.120     4.559
| (CHANX:1203121 L1 length:1 (1,17)->(1,17))                     0.108     4.667
| (CHANY:1702269 L4 length:4 (0,17)->(0,14))                     0.120     4.787
| (IPIN:238758 side: (RIGHT,) (0,15))                            0.164     4.951
| (intra 'io' routing)                                           0.118     5.068
out:P[1].outpad[0] (.output at (0,15))                           0.000     5.068
data arrival time                                                          5.068

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.068
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.068


#Path 42
Startpoint: P[3].Q[0] (dffsre at (16,32) clocked by clk)
Endpoint  : out:P[3].outpad[0] (.output at (0,16) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[3].C[0] (dffsre at (16,32))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[3].Q[0] (dffsre at (16,32)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:449195 side: (RIGHT,) (16,32))                           0.000     2.951
| (CHANY:1801578 L1 length:1 (16,32)->(16,32))                   0.108     3.059
| (CHANX:1331021 L1 length:1 (16,32)->(16,32))                   0.108     3.167
| (CHANY:1795289 L4 length:4 (15,32)->(15,29))                   0.120     3.287
| (CHANY:1795237 L1 length:1 (15,29)->(15,29))                   0.108     3.395
| (CHANX:1296997 L4 length:4 (15,28)->(12,28))                   0.120     3.515
| (CHANX:1296761 L4 length:4 (12,28)->(9,28))                    0.120     3.635
| (CHANY:1758253 L4 length:4 (9,28)->(9,25))                     0.120     3.755
| (CHANX:1262941 L1 length:1 (9,24)->(9,24))                     0.108     3.863
| (CHANY:1751809 L4 length:4 (8,24)->(8,21))                     0.120     3.983
| (CHANX:1237557 L1 length:1 (8,21)->(8,21))                     0.108     4.091
| (CHANY:1745433 L4 length:4 (7,21)->(7,18))                     0.120     4.211
| (CHANX:1211949 L4 length:4 (7,18)->(4,18))                     0.120     4.331
| (CHANX:1211583 L4 length:4 (4,18)->(1,18))                     0.120     4.451
| (CHANX:1211541 L1 length:1 (1,18)->(1,18))                     0.108     4.559
| (CHANY:1702369 L4 length:4 (0,18)->(0,15))                     0.120     4.679
| (IPIN:247958 side: (RIGHT,) (0,16))                            0.164     4.843
| (intra 'io' routing)                                           0.118     4.960
out:P[3].outpad[0] (.output at (0,16))                           0.000     4.960
data arrival time                                                          4.960

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.960
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.960


#Path 43
Startpoint: P[7].Q[0] (dffsre at (17,33) clocked by clk)
Endpoint  : out:P[7].outpad[0] (.output at (0,18) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[7].C[0] (dffsre at (17,33))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[7].Q[0] (dffsre at (17,33)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:474413 side: (TOP,) (17,33))                             0.000     2.951
| (CHANX:1339600 L4 length:4 (17,33)->(20,33))                   0.120     3.071
| (CHANY:1807609 L4 length:4 (17,33)->(17,30))                   0.120     3.191
| (CHANX:1305785 L1 length:1 (17,29)->(17,29))                   0.108     3.299
| (CHANY:1801165 L4 length:4 (16,29)->(16,26))                   0.120     3.419
| (CHANX:1271949 L1 length:1 (16,25)->(16,25))                   0.108     3.527
| (CHANY:1794721 L4 length:4 (15,25)->(15,22))                   0.120     3.647
| (CHANX:1254811 L4 length:4 (15,23)->(12,23))                   0.120     3.767
| (CHANY:1770259 L1 length:1 (11,23)->(11,23))                   0.108     3.875
| (CHANX:1246055 L4 length:4 (11,22)->(8,22))                    0.120     3.995
| (CHANY:1745535 L4 length:4 (7,22)->(7,19))                     0.120     4.115
| (CHANY:1745495 L1 length:1 (7,19)->(7,19))                     0.108     4.223
| (CHANX:1211939 L4 length:4 (7,18)->(4,18))                     0.120     4.343
| (CHANY:1727027 L1 length:1 (4,18)->(4,18))                     0.108     4.451
| (CHANX:1203263 L4 length:4 (4,17)->(1,17))                     0.120     4.571
| (CHANY:1702540 L1 length:1 (0,18)->(0,18))                     0.108     4.679
| (IPIN:270880 side: (RIGHT,) (0,18))                            0.164     4.843
| (intra 'io' routing)                                           0.118     4.960
out:P[7].outpad[0] (.output at (0,18))                           0.000     4.960
data arrival time                                                          4.960

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.960
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.960


#Path 44
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[2].D[0] (dffsre at (20,32) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                              0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                    0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                              0.164     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                         0.000     3.733
| (intra 'clb' routing)                                                                           0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].sumout[0] (adder_carry at (19,32))                       0.000     3.834
| (intra 'clb' routing)                                                                           0.248     4.082
| (OPIN:450237 side: (TOP,) (19,32))                                                              0.000     4.082
| (CHANX:1331312 L4 length:4 (19,32)->(22,32))                                                    0.120     4.202
| (CHANY:1825867 L4 length:4 (20,32)->(20,29))                                                    0.120     4.322
| (IPIN:450416 side: (RIGHT,) (20,32))                                                            0.164     4.486
| (intra 'clb' routing)                                                                           0.208     4.694
$auto$alumacc.cc:485:replace_alu$33.S[1].in[2] (.names at (20,32))                                0.000     4.694
| (primitive '.names' combinational delay)                                                        0.120     4.814
$auto$alumacc.cc:485:replace_alu$33.S[1].out[0] (.names at (20,32))                               0.000     4.814
| (intra 'clb' routing)                                                                           0.149     4.963
| (OPIN:450370 side: (RIGHT,) (20,32))                                                            0.000     4.963
| (CHANY:1826116 L4 length:4 (20,32)->(20,35))                                                    0.120     5.083
| (CHANX:1331157 L4 length:4 (20,32)->(17,32))                                                    0.120     5.203
| (CHANY:1807521 L4 length:4 (17,32)->(17,29))                                                    0.120     5.323
| (IPIN:449352 side: (RIGHT,) (17,32))                                                            0.164     5.487
| (intra 'clb' routing)                                                                           0.388     5.875
$auto$alumacc.cc:485:replace_alu$33.C[2].p[0] (adder_carry at (17,32))                            0.000     5.875
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.925
$auto$alumacc.cc:485:replace_alu$33.C[2].cout[0] (adder_carry at (17,32))                         0.000     5.925
| (intra 'clb' routing)                                                                           0.052     5.976
$auto$alumacc.cc:485:replace_alu$33.C[3].cin[0] (adder_carry at (17,32))                          0.000     5.976
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.026
$auto$alumacc.cc:485:replace_alu$33.C[3].sumout[0] (adder_carry at (17,32))                       0.000     6.026
| (intra 'clb' routing)                                                                           0.248     6.274
| (OPIN:449315 side: (RIGHT,) (17,32))                                                            0.000     6.274
| (CHANY:1807698 L1 length:1 (17,32)->(17,32))                                                    0.108     6.382
| (CHANX:1331250 L4 length:4 (18,32)->(21,32))                                                    0.120     6.502
| (IPIN:450393 side: (TOP,) (20,32))                                                              0.164     6.666
| (intra 'clb' routing)                                                                           0.208     6.874
$abc$1403$li22_li22.in[0] (.names at (20,32))                                                     0.000     6.874
| (primitive '.names' combinational delay)                                                        0.120     6.994
$abc$1403$li22_li22.out[0] (.names at (20,32))                                                    0.000     6.994
| (intra 'clb' routing)                                                                           0.000     6.994
P[2].D[0] (dffsre at (20,32))                                                                     0.000     6.994
data arrival time                                                                                           6.994

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[2].C[0] (dffsre at (20,32))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -6.994
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -4.959


#Path 45
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[1].D[0] (dffsre at (20,32) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                              0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                    0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                              0.164     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                         0.000     3.733
| (intra 'clb' routing)                                                                           0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].sumout[0] (adder_carry at (19,32))                       0.000     3.834
| (intra 'clb' routing)                                                                           0.248     4.082
| (OPIN:450237 side: (TOP,) (19,32))                                                              0.000     4.082
| (CHANX:1331312 L4 length:4 (19,32)->(22,32))                                                    0.120     4.202
| (CHANY:1825867 L4 length:4 (20,32)->(20,29))                                                    0.120     4.322
| (IPIN:450416 side: (RIGHT,) (20,32))                                                            0.164     4.486
| (intra 'clb' routing)                                                                           0.208     4.694
$auto$alumacc.cc:485:replace_alu$33.S[1].in[2] (.names at (20,32))                                0.000     4.694
| (primitive '.names' combinational delay)                                                        0.120     4.814
$auto$alumacc.cc:485:replace_alu$33.S[1].out[0] (.names at (20,32))                               0.000     4.814
| (intra 'clb' routing)                                                                           0.149     4.963
| (OPIN:450370 side: (RIGHT,) (20,32))                                                            0.000     4.963
| (CHANY:1826116 L4 length:4 (20,32)->(20,35))                                                    0.120     5.083
| (CHANX:1331157 L4 length:4 (20,32)->(17,32))                                                    0.120     5.203
| (CHANY:1807521 L4 length:4 (17,32)->(17,29))                                                    0.120     5.323
| (IPIN:449352 side: (RIGHT,) (17,32))                                                            0.164     5.487
| (intra 'clb' routing)                                                                           0.388     5.875
$auto$alumacc.cc:485:replace_alu$33.C[2].p[0] (adder_carry at (17,32))                            0.000     5.875
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.925
$auto$alumacc.cc:485:replace_alu$33.C[2].sumout[0] (adder_carry at (17,32))                       0.000     5.925
| (intra 'clb' routing)                                                                           0.248     6.173
| (OPIN:449305 side: (TOP,) (17,32))                                                              0.000     6.173
| (CHANX:1331136 L4 length:4 (17,32)->(20,32))                                                    0.120     6.293
| (IPIN:450382 side: (TOP,) (20,32))                                                              0.164     6.457
| (intra 'clb' routing)                                                                           0.208     6.665
$abc$1403$li21_li21.in[0] (.names at (20,32))                                                     0.000     6.665
| (primitive '.names' combinational delay)                                                        0.280     6.945
$abc$1403$li21_li21.out[0] (.names at (20,32))                                                    0.000     6.945
| (intra 'clb' routing)                                                                           0.000     6.945
P[1].D[0] (dffsre at (20,32))                                                                     0.000     6.945
data arrival time                                                                                           6.945

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[1].C[0] (dffsre at (20,32))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -6.945
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -4.909


#Path 46
Startpoint: P[5].Q[0] (dffsre at (17,33) clocked by clk)
Endpoint  : out:P[5].outpad[0] (.output at (0,17) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[5].C[0] (dffsre at (17,33))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[5].Q[0] (dffsre at (17,33)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:474419 side: (RIGHT,) (17,33))                           0.000     2.951
| (CHANY:1807603 L4 length:4 (17,33)->(17,30))                   0.120     3.071
| (CHANY:1807539 L1 length:1 (17,30)->(17,30))                   0.108     3.179
| (CHANX:1305615 L4 length:4 (17,29)->(14,29))                   0.120     3.299
| (CHANY:1782815 L4 length:4 (13,29)->(13,26))                   0.120     3.419
| (CHANY:1782775 L1 length:1 (13,26)->(13,26))                   0.108     3.527
| (CHANX:1271499 L4 length:4 (13,25)->(10,25))                   0.120     3.647
| (CHANY:1758211 L1 length:1 (9,25)->(9,25))                     0.108     3.755
| (CHANX:1262743 L4 length:4 (9,24)->(6,24))                     0.120     3.875
| (CHANY:1739759 L1 length:1 (6,24)->(6,24))                     0.108     3.983
| (CHANX:1254075 L4 length:4 (6,23)->(3,23))                     0.120     4.103
| (CHANY:1721115 L4 length:4 (3,23)->(3,20))                     0.120     4.223
| (CHANX:1228533 L4 length:3 (3,20)->(1,20))                     0.120     4.343
| (CHANY:1702497 L4 length:4 (0,20)->(0,17))                     0.120     4.463
| (CHANY:1702461 L1 length:1 (0,17)->(0,17))                     0.108     4.571
| (IPIN:257158 side: (RIGHT,) (0,17))                            0.164     4.735
| (intra 'io' routing)                                           0.118     4.852
out:P[5].outpad[0] (.output at (0,17))                          -0.000     4.852
data arrival time                                                          4.852

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.852
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.852


#Path 47
Startpoint: P[8].Q[0] (dffsre at (17,33) clocked by clk)
Endpoint  : out:P[8].outpad[0] (.output at (0,18) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[8].C[0] (dffsre at (17,33))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[8].Q[0] (dffsre at (17,33)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:474425 side: (RIGHT,) (17,33))                           0.000     2.951
| (CHANY:1807615 L4 length:4 (17,33)->(17,30))                   0.120     3.071
| (CHANY:1807653 L1 length:1 (17,31)->(17,31))                   0.108     3.179
| (CHANX:1314021 L4 length:4 (17,30)->(14,30))                   0.120     3.299
| (CHANY:1783089 L1 length:1 (13,30)->(13,30))                   0.108     3.407
| (CHANX:1305265 L4 length:4 (13,29)->(10,29))                   0.120     3.527
| (CHANY:1758525 L1 length:1 (9,29)->(9,29))                     0.108     3.635
| (CHANX:1296509 L4 length:4 (9,28)->(6,28))                     0.120     3.755
| (CHANX:1296257 L4 length:4 (6,28)->(3,28))                     0.120     3.875
| (CHANX:1296221 L1 length:1 (3,28)->(3,28))                     0.108     3.983
| (CHANY:1715409 L4 length:4 (2,28)->(2,25))                     0.120     4.103
| (CHANX:1270837 L1 length:1 (2,25)->(2,25))                     0.108     4.211
| (CHANY:1709033 L4 length:4 (1,25)->(1,22))                     0.120     4.331
| (CHANX:1236881 L1 length:1 (1,21)->(1,21))                     0.108     4.439
| (CHANY:1702589 L4 length:4 (0,21)->(0,18))                     0.120     4.559
| (IPIN:271016 side: (RIGHT,) (0,18))                            0.164     4.723
| (intra 'io' routing)                                           0.118     4.840
out:P[8].outpad[0] (.output at (0,18))                           0.000     4.840
data arrival time                                                          4.840

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.840
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.840


#Path 48
Startpoint: P[13].Q[0] (dffsre at (19,33) clocked by clk)
Endpoint  : out:P[13].outpad[0] (.output at (0,21) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[13].C[0] (dffsre at (19,33))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[13].Q[0] (dffsre at (19,33)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:474545 side: (RIGHT,) (19,33))                           0.000     2.951
| (CHANY:1819843 L4 length:4 (19,33)->(19,30))                   0.120     3.071
| (CHANX:1331095 L4 length:4 (19,32)->(16,32))                   0.120     3.191
| (CHANY:1795295 L4 length:4 (15,32)->(15,29))                   0.120     3.311
| (CHANX:1297179 L1 length:1 (15,28)->(15,28))                   0.108     3.419
| (CHANY:1788851 L4 length:4 (14,28)->(14,25))                   0.120     3.539
| (CHANY:1788803 L1 length:1 (14,25)->(14,25))                   0.108     3.647
| (CHANX:1263151 L4 length:4 (14,24)->(11,24))                   0.120     3.767
| (CHANY:1764239 L1 length:1 (10,24)->(10,24))                   0.108     3.875
| (CHANX:1254395 L4 length:4 (10,23)->(7,23))                    0.120     3.995
| (CHANX:1254155 L4 length:4 (7,23)->(4,23))                     0.120     4.115
| (CHANX:1253855 L4 length:4 (4,23)->(1,23))                     0.120     4.235
| (CHANX:1253849 L4 length:1 (1,23)->(1,23))                     0.120     4.355
| (CHANY:1702741 L4 length:4 (0,23)->(0,20))                     0.120     4.475
| (IPIN:316806 side: (RIGHT,) (0,21))                            0.164     4.639
| (intra 'io' routing)                                           0.118     4.756
out:P[13].outpad[0] (.output at (0,21))                         -0.000     4.756
data arrival time                                                          4.756

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.756
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.756


#Path 49
Startpoint: P[6].Q[0] (dffsre at (16,32) clocked by clk)
Endpoint  : out:P[6].outpad[0] (.output at (0,17) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[6].C[0] (dffsre at (16,32))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[6].Q[0] (dffsre at (16,32)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:449201 side: (RIGHT,) (16,32))                           0.000     2.951
| (CHANY:1801391 L4 length:4 (16,32)->(16,29))                   0.120     3.071
| (CHANX:1305503 L4 length:4 (16,29)->(13,29))                   0.120     3.191
| (CHANY:1776887 L1 length:1 (12,29)->(12,29))                   0.108     3.299
| (CHANX:1296747 L4 length:4 (12,28)->(9,28))                    0.120     3.419
| (CHANY:1752323 L1 length:1 (8,28)->(8,28))                     0.108     3.527
| (CHANX:1287991 L4 length:4 (8,27)->(5,27))                     0.120     3.647
| (CHANX:1287743 L4 length:4 (5,27)->(2,27))                     0.120     3.767
| (CHANX:1287719 L1 length:1 (2,27)->(2,27))                     0.108     3.875
| (CHANY:1709191 L4 length:4 (1,27)->(1,24))                     0.120     3.995
| (CHANY:1708943 L4 length:4 (1,24)->(1,21))                     0.120     4.115
| (CHANY:1708919 L1 length:1 (1,21)->(1,21))                     0.108     4.223
| (CHANX:1228529 L4 length:1 (1,20)->(1,20))                     0.120     4.343
| (CHANY:1702501 L4 length:4 (0,20)->(0,17))                     0.120     4.463
| (IPIN:257294 side: (RIGHT,) (0,17))                            0.164     4.627
| (intra 'io' routing)                                           0.118     4.744
out:P[6].outpad[0] (.output at (0,17))                          -0.000     4.744
data arrival time                                                          4.744

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.744
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.744


#Path 50
Startpoint: P[23].Q[0] (dffsre at (20,31) clocked by clk)
Endpoint  : out:P[23].outpad[0] (.output at (0,27) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[23].C[0] (dffsre at (20,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[23].Q[0] (dffsre at (20,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:437926 side: (TOP,) (20,31))                             0.000     2.951
| (CHANX:1322703 L4 length:4 (20,31)->(17,31))                   0.120     3.071
| (CHANX:1322757 L1 length:1 (18,31)->(18,31))                   0.108     3.179
| (CHANY:1807433 L4 length:4 (17,31)->(17,28))                   0.120     3.299
| (CHANX:1314025 L4 length:4 (17,30)->(14,30))                   0.120     3.419
| (CHANY:1783085 L1 length:1 (13,30)->(13,30))                   0.108     3.527
| (CHANX:1305269 L4 length:4 (13,29)->(10,29))                   0.120     3.647
| (CHANX:1305017 L4 length:4 (10,29)->(7,29))                    0.120     3.767
| (CHANY:1740254 L1 length:1 (6,30)->(6,30))                     0.108     3.875
| (CHANX:1313137 L4 length:4 (6,30)->(3,30))                     0.120     3.995
| (CHANY:1715773 L1 length:1 (2,30)->(2,30))                     0.108     4.103
| (CHANX:1304435 L4 length:2 (2,29)->(1,29))                     0.120     4.223
| (CHANX:1304389 L1 length:1 (1,29)->(1,29))                     0.108     4.331
| (CHANY:1703241 L4 length:4 (0,29)->(0,26))                     0.120     4.451
| (IPIN:394854 side: (RIGHT,) (0,27))                            0.164     4.615
| (intra 'io' routing)                                           0.118     4.732
out:P[23].outpad[0] (.output at (0,27))                         -0.000     4.732
data arrival time                                                          4.732

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.732


#Path 51
Startpoint: P[10].Q[0] (dffsre at (16,32) clocked by clk)
Endpoint  : out:P[10].outpad[0] (.output at (0,19) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[10].C[0] (dffsre at (16,32))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[10].Q[0] (dffsre at (16,32)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:449189 side: (TOP,) (16,32))                             0.000     2.951
| (CHANX:1331028 L1 length:1 (16,32)->(16,32))                   0.108     3.059
| (CHANY:1801587 L1 length:1 (16,32)->(16,32))                   0.108     3.167
| (CHANX:1322407 L4 length:4 (16,31)->(13,31))                   0.120     3.287
| (CHANY:1777023 L1 length:1 (12,31)->(12,31))                   0.108     3.395
| (CHANX:1313651 L4 length:4 (12,30)->(9,30))                    0.120     3.515
| (CHANY:1752459 L1 length:1 (8,30)->(8,30))                     0.108     3.623
| (CHANX:1304895 L4 length:4 (8,29)->(5,29))                     0.120     3.743
| (CHANY:1727735 L4 length:4 (4,29)->(4,26))                     0.120     3.863
| (CHANX:1270979 L1 length:1 (4,25)->(4,25))                     0.108     3.971
| (CHANY:1721291 L4 length:4 (3,25)->(3,22))                     0.120     4.091
| (CHANY:1721321 L1 length:1 (3,23)->(3,23))                     0.108     4.199
| (CHANX:1245405 L4 length:3 (3,22)->(1,22))                     0.120     4.319
| (CHANY:1702665 L4 length:4 (0,22)->(0,19))                     0.120     4.439
| (IPIN:280216 side: (RIGHT,) (0,19))                            0.164     4.603
| (intra 'io' routing)                                           0.118     4.720
out:P[10].outpad[0] (.output at (0,19))                          0.000     4.720
data arrival time                                                          4.720

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.720
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.720


#Path 52
Startpoint: P[20].Q[0] (dffsre at (20,31) clocked by clk)
Endpoint  : out:P[20].outpad[0] (.output at (0,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[20].C[0] (dffsre at (20,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[20].Q[0] (dffsre at (20,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:437922 side: (TOP,) (20,31))                             0.000     2.951
| (CHANX:1322723 L4 length:4 (20,31)->(17,31))                   0.120     3.071
| (CHANY:1801507 L1 length:1 (16,31)->(16,31))                   0.108     3.179
| (CHANX:1313967 L4 length:4 (16,30)->(13,30))                   0.120     3.299
| (CHANY:1776943 L1 length:1 (12,30)->(12,30))                   0.108     3.407
| (CHANX:1305211 L4 length:4 (12,29)->(9,29))                    0.120     3.527
| (CHANY:1752379 L1 length:1 (8,29)->(8,29))                     0.108     3.635
| (CHANX:1296455 L4 length:4 (8,28)->(5,28))                     0.120     3.755
| (CHANY:1734054 L1 length:1 (5,29)->(5,29))                     0.108     3.863
| (CHANX:1304617 L4 length:4 (5,29)->(2,29))                     0.120     3.983
| (CHANY:1715661 L1 length:1 (2,29)->(2,29))                     0.108     4.091
| (CHANX:1296123 L4 length:2 (2,28)->(1,28))                     0.120     4.211
| (CHANX:1295965 L1 length:1 (1,28)->(1,28))                     0.108     4.319
| (CHANY:1703145 L4 length:4 (0,28)->(0,25))                     0.120     4.439
| (IPIN:358264 side: (RIGHT,) (0,25))                            0.164     4.603
| (intra 'io' routing)                                           0.118     4.720
out:P[20].outpad[0] (.output at (0,25))                         -0.000     4.720
data arrival time                                                          4.720

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.720
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.720


#Path 53
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[0].D[0] (dffsre at (20,32) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (OPIN:450362 side: (TOP,) (20,32))                                                              0.000     2.951
| (CHANX:1331147 L4 length:4 (20,32)->(17,32))                                                    0.120     3.071
| (IPIN:450264 side: (TOP,) (19,32))                                                              0.164     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].sumout[0] (adder_carry at (19,32))                       0.000     3.733
| (intra 'clb' routing)                                                                           0.248     3.981
| (OPIN:450246 side: (RIGHT,) (19,32))                                                            0.000     3.981
| (CHANY:1819936 L1 length:1 (19,32)->(19,32))                                                    0.108     4.089
| (CHANX:1331412 L4 length:4 (20,32)->(23,32))                                                    0.120     4.209
| (IPIN:450395 side: (TOP,) (20,32))                                                              0.164     4.372
| (intra 'clb' routing)                                                                           0.208     4.580
$auto$alumacc.cc:485:replace_alu$33.S[0].in[2] (.names at (20,32))                                0.000     4.580
| (primitive '.names' combinational delay)                                                        0.120     4.700
$auto$alumacc.cc:485:replace_alu$33.S[0].out[0] (.names at (20,32))                               0.000     4.700
| (intra 'clb' routing)                                                                           0.149     4.849
| (OPIN:450372 side: (RIGHT,) (20,32))                                                            0.000     4.849
| (CHANY:1826120 L4 length:4 (20,32)->(20,35))                                                    0.120     4.969
| (CHANX:1331169 L4 length:4 (20,32)->(17,32))                                                    0.120     5.089
| (IPIN:449330 side: (TOP,) (17,32))                                                              0.164     5.253
| (intra 'clb' routing)                                                                           0.448     5.701
$auto$alumacc.cc:485:replace_alu$33.C[1].p[0] (adder_carry at (17,32))                            0.000     5.701
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.751
$auto$alumacc.cc:485:replace_alu$33.C[1].sumout[0] (adder_carry at (17,32))                       0.000     5.751
| (intra 'clb' routing)                                                                           0.248     5.999
| (OPIN:449314 side: (RIGHT,) (17,32))                                                            0.000     5.999
| (CHANY:1807696 L1 length:1 (17,32)->(17,32))                                                    0.108     6.107
| (CHANX:1331252 L4 length:4 (18,32)->(21,32))                                                    0.120     6.227
| (IPIN:450397 side: (TOP,) (20,32))                                                              0.164     6.391
| (intra 'clb' routing)                                                                           0.208     6.599
$abc$1403$li20_li20.in[0] (.names at (20,32))                                                     0.000     6.599
| (primitive '.names' combinational delay)                                                        0.120     6.719
$abc$1403$li20_li20.out[0] (.names at (20,32))                                                    0.000     6.719
| (intra 'clb' routing)                                                                           0.000     6.719
P[0].D[0] (dffsre at (20,32))                                                                     0.000     6.719
data arrival time                                                                                           6.719

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing:global net)                                                                0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[0].C[0] (dffsre at (20,32))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -6.719
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -4.683


#Path 54
Startpoint: P[14].Q[0] (dffsre at (19,33) clocked by clk)
Endpoint  : out:P[14].outpad[0] (.output at (0,21) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[14].C[0] (dffsre at (19,33))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[14].Q[0] (dffsre at (19,33)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:474533 side: (TOP,) (19,33))                             0.000     2.951
| (CHANX:1339505 L4 length:4 (19,33)->(16,33))                   0.120     3.071
| (CHANY:1795565 L1 length:1 (15,33)->(15,33))                   0.108     3.179
| (CHANX:1330749 L4 length:4 (15,32)->(12,32))                   0.120     3.299
| (CHANY:1776897 L4 length:4 (12,32)->(12,29))                   0.120     3.419
| (CHANX:1296737 L4 length:4 (12,28)->(9,28))                    0.120     3.539
| (CHANY:1752333 L1 length:1 (8,28)->(8,28))                     0.108     3.647
| (CHANX:1287981 L4 length:4 (8,27)->(5,27))                     0.120     3.767
| (CHANX:1287953 L1 length:1 (5,27)->(5,27))                     0.108     3.875
| (CHANY:1727557 L4 length:4 (4,27)->(4,24))                     0.120     3.995
| (CHANX:1262319 L4 length:4 (4,24)->(1,24))                     0.120     4.115
| (CHANX:1262349 L4 length:3 (3,24)->(1,24))                     0.120     4.235
| (CHANY:1702841 L4 length:4 (0,24)->(0,21))                     0.120     4.355
| (IPIN:316942 side: (RIGHT,) (0,21))                            0.164     4.519
| (intra 'io' routing)                                           0.118     4.636
out:P[14].outpad[0] (.output at (0,21))                         -0.000     4.636
data arrival time                                                          4.636

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.636
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.636


#Path 55
Startpoint: P[18].Q[0] (dffsre at (16,31) clocked by clk)
Endpoint  : out:P[18].outpad[0] (.output at (0,24) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[18].C[0] (dffsre at (16,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[18].Q[0] (dffsre at (16,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:437563 side: (TOP,) (16,31))                             0.000     2.951
| (CHANX:1322632 L4 length:4 (16,31)->(19,31))                   0.120     3.071
| (CHANY:1801305 L4 length:4 (16,31)->(16,28))                   0.120     3.191
| (CHANY:1801285 L1 length:1 (16,28)->(16,28))                   0.108     3.299
| (CHANX:1288629 L4 length:4 (16,27)->(13,27))                   0.120     3.419
| (CHANY:1776721 L1 length:1 (12,27)->(12,27))                   0.108     3.527
| (CHANX:1279873 L4 length:4 (12,26)->(9,26))                    0.120     3.647
| (CHANX:1279629 L4 length:4 (9,26)->(6,26))                     0.120     3.767
| (CHANX:1279377 L4 length:4 (6,26)->(3,26))                     0.120     3.887
| (CHANY:1715534 L1 length:1 (2,27)->(2,27))                     0.108     3.995
| (CHANX:1287539 L4 length:2 (2,27)->(1,27))                     0.120     4.115
| (CHANX:1287497 L1 length:1 (1,27)->(1,27))                     0.108     4.223
| (CHANY:1703093 L4 length:4 (0,27)->(0,24))                     0.120     4.343
| (IPIN:349064 side: (RIGHT,) (0,24))                            0.164     4.507
| (intra 'io' routing)                                           0.118     4.624
out:P[18].outpad[0] (.output at (0,24))                         -0.000     4.624
data arrival time                                                          4.624

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.624
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.624


#Path 56
Startpoint: P[22].Q[0] (dffsre at (17,33) clocked by clk)
Endpoint  : out:P[22].outpad[0] (.output at (0,26) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[22].C[0] (dffsre at (17,33))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[22].Q[0] (dffsre at (17,33)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:474412 side: (TOP,) (17,33))                             0.000     2.951
| (CHANX:1339547 L1 length:1 (17,33)->(17,33))                   0.108     3.059
| (CHANY:1801483 L4 length:4 (16,33)->(16,30))                   0.120     3.179
| (CHANX:1305711 L1 length:1 (16,29)->(16,29))                   0.108     3.287
| (CHANY:1795039 L4 length:4 (15,29)->(15,26))                   0.120     3.407
| (CHANX:1288565 L4 length:4 (15,27)->(12,27))                   0.120     3.527
| (CHANY:1770585 L1 length:1 (11,27)->(11,27))                   0.108     3.635
| (CHANX:1279809 L4 length:4 (11,26)->(8,26))                    0.120     3.755
| (CHANY:1746021 L1 length:1 (7,26)->(7,26))                     0.108     3.863
| (CHANX:1271053 L4 length:4 (7,25)->(4,25))                     0.120     3.983
| (CHANY:1721610 L4 length:4 (3,26)->(3,29))                     0.120     4.103
| (CHANX:1304565 L4 length:3 (3,29)->(1,29))                     0.120     4.223
| (CHANY:1703225 L4 length:4 (0,29)->(0,26))                     0.120     4.343
| (IPIN:367464 side: (RIGHT,) (0,26))                            0.164     4.507
| (intra 'io' routing)                                           0.118     4.624
out:P[22].outpad[0] (.output at (0,26))                         -0.000     4.624
data arrival time                                                          4.624

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.624
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.624


#Path 57
Startpoint: P[21].Q[0] (dffsre at (20,31) clocked by clk)
Endpoint  : out:P[21].outpad[0] (.output at (0,26) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[21].C[0] (dffsre at (20,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[21].Q[0] (dffsre at (20,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:437928 side: (TOP,) (20,31))                             0.000     2.951
| (CHANX:1322707 L4 length:4 (20,31)->(17,31))                   0.120     3.071
| (CHANY:1801523 L1 length:1 (16,31)->(16,31))                   0.108     3.179
| (CHANX:1313951 L4 length:4 (16,30)->(13,30))                   0.120     3.299
| (CHANX:1313703 L4 length:4 (13,30)->(10,30))                   0.120     3.419
| (CHANY:1758607 L1 length:1 (9,30)->(9,30))                     0.108     3.527
| (CHANX:1304947 L4 length:4 (9,29)->(6,29))                     0.120     3.647
| (CHANY:1734043 L1 length:1 (5,29)->(5,29))                     0.108     3.755
| (CHANX:1296191 L4 length:4 (5,28)->(2,28))                     0.120     3.875
| (CHANY:1709588 L4 length:4 (1,29)->(1,32))                     0.120     3.995
| (CHANX:1304413 L1 length:1 (1,29)->(1,29))                     0.108     4.103
| (CHANY:1703217 L4 length:4 (0,29)->(0,26))                     0.120     4.223
| (CHANY:1703181 L1 length:1 (0,26)->(0,26))                     0.108     4.331
| (IPIN:367328 side: (RIGHT,) (0,26))                            0.164     4.495
| (intra 'io' routing)                                           0.118     4.612
out:P[21].outpad[0] (.output at (0,26))                         -0.000     4.612
data arrival time                                                          4.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.612


#Path 58
Startpoint: P[29].Q[0] (dffsre at (20,31) clocked by clk)
Endpoint  : out:P[29].outpad[0] (.output at (0,30) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[29].C[0] (dffsre at (20,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[29].Q[0] (dffsre at (20,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:437923 side: (TOP,) (20,31))                             0.000     2.951
| (CHANX:1322725 L4 length:4 (20,31)->(17,31))                   0.120     3.071
| (CHANY:1807625 L1 length:1 (17,31)->(17,31))                   0.108     3.179
| (CHANX:1314049 L4 length:4 (17,30)->(14,30))                   0.120     3.299
| (CHANY:1789197 L1 length:1 (14,30)->(14,30))                   0.108     3.407
| (CHANX:1305357 L4 length:4 (14,29)->(11,29))                   0.120     3.527
| (CHANY:1764633 L1 length:1 (10,29)->(10,29))                   0.108     3.635
| (CHANX:1296601 L4 length:4 (10,28)->(7,28))                    0.120     3.755
| (CHANX:1296373 L4 length:4 (7,28)->(4,28))                     0.120     3.875
| (CHANY:1721850 L4 length:4 (3,29)->(3,32))                     0.120     3.995
| (CHANX:1329885 L4 length:3 (3,32)->(1,32))                     0.120     4.115
| (CHANY:1703465 L4 length:4 (0,32)->(0,29))                     0.120     4.235
| (IPIN:426976 side: (RIGHT,) (0,30))                            0.164     4.399
| (intra 'io' routing)                                           0.118     4.516
out:P[29].outpad[0] (.output at (0,30))                         -0.000     4.516
data arrival time                                                          4.516

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.516
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.516


#Path 59
Startpoint: P[17].Q[0] (dffsre at (16,31) clocked by clk)
Endpoint  : out:P[17].outpad[0] (.output at (0,23) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[17].C[0] (dffsre at (16,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[17].Q[0] (dffsre at (16,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:437569 side: (TOP,) (16,31))                             0.000     2.951
| (CHANX:1322593 L1 length:1 (16,31)->(16,31))                   0.108     3.059
| (CHANY:1795197 L4 length:4 (15,31)->(15,28))                   0.120     3.179
| (CHANX:1297001 L4 length:4 (15,28)->(12,28))                   0.120     3.299
| (CHANY:1770669 L1 length:1 (11,28)->(11,28))                   0.108     3.407
| (CHANX:1288245 L4 length:4 (11,27)->(8,27))                    0.120     3.527
| (CHANY:1746105 L1 length:1 (7,27)->(7,27))                     0.108     3.635
| (CHANX:1279489 L4 length:4 (7,26)->(4,26))                     0.120     3.755
| (CHANX:1279437 L1 length:1 (4,26)->(4,26))                     0.108     3.863
| (CHANY:1721353 L4 length:4 (3,26)->(3,23))                     0.120     3.983
| (CHANX:1253829 L4 length:3 (3,23)->(1,23))                     0.120     4.103
| (CHANY:1702761 L4 length:4 (0,23)->(0,20))                     0.120     4.223
| (IPIN:335190 side: (RIGHT,) (0,23))                            0.164     4.387
| (intra 'io' routing)                                           0.118     4.504
out:P[17].outpad[0] (.output at (0,23))                         -0.000     4.504
data arrival time                                                          4.504

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.504
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.504


#Path 60
Startpoint: P[24].Q[0] (dffsre at (20,31) clocked by clk)
Endpoint  : out:P[24].outpad[0] (.output at (0,27) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[24].C[0] (dffsre at (20,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[24].Q[0] (dffsre at (20,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:437935 side: (RIGHT,) (20,31))                           0.000     2.951
| (CHANY:1825795 L4 length:4 (20,31)->(20,28))                   0.120     3.071
| (CHANX:1314271 L4 length:4 (20,30)->(17,30))                   0.120     3.191
| (CHANX:1314023 L4 length:4 (17,30)->(14,30))                   0.120     3.311
| (CHANY:1783087 L1 length:1 (13,30)->(13,30))                   0.108     3.419
| (CHANX:1305267 L4 length:4 (13,29)->(10,29))                   0.120     3.539
| (CHANY:1764651 L1 length:1 (10,29)->(10,29))                   0.108     3.647
| (CHANX:1296583 L4 length:4 (10,28)->(7,28))                    0.120     3.767
| (CHANY:1746199 L1 length:1 (7,28)->(7,28))                     0.108     3.875
| (CHANX:1287915 L4 length:4 (7,27)->(4,27))                     0.120     3.995
| (CHANX:1287615 L4 length:4 (4,27)->(1,27))                     0.120     4.115
| (CHANY:1703295 L1 length:1 (0,27)->(0,27))                     0.108     4.223
| (IPIN:394990 side: (RIGHT,) (0,27))                            0.164     4.387
| (intra 'io' routing)                                           0.118     4.504
out:P[24].outpad[0] (.output at (0,27))                         -0.000     4.504
data arrival time                                                          4.504

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.504
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.504


#Path 61
Startpoint: P[11].Q[0] (dffsre at (16,32) clocked by clk)
Endpoint  : out:P[11].outpad[0] (.output at (0,20) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[11].C[0] (dffsre at (16,32))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[11].Q[0] (dffsre at (16,32)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:449187 side: (TOP,) (16,32))                             0.000     2.951
| (CHANX:1330821 L4 length:4 (16,32)->(13,32))                   0.120     3.071
| (CHANY:1777129 L1 length:1 (12,32)->(12,32))                   0.108     3.179
| (CHANX:1322065 L4 length:4 (12,31)->(9,31))                    0.120     3.299
| (CHANY:1752565 L1 length:1 (8,31)->(8,31))                     0.108     3.407
| (CHANX:1313309 L4 length:4 (8,30)->(5,30))                     0.120     3.527
| (CHANY:1733897 L4 length:4 (5,30)->(5,27))                     0.120     3.647
| (CHANX:1279297 L4 length:4 (5,26)->(2,26))                     0.120     3.767
| (CHANX:1279261 L1 length:1 (2,26)->(2,26))                     0.108     3.875
| (CHANY:1709129 L4 length:4 (1,26)->(1,23))                     0.120     3.995
| (CHANX:1245305 L1 length:1 (1,22)->(1,22))                     0.108     4.103
| (CHANY:1702685 L4 length:4 (0,22)->(0,19))                     0.120     4.223
| (IPIN:289280 side: (RIGHT,) (0,20))                            0.164     4.387
| (intra 'io' routing)                                           0.118     4.504
out:P[11].outpad[0] (.output at (0,20))                         -0.000     4.504
data arrival time                                                          4.504

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.504
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.504


#Path 62
Startpoint: P[15].Q[0] (dffsre at (16,31) clocked by clk)
Endpoint  : out:P[15].outpad[0] (.output at (0,22) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[15].C[0] (dffsre at (16,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[15].Q[0] (dffsre at (16,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:437575 side: (RIGHT,) (16,31))                           0.000     2.951
| (CHANY:1801299 L4 length:4 (16,31)->(16,28))                   0.120     3.071
| (CHANX:1288855 L1 length:1 (16,27)->(16,27))                   0.108     3.179
| (CHANY:1795095 L1 length:1 (15,27)->(15,27))                   0.108     3.287
| (CHANX:1280099 L4 length:4 (15,26)->(12,26))                   0.120     3.407
| (CHANY:1770531 L1 length:1 (11,26)->(11,26))                   0.108     3.515
| (CHANX:1271343 L4 length:4 (11,25)->(8,25))                    0.120     3.635
| (CHANY:1758197 L1 length:1 (9,25)->(9,25))                     0.108     3.743
| (CHANX:1262757 L4 length:4 (9,24)->(6,24))                     0.120     3.863
| (CHANX:1262521 L4 length:4 (6,24)->(3,24))                     0.120     3.983
| (CHANX:1262365 L4 length:3 (3,24)->(1,24))                     0.120     4.103
| (CHANY:1702825 L4 length:4 (0,24)->(0,21))                     0.120     4.223
| (IPIN:326006 side: (RIGHT,) (0,22))                            0.164     4.387
| (intra 'io' routing)                                           0.118     4.504
out:P[15].outpad[0] (.output at (0,22))                         -0.000     4.504
data arrival time                                                          4.504

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.504
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.504


#Path 63
Startpoint: P[19].Q[0] (dffsre at (20,31) clocked by clk)
Endpoint  : out:P[19].outpad[0] (.output at (0,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[19].C[0] (dffsre at (20,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[19].Q[0] (dffsre at (20,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:437924 side: (TOP,) (20,31))                             0.000     2.951
| (CHANX:1322715 L4 length:4 (20,31)->(17,31))                   0.120     3.071
| (CHANX:1322631 L4 length:4 (19,31)->(16,31))                   0.120     3.191
| (CHANY:1795399 L1 length:1 (15,31)->(15,31))                   0.108     3.299
| (CHANX:1313875 L4 length:4 (15,30)->(12,30))                   0.120     3.419
| (CHANY:1770835 L1 length:1 (11,30)->(11,30))                   0.108     3.527
| (CHANX:1305119 L4 length:4 (11,29)->(8,29))                    0.120     3.647
| (CHANY:1746271 L1 length:1 (7,29)->(7,29))                     0.108     3.755
| (CHANX:1296363 L4 length:4 (7,28)->(4,28))                     0.120     3.875
| (CHANY:1721707 L1 length:1 (3,28)->(3,28))                     0.108     3.983
| (CHANX:1287661 L4 length:3 (3,27)->(1,27))                     0.120     4.103
| (CHANY:1703089 L4 length:4 (0,27)->(0,24))                     0.120     4.223
| (IPIN:358128 side: (RIGHT,) (0,25))                            0.164     4.387
| (intra 'io' routing)                                           0.118     4.504
out:P[19].outpad[0] (.output at (0,25))                         -0.000     4.504
data arrival time                                                          4.504

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.504
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.504


#Path 64
Startpoint: P[16].Q[0] (dffsre at (17,29) clocked by clk)
Endpoint  : out:P[16].outpad[0] (.output at (0,22) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[16].C[0] (dffsre at (17,29))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[16].Q[0] (dffsre at (17,29)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:415564 side: (TOP,) (17,29))                             0.000     2.951
| (CHANX:1305587 L4 length:4 (17,29)->(14,29))                   0.120     3.071
| (CHANY:1789131 L1 length:1 (14,29)->(14,29))                   0.108     3.179
| (CHANX:1296903 L4 length:4 (14,28)->(11,28))                   0.120     3.299
| (CHANY:1764567 L1 length:1 (10,28)->(10,28))                   0.108     3.407
| (CHANX:1288147 L4 length:4 (10,27)->(7,27))                    0.120     3.527
| (CHANY:1740003 L1 length:1 (6,27)->(6,27))                     0.108     3.635
| (CHANX:1279391 L4 length:4 (6,26)->(3,26))                     0.120     3.755
| (CHANY:1715439 L1 length:1 (2,26)->(2,26))                     0.108     3.863
| (CHANX:1270731 L4 length:2 (2,25)->(1,25))                     0.120     3.983
| (CHANX:1270713 L4 length:1 (1,25)->(1,25))                     0.120     4.103
| (CHANY:1702917 L4 length:4 (0,25)->(0,22))                     0.120     4.223
| (IPIN:326142 side: (RIGHT,) (0,22))                            0.164     4.387
| (intra 'io' routing)                                           0.118     4.504
out:P[16].outpad[0] (.output at (0,22))                         -0.000     4.504
data arrival time                                                          4.504

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.504
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.504


#Path 65
Startpoint: P[35].Q[0] (dffsre at (17,30) clocked by clk)
Endpoint  : out:P[35].outpad[0] (.output at (0,33) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[35].C[0] (dffsre at (17,30))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[35].Q[0] (dffsre at (17,30)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:428499 side: (RIGHT,) (17,30))                           0.000     2.951
| (CHANY:1807590 L4 length:4 (17,30)->(17,33))                   0.120     3.071
| (CHANX:1339353 L4 length:4 (17,33)->(14,33))                   0.120     3.191
| (CHANX:1339109 L4 length:4 (14,33)->(11,33))                   0.120     3.311
| (CHANY:1764961 L1 length:1 (10,33)->(10,33))                   0.108     3.419
| (CHANX:1330353 L4 length:4 (10,32)->(7,32))                    0.120     3.539
| (CHANY:1740397 L1 length:1 (6,32)->(6,32))                     0.108     3.647
| (CHANX:1321597 L4 length:4 (6,31)->(3,31))                     0.120     3.767
| (CHANY:1715833 L1 length:1 (2,31)->(2,31))                     0.108     3.875
| (CHANX:1312955 L4 length:2 (2,30)->(1,30))                     0.120     3.995
| (CHANY:1703632 L4 length:4 (0,31)->(0,34))                     0.120     4.115
| (IPIN:472902 side: (RIGHT,) (0,33))                            0.164     4.279
| (intra 'io' routing)                                           0.118     4.396
out:P[35].outpad[0] (.output at (0,33))                         -0.000     4.396
data arrival time                                                          4.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.396


#Path 66
Startpoint: P[32].Q[0] (dffsre at (19,30) clocked by clk)
Endpoint  : out:P[32].outpad[0] (.output at (0,31) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[32].C[0] (dffsre at (19,30))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[32].Q[0] (dffsre at (19,30)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:428606 side: (TOP,) (19,30))                             0.000     2.951
| (CHANX:1314187 L4 length:4 (19,30)->(16,30))                   0.120     3.071
| (CHANY:1795323 L1 length:1 (15,30)->(15,30))                   0.108     3.179
| (CHANX:1305431 L4 length:4 (15,29)->(12,29))                   0.120     3.299
| (CHANX:1305183 L4 length:4 (12,29)->(9,29))                    0.120     3.419
| (CHANY:1758519 L1 length:1 (9,29)->(9,29))                     0.108     3.527
| (CHANX:1296515 L4 length:4 (9,28)->(6,28))                     0.120     3.647
| (CHANX:1296275 L4 length:4 (6,28)->(3,28))                     0.120     3.767
| (CHANY:1715595 L1 length:1 (2,28)->(2,28))                     0.108     3.875
| (CHANX:1287627 L4 length:2 (2,27)->(1,27))                     0.120     3.995
| (CHANY:1703384 L4 length:4 (0,28)->(0,31))                     0.120     4.115
| (IPIN:436312 side: (RIGHT,) (0,31))                            0.164     4.279
| (intra 'io' routing)                                           0.118     4.396
out:P[32].outpad[0] (.output at (0,31))                         -0.000     4.396
data arrival time                                                          4.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.396


#Path 67
Startpoint: P[37].Q[0] (dffsre at (17,30) clocked by clk)
Endpoint  : out:P[37].outpad[0] (.output at (0,34) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[37].C[0] (dffsre at (17,30))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[37].Q[0] (dffsre at (17,30)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:428497 side: (RIGHT,) (17,30))                           0.000     2.951
| (CHANY:1807586 L4 length:4 (17,30)->(17,33))                   0.120     3.071
| (CHANX:1339349 L4 length:4 (17,33)->(14,33))                   0.120     3.191
| (CHANY:1783321 L1 length:1 (13,33)->(13,33))                   0.108     3.299
| (CHANX:1330593 L4 length:4 (13,32)->(10,32))                   0.120     3.419
| (CHANX:1330349 L4 length:4 (10,32)->(7,32))                    0.120     3.539
| (CHANX:1330097 L4 length:4 (7,32)->(4,32))                     0.120     3.659
| (CHANY:1722134 L1 length:1 (3,33)->(3,33))                     0.108     3.767
| (CHANX:1338181 L4 length:3 (3,33)->(1,33))                     0.120     3.887
| (CHANX:1338139 L1 length:1 (1,33)->(1,33))                     0.108     3.995
| (CHANY:1703816 L1 length:1 (0,34)->(0,34))                     0.108     4.103
| (IPIN:482086 side: (RIGHT,) (0,34))                            0.164     4.267
| (intra 'io' routing)                                           0.118     4.384
out:P[37].outpad[0] (.output at (0,34))                         -0.000     4.384
data arrival time                                                          4.384

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.384


#Path 68
Startpoint: P[31].Q[0] (dffsre at (19,30) clocked by clk)
Endpoint  : out:P[31].outpad[0] (.output at (0,31) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[31].C[0] (dffsre at (19,30))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[31].Q[0] (dffsre at (19,30)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:428607 side: (TOP,) (19,30))                             0.000     2.951
| (CHANX:1314189 L4 length:4 (19,30)->(16,30))                   0.120     3.071
| (CHANX:1313937 L4 length:4 (16,30)->(13,30))                   0.120     3.191
| (CHANY:1777054 L1 length:1 (12,31)->(12,31))                   0.108     3.299
| (CHANX:1322057 L4 length:4 (12,31)->(9,31))                    0.120     3.419
| (CHANY:1752654 L1 length:1 (8,32)->(8,32))                     0.108     3.527
| (CHANX:1330177 L4 length:4 (8,32)->(5,32))                     0.120     3.647
| (CHANY:1728254 L1 length:1 (4,33)->(4,33))                     0.108     3.755
| (CHANX:1338183 L4 length:4 (4,33)->(1,33))                     0.120     3.875
| (CHANX:1338141 L1 length:1 (1,33)->(1,33))                     0.108     3.983
| (CHANY:1703569 L4 length:4 (0,33)->(0,30))                     0.120     4.103
| (IPIN:436176 side: (RIGHT,) (0,31))                            0.164     4.267
| (intra 'io' routing)                                           0.118     4.384
out:P[31].outpad[0] (.output at (0,31))                         -0.000     4.384
data arrival time                                                          4.384

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.384


#Path 69
Startpoint: P[36].Q[0] (dffsre at (17,30) clocked by clk)
Endpoint  : out:P[36].outpad[0] (.output at (0,33) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[36].C[0] (dffsre at (17,30))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[36].Q[0] (dffsre at (17,30)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:428496 side: (RIGHT,) (17,30))                           0.000     2.951
| (CHANY:1807596 L4 length:4 (17,30)->(17,33))                   0.120     3.071
| (CHANX:1322479 L4 length:4 (17,31)->(14,31))                   0.120     3.191
| (CHANX:1322247 L4 length:4 (14,31)->(11,31))                   0.120     3.311
| (CHANY:1764783 L1 length:1 (10,31)->(10,31))                   0.108     3.419
| (CHANX:1313491 L4 length:4 (10,30)->(7,30))                    0.120     3.539
| (CHANY:1746363 L1 length:1 (7,30)->(7,30))                     0.108     3.647
| (CHANX:1304791 L4 length:4 (7,29)->(4,29))                     0.120     3.767
| (CHANX:1304447 L4 length:4 (4,29)->(1,29))                     0.120     3.887
| (CHANY:1703564 L4 length:4 (0,30)->(0,33))                     0.120     4.007
| (IPIN:473038 side: (RIGHT,) (0,33))                            0.164     4.171
| (intra 'io' routing)                                           0.118     4.288
out:P[36].outpad[0] (.output at (0,33))                         -0.000     4.288
data arrival time                                                          4.288

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.288
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.288


#Path 70
Startpoint: P[33].Q[0] (dffsre at (19,30) clocked by clk)
Endpoint  : out:P[33].outpad[0] (.output at (0,32) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[33].C[0] (dffsre at (19,30))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[33].Q[0] (dffsre at (19,30)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:428605 side: (TOP,) (19,30))                             0.000     2.951
| (CHANX:1314181 L4 length:4 (19,30)->(16,30))                   0.120     3.071
| (CHANY:1795329 L1 length:1 (15,30)->(15,30))                   0.108     3.179
| (CHANX:1305425 L4 length:4 (15,29)->(12,29))                   0.120     3.299
| (CHANY:1770765 L1 length:1 (11,29)->(11,29))                   0.108     3.407
| (CHANX:1296669 L4 length:4 (11,28)->(8,28))                    0.120     3.527
| (CHANX:1296417 L4 length:4 (8,28)->(5,28))                     0.120     3.647
| (CHANY:1727934 L1 length:1 (4,29)->(4,29))                     0.108     3.755
| (CHANX:1304423 L4 length:4 (4,29)->(1,29))                     0.120     3.875
| (CHANY:1703540 L4 length:4 (0,30)->(0,33))                     0.120     3.995
| (IPIN:445376 side: (RIGHT,) (0,32))                            0.164     4.159
| (intra 'io' routing)                                           0.118     4.276
out:P[33].outpad[0] (.output at (0,32))                         -0.000     4.276
data arrival time                                                          4.276

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.276
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.276


#Path 71
Startpoint: P[28].Q[0] (dffsre at (20,31) clocked by clk)
Endpoint  : out:P[28].outpad[0] (.output at (0,29) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[28].C[0] (dffsre at (20,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[28].Q[0] (dffsre at (20,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:437929 side: (TOP,) (20,31))                             0.000     2.951
| (CHANX:1322713 L4 length:4 (20,31)->(17,31))                   0.120     3.071
| (CHANX:1322547 L4 length:4 (18,31)->(15,31))                   0.120     3.191
| (CHANY:1789283 L1 length:1 (14,31)->(14,31))                   0.108     3.299
| (CHANX:1313791 L4 length:4 (14,30)->(11,30))                   0.120     3.419
| (CHANY:1764719 L1 length:1 (10,30)->(10,30))                   0.108     3.527
| (CHANX:1305035 L4 length:4 (10,29)->(7,29))                    0.120     3.647
| (CHANX:1304795 L4 length:4 (7,29)->(4,29))                     0.120     3.767
| (CHANX:1304495 L4 length:4 (4,29)->(1,29))                     0.120     3.887
| (CHANY:1703455 L1 length:1 (0,29)->(0,29))                     0.108     3.995
| (IPIN:413390 side: (RIGHT,) (0,29))                            0.164     4.159
| (intra 'io' routing)                                           0.118     4.276
out:P[28].outpad[0] (.output at (0,29))                         -0.000     4.276
data arrival time                                                          4.276

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.276
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.276


#Path 72
Startpoint: P[27].Q[0] (dffsre at (16,31) clocked by clk)
Endpoint  : out:P[27].outpad[0] (.output at (0,29) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[27].C[0] (dffsre at (16,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[27].Q[0] (dffsre at (16,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:437568 side: (TOP,) (16,31))                             0.000     2.951
| (CHANX:1322403 L4 length:4 (16,31)->(13,31))                   0.120     3.071
| (CHANY:1777027 L1 length:1 (12,31)->(12,31))                   0.108     3.179
| (CHANX:1313647 L4 length:4 (12,30)->(9,30))                    0.120     3.299
| (CHANY:1752463 L1 length:1 (8,30)->(8,30))                     0.108     3.407
| (CHANX:1304891 L4 length:4 (8,29)->(5,29))                     0.120     3.527
| (CHANY:1740161 L1 length:1 (6,29)->(6,29))                     0.108     3.635
| (CHANX:1296273 L4 length:4 (6,28)->(3,28))                     0.120     3.755
| (CHANX:1296023 L4 length:4 (4,28)->(1,28))                     0.120     3.875
| (CHANY:1703420 L1 length:1 (0,29)->(0,29))                     0.108     3.983
| (IPIN:413254 side: (RIGHT,) (0,29))                            0.164     4.147
| (intra 'io' routing)                                           0.118     4.264
out:P[27].outpad[0] (.output at (0,29))                         -0.000     4.264
data arrival time                                                          4.264

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.264
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.264


#Path 73
Startpoint: P[26].Q[0] (dffsre at (16,31) clocked by clk)
Endpoint  : out:P[26].outpad[0] (.output at (0,28) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[26].C[0] (dffsre at (16,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[26].Q[0] (dffsre at (16,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:437562 side: (TOP,) (16,31))                             0.000     2.951
| (CHANX:1322379 L4 length:4 (16,31)->(13,31))                   0.120     3.071
| (CHANY:1777051 L1 length:1 (12,31)->(12,31))                   0.108     3.179
| (CHANX:1313623 L4 length:4 (12,30)->(9,30))                    0.120     3.299
| (CHANY:1758599 L1 length:1 (9,30)->(9,30))                     0.108     3.407
| (CHANX:1304955 L4 length:4 (9,29)->(6,29))                     0.120     3.527
| (CHANX:1304871 L4 length:4 (8,29)->(5,29))                     0.120     3.647
| (CHANY:1727919 L1 length:1 (4,29)->(4,29))                     0.108     3.755
| (CHANX:1296055 L4 length:4 (4,28)->(1,28))                     0.120     3.875
| (CHANY:1703375 L1 length:1 (0,28)->(0,28))                     0.108     3.983
| (IPIN:404190 side: (RIGHT,) (0,28))                            0.164     4.147
| (intra 'io' routing)                                           0.118     4.264
out:P[26].outpad[0] (.output at (0,28))                         -0.000     4.264
data arrival time                                                          4.264

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.264
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.264


#Path 74
Startpoint: P[30].Q[0] (dffsre at (17,33) clocked by clk)
Endpoint  : out:P[30].outpad[0] (.output at (0,30) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[30].C[0] (dffsre at (17,33))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[30].Q[0] (dffsre at (17,33)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:474421 side: (RIGHT,) (17,33))                           0.000     2.951
| (CHANY:1807783 L1 length:1 (17,33)->(17,33))                   0.108     3.059
| (CHANX:1330931 L4 length:4 (17,32)->(14,32))                   0.120     3.179
| (CHANY:1789363 L1 length:1 (14,32)->(14,32))                   0.108     3.287
| (CHANX:1322231 L4 length:4 (14,31)->(11,31))                   0.120     3.407
| (CHANY:1764799 L1 length:1 (10,31)->(10,31))                   0.108     3.515
| (CHANX:1313475 L4 length:4 (10,30)->(7,30))                    0.120     3.635
| (CHANX:1313235 L4 length:4 (7,30)->(4,30))                     0.120     3.755
| (CHANX:1312935 L4 length:4 (4,30)->(1,30))                     0.120     3.875
| (CHANY:1703535 L1 length:1 (0,30)->(0,30))                     0.108     3.983
| (IPIN:427112 side: (RIGHT,) (0,30))                            0.164     4.147
| (intra 'io' routing)                                           0.118     4.264
out:P[30].outpad[0] (.output at (0,30))                         -0.000     4.264
data arrival time                                                          4.264

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.264
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.264


#Path 75
Startpoint: P[34].Q[0] (dffsre at (17,30) clocked by clk)
Endpoint  : out:P[34].outpad[0] (.output at (0,32) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[34].C[0] (dffsre at (17,30))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[34].Q[0] (dffsre at (17,30)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:428489 side: (TOP,) (17,30))                             0.000     2.951
| (CHANX:1314033 L4 length:4 (17,30)->(14,30))                   0.120     3.071
| (CHANX:1313789 L4 length:4 (14,30)->(11,30))                   0.120     3.191
| (CHANY:1764721 L1 length:1 (10,30)->(10,30))                   0.108     3.299
| (CHANX:1305033 L4 length:4 (10,29)->(7,29))                    0.120     3.419
| (CHANY:1740157 L1 length:1 (6,29)->(6,29))                     0.108     3.527
| (CHANX:1296277 L4 length:4 (6,28)->(3,28))                     0.120     3.647
| (CHANX:1296071 L4 length:4 (4,28)->(1,28))                     0.120     3.767
| (CHANY:1703468 L4 length:4 (0,29)->(0,32))                     0.120     3.887
| (IPIN:445512 side: (RIGHT,) (0,32))                            0.164     4.051
| (intra 'io' routing)                                           0.118     4.168
out:P[34].outpad[0] (.output at (0,32))                         -0.000     4.168
data arrival time                                                          4.168

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.168
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.168


#Path 76
Startpoint: P[25].Q[0] (dffsre at (16,31) clocked by clk)
Endpoint  : out:P[25].outpad[0] (.output at (0,28) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[25].C[0] (dffsre at (16,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[25].Q[0] (dffsre at (16,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:437564 side: (TOP,) (16,31))                             0.000     2.951
| (CHANX:1322395 L4 length:4 (16,31)->(13,31))                   0.120     3.071
| (CHANX:1322233 L4 length:4 (14,31)->(11,31))                   0.120     3.191
| (CHANY:1764797 L1 length:1 (10,31)->(10,31))                   0.108     3.299
| (CHANX:1313477 L4 length:4 (10,30)->(7,30))                    0.120     3.419
| (CHANX:1313241 L4 length:4 (7,30)->(4,30))                     0.120     3.539
| (CHANX:1313007 L4 length:4 (4,30)->(1,30))                     0.120     3.659
| (CHANX:1312849 L1 length:1 (1,30)->(1,30))                     0.108     3.767
| (CHANY:1703301 L4 length:4 (0,30)->(0,27))                     0.120     3.887
| (IPIN:404054 side: (RIGHT,) (0,28))                            0.164     4.051
| (intra 'io' routing)                                           0.118     4.168
out:P[25].outpad[0] (.output at (0,28))                          0.000     4.168
data arrival time                                                          4.168

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.168
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.168


#Path 77
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo15.D[0] (dffsre at (16,31) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANY:1801290 L1 length:1 (16,28)->(16,28))                       0.108     2.163
| (CHANX:1297378 L4 length:4 (17,28)->(20,28))                       0.120     2.283
| (CHANY:1825854 L1 length:1 (20,29)->(20,29))                       0.108     2.391
| (CHANX:1305817 L4 length:4 (20,29)->(17,29))                       0.120     2.511
| (IPIN:415584 side: (TOP,) (17,29))                                 0.164     2.675
| (intra 'clb' routing)                                              0.208     2.883
$abc$1403$li15_li15.in[1] (.names at (17,29))                        0.000     2.883
| (primitive '.names' combinational delay)                           0.280     3.163
$abc$1403$li15_li15.out[0] (.names at (17,29))                       0.000     3.163
| (intra 'clb' routing)                                              0.149     3.312
| (OPIN:415571 side: (RIGHT,) (17,29))                               0.000     3.312
| (CHANY:1807498 L4 length:4 (17,29)->(17,32))                       0.120     3.432
| (CHANX:1322667 L1 length:1 (17,31)->(17,31))                       0.108     3.540
| (CHANY:1801323 L4 length:4 (16,31)->(16,28))                       0.120     3.660
| (IPIN:437622 side: (RIGHT,) (16,31))                               0.164     3.823
| (intra 'clb' routing)                                              0.278     4.101
$abc$1403$lo15.D[0] (dffsre at (16,31))                              0.000     4.101
data arrival time                                                              4.101

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo15.C[0] (dffsre at (16,31))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -4.101
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.066


#Path 78
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo19.D[0] (dffsre at (19,30) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANY:1801290 L1 length:1 (16,28)->(16,28))                       0.108     2.163
| (CHANX:1297378 L4 length:4 (17,28)->(20,28))                       0.120     2.283
| (CHANY:1825854 L1 length:1 (20,29)->(20,29))                       0.108     2.391
| (CHANX:1305817 L4 length:4 (20,29)->(17,29))                       0.120     2.511
| (CHANX:1305781 L1 length:1 (17,29)->(17,29))                       0.108     2.619
| (CHANY:1801418 L1 length:1 (16,30)->(16,30))                       0.108     2.727
| (CHANX:1314141 L1 length:1 (16,30)->(16,30))                       0.108     2.835
| (IPIN:428387 side: (TOP,) (16,30))                                 0.164     2.999
| (intra 'clb' routing)                                              0.208     3.207
$abc$1403$li19_li19.in[1] (.names at (16,30))                        0.000     3.207
| (primitive '.names' combinational delay)                           0.070     3.277
$abc$1403$li19_li19.out[0] (.names at (16,30))                       0.000     3.277
| (intra 'clb' routing)                                              0.149     3.426
| (OPIN:428364 side: (TOP,) (16,30))                                 0.000     3.426
| (CHANX:1314178 L4 length:4 (16,30)->(19,30))                       0.120     3.546
| (IPIN:428640 side: (TOP,) (19,30))                                 0.164     3.709
| (intra 'clb' routing)                                              0.328     4.037
$abc$1403$lo19.D[0] (dffsre at (19,30))                              0.000     4.037
data arrival time                                                              4.037

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo19.C[0] (dffsre at (19,30))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -4.037
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.002


#Path 79
Startpoint: A[5].inpad[0] (.input at (0,6) clocked by clk)
Endpoint  : $abc$1403$lo05.D[0] (dffsre at (17,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[5].inpad[0] (.input at (0,6))                                      0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:114728 side: (RIGHT,) (0,6))                                 0.000     0.099
| (CHANY:1701616 L4 length:4 (0,6)->(0,9))                           0.120     0.219
| (CHANX:1135732 L4 length:2 (1,9)->(2,9))                           0.120     0.339
| (CHANX:1135784 L1 length:1 (2,9)->(2,9))                           0.108     0.447
| (CHANY:1714208 L4 length:4 (2,10)->(2,13))                         0.120     0.567
| (CHANX:1161196 L1 length:1 (3,12)->(3,12))                         0.108     0.675
| (CHANY:1720556 L4 length:4 (3,13)->(3,16))                         0.120     0.795
| (CHANX:1195032 L1 length:1 (4,16)->(4,16))                         0.108     0.903
| (CHANY:1727000 L4 length:4 (4,17)->(4,20))                         0.120     1.023
| (CHANX:1220492 L4 length:4 (5,19)->(8,19))                         0.120     1.143
| (CHANY:1751660 L1 length:1 (8,20)->(8,20))                         0.108     1.251
| (CHANX:1229248 L4 length:4 (9,20)->(12,20))                        0.120     1.371
| (CHANY:1770116 L1 length:1 (11,21)->(11,21))                       0.108     1.479
| (CHANX:1237912 L4 length:4 (12,21)->(15,21))                       0.120     1.599
| (CHANY:1788588 L4 length:4 (14,22)->(14,25))                       0.120     1.719
| (CHANY:1788816 L4 length:4 (14,25)->(14,28))                       0.120     1.839
| (CHANX:1297212 L1 length:1 (15,28)->(15,28))                       0.108     1.947
| (CHANY:1795260 L4 length:4 (15,29)->(15,32))                       0.120     2.067
| (CHANX:1314150 L1 length:1 (16,30)->(16,30))                       0.108     2.175
| (CHANY:1801562 L4 length:4 (16,31)->(16,34))                       0.120     2.295
| (CHANX:1339538 L1 length:1 (17,33)->(17,33))                       0.108     2.403
| (IPIN:474432 side: (TOP,) (17,33))                                 0.164     2.567
| (intra 'clb' routing)                                              0.208     2.775
$abc$1403$li05_li05.in[0] (.names at (17,33))                        0.000     2.775
| (primitive '.names' combinational delay)                           0.280     3.055
$abc$1403$li05_li05.out[0] (.names at (17,33))                       0.000     3.055
| (intra 'clb' routing)                                              0.149     3.204
| (OPIN:474409 side: (TOP,) (17,33))                                 0.000     3.204
| (CHANX:1339540 L1 length:1 (17,33)->(17,33))                       0.108     3.312
| (CHANY:1807779 L1 length:1 (17,33)->(17,33))                       0.108     3.420
| (IPIN:474457 side: (RIGHT,) (17,33))                               0.164     3.583
| (intra 'clb' routing)                                              0.378     3.961
$abc$1403$lo05.D[0] (dffsre at (17,33))                              0.000     3.961
data arrival time                                                              3.961

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo05.C[0] (dffsre at (17,33))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.961
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.926


#Path 80
Startpoint: A[0].inpad[0] (.input at (0,3) clocked by clk)
Endpoint  : $abc$1403$lo00.D[0] (dffsre at (20,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[0].inpad[0] (.input at (0,3))                                      0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:82640 side: (RIGHT,) (0,3))                                  0.000     0.099
| (CHANY:1701382 L4 length:4 (0,3)->(0,6))                           0.120     0.219
| (CHANX:1093396 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707676 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127352 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714120 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152812 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738780 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161568 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161756 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763396 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANY:1763640 L4 length:4 (10,16)->(10,19))                       0.120     1.371
| (CHANY:1763892 L4 length:4 (10,19)->(10,22))                       0.120     1.491
| (CHANX:1246216 L1 length:1 (11,22)->(11,22))                       0.108     1.599
| (CHANY:1770256 L1 length:1 (11,23)->(11,23))                       0.108     1.707
| (CHANX:1254812 L4 length:4 (12,23)->(15,23))                       0.120     1.827
| (CHANY:1794820 L1 length:1 (15,24)->(15,24))                       0.108     1.935
| (CHANX:1263568 L4 length:4 (16,24)->(19,24))                       0.120     2.055
| (CHANX:1263674 L1 length:1 (18,24)->(18,24))                       0.108     2.163
| (CHANY:1813318 L4 length:4 (18,25)->(18,28))                       0.120     2.283
| (CHANX:1297510 L1 length:1 (19,28)->(19,28))                       0.108     2.391
| (CHANY:1819762 L4 length:4 (19,29)->(19,32))                       0.120     2.511
| (CHANX:1331346 L1 length:1 (20,32)->(20,32))                       0.108     2.619
| (IPIN:450384 side: (TOP,) (20,32))                                 0.164     2.783
| (intra 'clb' routing)                                              0.208     2.991
$abc$1403$li00_li00.in[0] (.names at (20,32))                        0.000     2.991
| (primitive '.names' combinational delay)                           0.280     3.271
$abc$1403$li00_li00.out[0] (.names at (20,32))                       0.000     3.271
| (intra 'clb' routing)                                              0.583     3.854
$abc$1403$lo00.D[0] (dffsre at (20,32))                              0.000     3.854
data arrival time                                                              3.854

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.854
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.818


#Path 81
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo04.D[0] (dffsre at (19,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANX:1297362 L1 length:1 (17,28)->(17,28))                       0.108     2.163
| (CHANY:1807510 L4 length:4 (17,29)->(17,32))                       0.120     2.283
| (CHANY:1807578 L4 length:4 (17,30)->(17,33))                       0.120     2.403
| (CHANY:1807786 L1 length:1 (17,33)->(17,33))                       0.108     2.511
| (CHANX:1339682 L4 length:4 (18,33)->(21,33))                       0.120     2.631
| (IPIN:474556 side: (TOP,) (19,33))                                 0.164     2.795
| (intra 'clb' routing)                                              0.208     3.003
$abc$1403$li04_li04.in[1] (.names at (19,33))                        0.000     3.003
| (primitive '.names' combinational delay)                           0.170     3.173
$abc$1403$li04_li04.out[0] (.names at (19,33))                       0.000     3.173
| (intra 'clb' routing)                                              0.643     3.816
$abc$1403$lo04.D[0] (dffsre at (19,33))                              0.000     3.816
data arrival time                                                              3.816

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo04.C[0] (dffsre at (19,33))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.816
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.780


#Path 82
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo13.D[0] (dffsre at (19,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANX:1297362 L1 length:1 (17,28)->(17,28))                       0.108     2.163
| (CHANY:1807510 L4 length:4 (17,29)->(17,32))                       0.120     2.283
| (CHANY:1807578 L4 length:4 (17,30)->(17,33))                       0.120     2.403
| (CHANY:1807786 L1 length:1 (17,33)->(17,33))                       0.108     2.511
| (CHANX:1339682 L4 length:4 (18,33)->(21,33))                       0.120     2.631
| (IPIN:474556 side: (TOP,) (19,33))                                 0.164     2.795
| (intra 'clb' routing)                                              0.208     3.003
$abc$1403$li13_li13.in[1] (.names at (19,33))                        0.000     3.003
| (primitive '.names' combinational delay)                           0.280     3.283
$abc$1403$li13_li13.out[0] (.names at (19,33))                       0.000     3.283
| (intra 'clb' routing)                                              0.533     3.816
$abc$1403$lo13.D[0] (dffsre at (19,33))                              0.000     3.816
data arrival time                                                              3.816

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo13.C[0] (dffsre at (19,33))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.816
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.780


#Path 83
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo18.D[0] (dffsre at (17,29) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANY:1801290 L1 length:1 (16,28)->(16,28))                       0.108     2.163
| (CHANX:1297378 L4 length:4 (17,28)->(20,28))                       0.120     2.283
| (CHANY:1825854 L1 length:1 (20,29)->(20,29))                       0.108     2.391
| (CHANX:1305817 L4 length:4 (20,29)->(17,29))                       0.120     2.511
| (IPIN:415584 side: (TOP,) (17,29))                                 0.164     2.675
| (intra 'clb' routing)                                              0.208     2.883
$abc$1403$li18_li18.in[1] (.names at (17,29))                        0.000     2.883
| (primitive '.names' combinational delay)                           0.280     3.163
$abc$1403$li18_li18.out[0] (.names at (17,29))                       0.000     3.163
| (intra 'clb' routing)                                              0.643     3.806
$abc$1403$lo18.D[0] (dffsre at (17,29))                              0.000     3.806
data arrival time                                                              3.806

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo18.C[0] (dffsre at (17,29))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.806
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.770


#Path 84
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo17.D[0] (dffsre at (17,29) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANY:1801290 L1 length:1 (16,28)->(16,28))                       0.108     2.163
| (CHANX:1297378 L4 length:4 (17,28)->(20,28))                       0.120     2.283
| (CHANY:1825854 L1 length:1 (20,29)->(20,29))                       0.108     2.391
| (CHANX:1305817 L4 length:4 (20,29)->(17,29))                       0.120     2.511
| (IPIN:415584 side: (TOP,) (17,29))                                 0.164     2.675
| (intra 'clb' routing)                                              0.208     2.883
$abc$1403$li17_li17.in[1] (.names at (17,29))                        0.000     2.883
| (primitive '.names' combinational delay)                           0.280     3.163
$abc$1403$li17_li17.out[0] (.names at (17,29))                       0.000     3.163
| (intra 'clb' routing)                                              0.643     3.806
$abc$1403$lo17.D[0] (dffsre at (17,29))                              0.000     3.806
data arrival time                                                              3.806

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo17.C[0] (dffsre at (17,29))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.806
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.770


#Path 85
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo02.D[0] (dffsre at (20,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANY:1801290 L1 length:1 (16,28)->(16,28))                       0.108     2.163
| (CHANX:1297378 L4 length:4 (17,28)->(20,28))                       0.120     2.283
| (CHANX:1297504 L1 length:1 (19,28)->(19,28))                       0.108     2.391
| (CHANY:1819768 L4 length:4 (19,29)->(19,32))                       0.120     2.511
| (CHANX:1331340 L1 length:1 (20,32)->(20,32))                       0.108     2.619
| (IPIN:450381 side: (TOP,) (20,32))                                 0.164     2.783
| (intra 'clb' routing)                                              0.208     2.991
$abc$1403$li02_li02.in[1] (.names at (20,32))                        0.000     2.991
| (primitive '.names' combinational delay)                           0.170     3.161
$abc$1403$li02_li02.out[0] (.names at (20,32))                       0.000     3.161
| (intra 'clb' routing)                                              0.643     3.804
$abc$1403$lo02.D[0] (dffsre at (20,32))                              0.000     3.804
data arrival time                                                              3.804

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo02.C[0] (dffsre at (20,32))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.804
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.768


#Path 86
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo12.D[0] (dffsre at (20,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANY:1801290 L1 length:1 (16,28)->(16,28))                       0.108     2.163
| (CHANX:1297378 L4 length:4 (17,28)->(20,28))                       0.120     2.283
| (CHANX:1297504 L1 length:1 (19,28)->(19,28))                       0.108     2.391
| (CHANY:1819768 L4 length:4 (19,29)->(19,32))                       0.120     2.511
| (CHANX:1331340 L1 length:1 (20,32)->(20,32))                       0.108     2.619
| (IPIN:450381 side: (TOP,) (20,32))                                 0.164     2.783
| (intra 'clb' routing)                                              0.208     2.991
$abc$1403$li12_li12.in[1] (.names at (20,32))                        0.000     2.991
| (primitive '.names' combinational delay)                           0.280     3.271
$abc$1403$li12_li12.out[0] (.names at (20,32))                       0.000     3.271
| (intra 'clb' routing)                                              0.533     3.804
$abc$1403$lo12.D[0] (dffsre at (20,32))                              0.000     3.804
data arrival time                                                              3.804

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo12.C[0] (dffsre at (20,32))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.804
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.768


#Path 87
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo08.D[0] (dffsre at (17,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANX:1297362 L1 length:1 (17,28)->(17,28))                       0.108     2.163
| (CHANY:1807510 L4 length:4 (17,29)->(17,32))                       0.120     2.283
| (CHANY:1807578 L4 length:4 (17,30)->(17,33))                       0.120     2.403
| (CHANX:1339341 L4 length:4 (17,33)->(14,33))                       0.120     2.523
| (IPIN:474431 side: (TOP,) (17,33))                                 0.164     2.687
| (intra 'clb' routing)                                              0.208     2.895
$abc$1403$li08_li08.in[1] (.names at (17,33))                        0.000     2.895
| (primitive '.names' combinational delay)                           0.280     3.175
$abc$1403$li08_li08.out[0] (.names at (17,33))                       0.000     3.175
| (intra 'clb' routing)                                              0.583     3.758
$abc$1403$lo08.D[0] (dffsre at (17,33))                              0.000     3.758
data arrival time                                                              3.758

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo08.C[0] (dffsre at (17,33))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.758
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.722


#Path 88
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo14.D[0] (dffsre at (19,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANX:1297362 L1 length:1 (17,28)->(17,28))                       0.108     2.163
| (CHANY:1807510 L4 length:4 (17,29)->(17,32))                       0.120     2.283
| (CHANY:1807578 L4 length:4 (17,30)->(17,33))                       0.120     2.403
| (CHANY:1807786 L1 length:1 (17,33)->(17,33))                       0.108     2.511
| (CHANX:1339682 L4 length:4 (18,33)->(21,33))                       0.120     2.631
| (IPIN:474556 side: (TOP,) (19,33))                                 0.164     2.795
| (intra 'clb' routing)                                              0.208     3.003
$abc$1403$li14_li14.in[1] (.names at (19,33))                        0.000     3.003
| (primitive '.names' combinational delay)                           0.170     3.173
$abc$1403$li14_li14.out[0] (.names at (19,33))                       0.000     3.173
| (intra 'clb' routing)                                              0.583     3.756
$abc$1403$lo14.D[0] (dffsre at (19,33))                              0.000     3.756
data arrival time                                                              3.756

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo14.C[0] (dffsre at (19,33))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.756
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.720


#Path 89
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo09.D[0] (dffsre at (19,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANX:1297362 L1 length:1 (17,28)->(17,28))                       0.108     2.163
| (CHANY:1807510 L4 length:4 (17,29)->(17,32))                       0.120     2.283
| (CHANY:1807578 L4 length:4 (17,30)->(17,33))                       0.120     2.403
| (CHANY:1807786 L1 length:1 (17,33)->(17,33))                       0.108     2.511
| (CHANX:1339682 L4 length:4 (18,33)->(21,33))                       0.120     2.631
| (IPIN:474556 side: (TOP,) (19,33))                                 0.164     2.795
| (intra 'clb' routing)                                              0.208     3.003
$abc$1403$li09_li09.in[1] (.names at (19,33))                        0.000     3.003
| (primitive '.names' combinational delay)                           0.170     3.173
$abc$1403$li09_li09.out[0] (.names at (19,33))                       0.000     3.173
| (intra 'clb' routing)                                              0.583     3.756
$abc$1403$lo09.D[0] (dffsre at (19,33))                              0.000     3.756
data arrival time                                                              3.756

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo09.C[0] (dffsre at (19,33))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.756
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.720


#Path 90
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo01.D[0] (dffsre at (20,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANY:1801290 L1 length:1 (16,28)->(16,28))                       0.108     2.163
| (CHANX:1297378 L4 length:4 (17,28)->(20,28))                       0.120     2.283
| (CHANX:1297504 L1 length:1 (19,28)->(19,28))                       0.108     2.391
| (CHANY:1819768 L4 length:4 (19,29)->(19,32))                       0.120     2.511
| (CHANX:1331340 L1 length:1 (20,32)->(20,32))                       0.108     2.619
| (IPIN:450381 side: (TOP,) (20,32))                                 0.164     2.783
| (intra 'clb' routing)                                              0.208     2.991
$abc$1403$li01_li01.in[1] (.names at (20,32))                        0.000     2.991
| (primitive '.names' combinational delay)                           0.170     3.161
$abc$1403$li01_li01.out[0] (.names at (20,32))                       0.000     3.161
| (intra 'clb' routing)                                              0.583     3.744
$abc$1403$lo01.D[0] (dffsre at (20,32))                              0.000     3.744
data arrival time                                                              3.744

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo01.C[0] (dffsre at (20,32))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.744
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.708


#Path 91
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo16.D[0] (dffsre at (17,29) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANY:1801290 L1 length:1 (16,28)->(16,28))                       0.108     2.163
| (CHANX:1297378 L4 length:4 (17,28)->(20,28))                       0.120     2.283
| (CHANY:1825854 L1 length:1 (20,29)->(20,29))                       0.108     2.391
| (CHANX:1305817 L4 length:4 (20,29)->(17,29))                       0.120     2.511
| (IPIN:415584 side: (TOP,) (17,29))                                 0.164     2.675
| (intra 'clb' routing)                                              0.208     2.883
$abc$1403$li16_li16.in[1] (.names at (17,29))                        0.000     2.883
| (primitive '.names' combinational delay)                           0.280     3.163
$abc$1403$li16_li16.out[0] (.names at (17,29))                       0.000     3.163
| (intra 'clb' routing)                                              0.533     3.696
$abc$1403$lo16.D[0] (dffsre at (17,29))                              0.000     3.696
data arrival time                                                              3.696

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo16.C[0] (dffsre at (17,29))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.696
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.660


#Path 92
Startpoint: A[3].inpad[0] (.input at (0,5) clocked by clk)
Endpoint  : $abc$1403$lo03.D[0] (dffsre at (16,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[3].inpad[0] (.input at (0,5))                                      0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:101006 side: (RIGHT,) (0,5))                                 0.000     0.099
| (CHANY:1701560 L4 length:4 (0,5)->(0,8))                           0.120     0.219
| (CHANY:1701812 L4 length:4 (0,8)->(0,11))                          0.120     0.339
| (CHANX:1152576 L4 length:4 (1,11)->(4,11))                         0.120     0.459
| (CHANY:1714358 L4 length:4 (2,12)->(2,15))                         0.120     0.579
| (CHANX:1186510 L1 length:1 (3,15)->(3,15))                         0.108     0.687
| (CHANY:1720802 L4 length:4 (3,16)->(3,19))                         0.120     0.807
| (CHANY:1720978 L1 length:1 (3,19)->(3,19))                         0.108     0.915
| (CHANX:1220410 L4 length:4 (4,19)->(7,19))                         0.120     1.035
| (CHANY:1745542 L1 length:1 (7,20)->(7,20))                         0.108     1.143
| (CHANX:1229166 L4 length:4 (8,20)->(11,20))                        0.120     1.263
| (CHANX:1229268 L1 length:1 (10,20)->(10,20))                       0.108     1.371
| (CHANY:1764044 L4 length:4 (10,21)->(10,24))                       0.120     1.491
| (CHANX:1263104 L1 length:1 (11,24)->(11,24))                       0.108     1.599
| (CHANY:1770488 L4 length:4 (11,25)->(11,28))                       0.120     1.719
| (CHANX:1296940 L1 length:1 (12,28)->(12,28))                       0.108     1.827
| (CHANY:1776932 L4 length:4 (12,29)->(12,32))                       0.120     1.947
| (CHANY:1777128 L1 length:1 (12,32)->(12,32))                       0.108     2.055
| (CHANX:1330820 L4 length:4 (13,32)->(16,32))                       0.120     2.175
| (CHANX:1331032 L1 length:1 (16,32)->(16,32))                       0.108     2.283
| (CHANY:1801591 L1 length:1 (16,32)->(16,32))                       0.108     2.391
| (IPIN:449239 side: (RIGHT,) (16,32))                               0.164     2.555
| (intra 'clb' routing)                                              0.208     2.763
$abc$1403$li03_li03.in[0] (.names at (16,32))                        0.000     2.763
| (primitive '.names' combinational delay)                           0.220     2.983
$abc$1403$li03_li03.out[0] (.names at (16,32))                       0.000     2.983
| (intra 'clb' routing)                                              0.643     3.626
$abc$1403$lo03.D[0] (dffsre at (16,32))                              0.000     3.626
data arrival time                                                              3.626

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo03.C[0] (dffsre at (16,32))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.626
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.590


#Path 93
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo06.D[0] (dffsre at (16,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANX:1297362 L1 length:1 (17,28)->(17,28))                       0.108     2.163
| (CHANY:1807510 L4 length:4 (17,29)->(17,32))                       0.120     2.283
| (CHANX:1330913 L4 length:4 (17,32)->(14,32))                       0.120     2.403
| (IPIN:449216 side: (TOP,) (16,32))                                 0.164     2.567
| (intra 'clb' routing)                                              0.208     2.775
$abc$1403$li06_li06.in[1] (.names at (16,32))                        0.000     2.775
| (primitive '.names' combinational delay)                           0.280     3.055
$abc$1403$li06_li06.out[0] (.names at (16,32))                       0.000     3.055
| (intra 'clb' routing)                                              0.533     3.588
$abc$1403$lo06.D[0] (dffsre at (16,32))                              0.000     3.588
data arrival time                                                              3.588

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo06.C[0] (dffsre at (16,32))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.588
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.552


#Path 94
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo10.D[0] (dffsre at (16,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANX:1297362 L1 length:1 (17,28)->(17,28))                       0.108     2.163
| (CHANY:1807510 L4 length:4 (17,29)->(17,32))                       0.120     2.283
| (CHANX:1330913 L4 length:4 (17,32)->(14,32))                       0.120     2.403
| (IPIN:449216 side: (TOP,) (16,32))                                 0.164     2.567
| (intra 'clb' routing)                                              0.208     2.775
$abc$1403$li10_li10.in[1] (.names at (16,32))                        0.000     2.775
| (primitive '.names' combinational delay)                           0.170     2.945
$abc$1403$li10_li10.out[0] (.names at (16,32))                       0.000     2.945
| (intra 'clb' routing)                                              0.583     3.528
$abc$1403$lo10.D[0] (dffsre at (16,32))                              0.000     3.528
data arrival time                                                              3.528

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo10.C[0] (dffsre at (16,32))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.528
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.492


#Path 95
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo11.D[0] (dffsre at (16,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANX:1297362 L1 length:1 (17,28)->(17,28))                       0.108     2.163
| (CHANY:1807510 L4 length:4 (17,29)->(17,32))                       0.120     2.283
| (CHANX:1330913 L4 length:4 (17,32)->(14,32))                       0.120     2.403
| (IPIN:449216 side: (TOP,) (16,32))                                 0.164     2.567
| (intra 'clb' routing)                                              0.208     2.775
$abc$1403$li11_li11.in[1] (.names at (16,32))                        0.000     2.775
| (primitive '.names' combinational delay)                           0.170     2.945
$abc$1403$li11_li11.out[0] (.names at (16,32))                       0.000     2.945
| (intra 'clb' routing)                                              0.583     3.528
$abc$1403$lo11.D[0] (dffsre at (16,32))                              0.000     3.528
data arrival time                                                              3.528

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo11.C[0] (dffsre at (16,32))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.528
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.492


#Path 96
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo07.D[0] (dffsre at (17,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (OPIN:55114 side: (RIGHT,) (0,2))                                  0.000     0.099
| (CHANY:1701302 L4 length:4 (0,2)->(0,5))                           0.120     0.219
| (CHANX:1093398 L1 length:1 (1,4)->(1,4))                           0.108     0.327
| (CHANY:1707674 L4 length:4 (1,5)->(1,8))                           0.120     0.447
| (CHANX:1127354 L1 length:1 (2,8)->(2,8))                           0.108     0.555
| (CHANY:1714118 L4 length:4 (2,9)->(2,12))                          0.120     0.675
| (CHANX:1152806 L4 length:4 (3,11)->(6,11))                         0.120     0.795
| (CHANY:1738786 L1 length:1 (6,12)->(6,12))                         0.108     0.903
| (CHANX:1161562 L4 length:4 (7,12)->(10,12))                        0.120     1.023
| (CHANX:1161738 L1 length:1 (10,12)->(10,12))                       0.108     1.131
| (CHANY:1763414 L4 length:4 (10,13)->(10,16))                       0.120     1.251
| (CHANX:1195654 L4 length:4 (11,16)->(14,16))                       0.120     1.371
| (CHANX:1195854 L1 length:1 (14,16)->(14,16))                       0.108     1.479
| (CHANY:1788178 L4 length:4 (14,17)->(14,20))                       0.120     1.599
| (CHANX:1229690 L1 length:1 (15,20)->(15,20))                       0.108     1.707
| (CHANY:1794622 L4 length:4 (15,21)->(15,24))                       0.120     1.827
| (CHANX:1263526 L1 length:1 (16,24)->(16,24))                       0.108     1.935
| (CHANY:1801066 L4 length:4 (16,25)->(16,28))                       0.120     2.055
| (CHANX:1297362 L1 length:1 (17,28)->(17,28))                       0.108     2.163
| (CHANY:1807510 L4 length:4 (17,29)->(17,32))                       0.120     2.283
| (CHANY:1807578 L4 length:4 (17,30)->(17,33))                       0.120     2.403
| (CHANX:1339341 L4 length:4 (17,33)->(14,33))                       0.120     2.523
| (IPIN:474431 side: (TOP,) (17,33))                                 0.164     2.687
| (intra 'clb' routing)                                              0.208     2.895
$abc$1403$li07_li07.in[1] (.names at (17,33))                        0.000     2.895
| (primitive '.names' combinational delay)                           0.070     2.965
$abc$1403$li07_li07.out[0] (.names at (17,33))                       0.000     2.965
| (intra 'clb' routing)                                              0.533     3.498
$abc$1403$lo07.D[0] (dffsre at (17,33))                              0.000     3.498
data arrival time                                                              3.498

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing:global net)                                   0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo07.C[0] (dffsre at (17,33))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.498
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.462


#End of timing report
