; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; RUN: opt -S -vplan-func-vec -print-after-vplan-func-vec-lcssa < %s -disable-output | FileCheck %s

target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"


define void @test_uniform_lcssa_phi() {
; CHECK-LABEL:  VPlan IR for: test_uniform_lcssa_phi
; CHECK-NEXT:    [[BB0:BB[0-9]+]]: # preds:
; CHECK-NEXT:     [DA: Div] i32 [[VP_LANE:%.*]] = induction-init{add} i32 0 i32 1
; CHECK-NEXT:     [DA: Uni] br [[BB1:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB1]]: # preds: [[BB0]], [[BB1]]
; CHECK-NEXT:     [DA: Uni] i32 [[VP_IV:%.*]] = phi  [ i32 0, [[BB0]] ],  [ i32 [[VP_IV_NEXT:%.*]], [[BB1]] ]
; CHECK-NEXT:     [DA: Uni] i32 [[VP_IV_NEXT]] = add i32 [[VP_IV]] i32 1
; CHECK-NEXT:     [DA: Uni] i1 [[VP_EXITCOND:%.*]] = icmp eq i32 [[VP_IV]] i32 42
; CHECK-NEXT:     [DA: Uni] br i1 [[VP_EXITCOND]], [[BB2:BB[0-9]+]], [[BB1]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB2]]: # preds: [[BB1]]
; CHECK-NEXT:     [DA: Uni] i32 [[VP_IV_NEXT_LCSSA:%.*]] = phi  [ i32 [[VP_IV_NEXT]], [[BB1]] ]
; CHECK-NEXT:     [DA: Uni] i32 [[VP_USE:%.*]] = add i32 [[VP_IV_NEXT_LCSSA]] i32 42
; CHECK-NEXT:     [DA: Div] ret
; CHECK-NEXT:     [DA: Uni] br <External Block>
;
entry:
  %lane = call i32 @llvm.vplan.laneid()
  br label %header

header:
  %iv = phi i32 [ 0, %entry ], [ %iv.next, %header ]
  %iv.next = add nsw nuw i32 %iv, 1
  %exitcond = icmp eq i32 %iv, 42
  br i1 %exitcond, label %loop.exit, label %header

loop.exit:
  ; Uniform LCSSA phi to be created of %iv.next
  %use = add nsw nuw i32 %iv.next, 42
  ret void
}

declare i32 @llvm.vplan.laneid()
