// Seed: 4177234496
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  initial begin
    if (id_3) begin
      id_4 <= id_2;
    end
  end
endmodule
