# dcs_final


my dcs final project

use verilog to implement bfs.
this project is done by myself.


DCS_FINAL.pdf: spec about what the design does

report.pdf: how the design is done

MS.sv: my verilog RTL design

input.txt, out_x.txt, out_y.txt: test data for testing the correctness of the design

pattern.sv: give RTL design data and check everything about RTL is correct

testbench: top design containing RTL design and pattern
