{"vcs1":{"timestamp_begin":1760097742.895824103, "rt":11.81, "ut":1.78, "st":0.28}}
{"vcselab":{"timestamp_begin":1760097754.791267100, "rt":9.67, "ut":0.31, "st":0.12}}
{"link":{"timestamp_begin":1760097764.527579059, "rt":0.25, "ut":0.18, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760097741.968189636}
{"VCS_COMP_START_TIME": 1760097741.968189636}
{"VCS_COMP_END_TIME": 1760097777.305603607}
{"VCS_USER_OPTIONS": "-full64 -sverilog +v2k -timescale=1ns/1ns -debug_acc+all -debug_region+cell+encrypt +notimingcheck +nospecify +vcs+flush+all +lint=TFIPC-L -o simv -l compile.log -f rtl_list.f -f sim_list.f +incdir+../script -top tb_rs_544_522_decoder_batch +delay_mode_path -P /opt/synopsys/verdi_2022.06/T-2022.06/share/PLI/VCS/LINUX64/novas.tab /opt/synopsys/verdi_2022.06/T-2022.06/share/PLI/VCS/LINUX64/pli.a -R +fsdb+autoflush+plusargs -l run.log"}
{"vcs1": {"peak_mem": 513768}}
{"stitch_vcselab": {"peak_mem": 393020}}
