
*** Running vivado
    with args -log double_iq_pid_vco_dataReal_to_ram_fast_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source double_iq_pid_vco_dataReal_to_ram_fast_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source double_iq_pid_vco_dataReal_to_ram_fast_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/github/oscimpDigital/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top double_iq_pid_vco_dataReal_to_ram_fast_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1847.742 ; gain = 199.684 ; free physical = 289 ; free virtual = 8266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'double_iq_pid_vco_dataReal_to_ram_fast_0' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_fast_0/synth/double_iq_pid_vco_dataReal_to_ram_fast_0.v:57]
INFO: [Synth 8-638] synthesizing module 'dataReal_to_ram' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/dataReal_to_ram.vhd:110]
	Parameter USE_EOF bound to: 0 - type: bool 
	Parameter NB_INPUT bound to: 2 - type: integer 
	Parameter DATA_FORMAT bound to: signed - type: string 
	Parameter DATA_SIZE bound to: 64 - type: integer 
	Parameter NB_SAMPLE bound to: 1024 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataReal_to_ram_top' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/dataReal_top.vhd:45]
	Parameter DATA_FORMAT bound to: signed - type: string 
	Parameter USE_EOF bound to: 0 - type: bool 
	Parameter NB_WAY bound to: 2 - type: integer 
	Parameter NB_SAMPLE bound to: 1024 - type: integer 
	Parameter INPUT_SIZE bound to: 64 - type: integer 
	Parameter DATA_SIZE bound to: 64 - type: integer 
	Parameter AXI_SIZE bound to: 32 - type: integer 
	Parameter ADDR_SIZE bound to: 10 - type: integer 
	Parameter RD_ADDR_SIZE bound to: 12 - type: integer 
	Parameter CHAN_MUX_SZ bound to: 1 - type: integer 
	Parameter PKT_MUX_SZ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataReal_to_ram_subtop' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/dataReal_logic.vhd:44]
	Parameter USE_EOF bound to: 0 - type: bool 
	Parameter DATA_FORMAT bound to: signed - type: string 
	Parameter NB_SAMPLE bound to: 1024 - type: integer 
	Parameter NB_WAY bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 64 - type: integer 
	Parameter DATA_SIZE bound to: 64 - type: integer 
	Parameter AXI_SIZE bound to: 32 - type: integer 
	Parameter SELECT_SZ bound to: 1 - type: integer 
	Parameter ADDR_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataReal_resizer' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/dataReal_resizer.vhd:22]
	Parameter IN_SZ bound to: 64 - type: integer 
	Parameter OUT_SZ bound to: 64 - type: integer 
	Parameter DATA_FORMAT bound to: signed - type: string 
INFO: [Synth 8-256] done synthesizing module 'dataReal_resizer' (1#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/dataReal_resizer.vhd:22]
INFO: [Synth 8-638] synthesizing module 'dataReal_sync' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/dataReal_sync.vhd:19]
	Parameter stages bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/dataReal_sync.vhd:20]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/dataReal_sync.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'dataReal_sync' (2#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/dataReal_sync.vhd:19]
INFO: [Synth 8-638] synthesizing module 'dataReal_to_ram_storage' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/dataReal_storage.vhd:27]
	Parameter DATA bound to: 64 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dataReal_to_ram_storage' (3#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/dataReal_storage.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dataReal_to_ram_subtop' (4#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/dataReal_logic.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'dataReal_to_ram_top' (5#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/dataReal_top.vhd:45]
INFO: [Synth 8-638] synthesizing module 'wb_dataReal_to_ram' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/wb_dataReal.vhd:35]
	Parameter wb_size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wb_dataReal_to_ram' (6#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/wb_dataReal.vhd:35]
INFO: [Synth 8-638] synthesizing module 'dataReal_to_ram_handCom' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/dataReal_handCom.vhd:81]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter INTERNAL_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dataReal_to_ram_handCom' (7#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/dataReal_handCom.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'dataReal_to_ram' (8#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/a09a/hdl/dataReal_to_ram.vhd:110]
INFO: [Synth 8-6155] done synthesizing module 'double_iq_pid_vco_dataReal_to_ram_fast_0' (9#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_fast_0/synth/double_iq_pid_vco_dataReal_to_ram_fast_0.v:57]
WARNING: [Synth 8-3331] design dataReal_to_ram_handCom has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design dataReal_to_ram_handCom has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design dataReal_to_ram_handCom has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design dataReal_to_ram_handCom has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design dataReal_to_ram_handCom has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design dataReal_to_ram_handCom has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design dataReal_to_ram_handCom has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design dataReal_to_ram_handCom has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design dataReal_to_ram_handCom has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design dataReal_to_ram_handCom has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[31]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[30]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[29]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[28]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[27]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[26]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[25]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[24]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[23]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[22]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[21]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[20]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[19]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[18]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[17]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[16]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[15]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[14]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[13]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[12]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[11]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[10]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[9]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[8]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[7]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[6]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[5]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[4]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[3]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[2]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[1]
WARNING: [Synth 8-3331] design wb_dataReal_to_ram has unconnected port wbs_writedata[0]
WARNING: [Synth 8-3331] design dataReal_to_ram_subtop has unconnected port data_eof_i
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[63]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[62]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[61]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[60]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[59]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[58]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[57]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[56]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[55]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[54]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[53]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[52]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[51]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[50]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[49]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[48]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[47]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[46]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[45]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[44]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[43]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[42]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[41]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[40]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[39]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[38]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[37]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[36]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[35]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[34]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[33]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[32]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[31]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[30]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[29]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[28]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[27]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[26]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[25]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[24]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[23]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[22]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[21]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[20]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[19]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[18]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[17]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[16]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[15]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[14]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[13]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[12]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[11]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[10]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[9]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[8]
WARNING: [Synth 8-3331] design dataReal_to_ram has unconnected port data3_i[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 1912.461 ; gain = 264.402 ; free physical = 444 ; free virtual = 8312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1915.430 ; gain = 267.371 ; free physical = 464 ; free virtual = 8342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1915.430 ; gain = 267.371 ; free physical = 464 ; free virtual = 8342
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1915.430 ; gain = 0.000 ; free physical = 446 ; free virtual = 8336
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dataReal_to_ram_fast_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dataReal_to_ram_fast_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_fast_0/dataReal_to_ram.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_fast_0/dataReal_to_ram.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2043.195 ; gain = 0.000 ; free physical = 237 ; free virtual = 8138
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2043.195 ; gain = 0.000 ; free physical = 252 ; free virtual = 8156
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:01:05 . Memory (MB): peak = 2043.195 ; gain = 395.137 ; free physical = 305 ; free virtual = 8235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:01:05 . Memory (MB): peak = 2043.195 ; gain = 395.137 ; free physical = 305 ; free virtual = 8235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dataReal_to_ram_fast_0_synth_1/dont_touch.xdc, line 9).
Applied set_property ASYNC_REG = true for inst/data32_top_inst/\subtop_loop[0].data_subtop_inst /busy_sync/sync_stage1_s_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_fast_0/dataReal_to_ram.xdc, line 1).
Applied set_property ASYNC_REG = true for inst/data32_top_inst/\subtop_loop[0].data_subtop_inst /sync_start/sync_stage1_s_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_fast_0/dataReal_to_ram.xdc, line 1).
Applied set_property ASYNC_REG = true for inst/data32_top_inst/\subtop_loop[1].data_subtop_inst /busy_sync/sync_stage1_s_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_fast_0/dataReal_to_ram.xdc, line 1).
Applied set_property ASYNC_REG = true for inst/data32_top_inst/\subtop_loop[1].data_subtop_inst /sync_start/sync_stage1_s_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_fast_0/dataReal_to_ram.xdc, line 1).
Applied set_property ASYNC_REG = true for inst/data32_top_inst/\subtop_loop[0].data_subtop_inst /busy_sync/sync_stage2_s_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_fast_0/dataReal_to_ram.xdc, line 1).
Applied set_property ASYNC_REG = true for inst/data32_top_inst/\subtop_loop[0].data_subtop_inst /sync_start/sync_stage2_s_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_fast_0/dataReal_to_ram.xdc, line 1).
Applied set_property ASYNC_REG = true for inst/data32_top_inst/\subtop_loop[1].data_subtop_inst /busy_sync/sync_stage2_s_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_fast_0/dataReal_to_ram.xdc, line 1).
Applied set_property ASYNC_REG = true for inst/data32_top_inst/\subtop_loop[1].data_subtop_inst /sync_start/sync_stage2_s_reg. (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dataReal_to_ram_fast_0/dataReal_to_ram.xdc, line 1).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:05 . Memory (MB): peak = 2043.195 ; gain = 395.137 ; free physical = 307 ; free virtual = 8238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:01:07 . Memory (MB): peak = 2043.195 ; gain = 395.137 ; free physical = 297 ; free virtual = 8229
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 30    
+---RAMs : 
	              64K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dataReal_sync__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module dataReal_sync__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module dataReal_to_ram_storage 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module dataReal_to_ram_subtop__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module dataReal_sync__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module dataReal_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module dataReal_to_ram_subtop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module dataReal_to_ram_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module wb_dataReal_to_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module dataReal_to_ram_handCom 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg to conserve power
INFO: [Synth 8-3886] merging instance 'inst/handle_comm/axi_rresp_reg[0]' (FDRE) to 'inst/handle_comm/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\handle_comm/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/handle_comm/axi_bresp_reg[0]' (FDRE) to 'inst/handle_comm/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\handle_comm/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2043.195 ; gain = 395.137 ; free physical = 220 ; free virtual = 8167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg | 1 K x 64(NO_CHANGE)    | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg | 1 K x 64(NO_CHANGE)    | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 2043.195 ; gain = 395.137 ; free physical = 127 ; free virtual = 7711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 2043.195 ; gain = 395.137 ; free physical = 127 ; free virtual = 7711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg | 1 K x 64(NO_CHANGE)    | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg | 1 K x 64(NO_CHANGE)    | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/data32_top_inst/subtop_loop[0].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/data32_top_inst/subtop_loop[1].data_subtop_inst/gteq_axi_bits.ram_msb/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:45 . Memory (MB): peak = 2043.195 ; gain = 395.137 ; free physical = 147 ; free virtual = 7706
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:57 . Memory (MB): peak = 2043.195 ; gain = 395.137 ; free physical = 475 ; free virtual = 8159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:57 . Memory (MB): peak = 2043.195 ; gain = 395.137 ; free physical = 475 ; free virtual = 8160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:57 . Memory (MB): peak = 2043.195 ; gain = 395.137 ; free physical = 550 ; free virtual = 8235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:57 . Memory (MB): peak = 2043.195 ; gain = 395.137 ; free physical = 549 ; free virtual = 8234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:58 . Memory (MB): peak = 2043.195 ; gain = 395.137 ; free physical = 544 ; free virtual = 8230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:58 . Memory (MB): peak = 2043.195 ; gain = 395.137 ; free physical = 543 ; free virtual = 8229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     3|
|2     |LUT2     |    11|
|3     |LUT3     |     9|
|4     |LUT4     |    15|
|5     |LUT5     |    44|
|6     |LUT6     |    44|
|7     |RAMB36E1 |     4|
|8     |FDRE     |    96|
|9     |FDSE     |     2|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------+----------------------------------+------+
|      |Instance                                |Module                            |Cells |
+------+----------------------------------------+----------------------------------+------+
|1     |top                                     |                                  |   228|
|2     |  inst                                  |dataReal_to_ram                   |   228|
|3     |    data32_top_inst                     |dataReal_to_ram_top               |   165|
|4     |      \subtop_loop[0].data_subtop_inst  |dataReal_to_ram_subtop__xdcDup__1 |    72|
|5     |        busy_sync                       |dataReal_sync__xdcDup__1          |     7|
|6     |        \gteq_axi_bits.ram_msb          |dataReal_to_ram_storage_0         |    35|
|7     |        sync_start                      |dataReal_sync__xdcDup__2          |     5|
|8     |      \subtop_loop[1].data_subtop_inst  |dataReal_to_ram_subtop            |    69|
|9     |        busy_sync                       |dataReal_sync__xdcDup__3          |     5|
|10    |        \gteq_axi_bits.ram_msb          |dataReal_to_ram_storage           |    34|
|11    |        sync_start                      |dataReal_sync                     |     5|
|12    |    handle_comm                         |dataReal_to_ram_handCom           |    29|
|13    |    wb_inst                             |wb_dataReal_to_ram                |    34|
+------+----------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:58 . Memory (MB): peak = 2043.195 ; gain = 395.137 ; free physical = 543 ; free virtual = 8229
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 724 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:52 . Memory (MB): peak = 2043.195 ; gain = 267.371 ; free physical = 593 ; free virtual = 8279
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:58 . Memory (MB): peak = 2043.203 ; gain = 395.137 ; free physical = 592 ; free virtual = 8278
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2043.203 ; gain = 0.000 ; free physical = 643 ; free virtual = 8349
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2043.203 ; gain = 0.000 ; free physical = 668 ; free virtual = 8381
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:02:38 . Memory (MB): peak = 2043.203 ; gain = 604.516 ; free physical = 799 ; free virtual = 8511
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2043.203 ; gain = 0.000 ; free physical = 799 ; free virtual = 8511
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dataReal_to_ram_fast_0_synth_1/double_iq_pid_vco_dataReal_to_ram_fast_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP double_iq_pid_vco_dataReal_to_ram_fast_0, cache-ID = c6bc85338f988100
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2067.207 ; gain = 0.000 ; free physical = 1108 ; free virtual = 8841
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dataReal_to_ram_fast_0_synth_1/double_iq_pid_vco_dataReal_to_ram_fast_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file double_iq_pid_vco_dataReal_to_ram_fast_0_utilization_synth.rpt -pb double_iq_pid_vco_dataReal_to_ram_fast_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 30 19:56:03 2020...
