
HX711 driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000010f0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080011b0  080011b0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080011b0  080011b0  000111b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080011b4  080011b4  000111b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  080011b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000034  2000000c  080011c4  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000080  20000040  080011c4  00020040  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00000fee  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000438  00000000  00000000  00021022  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000000e0  00000000  00000000  00021460  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  00021540  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000079b  00000000  00000000  000215e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000071b  00000000  00000000  00021d83  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002249e  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000022c  00000000  00000000  0002251c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001198 	.word	0x08001198

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001198 	.word	0x08001198

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <K_updatePeriphFreq>:

uint32_t volatile K_EXT_OSC_FREQ = K_STURTUP_EXT_OSC_FREQ; //10MHz
uint32_t volatile K_INT_OSC_FREQ = K_STURTUP_INT_OSC_FREQ; //8MHz
K_CLOC_CONTROL volatile K_CLOCK_CONTROL_STRUCT;

void K_updatePeriphFreq(void){
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0

	K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ = K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ;
 8000224:	4b52      	ldr	r3, [pc, #328]	; (8000370 <K_updatePeriphFreq+0x150>)
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	4b51      	ldr	r3, [pc, #324]	; (8000370 <K_updatePeriphFreq+0x150>)
 800022a:	605a      	str	r2, [r3, #4]

	if(!(RCC->CFGR & RCC_CFGR_HPRE_3)){
 800022c:	4b51      	ldr	r3, [pc, #324]	; (8000374 <K_updatePeriphFreq+0x154>)
 800022e:	685b      	ldr	r3, [r3, #4]
 8000230:	2280      	movs	r2, #128	; 0x80
 8000232:	4013      	ands	r3, r2
 8000234:	d104      	bne.n	8000240 <K_updatePeriphFreq+0x20>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 1;
 8000236:	4b4e      	ldr	r3, [pc, #312]	; (8000370 <K_updatePeriphFreq+0x150>)
 8000238:	685a      	ldr	r2, [r3, #4]
 800023a:	4b4d      	ldr	r3, [pc, #308]	; (8000370 <K_updatePeriphFreq+0x150>)
 800023c:	605a      	str	r2, [r3, #4]
 800023e:	e056      	b.n	80002ee <K_updatePeriphFreq+0xce>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV512)){
 8000240:	4b4c      	ldr	r3, [pc, #304]	; (8000374 <K_updatePeriphFreq+0x154>)
 8000242:	685b      	ldr	r3, [r3, #4]
 8000244:	22f0      	movs	r2, #240	; 0xf0
 8000246:	4013      	ands	r3, r2
 8000248:	d105      	bne.n	8000256 <K_updatePeriphFreq+0x36>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 512;
 800024a:	4b49      	ldr	r3, [pc, #292]	; (8000370 <K_updatePeriphFreq+0x150>)
 800024c:	685b      	ldr	r3, [r3, #4]
 800024e:	0a5a      	lsrs	r2, r3, #9
 8000250:	4b47      	ldr	r3, [pc, #284]	; (8000370 <K_updatePeriphFreq+0x150>)
 8000252:	605a      	str	r2, [r3, #4]
 8000254:	e04b      	b.n	80002ee <K_updatePeriphFreq+0xce>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV256)){
 8000256:	4b47      	ldr	r3, [pc, #284]	; (8000374 <K_updatePeriphFreq+0x154>)
 8000258:	685b      	ldr	r3, [r3, #4]
 800025a:	22e0      	movs	r2, #224	; 0xe0
 800025c:	4013      	ands	r3, r2
 800025e:	d105      	bne.n	800026c <K_updatePeriphFreq+0x4c>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 256;
 8000260:	4b43      	ldr	r3, [pc, #268]	; (8000370 <K_updatePeriphFreq+0x150>)
 8000262:	685b      	ldr	r3, [r3, #4]
 8000264:	0a1a      	lsrs	r2, r3, #8
 8000266:	4b42      	ldr	r3, [pc, #264]	; (8000370 <K_updatePeriphFreq+0x150>)
 8000268:	605a      	str	r2, [r3, #4]
 800026a:	e040      	b.n	80002ee <K_updatePeriphFreq+0xce>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV128)){
 800026c:	4b41      	ldr	r3, [pc, #260]	; (8000374 <K_updatePeriphFreq+0x154>)
 800026e:	685b      	ldr	r3, [r3, #4]
 8000270:	22d0      	movs	r2, #208	; 0xd0
 8000272:	4013      	ands	r3, r2
 8000274:	d105      	bne.n	8000282 <K_updatePeriphFreq+0x62>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 128;
 8000276:	4b3e      	ldr	r3, [pc, #248]	; (8000370 <K_updatePeriphFreq+0x150>)
 8000278:	685b      	ldr	r3, [r3, #4]
 800027a:	09da      	lsrs	r2, r3, #7
 800027c:	4b3c      	ldr	r3, [pc, #240]	; (8000370 <K_updatePeriphFreq+0x150>)
 800027e:	605a      	str	r2, [r3, #4]
 8000280:	e035      	b.n	80002ee <K_updatePeriphFreq+0xce>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV64)){
 8000282:	4b3c      	ldr	r3, [pc, #240]	; (8000374 <K_updatePeriphFreq+0x154>)
 8000284:	685b      	ldr	r3, [r3, #4]
 8000286:	22c0      	movs	r2, #192	; 0xc0
 8000288:	4013      	ands	r3, r2
 800028a:	d105      	bne.n	8000298 <K_updatePeriphFreq+0x78>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 64;
 800028c:	4b38      	ldr	r3, [pc, #224]	; (8000370 <K_updatePeriphFreq+0x150>)
 800028e:	685b      	ldr	r3, [r3, #4]
 8000290:	099a      	lsrs	r2, r3, #6
 8000292:	4b37      	ldr	r3, [pc, #220]	; (8000370 <K_updatePeriphFreq+0x150>)
 8000294:	605a      	str	r2, [r3, #4]
 8000296:	e02a      	b.n	80002ee <K_updatePeriphFreq+0xce>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV16)){
 8000298:	4b36      	ldr	r3, [pc, #216]	; (8000374 <K_updatePeriphFreq+0x154>)
 800029a:	685b      	ldr	r3, [r3, #4]
 800029c:	22b0      	movs	r2, #176	; 0xb0
 800029e:	4013      	ands	r3, r2
 80002a0:	d105      	bne.n	80002ae <K_updatePeriphFreq+0x8e>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 16;
 80002a2:	4b33      	ldr	r3, [pc, #204]	; (8000370 <K_updatePeriphFreq+0x150>)
 80002a4:	685b      	ldr	r3, [r3, #4]
 80002a6:	091a      	lsrs	r2, r3, #4
 80002a8:	4b31      	ldr	r3, [pc, #196]	; (8000370 <K_updatePeriphFreq+0x150>)
 80002aa:	605a      	str	r2, [r3, #4]
 80002ac:	e01f      	b.n	80002ee <K_updatePeriphFreq+0xce>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV8)){
 80002ae:	4b31      	ldr	r3, [pc, #196]	; (8000374 <K_updatePeriphFreq+0x154>)
 80002b0:	685b      	ldr	r3, [r3, #4]
 80002b2:	22a0      	movs	r2, #160	; 0xa0
 80002b4:	4013      	ands	r3, r2
 80002b6:	d105      	bne.n	80002c4 <K_updatePeriphFreq+0xa4>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 8;
 80002b8:	4b2d      	ldr	r3, [pc, #180]	; (8000370 <K_updatePeriphFreq+0x150>)
 80002ba:	685b      	ldr	r3, [r3, #4]
 80002bc:	08da      	lsrs	r2, r3, #3
 80002be:	4b2c      	ldr	r3, [pc, #176]	; (8000370 <K_updatePeriphFreq+0x150>)
 80002c0:	605a      	str	r2, [r3, #4]
 80002c2:	e014      	b.n	80002ee <K_updatePeriphFreq+0xce>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV4)){
 80002c4:	4b2b      	ldr	r3, [pc, #172]	; (8000374 <K_updatePeriphFreq+0x154>)
 80002c6:	685b      	ldr	r3, [r3, #4]
 80002c8:	2290      	movs	r2, #144	; 0x90
 80002ca:	4013      	ands	r3, r2
 80002cc:	d105      	bne.n	80002da <K_updatePeriphFreq+0xba>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 4;
 80002ce:	4b28      	ldr	r3, [pc, #160]	; (8000370 <K_updatePeriphFreq+0x150>)
 80002d0:	685b      	ldr	r3, [r3, #4]
 80002d2:	089a      	lsrs	r2, r3, #2
 80002d4:	4b26      	ldr	r3, [pc, #152]	; (8000370 <K_updatePeriphFreq+0x150>)
 80002d6:	605a      	str	r2, [r3, #4]
 80002d8:	e009      	b.n	80002ee <K_updatePeriphFreq+0xce>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV2)){
 80002da:	4b26      	ldr	r3, [pc, #152]	; (8000374 <K_updatePeriphFreq+0x154>)
 80002dc:	685b      	ldr	r3, [r3, #4]
 80002de:	2280      	movs	r2, #128	; 0x80
 80002e0:	4013      	ands	r3, r2
 80002e2:	d104      	bne.n	80002ee <K_updatePeriphFreq+0xce>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 2;
 80002e4:	4b22      	ldr	r3, [pc, #136]	; (8000370 <K_updatePeriphFreq+0x150>)
 80002e6:	685b      	ldr	r3, [r3, #4]
 80002e8:	085a      	lsrs	r2, r3, #1
 80002ea:	4b21      	ldr	r3, [pc, #132]	; (8000370 <K_updatePeriphFreq+0x150>)
 80002ec:	605a      	str	r2, [r3, #4]
	}
	
	K_CLOCK_CONTROL_STRUCT.K_APB_FREQ = K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ;
 80002ee:	4b20      	ldr	r3, [pc, #128]	; (8000370 <K_updatePeriphFreq+0x150>)
 80002f0:	685a      	ldr	r2, [r3, #4]
 80002f2:	4b1f      	ldr	r3, [pc, #124]	; (8000370 <K_updatePeriphFreq+0x150>)
 80002f4:	609a      	str	r2, [r3, #8]
	
	if(!(RCC->CFGR & RCC_CFGR_PPRE_2)){
 80002f6:	4b1f      	ldr	r3, [pc, #124]	; (8000374 <K_updatePeriphFreq+0x154>)
 80002f8:	685a      	ldr	r2, [r3, #4]
 80002fa:	2380      	movs	r3, #128	; 0x80
 80002fc:	00db      	lsls	r3, r3, #3
 80002fe:	4013      	ands	r3, r2
 8000300:	d104      	bne.n	800030c <K_updatePeriphFreq+0xec>
		K_CLOCK_CONTROL_STRUCT.K_APB_FREQ /= 1;
 8000302:	4b1b      	ldr	r3, [pc, #108]	; (8000370 <K_updatePeriphFreq+0x150>)
 8000304:	689a      	ldr	r2, [r3, #8]
 8000306:	4b1a      	ldr	r3, [pc, #104]	; (8000370 <K_updatePeriphFreq+0x150>)
 8000308:	609a      	str	r2, [r3, #8]
		K_CLOCK_CONTROL_STRUCT.K_APB_FREQ /= 4;
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE_DIV2)){
		K_CLOCK_CONTROL_STRUCT.K_APB_FREQ /= 2;
	}

}
 800030a:	e02e      	b.n	800036a <K_updatePeriphFreq+0x14a>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE_DIV16)){
 800030c:	4b19      	ldr	r3, [pc, #100]	; (8000374 <K_updatePeriphFreq+0x154>)
 800030e:	685a      	ldr	r2, [r3, #4]
 8000310:	23e0      	movs	r3, #224	; 0xe0
 8000312:	00db      	lsls	r3, r3, #3
 8000314:	4013      	ands	r3, r2
 8000316:	d105      	bne.n	8000324 <K_updatePeriphFreq+0x104>
		K_CLOCK_CONTROL_STRUCT.K_APB_FREQ /= 16;
 8000318:	4b15      	ldr	r3, [pc, #84]	; (8000370 <K_updatePeriphFreq+0x150>)
 800031a:	689b      	ldr	r3, [r3, #8]
 800031c:	091a      	lsrs	r2, r3, #4
 800031e:	4b14      	ldr	r3, [pc, #80]	; (8000370 <K_updatePeriphFreq+0x150>)
 8000320:	609a      	str	r2, [r3, #8]
}
 8000322:	e022      	b.n	800036a <K_updatePeriphFreq+0x14a>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE_DIV8)){
 8000324:	4b13      	ldr	r3, [pc, #76]	; (8000374 <K_updatePeriphFreq+0x154>)
 8000326:	685a      	ldr	r2, [r3, #4]
 8000328:	23c0      	movs	r3, #192	; 0xc0
 800032a:	00db      	lsls	r3, r3, #3
 800032c:	4013      	ands	r3, r2
 800032e:	d105      	bne.n	800033c <K_updatePeriphFreq+0x11c>
		K_CLOCK_CONTROL_STRUCT.K_APB_FREQ /= 8;
 8000330:	4b0f      	ldr	r3, [pc, #60]	; (8000370 <K_updatePeriphFreq+0x150>)
 8000332:	689b      	ldr	r3, [r3, #8]
 8000334:	08da      	lsrs	r2, r3, #3
 8000336:	4b0e      	ldr	r3, [pc, #56]	; (8000370 <K_updatePeriphFreq+0x150>)
 8000338:	609a      	str	r2, [r3, #8]
}
 800033a:	e016      	b.n	800036a <K_updatePeriphFreq+0x14a>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE_DIV4)){
 800033c:	4b0d      	ldr	r3, [pc, #52]	; (8000374 <K_updatePeriphFreq+0x154>)
 800033e:	685a      	ldr	r2, [r3, #4]
 8000340:	23a0      	movs	r3, #160	; 0xa0
 8000342:	00db      	lsls	r3, r3, #3
 8000344:	4013      	ands	r3, r2
 8000346:	d105      	bne.n	8000354 <K_updatePeriphFreq+0x134>
		K_CLOCK_CONTROL_STRUCT.K_APB_FREQ /= 4;
 8000348:	4b09      	ldr	r3, [pc, #36]	; (8000370 <K_updatePeriphFreq+0x150>)
 800034a:	689b      	ldr	r3, [r3, #8]
 800034c:	089a      	lsrs	r2, r3, #2
 800034e:	4b08      	ldr	r3, [pc, #32]	; (8000370 <K_updatePeriphFreq+0x150>)
 8000350:	609a      	str	r2, [r3, #8]
}
 8000352:	e00a      	b.n	800036a <K_updatePeriphFreq+0x14a>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE_DIV2)){
 8000354:	4b07      	ldr	r3, [pc, #28]	; (8000374 <K_updatePeriphFreq+0x154>)
 8000356:	685a      	ldr	r2, [r3, #4]
 8000358:	2380      	movs	r3, #128	; 0x80
 800035a:	00db      	lsls	r3, r3, #3
 800035c:	4013      	ands	r3, r2
 800035e:	d104      	bne.n	800036a <K_updatePeriphFreq+0x14a>
		K_CLOCK_CONTROL_STRUCT.K_APB_FREQ /= 2;
 8000360:	4b03      	ldr	r3, [pc, #12]	; (8000370 <K_updatePeriphFreq+0x150>)
 8000362:	689b      	ldr	r3, [r3, #8]
 8000364:	085a      	lsrs	r2, r3, #1
 8000366:	4b02      	ldr	r3, [pc, #8]	; (8000370 <K_updatePeriphFreq+0x150>)
 8000368:	609a      	str	r2, [r3, #8]
}
 800036a:	46c0      	nop			; (mov r8, r8)
 800036c:	46bd      	mov	sp, r7
 800036e:	bd80      	pop	{r7, pc}
 8000370:	20000034 	.word	0x20000034
 8000374:	40021000 	.word	0x40021000

08000378 <K_SetExtClockPLL>:



void K_SetExtClockPLL(char mult,	//mult - 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16. 
	char div)										//div 1-16 [rcc_cfgr2_prediv]
{ 
 8000378:	b580      	push	{r7, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	af00      	add	r7, sp, #0
 800037e:	0002      	movs	r2, r0
 8000380:	1dfb      	adds	r3, r7, #7
 8000382:	701a      	strb	r2, [r3, #0]
 8000384:	1dbb      	adds	r3, r7, #6
 8000386:	1c0a      	adds	r2, r1, #0
 8000388:	701a      	strb	r2, [r3, #0]
	RCC->CR |= RCC_CR_HSEON; //включаем внешний генератор
 800038a:	4bc8      	ldr	r3, [pc, #800]	; (80006ac <K_SetExtClockPLL+0x334>)
 800038c:	4ac7      	ldr	r2, [pc, #796]	; (80006ac <K_SetExtClockPLL+0x334>)
 800038e:	6812      	ldr	r2, [r2, #0]
 8000390:	2180      	movs	r1, #128	; 0x80
 8000392:	0249      	lsls	r1, r1, #9
 8000394:	430a      	orrs	r2, r1
 8000396:	601a      	str	r2, [r3, #0]
	while (!(RCC->CR & RCC_CR_HSERDY));// ждем, пока внешний генератор запустится и будет готов
 8000398:	46c0      	nop			; (mov r8, r8)
 800039a:	4bc4      	ldr	r3, [pc, #784]	; (80006ac <K_SetExtClockPLL+0x334>)
 800039c:	681a      	ldr	r2, [r3, #0]
 800039e:	2380      	movs	r3, #128	; 0x80
 80003a0:	029b      	lsls	r3, r3, #10
 80003a2:	4013      	ands	r3, r2
 80003a4:	d0f9      	beq.n	800039a <K_SetExtClockPLL+0x22>
	
	RCC->CR |= RCC_CR_HSION; //включаем внутренний генератор
 80003a6:	4bc1      	ldr	r3, [pc, #772]	; (80006ac <K_SetExtClockPLL+0x334>)
 80003a8:	4ac0      	ldr	r2, [pc, #768]	; (80006ac <K_SetExtClockPLL+0x334>)
 80003aa:	6812      	ldr	r2, [r2, #0]
 80003ac:	2101      	movs	r1, #1
 80003ae:	430a      	orrs	r2, r1
 80003b0:	601a      	str	r2, [r3, #0]
	while (!(RCC->CR & RCC_CR_HSIRDY));// ждем, пока внутренний генератор запустится и будет готов
 80003b2:	46c0      	nop			; (mov r8, r8)
 80003b4:	4bbd      	ldr	r3, [pc, #756]	; (80006ac <K_SetExtClockPLL+0x334>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	2202      	movs	r2, #2
 80003ba:	4013      	ands	r3, r2
 80003bc:	d0fa      	beq.n	80003b4 <K_SetExtClockPLL+0x3c>

	RCC->CFGR &= ~RCC_CFGR_SW;//обнуляем регистор выбора источника тактирования (выставляется внутренний напрямую), чтобы можно было конфигурировать внешний и умножитель
 80003be:	4bbb      	ldr	r3, [pc, #748]	; (80006ac <K_SetExtClockPLL+0x334>)
 80003c0:	4aba      	ldr	r2, [pc, #744]	; (80006ac <K_SetExtClockPLL+0x334>)
 80003c2:	6852      	ldr	r2, [r2, #4]
 80003c4:	2103      	movs	r1, #3
 80003c6:	438a      	bics	r2, r1
 80003c8:	605a      	str	r2, [r3, #4]
	
	RCC->CR &= ~RCC_CR_PLLON;//выключаем умножитель для того, чтобы его можно было сконфигурировать
 80003ca:	4bb8      	ldr	r3, [pc, #736]	; (80006ac <K_SetExtClockPLL+0x334>)
 80003cc:	4ab7      	ldr	r2, [pc, #732]	; (80006ac <K_SetExtClockPLL+0x334>)
 80003ce:	6812      	ldr	r2, [r2, #0]
 80003d0:	49b7      	ldr	r1, [pc, #732]	; (80006b0 <K_SetExtClockPLL+0x338>)
 80003d2:	400a      	ands	r2, r1
 80003d4:	601a      	str	r2, [r3, #0]
	
	RCC->CFGR2 &= ~RCC_CFGR2_PREDIV;//выключаем предделитель HSE
 80003d6:	4bb5      	ldr	r3, [pc, #724]	; (80006ac <K_SetExtClockPLL+0x334>)
 80003d8:	4ab4      	ldr	r2, [pc, #720]	; (80006ac <K_SetExtClockPLL+0x334>)
 80003da:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80003dc:	210f      	movs	r1, #15
 80003de:	438a      	bics	r2, r1
 80003e0:	62da      	str	r2, [r3, #44]	; 0x2c
	if (div == 1){
 80003e2:	1dbb      	adds	r3, r7, #6
 80003e4:	781b      	ldrb	r3, [r3, #0]
 80003e6:	2b01      	cmp	r3, #1
 80003e8:	d104      	bne.n	80003f4 <K_SetExtClockPLL+0x7c>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV_DIV1;//включаем предделитель HSE
 80003ea:	4bb0      	ldr	r3, [pc, #704]	; (80006ac <K_SetExtClockPLL+0x334>)
 80003ec:	4aaf      	ldr	r2, [pc, #700]	; (80006ac <K_SetExtClockPLL+0x334>)
 80003ee:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80003f0:	62da      	str	r2, [r3, #44]	; 0x2c
 80003f2:	e0a3      	b.n	800053c <K_SetExtClockPLL+0x1c4>
	}else if (div == 2){
 80003f4:	1dbb      	adds	r3, r7, #6
 80003f6:	781b      	ldrb	r3, [r3, #0]
 80003f8:	2b02      	cmp	r3, #2
 80003fa:	d106      	bne.n	800040a <K_SetExtClockPLL+0x92>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV_DIV2;
 80003fc:	4bab      	ldr	r3, [pc, #684]	; (80006ac <K_SetExtClockPLL+0x334>)
 80003fe:	4aab      	ldr	r2, [pc, #684]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000400:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000402:	2101      	movs	r1, #1
 8000404:	430a      	orrs	r2, r1
 8000406:	62da      	str	r2, [r3, #44]	; 0x2c
 8000408:	e098      	b.n	800053c <K_SetExtClockPLL+0x1c4>
	}else if (div == 3){
 800040a:	1dbb      	adds	r3, r7, #6
 800040c:	781b      	ldrb	r3, [r3, #0]
 800040e:	2b03      	cmp	r3, #3
 8000410:	d106      	bne.n	8000420 <K_SetExtClockPLL+0xa8>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV_DIV3;
 8000412:	4ba6      	ldr	r3, [pc, #664]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000414:	4aa5      	ldr	r2, [pc, #660]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000416:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000418:	2102      	movs	r1, #2
 800041a:	430a      	orrs	r2, r1
 800041c:	62da      	str	r2, [r3, #44]	; 0x2c
 800041e:	e08d      	b.n	800053c <K_SetExtClockPLL+0x1c4>
	}else if (div == 4){
 8000420:	1dbb      	adds	r3, r7, #6
 8000422:	781b      	ldrb	r3, [r3, #0]
 8000424:	2b04      	cmp	r3, #4
 8000426:	d106      	bne.n	8000436 <K_SetExtClockPLL+0xbe>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV_DIV4;
 8000428:	4ba0      	ldr	r3, [pc, #640]	; (80006ac <K_SetExtClockPLL+0x334>)
 800042a:	4aa0      	ldr	r2, [pc, #640]	; (80006ac <K_SetExtClockPLL+0x334>)
 800042c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800042e:	2103      	movs	r1, #3
 8000430:	430a      	orrs	r2, r1
 8000432:	62da      	str	r2, [r3, #44]	; 0x2c
 8000434:	e082      	b.n	800053c <K_SetExtClockPLL+0x1c4>
	}else if (div == 5){
 8000436:	1dbb      	adds	r3, r7, #6
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	2b05      	cmp	r3, #5
 800043c:	d106      	bne.n	800044c <K_SetExtClockPLL+0xd4>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV_DIV5;
 800043e:	4b9b      	ldr	r3, [pc, #620]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000440:	4a9a      	ldr	r2, [pc, #616]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000442:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000444:	2104      	movs	r1, #4
 8000446:	430a      	orrs	r2, r1
 8000448:	62da      	str	r2, [r3, #44]	; 0x2c
 800044a:	e077      	b.n	800053c <K_SetExtClockPLL+0x1c4>
	}else if (div == 6){
 800044c:	1dbb      	adds	r3, r7, #6
 800044e:	781b      	ldrb	r3, [r3, #0]
 8000450:	2b06      	cmp	r3, #6
 8000452:	d106      	bne.n	8000462 <K_SetExtClockPLL+0xea>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV_DIV6;
 8000454:	4b95      	ldr	r3, [pc, #596]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000456:	4a95      	ldr	r2, [pc, #596]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000458:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800045a:	2105      	movs	r1, #5
 800045c:	430a      	orrs	r2, r1
 800045e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000460:	e06c      	b.n	800053c <K_SetExtClockPLL+0x1c4>
	}else if (div == 7){
 8000462:	1dbb      	adds	r3, r7, #6
 8000464:	781b      	ldrb	r3, [r3, #0]
 8000466:	2b07      	cmp	r3, #7
 8000468:	d106      	bne.n	8000478 <K_SetExtClockPLL+0x100>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV_DIV7;
 800046a:	4b90      	ldr	r3, [pc, #576]	; (80006ac <K_SetExtClockPLL+0x334>)
 800046c:	4a8f      	ldr	r2, [pc, #572]	; (80006ac <K_SetExtClockPLL+0x334>)
 800046e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000470:	2106      	movs	r1, #6
 8000472:	430a      	orrs	r2, r1
 8000474:	62da      	str	r2, [r3, #44]	; 0x2c
 8000476:	e061      	b.n	800053c <K_SetExtClockPLL+0x1c4>
	}else if (div == 8){
 8000478:	1dbb      	adds	r3, r7, #6
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	2b08      	cmp	r3, #8
 800047e:	d106      	bne.n	800048e <K_SetExtClockPLL+0x116>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV_DIV8;
 8000480:	4b8a      	ldr	r3, [pc, #552]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000482:	4a8a      	ldr	r2, [pc, #552]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000484:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000486:	2107      	movs	r1, #7
 8000488:	430a      	orrs	r2, r1
 800048a:	62da      	str	r2, [r3, #44]	; 0x2c
 800048c:	e056      	b.n	800053c <K_SetExtClockPLL+0x1c4>
	}else if (div == 9){
 800048e:	1dbb      	adds	r3, r7, #6
 8000490:	781b      	ldrb	r3, [r3, #0]
 8000492:	2b09      	cmp	r3, #9
 8000494:	d106      	bne.n	80004a4 <K_SetExtClockPLL+0x12c>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV_DIV9;
 8000496:	4b85      	ldr	r3, [pc, #532]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000498:	4a84      	ldr	r2, [pc, #528]	; (80006ac <K_SetExtClockPLL+0x334>)
 800049a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800049c:	2108      	movs	r1, #8
 800049e:	430a      	orrs	r2, r1
 80004a0:	62da      	str	r2, [r3, #44]	; 0x2c
 80004a2:	e04b      	b.n	800053c <K_SetExtClockPLL+0x1c4>
	}else if (div == 10){
 80004a4:	1dbb      	adds	r3, r7, #6
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	2b0a      	cmp	r3, #10
 80004aa:	d106      	bne.n	80004ba <K_SetExtClockPLL+0x142>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV_DIV10;
 80004ac:	4b7f      	ldr	r3, [pc, #508]	; (80006ac <K_SetExtClockPLL+0x334>)
 80004ae:	4a7f      	ldr	r2, [pc, #508]	; (80006ac <K_SetExtClockPLL+0x334>)
 80004b0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80004b2:	2109      	movs	r1, #9
 80004b4:	430a      	orrs	r2, r1
 80004b6:	62da      	str	r2, [r3, #44]	; 0x2c
 80004b8:	e040      	b.n	800053c <K_SetExtClockPLL+0x1c4>
	}else if (div == 11){
 80004ba:	1dbb      	adds	r3, r7, #6
 80004bc:	781b      	ldrb	r3, [r3, #0]
 80004be:	2b0b      	cmp	r3, #11
 80004c0:	d106      	bne.n	80004d0 <K_SetExtClockPLL+0x158>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV_DIV11;
 80004c2:	4b7a      	ldr	r3, [pc, #488]	; (80006ac <K_SetExtClockPLL+0x334>)
 80004c4:	4a79      	ldr	r2, [pc, #484]	; (80006ac <K_SetExtClockPLL+0x334>)
 80004c6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80004c8:	210a      	movs	r1, #10
 80004ca:	430a      	orrs	r2, r1
 80004cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80004ce:	e035      	b.n	800053c <K_SetExtClockPLL+0x1c4>
	}else if (div == 12){
 80004d0:	1dbb      	adds	r3, r7, #6
 80004d2:	781b      	ldrb	r3, [r3, #0]
 80004d4:	2b0c      	cmp	r3, #12
 80004d6:	d106      	bne.n	80004e6 <K_SetExtClockPLL+0x16e>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV_DIV12;
 80004d8:	4b74      	ldr	r3, [pc, #464]	; (80006ac <K_SetExtClockPLL+0x334>)
 80004da:	4a74      	ldr	r2, [pc, #464]	; (80006ac <K_SetExtClockPLL+0x334>)
 80004dc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80004de:	210b      	movs	r1, #11
 80004e0:	430a      	orrs	r2, r1
 80004e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80004e4:	e02a      	b.n	800053c <K_SetExtClockPLL+0x1c4>
	}else if (div == 13){
 80004e6:	1dbb      	adds	r3, r7, #6
 80004e8:	781b      	ldrb	r3, [r3, #0]
 80004ea:	2b0d      	cmp	r3, #13
 80004ec:	d106      	bne.n	80004fc <K_SetExtClockPLL+0x184>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV_DIV13;
 80004ee:	4b6f      	ldr	r3, [pc, #444]	; (80006ac <K_SetExtClockPLL+0x334>)
 80004f0:	4a6e      	ldr	r2, [pc, #440]	; (80006ac <K_SetExtClockPLL+0x334>)
 80004f2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80004f4:	210c      	movs	r1, #12
 80004f6:	430a      	orrs	r2, r1
 80004f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80004fa:	e01f      	b.n	800053c <K_SetExtClockPLL+0x1c4>
	}else if (div == 14){
 80004fc:	1dbb      	adds	r3, r7, #6
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	2b0e      	cmp	r3, #14
 8000502:	d106      	bne.n	8000512 <K_SetExtClockPLL+0x19a>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV_DIV14;
 8000504:	4b69      	ldr	r3, [pc, #420]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000506:	4a69      	ldr	r2, [pc, #420]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000508:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800050a:	210d      	movs	r1, #13
 800050c:	430a      	orrs	r2, r1
 800050e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000510:	e014      	b.n	800053c <K_SetExtClockPLL+0x1c4>
	}else if (div == 15){
 8000512:	1dbb      	adds	r3, r7, #6
 8000514:	781b      	ldrb	r3, [r3, #0]
 8000516:	2b0f      	cmp	r3, #15
 8000518:	d106      	bne.n	8000528 <K_SetExtClockPLL+0x1b0>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV_DIV15;
 800051a:	4b64      	ldr	r3, [pc, #400]	; (80006ac <K_SetExtClockPLL+0x334>)
 800051c:	4a63      	ldr	r2, [pc, #396]	; (80006ac <K_SetExtClockPLL+0x334>)
 800051e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000520:	210e      	movs	r1, #14
 8000522:	430a      	orrs	r2, r1
 8000524:	62da      	str	r2, [r3, #44]	; 0x2c
 8000526:	e009      	b.n	800053c <K_SetExtClockPLL+0x1c4>
	}else if (div == 16){
 8000528:	1dbb      	adds	r3, r7, #6
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	2b10      	cmp	r3, #16
 800052e:	d105      	bne.n	800053c <K_SetExtClockPLL+0x1c4>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV_DIV16;
 8000530:	4b5e      	ldr	r3, [pc, #376]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000532:	4a5e      	ldr	r2, [pc, #376]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000534:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000536:	210f      	movs	r1, #15
 8000538:	430a      	orrs	r2, r1
 800053a:	62da      	str	r2, [r3, #44]	; 0x2c
	}
	
	RCC->CFGR &= ~RCC_CFGR_PLLSRC;
 800053c:	4b5b      	ldr	r3, [pc, #364]	; (80006ac <K_SetExtClockPLL+0x334>)
 800053e:	4a5b      	ldr	r2, [pc, #364]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000540:	6852      	ldr	r2, [r2, #4]
 8000542:	495c      	ldr	r1, [pc, #368]	; (80006b4 <K_SetExtClockPLL+0x33c>)
 8000544:	400a      	ands	r2, r1
 8000546:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_PLLSRC_HSE_PREDIV; //переключаем вход умножителя на предделенный внешний
 8000548:	4b58      	ldr	r3, [pc, #352]	; (80006ac <K_SetExtClockPLL+0x334>)
 800054a:	4a58      	ldr	r2, [pc, #352]	; (80006ac <K_SetExtClockPLL+0x334>)
 800054c:	6852      	ldr	r2, [r2, #4]
 800054e:	2180      	movs	r1, #128	; 0x80
 8000550:	0249      	lsls	r1, r1, #9
 8000552:	430a      	orrs	r2, r1
 8000554:	605a      	str	r2, [r3, #4]


	RCC->CFGR &= ~RCC_CFGR_PLLMUL;//обнуляем множитель
 8000556:	4b55      	ldr	r3, [pc, #340]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000558:	4a54      	ldr	r2, [pc, #336]	; (80006ac <K_SetExtClockPLL+0x334>)
 800055a:	6852      	ldr	r2, [r2, #4]
 800055c:	4956      	ldr	r1, [pc, #344]	; (80006b8 <K_SetExtClockPLL+0x340>)
 800055e:	400a      	ands	r2, r1
 8000560:	605a      	str	r2, [r3, #4]
	if(mult == 2){
 8000562:	1dfb      	adds	r3, r7, #7
 8000564:	781b      	ldrb	r3, [r3, #0]
 8000566:	2b02      	cmp	r3, #2
 8000568:	d104      	bne.n	8000574 <K_SetExtClockPLL+0x1fc>
		RCC->CFGR |= RCC_CFGR_PLLMUL2;
 800056a:	4b50      	ldr	r3, [pc, #320]	; (80006ac <K_SetExtClockPLL+0x334>)
 800056c:	4a4f      	ldr	r2, [pc, #316]	; (80006ac <K_SetExtClockPLL+0x334>)
 800056e:	6852      	ldr	r2, [r2, #4]
 8000570:	605a      	str	r2, [r3, #4]
 8000572:	e0ae      	b.n	80006d2 <K_SetExtClockPLL+0x35a>
	}else if(mult == 3){
 8000574:	1dfb      	adds	r3, r7, #7
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	2b03      	cmp	r3, #3
 800057a:	d107      	bne.n	800058c <K_SetExtClockPLL+0x214>
		RCC->CFGR |= RCC_CFGR_PLLMUL3;
 800057c:	4b4b      	ldr	r3, [pc, #300]	; (80006ac <K_SetExtClockPLL+0x334>)
 800057e:	4a4b      	ldr	r2, [pc, #300]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000580:	6852      	ldr	r2, [r2, #4]
 8000582:	2180      	movs	r1, #128	; 0x80
 8000584:	02c9      	lsls	r1, r1, #11
 8000586:	430a      	orrs	r2, r1
 8000588:	605a      	str	r2, [r3, #4]
 800058a:	e0a2      	b.n	80006d2 <K_SetExtClockPLL+0x35a>
	}else if(mult == 4){
 800058c:	1dfb      	adds	r3, r7, #7
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	2b04      	cmp	r3, #4
 8000592:	d107      	bne.n	80005a4 <K_SetExtClockPLL+0x22c>
		RCC->CFGR |= RCC_CFGR_PLLMUL4;
 8000594:	4b45      	ldr	r3, [pc, #276]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000596:	4a45      	ldr	r2, [pc, #276]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000598:	6852      	ldr	r2, [r2, #4]
 800059a:	2180      	movs	r1, #128	; 0x80
 800059c:	0309      	lsls	r1, r1, #12
 800059e:	430a      	orrs	r2, r1
 80005a0:	605a      	str	r2, [r3, #4]
 80005a2:	e096      	b.n	80006d2 <K_SetExtClockPLL+0x35a>
	}else if(mult == 5){
 80005a4:	1dfb      	adds	r3, r7, #7
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	2b05      	cmp	r3, #5
 80005aa:	d107      	bne.n	80005bc <K_SetExtClockPLL+0x244>
		RCC->CFGR |= RCC_CFGR_PLLMUL5;
 80005ac:	4b3f      	ldr	r3, [pc, #252]	; (80006ac <K_SetExtClockPLL+0x334>)
 80005ae:	4a3f      	ldr	r2, [pc, #252]	; (80006ac <K_SetExtClockPLL+0x334>)
 80005b0:	6852      	ldr	r2, [r2, #4]
 80005b2:	21c0      	movs	r1, #192	; 0xc0
 80005b4:	0309      	lsls	r1, r1, #12
 80005b6:	430a      	orrs	r2, r1
 80005b8:	605a      	str	r2, [r3, #4]
 80005ba:	e08a      	b.n	80006d2 <K_SetExtClockPLL+0x35a>
	}else if(mult == 6){
 80005bc:	1dfb      	adds	r3, r7, #7
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b06      	cmp	r3, #6
 80005c2:	d107      	bne.n	80005d4 <K_SetExtClockPLL+0x25c>
		RCC->CFGR |= RCC_CFGR_PLLMUL6;
 80005c4:	4b39      	ldr	r3, [pc, #228]	; (80006ac <K_SetExtClockPLL+0x334>)
 80005c6:	4a39      	ldr	r2, [pc, #228]	; (80006ac <K_SetExtClockPLL+0x334>)
 80005c8:	6852      	ldr	r2, [r2, #4]
 80005ca:	2180      	movs	r1, #128	; 0x80
 80005cc:	0349      	lsls	r1, r1, #13
 80005ce:	430a      	orrs	r2, r1
 80005d0:	605a      	str	r2, [r3, #4]
 80005d2:	e07e      	b.n	80006d2 <K_SetExtClockPLL+0x35a>
	}else if(mult == 7){
 80005d4:	1dfb      	adds	r3, r7, #7
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	2b07      	cmp	r3, #7
 80005da:	d107      	bne.n	80005ec <K_SetExtClockPLL+0x274>
		RCC->CFGR |= RCC_CFGR_PLLMUL7;
 80005dc:	4b33      	ldr	r3, [pc, #204]	; (80006ac <K_SetExtClockPLL+0x334>)
 80005de:	4a33      	ldr	r2, [pc, #204]	; (80006ac <K_SetExtClockPLL+0x334>)
 80005e0:	6852      	ldr	r2, [r2, #4]
 80005e2:	21a0      	movs	r1, #160	; 0xa0
 80005e4:	0349      	lsls	r1, r1, #13
 80005e6:	430a      	orrs	r2, r1
 80005e8:	605a      	str	r2, [r3, #4]
 80005ea:	e072      	b.n	80006d2 <K_SetExtClockPLL+0x35a>
	}else if(mult == 8){
 80005ec:	1dfb      	adds	r3, r7, #7
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	2b08      	cmp	r3, #8
 80005f2:	d107      	bne.n	8000604 <K_SetExtClockPLL+0x28c>
		RCC->CFGR |= RCC_CFGR_PLLMUL8;
 80005f4:	4b2d      	ldr	r3, [pc, #180]	; (80006ac <K_SetExtClockPLL+0x334>)
 80005f6:	4a2d      	ldr	r2, [pc, #180]	; (80006ac <K_SetExtClockPLL+0x334>)
 80005f8:	6852      	ldr	r2, [r2, #4]
 80005fa:	21c0      	movs	r1, #192	; 0xc0
 80005fc:	0349      	lsls	r1, r1, #13
 80005fe:	430a      	orrs	r2, r1
 8000600:	605a      	str	r2, [r3, #4]
 8000602:	e066      	b.n	80006d2 <K_SetExtClockPLL+0x35a>
	}else if(mult == 9){
 8000604:	1dfb      	adds	r3, r7, #7
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	2b09      	cmp	r3, #9
 800060a:	d107      	bne.n	800061c <K_SetExtClockPLL+0x2a4>
		RCC->CFGR |= RCC_CFGR_PLLMUL9;
 800060c:	4b27      	ldr	r3, [pc, #156]	; (80006ac <K_SetExtClockPLL+0x334>)
 800060e:	4a27      	ldr	r2, [pc, #156]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000610:	6852      	ldr	r2, [r2, #4]
 8000612:	21e0      	movs	r1, #224	; 0xe0
 8000614:	0349      	lsls	r1, r1, #13
 8000616:	430a      	orrs	r2, r1
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	e05a      	b.n	80006d2 <K_SetExtClockPLL+0x35a>
	}else if(mult == 10){
 800061c:	1dfb      	adds	r3, r7, #7
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	2b0a      	cmp	r3, #10
 8000622:	d107      	bne.n	8000634 <K_SetExtClockPLL+0x2bc>
		RCC->CFGR |= RCC_CFGR_PLLMUL10;
 8000624:	4b21      	ldr	r3, [pc, #132]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000626:	4a21      	ldr	r2, [pc, #132]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000628:	6852      	ldr	r2, [r2, #4]
 800062a:	2180      	movs	r1, #128	; 0x80
 800062c:	0389      	lsls	r1, r1, #14
 800062e:	430a      	orrs	r2, r1
 8000630:	605a      	str	r2, [r3, #4]
 8000632:	e04e      	b.n	80006d2 <K_SetExtClockPLL+0x35a>
	}else if(mult == 11){
 8000634:	1dfb      	adds	r3, r7, #7
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	2b0b      	cmp	r3, #11
 800063a:	d107      	bne.n	800064c <K_SetExtClockPLL+0x2d4>
		RCC->CFGR |= RCC_CFGR_PLLMUL11;
 800063c:	4b1b      	ldr	r3, [pc, #108]	; (80006ac <K_SetExtClockPLL+0x334>)
 800063e:	4a1b      	ldr	r2, [pc, #108]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000640:	6852      	ldr	r2, [r2, #4]
 8000642:	2190      	movs	r1, #144	; 0x90
 8000644:	0389      	lsls	r1, r1, #14
 8000646:	430a      	orrs	r2, r1
 8000648:	605a      	str	r2, [r3, #4]
 800064a:	e042      	b.n	80006d2 <K_SetExtClockPLL+0x35a>
	}else if(mult == 12){
 800064c:	1dfb      	adds	r3, r7, #7
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	2b0c      	cmp	r3, #12
 8000652:	d107      	bne.n	8000664 <K_SetExtClockPLL+0x2ec>
		RCC->CFGR |= RCC_CFGR_PLLMUL12;
 8000654:	4b15      	ldr	r3, [pc, #84]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000656:	4a15      	ldr	r2, [pc, #84]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000658:	6852      	ldr	r2, [r2, #4]
 800065a:	21a0      	movs	r1, #160	; 0xa0
 800065c:	0389      	lsls	r1, r1, #14
 800065e:	430a      	orrs	r2, r1
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	e036      	b.n	80006d2 <K_SetExtClockPLL+0x35a>
	}else if(mult == 13){
 8000664:	1dfb      	adds	r3, r7, #7
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	2b0d      	cmp	r3, #13
 800066a:	d107      	bne.n	800067c <K_SetExtClockPLL+0x304>
		RCC->CFGR |= RCC_CFGR_PLLMUL13;
 800066c:	4b0f      	ldr	r3, [pc, #60]	; (80006ac <K_SetExtClockPLL+0x334>)
 800066e:	4a0f      	ldr	r2, [pc, #60]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000670:	6852      	ldr	r2, [r2, #4]
 8000672:	21b0      	movs	r1, #176	; 0xb0
 8000674:	0389      	lsls	r1, r1, #14
 8000676:	430a      	orrs	r2, r1
 8000678:	605a      	str	r2, [r3, #4]
 800067a:	e02a      	b.n	80006d2 <K_SetExtClockPLL+0x35a>
	}else if(mult == 14){
 800067c:	1dfb      	adds	r3, r7, #7
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	2b0e      	cmp	r3, #14
 8000682:	d107      	bne.n	8000694 <K_SetExtClockPLL+0x31c>
		RCC->CFGR |= RCC_CFGR_PLLMUL14;
 8000684:	4b09      	ldr	r3, [pc, #36]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000686:	4a09      	ldr	r2, [pc, #36]	; (80006ac <K_SetExtClockPLL+0x334>)
 8000688:	6852      	ldr	r2, [r2, #4]
 800068a:	21c0      	movs	r1, #192	; 0xc0
 800068c:	0389      	lsls	r1, r1, #14
 800068e:	430a      	orrs	r2, r1
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	e01e      	b.n	80006d2 <K_SetExtClockPLL+0x35a>
	}else if(mult == 15){
 8000694:	1dfb      	adds	r3, r7, #7
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	2b0f      	cmp	r3, #15
 800069a:	d10f      	bne.n	80006bc <K_SetExtClockPLL+0x344>
		RCC->CFGR |= RCC_CFGR_PLLMUL15;
 800069c:	4b03      	ldr	r3, [pc, #12]	; (80006ac <K_SetExtClockPLL+0x334>)
 800069e:	4a03      	ldr	r2, [pc, #12]	; (80006ac <K_SetExtClockPLL+0x334>)
 80006a0:	6852      	ldr	r2, [r2, #4]
 80006a2:	21d0      	movs	r1, #208	; 0xd0
 80006a4:	0389      	lsls	r1, r1, #14
 80006a6:	430a      	orrs	r2, r1
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	e012      	b.n	80006d2 <K_SetExtClockPLL+0x35a>
 80006ac:	40021000 	.word	0x40021000
 80006b0:	feffffff 	.word	0xfeffffff
 80006b4:	fffeffff 	.word	0xfffeffff
 80006b8:	ffc3ffff 	.word	0xffc3ffff
	}else if(mult == 16){
 80006bc:	1dfb      	adds	r3, r7, #7
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	2b10      	cmp	r3, #16
 80006c2:	d106      	bne.n	80006d2 <K_SetExtClockPLL+0x35a>
		RCC->CFGR |= RCC_CFGR_PLLMUL16;
 80006c4:	4b16      	ldr	r3, [pc, #88]	; (8000720 <K_SetExtClockPLL+0x3a8>)
 80006c6:	4a16      	ldr	r2, [pc, #88]	; (8000720 <K_SetExtClockPLL+0x3a8>)
 80006c8:	6852      	ldr	r2, [r2, #4]
 80006ca:	21e0      	movs	r1, #224	; 0xe0
 80006cc:	0389      	lsls	r1, r1, #14
 80006ce:	430a      	orrs	r2, r1
 80006d0:	605a      	str	r2, [r3, #4]
	}
	
	RCC->CR |= RCC_CR_PLLON;//включаем умнжитель
 80006d2:	4b13      	ldr	r3, [pc, #76]	; (8000720 <K_SetExtClockPLL+0x3a8>)
 80006d4:	4a12      	ldr	r2, [pc, #72]	; (8000720 <K_SetExtClockPLL+0x3a8>)
 80006d6:	6812      	ldr	r2, [r2, #0]
 80006d8:	2180      	movs	r1, #128	; 0x80
 80006da:	0449      	lsls	r1, r1, #17
 80006dc:	430a      	orrs	r2, r1
 80006de:	601a      	str	r2, [r3, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY));//ждем пока он будет готов
 80006e0:	46c0      	nop			; (mov r8, r8)
 80006e2:	4b0f      	ldr	r3, [pc, #60]	; (8000720 <K_SetExtClockPLL+0x3a8>)
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	2380      	movs	r3, #128	; 0x80
 80006e8:	049b      	lsls	r3, r3, #18
 80006ea:	4013      	ands	r3, r2
 80006ec:	d0f9      	beq.n	80006e2 <K_SetExtClockPLL+0x36a>
	RCC->CFGR |= RCC_CFGR_SW_PLL;// переключаем вход источника тактирования на умножитель
 80006ee:	4b0c      	ldr	r3, [pc, #48]	; (8000720 <K_SetExtClockPLL+0x3a8>)
 80006f0:	4a0b      	ldr	r2, [pc, #44]	; (8000720 <K_SetExtClockPLL+0x3a8>)
 80006f2:	6852      	ldr	r2, [r2, #4]
 80006f4:	2102      	movs	r1, #2
 80006f6:	430a      	orrs	r2, r1
 80006f8:	605a      	str	r2, [r3, #4]

	K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ = K_EXT_OSC_FREQ * mult / div;
 80006fa:	1dfb      	adds	r3, r7, #7
 80006fc:	781a      	ldrb	r2, [r3, #0]
 80006fe:	4b09      	ldr	r3, [pc, #36]	; (8000724 <K_SetExtClockPLL+0x3ac>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	435a      	muls	r2, r3
 8000704:	1dbb      	adds	r3, r7, #6
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	0019      	movs	r1, r3
 800070a:	0010      	movs	r0, r2
 800070c:	f7ff fcfc 	bl	8000108 <__udivsi3>
 8000710:	0003      	movs	r3, r0
 8000712:	001a      	movs	r2, r3
 8000714:	4b04      	ldr	r3, [pc, #16]	; (8000728 <K_SetExtClockPLL+0x3b0>)
 8000716:	601a      	str	r2, [r3, #0]

}
 8000718:	46c0      	nop			; (mov r8, r8)
 800071a:	46bd      	mov	sp, r7
 800071c:	b002      	add	sp, #8
 800071e:	bd80      	pop	{r7, pc}
 8000720:	40021000 	.word	0x40021000
 8000724:	20000000 	.word	0x20000000
 8000728:	20000034 	.word	0x20000034

0800072c <K_SetExtClockDirect>:


void K_SetExtClockDirect(void)
{ 
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
	RCC->CR |= RCC_CR_HSEON; //включаем внешний генератор
 8000730:	4b10      	ldr	r3, [pc, #64]	; (8000774 <K_SetExtClockDirect+0x48>)
 8000732:	4a10      	ldr	r2, [pc, #64]	; (8000774 <K_SetExtClockDirect+0x48>)
 8000734:	6812      	ldr	r2, [r2, #0]
 8000736:	2180      	movs	r1, #128	; 0x80
 8000738:	0249      	lsls	r1, r1, #9
 800073a:	430a      	orrs	r2, r1
 800073c:	601a      	str	r2, [r3, #0]
	while (!(RCC->CR & RCC_CR_HSERDY));// ждем, пока внешний генератор запустится и будет готов
 800073e:	46c0      	nop			; (mov r8, r8)
 8000740:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <K_SetExtClockDirect+0x48>)
 8000742:	681a      	ldr	r2, [r3, #0]
 8000744:	2380      	movs	r3, #128	; 0x80
 8000746:	029b      	lsls	r3, r3, #10
 8000748:	4013      	ands	r3, r2
 800074a:	d0f9      	beq.n	8000740 <K_SetExtClockDirect+0x14>
	
	RCC->CFGR &= ~RCC_CFGR_SW;//обнуляем регистор выбора источника тактирования (выставляется внутренний напрямую)
 800074c:	4b09      	ldr	r3, [pc, #36]	; (8000774 <K_SetExtClockDirect+0x48>)
 800074e:	4a09      	ldr	r2, [pc, #36]	; (8000774 <K_SetExtClockDirect+0x48>)
 8000750:	6852      	ldr	r2, [r2, #4]
 8000752:	2103      	movs	r1, #3
 8000754:	438a      	bics	r2, r1
 8000756:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_SW_HSE;//выставляем внешний напрямую
 8000758:	4b06      	ldr	r3, [pc, #24]	; (8000774 <K_SetExtClockDirect+0x48>)
 800075a:	4a06      	ldr	r2, [pc, #24]	; (8000774 <K_SetExtClockDirect+0x48>)
 800075c:	6852      	ldr	r2, [r2, #4]
 800075e:	2101      	movs	r1, #1
 8000760:	430a      	orrs	r2, r1
 8000762:	605a      	str	r2, [r3, #4]

	K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ = K_EXT_OSC_FREQ;
 8000764:	4b04      	ldr	r3, [pc, #16]	; (8000778 <K_SetExtClockDirect+0x4c>)
 8000766:	681a      	ldr	r2, [r3, #0]
 8000768:	4b04      	ldr	r3, [pc, #16]	; (800077c <K_SetExtClockDirect+0x50>)
 800076a:	601a      	str	r2, [r3, #0]

}
 800076c:	46c0      	nop			; (mov r8, r8)
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	46c0      	nop			; (mov r8, r8)
 8000774:	40021000 	.word	0x40021000
 8000778:	20000000 	.word	0x20000000
 800077c:	20000034 	.word	0x20000034

08000780 <K_SetIntClockDirect>:


void K_SetIntClockDirect(void){
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
	RCC->CR |= RCC_CR_HSION; //включаем внутренний генератор
 8000784:	4b0e      	ldr	r3, [pc, #56]	; (80007c0 <K_SetIntClockDirect+0x40>)
 8000786:	4a0e      	ldr	r2, [pc, #56]	; (80007c0 <K_SetIntClockDirect+0x40>)
 8000788:	6812      	ldr	r2, [r2, #0]
 800078a:	2101      	movs	r1, #1
 800078c:	430a      	orrs	r2, r1
 800078e:	601a      	str	r2, [r3, #0]
	while (!(RCC->CR & RCC_CR_HSIRDY));// ждем, пока внутренний генератор запустится и будет готов
 8000790:	46c0      	nop			; (mov r8, r8)
 8000792:	4b0b      	ldr	r3, [pc, #44]	; (80007c0 <K_SetIntClockDirect+0x40>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	2202      	movs	r2, #2
 8000798:	4013      	ands	r3, r2
 800079a:	d0fa      	beq.n	8000792 <K_SetIntClockDirect+0x12>
	
	RCC->CFGR &= ~RCC_CFGR_SW;//обнуляем регистор выбора источника тактирования (выставляется внутренний напрямую)
 800079c:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <K_SetIntClockDirect+0x40>)
 800079e:	4a08      	ldr	r2, [pc, #32]	; (80007c0 <K_SetIntClockDirect+0x40>)
 80007a0:	6852      	ldr	r2, [r2, #4]
 80007a2:	2103      	movs	r1, #3
 80007a4:	438a      	bics	r2, r1
 80007a6:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_SWS_HSI;//выставляем внутренний напрямую
 80007a8:	4b05      	ldr	r3, [pc, #20]	; (80007c0 <K_SetIntClockDirect+0x40>)
 80007aa:	4a05      	ldr	r2, [pc, #20]	; (80007c0 <K_SetIntClockDirect+0x40>)
 80007ac:	6852      	ldr	r2, [r2, #4]
 80007ae:	605a      	str	r2, [r3, #4]

	K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ = K_INT_OSC_FREQ;
 80007b0:	4b04      	ldr	r3, [pc, #16]	; (80007c4 <K_SetIntClockDirect+0x44>)
 80007b2:	681a      	ldr	r2, [r3, #0]
 80007b4:	4b04      	ldr	r3, [pc, #16]	; (80007c8 <K_SetIntClockDirect+0x48>)
 80007b6:	601a      	str	r2, [r3, #0]

}
 80007b8:	46c0      	nop			; (mov r8, r8)
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	46c0      	nop			; (mov r8, r8)
 80007c0:	40021000 	.word	0x40021000
 80007c4:	20000004 	.word	0x20000004
 80007c8:	20000034 	.word	0x20000034

080007cc <K_SetIntClockPLL>:


void K_SetIntClockPLL(char freq)	//freq - 8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52, 56, 60, 64 MHz
{ 
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	0002      	movs	r2, r0
 80007d4:	1dfb      	adds	r3, r7, #7
 80007d6:	701a      	strb	r2, [r3, #0]
	RCC->CR |= RCC_CR_HSION; //включаем внутренний генератор
 80007d8:	4b7b      	ldr	r3, [pc, #492]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 80007da:	4a7b      	ldr	r2, [pc, #492]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 80007dc:	6812      	ldr	r2, [r2, #0]
 80007de:	2101      	movs	r1, #1
 80007e0:	430a      	orrs	r2, r1
 80007e2:	601a      	str	r2, [r3, #0]
	while (!(RCC->CR & RCC_CR_HSIRDY));// ждем, пока внутренний генератор запустится и будет готов
 80007e4:	46c0      	nop			; (mov r8, r8)
 80007e6:	4b78      	ldr	r3, [pc, #480]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	2202      	movs	r2, #2
 80007ec:	4013      	ands	r3, r2
 80007ee:	d0fa      	beq.n	80007e6 <K_SetIntClockPLL+0x1a>
	
	RCC->CFGR &= ~RCC_CFGR_SW;//обнуляем регистор выбора источника тактирования (выставляется внутренний напрямую), чтобы можно было конфигурировать внешний и умножитель
 80007f0:	4b75      	ldr	r3, [pc, #468]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 80007f2:	4a75      	ldr	r2, [pc, #468]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 80007f4:	6852      	ldr	r2, [r2, #4]
 80007f6:	2103      	movs	r1, #3
 80007f8:	438a      	bics	r2, r1
 80007fa:	605a      	str	r2, [r3, #4]
	
	RCC->CR &= ~RCC_CR_PLLON;//выключаем умножитель для того, чтобы его можно было сконфигурировать
 80007fc:	4b72      	ldr	r3, [pc, #456]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 80007fe:	4a72      	ldr	r2, [pc, #456]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 8000800:	6812      	ldr	r2, [r2, #0]
 8000802:	4972      	ldr	r1, [pc, #456]	; (80009cc <K_SetIntClockPLL+0x200>)
 8000804:	400a      	ands	r2, r1
 8000806:	601a      	str	r2, [r3, #0]
	
	RCC->CFGR &= ~RCC_CFGR_PLLSRC;
 8000808:	4b6f      	ldr	r3, [pc, #444]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 800080a:	4a6f      	ldr	r2, [pc, #444]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 800080c:	6852      	ldr	r2, [r2, #4]
 800080e:	4970      	ldr	r1, [pc, #448]	; (80009d0 <K_SetIntClockPLL+0x204>)
 8000810:	400a      	ands	r2, r1
 8000812:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_PLLSRC_HSI_DIV2; //переключаем вход умножителя предделенный внутренний
 8000814:	4b6c      	ldr	r3, [pc, #432]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 8000816:	4a6c      	ldr	r2, [pc, #432]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 8000818:	6852      	ldr	r2, [r2, #4]
 800081a:	605a      	str	r2, [r3, #4]


	RCC->CFGR &= ~RCC_CFGR_PLLMUL;//обнуляем множитель
 800081c:	4b6a      	ldr	r3, [pc, #424]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 800081e:	4a6a      	ldr	r2, [pc, #424]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 8000820:	6852      	ldr	r2, [r2, #4]
 8000822:	496c      	ldr	r1, [pc, #432]	; (80009d4 <K_SetIntClockPLL+0x208>)
 8000824:	400a      	ands	r2, r1
 8000826:	605a      	str	r2, [r3, #4]
	if(freq == 8){
 8000828:	1dfb      	adds	r3, r7, #7
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	2b08      	cmp	r3, #8
 800082e:	d104      	bne.n	800083a <K_SetIntClockPLL+0x6e>
		RCC->CFGR |= RCC_CFGR_PLLMUL2;
 8000830:	4b65      	ldr	r3, [pc, #404]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 8000832:	4a65      	ldr	r2, [pc, #404]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 8000834:	6852      	ldr	r2, [r2, #4]
 8000836:	605a      	str	r2, [r3, #4]
 8000838:	e0a6      	b.n	8000988 <K_SetIntClockPLL+0x1bc>
	}else if(freq == 12){
 800083a:	1dfb      	adds	r3, r7, #7
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	2b0c      	cmp	r3, #12
 8000840:	d107      	bne.n	8000852 <K_SetIntClockPLL+0x86>
		RCC->CFGR |= RCC_CFGR_PLLMUL3;
 8000842:	4b61      	ldr	r3, [pc, #388]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 8000844:	4a60      	ldr	r2, [pc, #384]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 8000846:	6852      	ldr	r2, [r2, #4]
 8000848:	2180      	movs	r1, #128	; 0x80
 800084a:	02c9      	lsls	r1, r1, #11
 800084c:	430a      	orrs	r2, r1
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	e09a      	b.n	8000988 <K_SetIntClockPLL+0x1bc>
	}else if(freq == 16){
 8000852:	1dfb      	adds	r3, r7, #7
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	2b10      	cmp	r3, #16
 8000858:	d107      	bne.n	800086a <K_SetIntClockPLL+0x9e>
		RCC->CFGR |= RCC_CFGR_PLLMUL4;
 800085a:	4b5b      	ldr	r3, [pc, #364]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 800085c:	4a5a      	ldr	r2, [pc, #360]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 800085e:	6852      	ldr	r2, [r2, #4]
 8000860:	2180      	movs	r1, #128	; 0x80
 8000862:	0309      	lsls	r1, r1, #12
 8000864:	430a      	orrs	r2, r1
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	e08e      	b.n	8000988 <K_SetIntClockPLL+0x1bc>
	}else if(freq == 20){
 800086a:	1dfb      	adds	r3, r7, #7
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	2b14      	cmp	r3, #20
 8000870:	d107      	bne.n	8000882 <K_SetIntClockPLL+0xb6>
		RCC->CFGR |= RCC_CFGR_PLLMUL5;
 8000872:	4b55      	ldr	r3, [pc, #340]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 8000874:	4a54      	ldr	r2, [pc, #336]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 8000876:	6852      	ldr	r2, [r2, #4]
 8000878:	21c0      	movs	r1, #192	; 0xc0
 800087a:	0309      	lsls	r1, r1, #12
 800087c:	430a      	orrs	r2, r1
 800087e:	605a      	str	r2, [r3, #4]
 8000880:	e082      	b.n	8000988 <K_SetIntClockPLL+0x1bc>
	}else if(freq == 24){
 8000882:	1dfb      	adds	r3, r7, #7
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	2b18      	cmp	r3, #24
 8000888:	d107      	bne.n	800089a <K_SetIntClockPLL+0xce>
		RCC->CFGR |= RCC_CFGR_PLLMUL6;
 800088a:	4b4f      	ldr	r3, [pc, #316]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 800088c:	4a4e      	ldr	r2, [pc, #312]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 800088e:	6852      	ldr	r2, [r2, #4]
 8000890:	2180      	movs	r1, #128	; 0x80
 8000892:	0349      	lsls	r1, r1, #13
 8000894:	430a      	orrs	r2, r1
 8000896:	605a      	str	r2, [r3, #4]
 8000898:	e076      	b.n	8000988 <K_SetIntClockPLL+0x1bc>
	}else if(freq == 28){
 800089a:	1dfb      	adds	r3, r7, #7
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	2b1c      	cmp	r3, #28
 80008a0:	d107      	bne.n	80008b2 <K_SetIntClockPLL+0xe6>
		RCC->CFGR |= RCC_CFGR_PLLMUL7;
 80008a2:	4b49      	ldr	r3, [pc, #292]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 80008a4:	4a48      	ldr	r2, [pc, #288]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 80008a6:	6852      	ldr	r2, [r2, #4]
 80008a8:	21a0      	movs	r1, #160	; 0xa0
 80008aa:	0349      	lsls	r1, r1, #13
 80008ac:	430a      	orrs	r2, r1
 80008ae:	605a      	str	r2, [r3, #4]
 80008b0:	e06a      	b.n	8000988 <K_SetIntClockPLL+0x1bc>
	}else if(freq == 32){
 80008b2:	1dfb      	adds	r3, r7, #7
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	2b20      	cmp	r3, #32
 80008b8:	d107      	bne.n	80008ca <K_SetIntClockPLL+0xfe>
		RCC->CFGR |= RCC_CFGR_PLLMUL8;
 80008ba:	4b43      	ldr	r3, [pc, #268]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 80008bc:	4a42      	ldr	r2, [pc, #264]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 80008be:	6852      	ldr	r2, [r2, #4]
 80008c0:	21c0      	movs	r1, #192	; 0xc0
 80008c2:	0349      	lsls	r1, r1, #13
 80008c4:	430a      	orrs	r2, r1
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	e05e      	b.n	8000988 <K_SetIntClockPLL+0x1bc>
	}else if(freq == 36){
 80008ca:	1dfb      	adds	r3, r7, #7
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	2b24      	cmp	r3, #36	; 0x24
 80008d0:	d107      	bne.n	80008e2 <K_SetIntClockPLL+0x116>
		RCC->CFGR |= RCC_CFGR_PLLMUL9;
 80008d2:	4b3d      	ldr	r3, [pc, #244]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 80008d4:	4a3c      	ldr	r2, [pc, #240]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 80008d6:	6852      	ldr	r2, [r2, #4]
 80008d8:	21e0      	movs	r1, #224	; 0xe0
 80008da:	0349      	lsls	r1, r1, #13
 80008dc:	430a      	orrs	r2, r1
 80008de:	605a      	str	r2, [r3, #4]
 80008e0:	e052      	b.n	8000988 <K_SetIntClockPLL+0x1bc>
	}else if(freq == 40){
 80008e2:	1dfb      	adds	r3, r7, #7
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	2b28      	cmp	r3, #40	; 0x28
 80008e8:	d107      	bne.n	80008fa <K_SetIntClockPLL+0x12e>
		RCC->CFGR |= RCC_CFGR_PLLMUL10;
 80008ea:	4b37      	ldr	r3, [pc, #220]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 80008ec:	4a36      	ldr	r2, [pc, #216]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 80008ee:	6852      	ldr	r2, [r2, #4]
 80008f0:	2180      	movs	r1, #128	; 0x80
 80008f2:	0389      	lsls	r1, r1, #14
 80008f4:	430a      	orrs	r2, r1
 80008f6:	605a      	str	r2, [r3, #4]
 80008f8:	e046      	b.n	8000988 <K_SetIntClockPLL+0x1bc>
	}else if(freq == 44){
 80008fa:	1dfb      	adds	r3, r7, #7
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	2b2c      	cmp	r3, #44	; 0x2c
 8000900:	d107      	bne.n	8000912 <K_SetIntClockPLL+0x146>
		RCC->CFGR |= RCC_CFGR_PLLMUL11;
 8000902:	4b31      	ldr	r3, [pc, #196]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 8000904:	4a30      	ldr	r2, [pc, #192]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 8000906:	6852      	ldr	r2, [r2, #4]
 8000908:	2190      	movs	r1, #144	; 0x90
 800090a:	0389      	lsls	r1, r1, #14
 800090c:	430a      	orrs	r2, r1
 800090e:	605a      	str	r2, [r3, #4]
 8000910:	e03a      	b.n	8000988 <K_SetIntClockPLL+0x1bc>
	}else if(freq == 48){
 8000912:	1dfb      	adds	r3, r7, #7
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	2b30      	cmp	r3, #48	; 0x30
 8000918:	d107      	bne.n	800092a <K_SetIntClockPLL+0x15e>
		RCC->CFGR |= RCC_CFGR_PLLMUL12;
 800091a:	4b2b      	ldr	r3, [pc, #172]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 800091c:	4a2a      	ldr	r2, [pc, #168]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 800091e:	6852      	ldr	r2, [r2, #4]
 8000920:	21a0      	movs	r1, #160	; 0xa0
 8000922:	0389      	lsls	r1, r1, #14
 8000924:	430a      	orrs	r2, r1
 8000926:	605a      	str	r2, [r3, #4]
 8000928:	e02e      	b.n	8000988 <K_SetIntClockPLL+0x1bc>
	}else if(freq == 52){
 800092a:	1dfb      	adds	r3, r7, #7
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	2b34      	cmp	r3, #52	; 0x34
 8000930:	d107      	bne.n	8000942 <K_SetIntClockPLL+0x176>
		RCC->CFGR |= RCC_CFGR_PLLMUL13;
 8000932:	4b25      	ldr	r3, [pc, #148]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 8000934:	4a24      	ldr	r2, [pc, #144]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 8000936:	6852      	ldr	r2, [r2, #4]
 8000938:	21b0      	movs	r1, #176	; 0xb0
 800093a:	0389      	lsls	r1, r1, #14
 800093c:	430a      	orrs	r2, r1
 800093e:	605a      	str	r2, [r3, #4]
 8000940:	e022      	b.n	8000988 <K_SetIntClockPLL+0x1bc>
	}else if(freq == 56){
 8000942:	1dfb      	adds	r3, r7, #7
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	2b38      	cmp	r3, #56	; 0x38
 8000948:	d107      	bne.n	800095a <K_SetIntClockPLL+0x18e>
		RCC->CFGR |= RCC_CFGR_PLLMUL14;
 800094a:	4b1f      	ldr	r3, [pc, #124]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 800094c:	4a1e      	ldr	r2, [pc, #120]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 800094e:	6852      	ldr	r2, [r2, #4]
 8000950:	21c0      	movs	r1, #192	; 0xc0
 8000952:	0389      	lsls	r1, r1, #14
 8000954:	430a      	orrs	r2, r1
 8000956:	605a      	str	r2, [r3, #4]
 8000958:	e016      	b.n	8000988 <K_SetIntClockPLL+0x1bc>
	}else if(freq == 60){
 800095a:	1dfb      	adds	r3, r7, #7
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	2b3c      	cmp	r3, #60	; 0x3c
 8000960:	d107      	bne.n	8000972 <K_SetIntClockPLL+0x1a6>
		RCC->CFGR |= RCC_CFGR_PLLMUL15;
 8000962:	4b19      	ldr	r3, [pc, #100]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 8000964:	4a18      	ldr	r2, [pc, #96]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 8000966:	6852      	ldr	r2, [r2, #4]
 8000968:	21d0      	movs	r1, #208	; 0xd0
 800096a:	0389      	lsls	r1, r1, #14
 800096c:	430a      	orrs	r2, r1
 800096e:	605a      	str	r2, [r3, #4]
 8000970:	e00a      	b.n	8000988 <K_SetIntClockPLL+0x1bc>
	}else if(freq == 64){
 8000972:	1dfb      	adds	r3, r7, #7
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	2b40      	cmp	r3, #64	; 0x40
 8000978:	d106      	bne.n	8000988 <K_SetIntClockPLL+0x1bc>
		RCC->CFGR |= RCC_CFGR_PLLMUL16;
 800097a:	4b13      	ldr	r3, [pc, #76]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 800097c:	4a12      	ldr	r2, [pc, #72]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 800097e:	6852      	ldr	r2, [r2, #4]
 8000980:	21e0      	movs	r1, #224	; 0xe0
 8000982:	0389      	lsls	r1, r1, #14
 8000984:	430a      	orrs	r2, r1
 8000986:	605a      	str	r2, [r3, #4]
	}
	
	RCC->CR |= RCC_CR_PLLON;//включаем умнжитель
 8000988:	4b0f      	ldr	r3, [pc, #60]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 800098a:	4a0f      	ldr	r2, [pc, #60]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 800098c:	6812      	ldr	r2, [r2, #0]
 800098e:	2180      	movs	r1, #128	; 0x80
 8000990:	0449      	lsls	r1, r1, #17
 8000992:	430a      	orrs	r2, r1
 8000994:	601a      	str	r2, [r3, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY));//ждем пока он будет готов
 8000996:	46c0      	nop			; (mov r8, r8)
 8000998:	4b0b      	ldr	r3, [pc, #44]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 800099a:	681a      	ldr	r2, [r3, #0]
 800099c:	2380      	movs	r3, #128	; 0x80
 800099e:	049b      	lsls	r3, r3, #18
 80009a0:	4013      	ands	r3, r2
 80009a2:	d0f9      	beq.n	8000998 <K_SetIntClockPLL+0x1cc>
	RCC->CFGR |= RCC_CFGR_SW_PLL;// переключаем вход источника тактирования на умножитель
 80009a4:	4b08      	ldr	r3, [pc, #32]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 80009a6:	4a08      	ldr	r2, [pc, #32]	; (80009c8 <K_SetIntClockPLL+0x1fc>)
 80009a8:	6852      	ldr	r2, [r2, #4]
 80009aa:	2102      	movs	r1, #2
 80009ac:	430a      	orrs	r2, r1
 80009ae:	605a      	str	r2, [r3, #4]
	
	K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ = freq * 1000000;
 80009b0:	1dfb      	adds	r3, r7, #7
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	4a08      	ldr	r2, [pc, #32]	; (80009d8 <K_SetIntClockPLL+0x20c>)
 80009b6:	4353      	muls	r3, r2
 80009b8:	001a      	movs	r2, r3
 80009ba:	4b08      	ldr	r3, [pc, #32]	; (80009dc <K_SetIntClockPLL+0x210>)
 80009bc:	601a      	str	r2, [r3, #0]

}
 80009be:	46c0      	nop			; (mov r8, r8)
 80009c0:	46bd      	mov	sp, r7
 80009c2:	b002      	add	sp, #8
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	46c0      	nop			; (mov r8, r8)
 80009c8:	40021000 	.word	0x40021000
 80009cc:	feffffff 	.word	0xfeffffff
 80009d0:	fffeffff 	.word	0xfffeffff
 80009d4:	ffc3ffff 	.word	0xffc3ffff
 80009d8:	000f4240 	.word	0x000f4240
 80009dc:	20000034 	.word	0x20000034

080009e0 <K_initMCOoutput>:




void K_initMCOoutput(K_MCOSource source){ //MCOPRE not available on STM32F030x8 devices
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	0002      	movs	r2, r0
 80009e8:	1dfb      	adds	r3, r7, #7
 80009ea:	701a      	strb	r2, [r3, #0]

	RCC->AHBENR |= RCC_AHBENR_GPIOAEN; //включаем тактирование для gpioa, где находится наш MCO (PA8)
 80009ec:	4b34      	ldr	r3, [pc, #208]	; (8000ac0 <K_initMCOoutput+0xe0>)
 80009ee:	4a34      	ldr	r2, [pc, #208]	; (8000ac0 <K_initMCOoutput+0xe0>)
 80009f0:	6952      	ldr	r2, [r2, #20]
 80009f2:	2180      	movs	r1, #128	; 0x80
 80009f4:	0289      	lsls	r1, r1, #10
 80009f6:	430a      	orrs	r2, r1
 80009f8:	615a      	str	r2, [r3, #20]

	GPIOA->MODER &= ~GPIO_MODER_MODER8; //Обнуляем регистры конфигурации вывода PA8
 80009fa:	2390      	movs	r3, #144	; 0x90
 80009fc:	05db      	lsls	r3, r3, #23
 80009fe:	2290      	movs	r2, #144	; 0x90
 8000a00:	05d2      	lsls	r2, r2, #23
 8000a02:	6812      	ldr	r2, [r2, #0]
 8000a04:	492f      	ldr	r1, [pc, #188]	; (8000ac4 <K_initMCOoutput+0xe4>)
 8000a06:	400a      	ands	r2, r1
 8000a08:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= GPIO_MODER_MODER8_1; //alternate function
 8000a0a:	2390      	movs	r3, #144	; 0x90
 8000a0c:	05db      	lsls	r3, r3, #23
 8000a0e:	2290      	movs	r2, #144	; 0x90
 8000a10:	05d2      	lsls	r2, r2, #23
 8000a12:	6812      	ldr	r2, [r2, #0]
 8000a14:	2180      	movs	r1, #128	; 0x80
 8000a16:	0289      	lsls	r1, r1, #10
 8000a18:	430a      	orrs	r2, r1
 8000a1a:	601a      	str	r2, [r3, #0]

	GPIOA->OTYPER &= ~GPIO_OTYPER_OT_8; //Output push-pull (reset state)
 8000a1c:	2390      	movs	r3, #144	; 0x90
 8000a1e:	05db      	lsls	r3, r3, #23
 8000a20:	2290      	movs	r2, #144	; 0x90
 8000a22:	05d2      	lsls	r2, r2, #23
 8000a24:	6852      	ldr	r2, [r2, #4]
 8000a26:	4928      	ldr	r1, [pc, #160]	; (8000ac8 <K_initMCOoutput+0xe8>)
 8000a28:	400a      	ands	r2, r1
 8000a2a:	605a      	str	r2, [r3, #4]
	
	GPIOA->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR8;
 8000a2c:	2390      	movs	r3, #144	; 0x90
 8000a2e:	05db      	lsls	r3, r3, #23
 8000a30:	2290      	movs	r2, #144	; 0x90
 8000a32:	05d2      	lsls	r2, r2, #23
 8000a34:	6892      	ldr	r2, [r2, #8]
 8000a36:	4923      	ldr	r1, [pc, #140]	; (8000ac4 <K_initMCOoutput+0xe4>)
 8000a38:	400a      	ands	r2, r1
 8000a3a:	609a      	str	r2, [r3, #8]
	GPIOA->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR8; //High speed
 8000a3c:	2390      	movs	r3, #144	; 0x90
 8000a3e:	05db      	lsls	r3, r3, #23
 8000a40:	2290      	movs	r2, #144	; 0x90
 8000a42:	05d2      	lsls	r2, r2, #23
 8000a44:	6892      	ldr	r2, [r2, #8]
 8000a46:	21c0      	movs	r1, #192	; 0xc0
 8000a48:	0289      	lsls	r1, r1, #10
 8000a4a:	430a      	orrs	r2, r1
 8000a4c:	609a      	str	r2, [r3, #8]
	
	RCC->CFGR &= ~RCC_CFGR_MCO;
 8000a4e:	4b1c      	ldr	r3, [pc, #112]	; (8000ac0 <K_initMCOoutput+0xe0>)
 8000a50:	4a1b      	ldr	r2, [pc, #108]	; (8000ac0 <K_initMCOoutput+0xe0>)
 8000a52:	6852      	ldr	r2, [r2, #4]
 8000a54:	491d      	ldr	r1, [pc, #116]	; (8000acc <K_initMCOoutput+0xec>)
 8000a56:	400a      	ands	r2, r1
 8000a58:	605a      	str	r2, [r3, #4]
	if(source == mcoPLLCLK_DIV2){
 8000a5a:	1dfb      	adds	r3, r7, #7
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d107      	bne.n	8000a72 <K_initMCOoutput+0x92>
		RCC->CFGR |= RCC_CFGR_MCO_PLL;// divided by 2
 8000a62:	4b17      	ldr	r3, [pc, #92]	; (8000ac0 <K_initMCOoutput+0xe0>)
 8000a64:	4a16      	ldr	r2, [pc, #88]	; (8000ac0 <K_initMCOoutput+0xe0>)
 8000a66:	6852      	ldr	r2, [r2, #4]
 8000a68:	21e0      	movs	r1, #224	; 0xe0
 8000a6a:	04c9      	lsls	r1, r1, #19
 8000a6c:	430a      	orrs	r2, r1
 8000a6e:	605a      	str	r2, [r3, #4]
		RCC->CFGR |= RCC_CFGR_MCO_HSE;//0b100
	}else if(source == mcoSYS){
		RCC->CFGR |= RCC_CFGR_MCO_SYSCLK;//0b100
	}

}	
 8000a70:	e022      	b.n	8000ab8 <K_initMCOoutput+0xd8>
	}else if(source == mcoHSI){
 8000a72:	1dfb      	adds	r3, r7, #7
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	2b01      	cmp	r3, #1
 8000a78:	d107      	bne.n	8000a8a <K_initMCOoutput+0xaa>
		RCC->CFGR |= RCC_CFGR_MCO_HSI;//0b100
 8000a7a:	4b11      	ldr	r3, [pc, #68]	; (8000ac0 <K_initMCOoutput+0xe0>)
 8000a7c:	4a10      	ldr	r2, [pc, #64]	; (8000ac0 <K_initMCOoutput+0xe0>)
 8000a7e:	6852      	ldr	r2, [r2, #4]
 8000a80:	21a0      	movs	r1, #160	; 0xa0
 8000a82:	04c9      	lsls	r1, r1, #19
 8000a84:	430a      	orrs	r2, r1
 8000a86:	605a      	str	r2, [r3, #4]
}	
 8000a88:	e016      	b.n	8000ab8 <K_initMCOoutput+0xd8>
	}else if(source == mcoHSE){
 8000a8a:	1dfb      	adds	r3, r7, #7
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	2b02      	cmp	r3, #2
 8000a90:	d107      	bne.n	8000aa2 <K_initMCOoutput+0xc2>
		RCC->CFGR |= RCC_CFGR_MCO_HSE;//0b100
 8000a92:	4b0b      	ldr	r3, [pc, #44]	; (8000ac0 <K_initMCOoutput+0xe0>)
 8000a94:	4a0a      	ldr	r2, [pc, #40]	; (8000ac0 <K_initMCOoutput+0xe0>)
 8000a96:	6852      	ldr	r2, [r2, #4]
 8000a98:	21c0      	movs	r1, #192	; 0xc0
 8000a9a:	04c9      	lsls	r1, r1, #19
 8000a9c:	430a      	orrs	r2, r1
 8000a9e:	605a      	str	r2, [r3, #4]
}	
 8000aa0:	e00a      	b.n	8000ab8 <K_initMCOoutput+0xd8>
	}else if(source == mcoSYS){
 8000aa2:	1dfb      	adds	r3, r7, #7
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	2b03      	cmp	r3, #3
 8000aa8:	d106      	bne.n	8000ab8 <K_initMCOoutput+0xd8>
		RCC->CFGR |= RCC_CFGR_MCO_SYSCLK;//0b100
 8000aaa:	4b05      	ldr	r3, [pc, #20]	; (8000ac0 <K_initMCOoutput+0xe0>)
 8000aac:	4a04      	ldr	r2, [pc, #16]	; (8000ac0 <K_initMCOoutput+0xe0>)
 8000aae:	6852      	ldr	r2, [r2, #4]
 8000ab0:	2180      	movs	r1, #128	; 0x80
 8000ab2:	04c9      	lsls	r1, r1, #19
 8000ab4:	430a      	orrs	r2, r1
 8000ab6:	605a      	str	r2, [r3, #4]
}	
 8000ab8:	46c0      	nop			; (mov r8, r8)
 8000aba:	46bd      	mov	sp, r7
 8000abc:	b002      	add	sp, #8
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	40021000 	.word	0x40021000
 8000ac4:	fffcffff 	.word	0xfffcffff
 8000ac8:	fffffeff 	.word	0xfffffeff
 8000acc:	f0ffffff 	.word	0xf0ffffff

08000ad0 <K_setClock>:
	char presc, //1-16; если mult == 1, то presc=1, иначе но если source == cHSI, то presc=2
	char kPLL, //1-16 (если mult==1, то умножитель не используется)
	char ahbpresc, // 1, 2, 4, 8, 16, (not 32) 64, 128, 256, 512
	char apbpresc, // 1, 2, 4, 8, 16
	char enable_mco) //0 - disable, !0 - enable (sysclock)
{
 8000ad0:	b5b0      	push	{r4, r5, r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	0005      	movs	r5, r0
 8000ad8:	000c      	movs	r4, r1
 8000ada:	0010      	movs	r0, r2
 8000adc:	0019      	movs	r1, r3
 8000ade:	1dfb      	adds	r3, r7, #7
 8000ae0:	1c2a      	adds	r2, r5, #0
 8000ae2:	701a      	strb	r2, [r3, #0]
 8000ae4:	1dbb      	adds	r3, r7, #6
 8000ae6:	1c22      	adds	r2, r4, #0
 8000ae8:	701a      	strb	r2, [r3, #0]
 8000aea:	1d7b      	adds	r3, r7, #5
 8000aec:	1c02      	adds	r2, r0, #0
 8000aee:	701a      	strb	r2, [r3, #0]
 8000af0:	1d3b      	adds	r3, r7, #4
 8000af2:	1c0a      	adds	r2, r1, #0
 8000af4:	701a      	strb	r2, [r3, #0]
	if(kPLL == 1){
 8000af6:	1d7b      	adds	r3, r7, #5
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	d109      	bne.n	8000b12 <K_setClock+0x42>
		if(source == cHSI)
 8000afe:	1dfb      	adds	r3, r7, #7
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d102      	bne.n	8000b0c <K_setClock+0x3c>
			K_SetIntClockDirect();
 8000b06:	f7ff fe3b 	bl	8000780 <K_SetIntClockDirect>
 8000b0a:	e01a      	b.n	8000b42 <K_setClock+0x72>
		else
			K_SetExtClockDirect();
 8000b0c:	f7ff fe0e 	bl	800072c <K_SetExtClockDirect>
 8000b10:	e017      	b.n	8000b42 <K_setClock+0x72>
	}else	if(source == cHSI){
 8000b12:	1dfb      	adds	r3, r7, #7
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d107      	bne.n	8000b2a <K_setClock+0x5a>
		K_SetIntClockPLL(4*kPLL);
 8000b1a:	1d7b      	adds	r3, r7, #5
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	0018      	movs	r0, r3
 8000b24:	f7ff fe52 	bl	80007cc <K_SetIntClockPLL>
 8000b28:	e00b      	b.n	8000b42 <K_setClock+0x72>
	}else if(source == cHSE){
 8000b2a:	1dfb      	adds	r3, r7, #7
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	2b01      	cmp	r3, #1
 8000b30:	d107      	bne.n	8000b42 <K_setClock+0x72>
		K_SetExtClockPLL(kPLL, presc);
 8000b32:	1dbb      	adds	r3, r7, #6
 8000b34:	781a      	ldrb	r2, [r3, #0]
 8000b36:	1d7b      	adds	r3, r7, #5
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	0011      	movs	r1, r2
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f7ff fc1b 	bl	8000378 <K_SetExtClockPLL>
	}
	
	RCC->CFGR &= ~RCC_CFGR_HPRE;
 8000b42:	4b50      	ldr	r3, [pc, #320]	; (8000c84 <K_setClock+0x1b4>)
 8000b44:	4a4f      	ldr	r2, [pc, #316]	; (8000c84 <K_setClock+0x1b4>)
 8000b46:	6852      	ldr	r2, [r2, #4]
 8000b48:	21f0      	movs	r1, #240	; 0xf0
 8000b4a:	438a      	bics	r2, r1
 8000b4c:	605a      	str	r2, [r3, #4]
	if(ahbpresc == 1){
 8000b4e:	1d3b      	adds	r3, r7, #4
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d104      	bne.n	8000b60 <K_setClock+0x90>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000b56:	4b4b      	ldr	r3, [pc, #300]	; (8000c84 <K_setClock+0x1b4>)
 8000b58:	4a4a      	ldr	r2, [pc, #296]	; (8000c84 <K_setClock+0x1b4>)
 8000b5a:	6852      	ldr	r2, [r2, #4]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	e040      	b.n	8000be2 <K_setClock+0x112>
	}else if(ahbpresc == 2){
 8000b60:	1d3b      	adds	r3, r7, #4
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	2b02      	cmp	r3, #2
 8000b66:	d106      	bne.n	8000b76 <K_setClock+0xa6>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV2;
 8000b68:	4b46      	ldr	r3, [pc, #280]	; (8000c84 <K_setClock+0x1b4>)
 8000b6a:	4a46      	ldr	r2, [pc, #280]	; (8000c84 <K_setClock+0x1b4>)
 8000b6c:	6852      	ldr	r2, [r2, #4]
 8000b6e:	2180      	movs	r1, #128	; 0x80
 8000b70:	430a      	orrs	r2, r1
 8000b72:	605a      	str	r2, [r3, #4]
 8000b74:	e035      	b.n	8000be2 <K_setClock+0x112>
	}else if(ahbpresc == 4){
 8000b76:	1d3b      	adds	r3, r7, #4
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	2b04      	cmp	r3, #4
 8000b7c:	d106      	bne.n	8000b8c <K_setClock+0xbc>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV4;
 8000b7e:	4b41      	ldr	r3, [pc, #260]	; (8000c84 <K_setClock+0x1b4>)
 8000b80:	4a40      	ldr	r2, [pc, #256]	; (8000c84 <K_setClock+0x1b4>)
 8000b82:	6852      	ldr	r2, [r2, #4]
 8000b84:	2190      	movs	r1, #144	; 0x90
 8000b86:	430a      	orrs	r2, r1
 8000b88:	605a      	str	r2, [r3, #4]
 8000b8a:	e02a      	b.n	8000be2 <K_setClock+0x112>
	}else if(ahbpresc == 8){
 8000b8c:	1d3b      	adds	r3, r7, #4
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	2b08      	cmp	r3, #8
 8000b92:	d106      	bne.n	8000ba2 <K_setClock+0xd2>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV8;
 8000b94:	4b3b      	ldr	r3, [pc, #236]	; (8000c84 <K_setClock+0x1b4>)
 8000b96:	4a3b      	ldr	r2, [pc, #236]	; (8000c84 <K_setClock+0x1b4>)
 8000b98:	6852      	ldr	r2, [r2, #4]
 8000b9a:	21a0      	movs	r1, #160	; 0xa0
 8000b9c:	430a      	orrs	r2, r1
 8000b9e:	605a      	str	r2, [r3, #4]
 8000ba0:	e01f      	b.n	8000be2 <K_setClock+0x112>
	}else if(ahbpresc == 16){
 8000ba2:	1d3b      	adds	r3, r7, #4
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	2b10      	cmp	r3, #16
 8000ba8:	d106      	bne.n	8000bb8 <K_setClock+0xe8>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV16;
 8000baa:	4b36      	ldr	r3, [pc, #216]	; (8000c84 <K_setClock+0x1b4>)
 8000bac:	4a35      	ldr	r2, [pc, #212]	; (8000c84 <K_setClock+0x1b4>)
 8000bae:	6852      	ldr	r2, [r2, #4]
 8000bb0:	21b0      	movs	r1, #176	; 0xb0
 8000bb2:	430a      	orrs	r2, r1
 8000bb4:	605a      	str	r2, [r3, #4]
 8000bb6:	e014      	b.n	8000be2 <K_setClock+0x112>
	}else if(ahbpresc == 64){
 8000bb8:	1d3b      	adds	r3, r7, #4
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	2b40      	cmp	r3, #64	; 0x40
 8000bbe:	d106      	bne.n	8000bce <K_setClock+0xfe>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV64;
 8000bc0:	4b30      	ldr	r3, [pc, #192]	; (8000c84 <K_setClock+0x1b4>)
 8000bc2:	4a30      	ldr	r2, [pc, #192]	; (8000c84 <K_setClock+0x1b4>)
 8000bc4:	6852      	ldr	r2, [r2, #4]
 8000bc6:	21c0      	movs	r1, #192	; 0xc0
 8000bc8:	430a      	orrs	r2, r1
 8000bca:	605a      	str	r2, [r3, #4]
 8000bcc:	e009      	b.n	8000be2 <K_setClock+0x112>
	}else if(ahbpresc == 128){
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	2b80      	cmp	r3, #128	; 0x80
 8000bd4:	d105      	bne.n	8000be2 <K_setClock+0x112>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV128;
 8000bd6:	4b2b      	ldr	r3, [pc, #172]	; (8000c84 <K_setClock+0x1b4>)
 8000bd8:	4a2a      	ldr	r2, [pc, #168]	; (8000c84 <K_setClock+0x1b4>)
 8000bda:	6852      	ldr	r2, [r2, #4]
 8000bdc:	21d0      	movs	r1, #208	; 0xd0
 8000bde:	430a      	orrs	r2, r1
 8000be0:	605a      	str	r2, [r3, #4]
		RCC->CFGR |= RCC_CFGR_HPRE_DIV256;
	}else if(ahbpresc == 512){
		RCC->CFGR |= RCC_CFGR_HPRE_DIV512;
	}	

	RCC->CFGR &= ~RCC_CFGR_PPRE;
 8000be2:	4b28      	ldr	r3, [pc, #160]	; (8000c84 <K_setClock+0x1b4>)
 8000be4:	4a27      	ldr	r2, [pc, #156]	; (8000c84 <K_setClock+0x1b4>)
 8000be6:	6852      	ldr	r2, [r2, #4]
 8000be8:	4927      	ldr	r1, [pc, #156]	; (8000c88 <K_setClock+0x1b8>)
 8000bea:	400a      	ands	r2, r1
 8000bec:	605a      	str	r2, [r3, #4]
	if(apbpresc == 1){
 8000bee:	2318      	movs	r3, #24
 8000bf0:	18fb      	adds	r3, r7, r3
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d104      	bne.n	8000c02 <K_setClock+0x132>
		RCC->CFGR |= RCC_CFGR_PPRE_DIV1;
 8000bf8:	4b22      	ldr	r3, [pc, #136]	; (8000c84 <K_setClock+0x1b4>)
 8000bfa:	4a22      	ldr	r2, [pc, #136]	; (8000c84 <K_setClock+0x1b4>)
 8000bfc:	6852      	ldr	r2, [r2, #4]
 8000bfe:	605a      	str	r2, [r3, #4]
 8000c00:	e032      	b.n	8000c68 <K_setClock+0x198>
	}else if(apbpresc == 2){
 8000c02:	2318      	movs	r3, #24
 8000c04:	18fb      	adds	r3, r7, r3
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	2b02      	cmp	r3, #2
 8000c0a:	d107      	bne.n	8000c1c <K_setClock+0x14c>
		RCC->CFGR |= RCC_CFGR_PPRE_DIV2;
 8000c0c:	4b1d      	ldr	r3, [pc, #116]	; (8000c84 <K_setClock+0x1b4>)
 8000c0e:	4a1d      	ldr	r2, [pc, #116]	; (8000c84 <K_setClock+0x1b4>)
 8000c10:	6852      	ldr	r2, [r2, #4]
 8000c12:	2180      	movs	r1, #128	; 0x80
 8000c14:	00c9      	lsls	r1, r1, #3
 8000c16:	430a      	orrs	r2, r1
 8000c18:	605a      	str	r2, [r3, #4]
 8000c1a:	e025      	b.n	8000c68 <K_setClock+0x198>
	}else if(apbpresc == 4){
 8000c1c:	2318      	movs	r3, #24
 8000c1e:	18fb      	adds	r3, r7, r3
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	2b04      	cmp	r3, #4
 8000c24:	d107      	bne.n	8000c36 <K_setClock+0x166>
		RCC->CFGR |= RCC_CFGR_PPRE_DIV4;
 8000c26:	4b17      	ldr	r3, [pc, #92]	; (8000c84 <K_setClock+0x1b4>)
 8000c28:	4a16      	ldr	r2, [pc, #88]	; (8000c84 <K_setClock+0x1b4>)
 8000c2a:	6852      	ldr	r2, [r2, #4]
 8000c2c:	21a0      	movs	r1, #160	; 0xa0
 8000c2e:	00c9      	lsls	r1, r1, #3
 8000c30:	430a      	orrs	r2, r1
 8000c32:	605a      	str	r2, [r3, #4]
 8000c34:	e018      	b.n	8000c68 <K_setClock+0x198>
	}else if(apbpresc == 8){
 8000c36:	2318      	movs	r3, #24
 8000c38:	18fb      	adds	r3, r7, r3
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	2b08      	cmp	r3, #8
 8000c3e:	d107      	bne.n	8000c50 <K_setClock+0x180>
		RCC->CFGR |= RCC_CFGR_PPRE_DIV8;
 8000c40:	4b10      	ldr	r3, [pc, #64]	; (8000c84 <K_setClock+0x1b4>)
 8000c42:	4a10      	ldr	r2, [pc, #64]	; (8000c84 <K_setClock+0x1b4>)
 8000c44:	6852      	ldr	r2, [r2, #4]
 8000c46:	21c0      	movs	r1, #192	; 0xc0
 8000c48:	00c9      	lsls	r1, r1, #3
 8000c4a:	430a      	orrs	r2, r1
 8000c4c:	605a      	str	r2, [r3, #4]
 8000c4e:	e00b      	b.n	8000c68 <K_setClock+0x198>
	}else if(apbpresc == 16){
 8000c50:	2318      	movs	r3, #24
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	2b10      	cmp	r3, #16
 8000c58:	d106      	bne.n	8000c68 <K_setClock+0x198>
		RCC->CFGR |= RCC_CFGR_PPRE_DIV16;
 8000c5a:	4b0a      	ldr	r3, [pc, #40]	; (8000c84 <K_setClock+0x1b4>)
 8000c5c:	4a09      	ldr	r2, [pc, #36]	; (8000c84 <K_setClock+0x1b4>)
 8000c5e:	6852      	ldr	r2, [r2, #4]
 8000c60:	21e0      	movs	r1, #224	; 0xe0
 8000c62:	00c9      	lsls	r1, r1, #3
 8000c64:	430a      	orrs	r2, r1
 8000c66:	605a      	str	r2, [r3, #4]
	}
	
	
	K_updatePeriphFreq();
 8000c68:	f7ff fada 	bl	8000220 <K_updatePeriphFreq>
	
	if(enable_mco){
 8000c6c:	231c      	movs	r3, #28
 8000c6e:	18fb      	adds	r3, r7, r3
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d002      	beq.n	8000c7c <K_setClock+0x1ac>
		K_initMCOoutput(mcoSYS);
 8000c76:	2003      	movs	r0, #3
 8000c78:	f7ff feb2 	bl	80009e0 <K_initMCOoutput>
	}
	
}
 8000c7c:	46c0      	nop			; (mov r8, r8)
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	b002      	add	sp, #8
 8000c82:	bdb0      	pop	{r4, r5, r7, pc}
 8000c84:	40021000 	.word	0x40021000
 8000c88:	fffff8ff 	.word	0xfffff8ff

08000c8c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	0002      	movs	r2, r0
 8000c94:	1dfb      	adds	r3, r7, #7
 8000c96:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000c98:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <NVIC_EnableIRQ+0x28>)
 8000c9a:	1dfa      	adds	r2, r7, #7
 8000c9c:	7812      	ldrb	r2, [r2, #0]
 8000c9e:	0011      	movs	r1, r2
 8000ca0:	221f      	movs	r2, #31
 8000ca2:	400a      	ands	r2, r1
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	4091      	lsls	r1, r2
 8000ca8:	000a      	movs	r2, r1
 8000caa:	601a      	str	r2, [r3, #0]
}
 8000cac:	46c0      	nop			; (mov r8, r8)
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	b002      	add	sp, #8
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	e000e100 	.word	0xe000e100

08000cb8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cb8:	b5b0      	push	{r4, r5, r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	0002      	movs	r2, r0
 8000cc0:	6039      	str	r1, [r7, #0]
 8000cc2:	1dfb      	adds	r3, r7, #7
 8000cc4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000cc6:	1dfb      	adds	r3, r7, #7
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	2b7f      	cmp	r3, #127	; 0x7f
 8000ccc:	d932      	bls.n	8000d34 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cce:	4c2f      	ldr	r4, [pc, #188]	; (8000d8c <NVIC_SetPriority+0xd4>)
 8000cd0:	1dfb      	adds	r3, r7, #7
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	001a      	movs	r2, r3
 8000cd6:	230f      	movs	r3, #15
 8000cd8:	4013      	ands	r3, r2
 8000cda:	3b08      	subs	r3, #8
 8000cdc:	0899      	lsrs	r1, r3, #2
 8000cde:	4a2b      	ldr	r2, [pc, #172]	; (8000d8c <NVIC_SetPriority+0xd4>)
 8000ce0:	1dfb      	adds	r3, r7, #7
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	0018      	movs	r0, r3
 8000ce6:	230f      	movs	r3, #15
 8000ce8:	4003      	ands	r3, r0
 8000cea:	3b08      	subs	r3, #8
 8000cec:	089b      	lsrs	r3, r3, #2
 8000cee:	3306      	adds	r3, #6
 8000cf0:	009b      	lsls	r3, r3, #2
 8000cf2:	18d3      	adds	r3, r2, r3
 8000cf4:	3304      	adds	r3, #4
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	1dfa      	adds	r2, r7, #7
 8000cfa:	7812      	ldrb	r2, [r2, #0]
 8000cfc:	0010      	movs	r0, r2
 8000cfe:	2203      	movs	r2, #3
 8000d00:	4002      	ands	r2, r0
 8000d02:	00d2      	lsls	r2, r2, #3
 8000d04:	20ff      	movs	r0, #255	; 0xff
 8000d06:	4090      	lsls	r0, r2
 8000d08:	0002      	movs	r2, r0
 8000d0a:	43d2      	mvns	r2, r2
 8000d0c:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	019b      	lsls	r3, r3, #6
 8000d12:	20ff      	movs	r0, #255	; 0xff
 8000d14:	4018      	ands	r0, r3
 8000d16:	1dfb      	adds	r3, r7, #7
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	001d      	movs	r5, r3
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	402b      	ands	r3, r5
 8000d20:	00db      	lsls	r3, r3, #3
 8000d22:	4098      	lsls	r0, r3
 8000d24:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d26:	431a      	orrs	r2, r3
 8000d28:	1d8b      	adds	r3, r1, #6
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	18e3      	adds	r3, r4, r3
 8000d2e:	3304      	adds	r3, #4
 8000d30:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d32:	e027      	b.n	8000d84 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d34:	4c16      	ldr	r4, [pc, #88]	; (8000d90 <NVIC_SetPriority+0xd8>)
 8000d36:	1dfb      	adds	r3, r7, #7
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	b25b      	sxtb	r3, r3
 8000d3c:	089b      	lsrs	r3, r3, #2
 8000d3e:	4914      	ldr	r1, [pc, #80]	; (8000d90 <NVIC_SetPriority+0xd8>)
 8000d40:	1dfa      	adds	r2, r7, #7
 8000d42:	7812      	ldrb	r2, [r2, #0]
 8000d44:	b252      	sxtb	r2, r2
 8000d46:	0892      	lsrs	r2, r2, #2
 8000d48:	32c0      	adds	r2, #192	; 0xc0
 8000d4a:	0092      	lsls	r2, r2, #2
 8000d4c:	5852      	ldr	r2, [r2, r1]
 8000d4e:	1df9      	adds	r1, r7, #7
 8000d50:	7809      	ldrb	r1, [r1, #0]
 8000d52:	0008      	movs	r0, r1
 8000d54:	2103      	movs	r1, #3
 8000d56:	4001      	ands	r1, r0
 8000d58:	00c9      	lsls	r1, r1, #3
 8000d5a:	20ff      	movs	r0, #255	; 0xff
 8000d5c:	4088      	lsls	r0, r1
 8000d5e:	0001      	movs	r1, r0
 8000d60:	43c9      	mvns	r1, r1
 8000d62:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d64:	683a      	ldr	r2, [r7, #0]
 8000d66:	0192      	lsls	r2, r2, #6
 8000d68:	20ff      	movs	r0, #255	; 0xff
 8000d6a:	4010      	ands	r0, r2
 8000d6c:	1dfa      	adds	r2, r7, #7
 8000d6e:	7812      	ldrb	r2, [r2, #0]
 8000d70:	0015      	movs	r5, r2
 8000d72:	2203      	movs	r2, #3
 8000d74:	402a      	ands	r2, r5
 8000d76:	00d2      	lsls	r2, r2, #3
 8000d78:	4090      	lsls	r0, r2
 8000d7a:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	33c0      	adds	r3, #192	; 0xc0
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	511a      	str	r2, [r3, r4]
}
 8000d84:	46c0      	nop			; (mov r8, r8)
 8000d86:	46bd      	mov	sp, r7
 8000d88:	b002      	add	sp, #8
 8000d8a:	bdb0      	pop	{r4, r5, r7, pc}
 8000d8c:	e000ed00 	.word	0xe000ed00
 8000d90:	e000e100 	.word	0xe000e100

08000d94 <receiveHX711Value>:
	RECEIVING,
	WAITING
} RECEIVE_STATE_ENUM;


void receiveHX711Value(void){
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
	static uint8_t bit_numb = 0;
	static uint32_t reveive_data = 0;
	static RECEIVE_STATE_ENUM receive_state = WAITING;
	
	if(receive_state == WAITING){
 8000d98:	4b48      	ldr	r3, [pc, #288]	; (8000ebc <receiveHX711Value+0x128>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	2b01      	cmp	r3, #1
 8000d9e:	d116      	bne.n	8000dce <receiveHX711Value+0x3a>
		if(!(GPIOA->IDR & GPIO_IDR_2)){
 8000da0:	2390      	movs	r3, #144	; 0x90
 8000da2:	05db      	lsls	r3, r3, #23
 8000da4:	691b      	ldr	r3, [r3, #16]
 8000da6:	2204      	movs	r2, #4
 8000da8:	4013      	ands	r3, r2
 8000daa:	d000      	beq.n	8000dae <receiveHX711Value+0x1a>
 8000dac:	e07d      	b.n	8000eaa <receiveHX711Value+0x116>
			receive_state = RECEIVING;
 8000dae:	4b43      	ldr	r3, [pc, #268]	; (8000ebc <receiveHX711Value+0x128>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	701a      	strb	r2, [r3, #0]
			TIM6->ARR = 19; //досчитывать до 20
 8000db4:	4b42      	ldr	r3, [pc, #264]	; (8000ec0 <receiveHX711Value+0x12c>)
 8000db6:	2213      	movs	r2, #19
 8000db8:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM6->PSC = 15; //делит на 16, получается, что считает с периодом 1мкс
 8000dba:	4b41      	ldr	r3, [pc, #260]	; (8000ec0 <receiveHX711Value+0x12c>)
 8000dbc:	220f      	movs	r2, #15
 8000dbe:	629a      	str	r2, [r3, #40]	; 0x28
			TIM6->EGR |= TIM_EGR_UG; //на всякий случай
 8000dc0:	4b3f      	ldr	r3, [pc, #252]	; (8000ec0 <receiveHX711Value+0x12c>)
 8000dc2:	4a3f      	ldr	r2, [pc, #252]	; (8000ec0 <receiveHX711Value+0x12c>)
 8000dc4:	6952      	ldr	r2, [r2, #20]
 8000dc6:	2101      	movs	r1, #1
 8000dc8:	430a      	orrs	r2, r1
 8000dca:	615a      	str	r2, [r3, #20]
 8000dcc:	e06d      	b.n	8000eaa <receiveHX711Value+0x116>
		}
	}else if(receive_state == RECEIVING){
 8000dce:	4b3b      	ldr	r3, [pc, #236]	; (8000ebc <receiveHX711Value+0x128>)
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d169      	bne.n	8000eaa <receiveHX711Value+0x116>
		if(bit_numb < 50){//25
 8000dd6:	4b3b      	ldr	r3, [pc, #236]	; (8000ec4 <receiveHX711Value+0x130>)
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	2b31      	cmp	r3, #49	; 0x31
 8000ddc:	d831      	bhi.n	8000e42 <receiveHX711Value+0xae>
//		if(bit_numb < 52){//26
//		if(bit_numb < 54){//27

			
			if(bit_numb & 1){
 8000dde:	4b39      	ldr	r3, [pc, #228]	; (8000ec4 <receiveHX711Value+0x130>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	001a      	movs	r2, r3
 8000de4:	2301      	movs	r3, #1
 8000de6:	4013      	ands	r3, r2
 8000de8:	d008      	beq.n	8000dfc <receiveHX711Value+0x68>
				GPIOA->ODR |= GPIO_ODR_6;
 8000dea:	2390      	movs	r3, #144	; 0x90
 8000dec:	05db      	lsls	r3, r3, #23
 8000dee:	2290      	movs	r2, #144	; 0x90
 8000df0:	05d2      	lsls	r2, r2, #23
 8000df2:	6952      	ldr	r2, [r2, #20]
 8000df4:	2140      	movs	r1, #64	; 0x40
 8000df6:	430a      	orrs	r2, r1
 8000df8:	615a      	str	r2, [r3, #20]
 8000dfa:	e01b      	b.n	8000e34 <receiveHX711Value+0xa0>
			}else{
				GPIOA->ODR &= ~GPIO_ODR_6;
 8000dfc:	2390      	movs	r3, #144	; 0x90
 8000dfe:	05db      	lsls	r3, r3, #23
 8000e00:	2290      	movs	r2, #144	; 0x90
 8000e02:	05d2      	lsls	r2, r2, #23
 8000e04:	6952      	ldr	r2, [r2, #20]
 8000e06:	2140      	movs	r1, #64	; 0x40
 8000e08:	438a      	bics	r2, r1
 8000e0a:	615a      	str	r2, [r3, #20]
				if(bit_numb<=48){
 8000e0c:	4b2d      	ldr	r3, [pc, #180]	; (8000ec4 <receiveHX711Value+0x130>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	2b30      	cmp	r3, #48	; 0x30
 8000e12:	d80f      	bhi.n	8000e34 <receiveHX711Value+0xa0>
					reveive_data <<=1;
 8000e14:	4b2c      	ldr	r3, [pc, #176]	; (8000ec8 <receiveHX711Value+0x134>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	005a      	lsls	r2, r3, #1
 8000e1a:	4b2b      	ldr	r3, [pc, #172]	; (8000ec8 <receiveHX711Value+0x134>)
 8000e1c:	601a      	str	r2, [r3, #0]
					if(GPIOA->IDR & GPIO_IDR_2)
 8000e1e:	2390      	movs	r3, #144	; 0x90
 8000e20:	05db      	lsls	r3, r3, #23
 8000e22:	691b      	ldr	r3, [r3, #16]
 8000e24:	2204      	movs	r2, #4
 8000e26:	4013      	ands	r3, r2
 8000e28:	d004      	beq.n	8000e34 <receiveHX711Value+0xa0>
						reveive_data++;
 8000e2a:	4b27      	ldr	r3, [pc, #156]	; (8000ec8 <receiveHX711Value+0x134>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	1c5a      	adds	r2, r3, #1
 8000e30:	4b25      	ldr	r3, [pc, #148]	; (8000ec8 <receiveHX711Value+0x134>)
 8000e32:	601a      	str	r2, [r3, #0]
				}
			}
			bit_numb++;
 8000e34:	4b23      	ldr	r3, [pc, #140]	; (8000ec4 <receiveHX711Value+0x130>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	3301      	adds	r3, #1
 8000e3a:	b2da      	uxtb	r2, r3
 8000e3c:	4b21      	ldr	r3, [pc, #132]	; (8000ec4 <receiveHX711Value+0x130>)
 8000e3e:	701a      	strb	r2, [r3, #0]
 8000e40:	e033      	b.n	8000eaa <receiveHX711Value+0x116>
		}else{
			receive_state = WAITING;
 8000e42:	4b1e      	ldr	r3, [pc, #120]	; (8000ebc <receiveHX711Value+0x128>)
 8000e44:	2201      	movs	r2, #1
 8000e46:	701a      	strb	r2, [r3, #0]
			bit_numb = 0;
 8000e48:	4b1e      	ldr	r3, [pc, #120]	; (8000ec4 <receiveHX711Value+0x130>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	701a      	strb	r2, [r3, #0]
//			RECEIVE_DATA = (8388607 - (reveive_data ^ 0x800000));
			RECEIVE_DATA = (reveive_data ^ 0x800000);
 8000e4e:	4b1e      	ldr	r3, [pc, #120]	; (8000ec8 <receiveHX711Value+0x134>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	2280      	movs	r2, #128	; 0x80
 8000e54:	0412      	lsls	r2, r2, #16
 8000e56:	4053      	eors	r3, r2
 8000e58:	001a      	movs	r2, r3
 8000e5a:	4b1c      	ldr	r3, [pc, #112]	; (8000ecc <receiveHX711Value+0x138>)
 8000e5c:	601a      	str	r2, [r3, #0]

			DMA1_Channel2->CCR &= ~DMA_CCR_EN;
 8000e5e:	4b1c      	ldr	r3, [pc, #112]	; (8000ed0 <receiveHX711Value+0x13c>)
 8000e60:	4a1b      	ldr	r2, [pc, #108]	; (8000ed0 <receiveHX711Value+0x13c>)
 8000e62:	6812      	ldr	r2, [r2, #0]
 8000e64:	2101      	movs	r1, #1
 8000e66:	438a      	bics	r2, r1
 8000e68:	601a      	str	r2, [r3, #0]
			DMA1_Channel2->CNDTR = 3;
 8000e6a:	4b19      	ldr	r3, [pc, #100]	; (8000ed0 <receiveHX711Value+0x13c>)
 8000e6c:	2203      	movs	r2, #3
 8000e6e:	605a      	str	r2, [r3, #4]
			DMA1_Channel2->CCR |= DMA_CCR_EN;
 8000e70:	4b17      	ldr	r3, [pc, #92]	; (8000ed0 <receiveHX711Value+0x13c>)
 8000e72:	4a17      	ldr	r2, [pc, #92]	; (8000ed0 <receiveHX711Value+0x13c>)
 8000e74:	6812      	ldr	r2, [r2, #0]
 8000e76:	2101      	movs	r1, #1
 8000e78:	430a      	orrs	r2, r1
 8000e7a:	601a      	str	r2, [r3, #0]
//				RECEIVE_DATA += 1000;
//			if(RECEIVE_DATA%1000<=-500)
//				RECEIVE_DATA -= 1000;
//			RECEIVE_DATA /= 1000;
			
			reveive_data = 0;
 8000e7c:	4b12      	ldr	r3, [pc, #72]	; (8000ec8 <receiveHX711Value+0x134>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	601a      	str	r2, [r3, #0]
			GPIOA->ODR &= ~GPIO_ODR_6;
 8000e82:	2390      	movs	r3, #144	; 0x90
 8000e84:	05db      	lsls	r3, r3, #23
 8000e86:	2290      	movs	r2, #144	; 0x90
 8000e88:	05d2      	lsls	r2, r2, #23
 8000e8a:	6952      	ldr	r2, [r2, #20]
 8000e8c:	2140      	movs	r1, #64	; 0x40
 8000e8e:	438a      	bics	r2, r1
 8000e90:	615a      	str	r2, [r3, #20]
			
			TIM6->ARR = 100; //100
 8000e92:	4b0b      	ldr	r3, [pc, #44]	; (8000ec0 <receiveHX711Value+0x12c>)
 8000e94:	2264      	movs	r2, #100	; 0x64
 8000e96:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM6->PSC = 999; //16 kHz
 8000e98:	4b09      	ldr	r3, [pc, #36]	; (8000ec0 <receiveHX711Value+0x12c>)
 8000e9a:	4a0e      	ldr	r2, [pc, #56]	; (8000ed4 <receiveHX711Value+0x140>)
 8000e9c:	629a      	str	r2, [r3, #40]	; 0x28
			TIM6->EGR |= TIM_EGR_UG; //на всякий случай
 8000e9e:	4b08      	ldr	r3, [pc, #32]	; (8000ec0 <receiveHX711Value+0x12c>)
 8000ea0:	4a07      	ldr	r2, [pc, #28]	; (8000ec0 <receiveHX711Value+0x12c>)
 8000ea2:	6952      	ldr	r2, [r2, #20]
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	430a      	orrs	r2, r1
 8000ea8:	615a      	str	r2, [r3, #20]
		}
	}
	TIM6->CR1 |= TIM_CR1_CEN;
 8000eaa:	4b05      	ldr	r3, [pc, #20]	; (8000ec0 <receiveHX711Value+0x12c>)
 8000eac:	4a04      	ldr	r2, [pc, #16]	; (8000ec0 <receiveHX711Value+0x12c>)
 8000eae:	6812      	ldr	r2, [r2, #0]
 8000eb0:	2101      	movs	r1, #1
 8000eb2:	430a      	orrs	r2, r1
 8000eb4:	601a      	str	r2, [r3, #0]
}
 8000eb6:	46c0      	nop			; (mov r8, r8)
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	20000008 	.word	0x20000008
 8000ec0:	40001000 	.word	0x40001000
 8000ec4:	2000002c 	.word	0x2000002c
 8000ec8:	20000030 	.word	0x20000030
 8000ecc:	20000028 	.word	0x20000028
 8000ed0:	4002001c 	.word	0x4002001c
 8000ed4:	000003e7 	.word	0x000003e7

08000ed8 <TIM6_IRQHandler>:


void TIM6_IRQHandler(){
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	TIM6->SR &= ~TIM_SR_UIF;
 8000edc:	4b05      	ldr	r3, [pc, #20]	; (8000ef4 <TIM6_IRQHandler+0x1c>)
 8000ede:	4a05      	ldr	r2, [pc, #20]	; (8000ef4 <TIM6_IRQHandler+0x1c>)
 8000ee0:	6912      	ldr	r2, [r2, #16]
 8000ee2:	2101      	movs	r1, #1
 8000ee4:	438a      	bics	r2, r1
 8000ee6:	611a      	str	r2, [r3, #16]
	receiveHX711Value();
 8000ee8:	f7ff ff54 	bl	8000d94 <receiveHX711Value>
}
 8000eec:	46c0      	nop			; (mov r8, r8)
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	46c0      	nop			; (mov r8, r8)
 8000ef4:	40001000 	.word	0x40001000

08000ef8 <main>:


int main (void) {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af02      	add	r7, sp, #8
	char ahbpresc, // 1, 2, 4, 8, 16, (not 32) 64, 128, 256, 512
	char apbpresc, // 1, 2, 4, 8, 16
	char enable_mco) //0 - disable, !0 - enable (sysclock)
*/
	
	K_setClock(cHSE, 1, 2, 1, 1, 1); //16MHz
 8000efe:	2301      	movs	r3, #1
 8000f00:	9301      	str	r3, [sp, #4]
 8000f02:	2301      	movs	r3, #1
 8000f04:	9300      	str	r3, [sp, #0]
 8000f06:	2301      	movs	r3, #1
 8000f08:	2202      	movs	r2, #2
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	2001      	movs	r0, #1
 8000f0e:	f7ff fddf 	bl	8000ad0 <K_setClock>
	
//	K_initMCOoutput(K_HSI);
	
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8000f12:	4b50      	ldr	r3, [pc, #320]	; (8001054 <main+0x15c>)
 8000f14:	4a4f      	ldr	r2, [pc, #316]	; (8001054 <main+0x15c>)
 8000f16:	6952      	ldr	r2, [r2, #20]
 8000f18:	2180      	movs	r1, #128	; 0x80
 8000f1a:	0289      	lsls	r1, r1, #10
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	615a      	str	r2, [r3, #20]
	GPIOA->MODER |= GPIO_MODER_MODER6_0; //general purpose output mode (push-pull is default state)
 8000f20:	2390      	movs	r3, #144	; 0x90
 8000f22:	05db      	lsls	r3, r3, #23
 8000f24:	2290      	movs	r2, #144	; 0x90
 8000f26:	05d2      	lsls	r2, r2, #23
 8000f28:	6812      	ldr	r2, [r2, #0]
 8000f2a:	2180      	movs	r1, #128	; 0x80
 8000f2c:	0149      	lsls	r1, r1, #5
 8000f2e:	430a      	orrs	r2, r1
 8000f30:	601a      	str	r2, [r3, #0]
	GPIOA->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR6; //High speed
 8000f32:	2390      	movs	r3, #144	; 0x90
 8000f34:	05db      	lsls	r3, r3, #23
 8000f36:	2290      	movs	r2, #144	; 0x90
 8000f38:	05d2      	lsls	r2, r2, #23
 8000f3a:	6892      	ldr	r2, [r2, #8]
 8000f3c:	21c0      	movs	r1, #192	; 0xc0
 8000f3e:	0189      	lsls	r1, r1, #6
 8000f40:	430a      	orrs	r2, r1
 8000f42:	609a      	str	r2, [r3, #8]

//	GPIOA->MODER |= GPIO_MODER_MODER10_1;
//	GPIOA->AFR[0] |= GPIO_AFRH_AFRH1;

	GPIOA->MODER |= GPIO_MODER_MODER9_1; //alternate function mode
 8000f44:	2390      	movs	r3, #144	; 0x90
 8000f46:	05db      	lsls	r3, r3, #23
 8000f48:	2290      	movs	r2, #144	; 0x90
 8000f4a:	05d2      	lsls	r2, r2, #23
 8000f4c:	6812      	ldr	r2, [r2, #0]
 8000f4e:	2180      	movs	r1, #128	; 0x80
 8000f50:	0309      	lsls	r1, r1, #12
 8000f52:	430a      	orrs	r2, r1
 8000f54:	601a      	str	r2, [r3, #0]
//	GPIOA->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR9; //high speed
//	GPIOA->AFR[1] |= (0x1 << GPIO_AFRH_AFSEL9_Pos); //USART1_TX alternate function
	GPIOA->AFR[1] |= GPIO_AFRH_AFRH1;//USART1_TX alternate function
 8000f56:	2390      	movs	r3, #144	; 0x90
 8000f58:	05db      	lsls	r3, r3, #23
 8000f5a:	2290      	movs	r2, #144	; 0x90
 8000f5c:	05d2      	lsls	r2, r2, #23
 8000f5e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000f60:	21f0      	movs	r1, #240	; 0xf0
 8000f62:	430a      	orrs	r2, r1
 8000f64:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOA->MODER |= GPIO_MODER_MODER12_0;
 8000f66:	2390      	movs	r3, #144	; 0x90
 8000f68:	05db      	lsls	r3, r3, #23
 8000f6a:	2290      	movs	r2, #144	; 0x90
 8000f6c:	05d2      	lsls	r2, r2, #23
 8000f6e:	6812      	ldr	r2, [r2, #0]
 8000f70:	2180      	movs	r1, #128	; 0x80
 8000f72:	0449      	lsls	r1, r1, #17
 8000f74:	430a      	orrs	r2, r1
 8000f76:	601a      	str	r2, [r3, #0]
	GPIOA->ODR |= GPIO_ODR_12;
 8000f78:	2390      	movs	r3, #144	; 0x90
 8000f7a:	05db      	lsls	r3, r3, #23
 8000f7c:	2290      	movs	r2, #144	; 0x90
 8000f7e:	05d2      	lsls	r2, r2, #23
 8000f80:	6952      	ldr	r2, [r2, #20]
 8000f82:	2180      	movs	r1, #128	; 0x80
 8000f84:	0149      	lsls	r1, r1, #5
 8000f86:	430a      	orrs	r2, r1
 8000f88:	615a      	str	r2, [r3, #20]

	RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 8000f8a:	4b32      	ldr	r3, [pc, #200]	; (8001054 <main+0x15c>)
 8000f8c:	4a31      	ldr	r2, [pc, #196]	; (8001054 <main+0x15c>)
 8000f8e:	6992      	ldr	r2, [r2, #24]
 8000f90:	2180      	movs	r1, #128	; 0x80
 8000f92:	01c9      	lsls	r1, r1, #7
 8000f94:	430a      	orrs	r2, r1
 8000f96:	619a      	str	r2, [r3, #24]
	USART1->CR3 |= USART_CR3_DMAT; //DMA mode is enabled for transmission
 8000f98:	4b2f      	ldr	r3, [pc, #188]	; (8001058 <main+0x160>)
 8000f9a:	4a2f      	ldr	r2, [pc, #188]	; (8001058 <main+0x160>)
 8000f9c:	6892      	ldr	r2, [r2, #8]
 8000f9e:	2180      	movs	r1, #128	; 0x80
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	609a      	str	r2, [r3, #8]
	USART1->CR2 |= USART_CR2_STOP_1;
 8000fa4:	4b2c      	ldr	r3, [pc, #176]	; (8001058 <main+0x160>)
 8000fa6:	4a2c      	ldr	r2, [pc, #176]	; (8001058 <main+0x160>)
 8000fa8:	6852      	ldr	r2, [r2, #4]
 8000faa:	2180      	movs	r1, #128	; 0x80
 8000fac:	0189      	lsls	r1, r1, #6
 8000fae:	430a      	orrs	r2, r1
 8000fb0:	605a      	str	r2, [r3, #4]
	USART1->BRR = 16000000 / 9600;// ~9603 baud
 8000fb2:	4b29      	ldr	r3, [pc, #164]	; (8001058 <main+0x160>)
 8000fb4:	4a29      	ldr	r2, [pc, #164]	; (800105c <main+0x164>)
 8000fb6:	60da      	str	r2, [r3, #12]
	USART1->CR1 |= 	USART_CR1_TE		|
 8000fb8:	4b27      	ldr	r3, [pc, #156]	; (8001058 <main+0x160>)
 8000fba:	4a27      	ldr	r2, [pc, #156]	; (8001058 <main+0x160>)
 8000fbc:	6812      	ldr	r2, [r2, #0]
 8000fbe:	2109      	movs	r1, #9
 8000fc0:	430a      	orrs	r2, r1
 8000fc2:	601a      	str	r2, [r3, #0]
									USART_CR1_UE		|
																	0;
	while ((USART1->ISR & USART_ISR_TC) != USART_ISR_TC);
 8000fc4:	46c0      	nop			; (mov r8, r8)
 8000fc6:	4b24      	ldr	r3, [pc, #144]	; (8001058 <main+0x160>)
 8000fc8:	69db      	ldr	r3, [r3, #28]
 8000fca:	2240      	movs	r2, #64	; 0x40
 8000fcc:	4013      	ands	r3, r2
 8000fce:	2b40      	cmp	r3, #64	; 0x40
 8000fd0:	d1f9      	bne.n	8000fc6 <main+0xce>
	USART1->ICR |= USART_ICR_TCCF; //clear TC flag
 8000fd2:	4b21      	ldr	r3, [pc, #132]	; (8001058 <main+0x160>)
 8000fd4:	4a20      	ldr	r2, [pc, #128]	; (8001058 <main+0x160>)
 8000fd6:	6a12      	ldr	r2, [r2, #32]
 8000fd8:	2140      	movs	r1, #64	; 0x40
 8000fda:	430a      	orrs	r2, r1
 8000fdc:	621a      	str	r2, [r3, #32]
//	USART1->CR1 |= USART_CR1_TCIE; //enable TC interrupt
	
	
	RCC->AHBENR |= RCC_AHBENR_DMA1EN;
 8000fde:	4b1d      	ldr	r3, [pc, #116]	; (8001054 <main+0x15c>)
 8000fe0:	4a1c      	ldr	r2, [pc, #112]	; (8001054 <main+0x15c>)
 8000fe2:	6952      	ldr	r2, [r2, #20]
 8000fe4:	2101      	movs	r1, #1
 8000fe6:	430a      	orrs	r2, r1
 8000fe8:	615a      	str	r2, [r3, #20]
	DMA1_Channel2->CPAR = (uint32_t)(&(USART1->TDR));
 8000fea:	4b1d      	ldr	r3, [pc, #116]	; (8001060 <main+0x168>)
 8000fec:	4a1d      	ldr	r2, [pc, #116]	; (8001064 <main+0x16c>)
 8000fee:	609a      	str	r2, [r3, #8]
	DMA1_Channel2->CMAR = (uint32_t)(&RECEIVE_DATA);
 8000ff0:	4b1b      	ldr	r3, [pc, #108]	; (8001060 <main+0x168>)
 8000ff2:	4a1d      	ldr	r2, [pc, #116]	; (8001068 <main+0x170>)
 8000ff4:	60da      	str	r2, [r3, #12]
//	DMA1_Channel2->CMAR = (uint32_t)(str);
//	DMA1_Channel2->CNDTR = 3;
	DMA1_Channel2->CCR |= DMA_CCR_MINC | DMA_CCR_DIR;// | DMA_CCR_CIRC;// | DMA_CCR_TCIE;
 8000ff6:	4b1a      	ldr	r3, [pc, #104]	; (8001060 <main+0x168>)
 8000ff8:	4a19      	ldr	r2, [pc, #100]	; (8001060 <main+0x168>)
 8000ffa:	6812      	ldr	r2, [r2, #0]
 8000ffc:	2190      	movs	r1, #144	; 0x90
 8000ffe:	430a      	orrs	r2, r1
 8001000:	601a      	str	r2, [r3, #0]
//	NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0);



	
	RCC->APB1ENR |= RCC_APB1ENR_TIM6EN;
 8001002:	4b14      	ldr	r3, [pc, #80]	; (8001054 <main+0x15c>)
 8001004:	4a13      	ldr	r2, [pc, #76]	; (8001054 <main+0x15c>)
 8001006:	69d2      	ldr	r2, [r2, #28]
 8001008:	2110      	movs	r1, #16
 800100a:	430a      	orrs	r2, r1
 800100c:	61da      	str	r2, [r3, #28]
//	RCC->APB1RSTR |= RCC_APB1RSTR_TIM6RST;
	
	
	//TIM6->ARR = 19; //досчитывать до 20
	//TIM6->PSC = 15; //делит на 16, получается, что считает с периодом 1мкс
	TIM6->ARR = 99; //100
 800100e:	4b17      	ldr	r3, [pc, #92]	; (800106c <main+0x174>)
 8001010:	2263      	movs	r2, #99	; 0x63
 8001012:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM6->PSC = 999; //16 kHz
 8001014:	4b15      	ldr	r3, [pc, #84]	; (800106c <main+0x174>)
 8001016:	4a16      	ldr	r2, [pc, #88]	; (8001070 <main+0x178>)
 8001018:	629a      	str	r2, [r3, #40]	; 0x28
//	TIM6->CR1 |= TIM_CR1_ARPE; //включить буфер arr, записывать после события

	TIM6->CR1 |= TIM_CR1_OPM; //one puls mode
 800101a:	4b14      	ldr	r3, [pc, #80]	; (800106c <main+0x174>)
 800101c:	4a13      	ldr	r2, [pc, #76]	; (800106c <main+0x174>)
 800101e:	6812      	ldr	r2, [r2, #0]
 8001020:	2108      	movs	r1, #8
 8001022:	430a      	orrs	r2, r1
 8001024:	601a      	str	r2, [r3, #0]
	TIM6->CR1 |= TIM_CR1_URS; //событие (прерывание) только при обновлении счетчика
 8001026:	4b11      	ldr	r3, [pc, #68]	; (800106c <main+0x174>)
 8001028:	4a10      	ldr	r2, [pc, #64]	; (800106c <main+0x174>)
 800102a:	6812      	ldr	r2, [r2, #0]
 800102c:	2104      	movs	r1, #4
 800102e:	430a      	orrs	r2, r1
 8001030:	601a      	str	r2, [r3, #0]
	
	TIM6->DIER |= TIM_DIER_UIE; //включаем прерывание
 8001032:	4b0e      	ldr	r3, [pc, #56]	; (800106c <main+0x174>)
 8001034:	4a0d      	ldr	r2, [pc, #52]	; (800106c <main+0x174>)
 8001036:	68d2      	ldr	r2, [r2, #12]
 8001038:	2101      	movs	r1, #1
 800103a:	430a      	orrs	r2, r1
 800103c:	60da      	str	r2, [r3, #12]

//	TIM6->CR1 |= TIM_CR1_CEN; //запуск счета
		
		

	NVIC_EnableIRQ(TIM6_IRQn); /* (1) */
 800103e:	2011      	movs	r0, #17
 8001040:	f7ff fe24 	bl	8000c8c <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM6_IRQn,0);
 8001044:	2100      	movs	r1, #0
 8001046:	2011      	movs	r0, #17
 8001048:	f7ff fe36 	bl	8000cb8 <NVIC_SetPriority>
	
//	TIM6->EGR |= TIM_EGR_UG; //обновить значения после настройки
	
	
	
	receiveHX711Value();
 800104c:	f7ff fea2 	bl	8000d94 <receiveHX711Value>
	
  while (1)  {
 8001050:	e7fe      	b.n	8001050 <main+0x158>
 8001052:	46c0      	nop			; (mov r8, r8)
 8001054:	40021000 	.word	0x40021000
 8001058:	40013800 	.word	0x40013800
 800105c:	00000682 	.word	0x00000682
 8001060:	4002001c 	.word	0x4002001c
 8001064:	40013828 	.word	0x40013828
 8001068:	20000028 	.word	0x20000028
 800106c:	40001000 	.word	0x40001000
 8001070:	000003e7 	.word	0x000003e7

08001074 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001074:	480d      	ldr	r0, [pc, #52]	; (80010ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001076:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001078:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800107a:	e003      	b.n	8001084 <LoopCopyDataInit>

0800107c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800107c:	4b0c      	ldr	r3, [pc, #48]	; (80010b0 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 800107e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001080:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001082:	3104      	adds	r1, #4

08001084 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001084:	480b      	ldr	r0, [pc, #44]	; (80010b4 <LoopForever+0xa>)
  ldr r3, =_edata
 8001086:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <LoopForever+0xe>)
  adds r2, r0, r1
 8001088:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800108a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800108c:	d3f6      	bcc.n	800107c <CopyDataInit>
  ldr r2, =_sbss
 800108e:	4a0b      	ldr	r2, [pc, #44]	; (80010bc <LoopForever+0x12>)
  b LoopFillZerobss
 8001090:	e002      	b.n	8001098 <LoopFillZerobss>

08001092 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001092:	2300      	movs	r3, #0
  str  r3, [r2]
 8001094:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001096:	3204      	adds	r2, #4

08001098 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001098:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <LoopForever+0x16>)
  cmp r2, r3
 800109a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800109c:	d3f9      	bcc.n	8001092 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800109e:	f000 f813 	bl	80010c8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80010a2:	f000 f855 	bl	8001150 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010a6:	f7ff ff27 	bl	8000ef8 <main>

080010aa <LoopForever>:

LoopForever:
    b LoopForever
 80010aa:	e7fe      	b.n	80010aa <LoopForever>
  ldr   r0, =_estack
 80010ac:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 80010b0:	080011b8 	.word	0x080011b8
  ldr r0, =_sdata
 80010b4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80010b8:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80010bc:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80010c0:	20000040 	.word	0x20000040

080010c4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010c4:	e7fe      	b.n	80010c4 <ADC1_IRQHandler>
	...

080010c8 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80010cc:	4b1a      	ldr	r3, [pc, #104]	; (8001138 <SystemInit+0x70>)
 80010ce:	4a1a      	ldr	r2, [pc, #104]	; (8001138 <SystemInit+0x70>)
 80010d0:	6812      	ldr	r2, [r2, #0]
 80010d2:	2101      	movs	r1, #1
 80010d4:	430a      	orrs	r2, r1
 80010d6:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80010d8:	4b17      	ldr	r3, [pc, #92]	; (8001138 <SystemInit+0x70>)
 80010da:	4a17      	ldr	r2, [pc, #92]	; (8001138 <SystemInit+0x70>)
 80010dc:	6852      	ldr	r2, [r2, #4]
 80010de:	4917      	ldr	r1, [pc, #92]	; (800113c <SystemInit+0x74>)
 80010e0:	400a      	ands	r2, r1
 80010e2:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 80010e4:	4b14      	ldr	r3, [pc, #80]	; (8001138 <SystemInit+0x70>)
 80010e6:	4a14      	ldr	r2, [pc, #80]	; (8001138 <SystemInit+0x70>)
 80010e8:	6812      	ldr	r2, [r2, #0]
 80010ea:	4915      	ldr	r1, [pc, #84]	; (8001140 <SystemInit+0x78>)
 80010ec:	400a      	ands	r2, r1
 80010ee:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80010f0:	4b11      	ldr	r3, [pc, #68]	; (8001138 <SystemInit+0x70>)
 80010f2:	4a11      	ldr	r2, [pc, #68]	; (8001138 <SystemInit+0x70>)
 80010f4:	6812      	ldr	r2, [r2, #0]
 80010f6:	4913      	ldr	r1, [pc, #76]	; (8001144 <SystemInit+0x7c>)
 80010f8:	400a      	ands	r2, r1
 80010fa:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80010fc:	4b0e      	ldr	r3, [pc, #56]	; (8001138 <SystemInit+0x70>)
 80010fe:	4a0e      	ldr	r2, [pc, #56]	; (8001138 <SystemInit+0x70>)
 8001100:	6852      	ldr	r2, [r2, #4]
 8001102:	4911      	ldr	r1, [pc, #68]	; (8001148 <SystemInit+0x80>)
 8001104:	400a      	ands	r2, r1
 8001106:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001108:	4b0b      	ldr	r3, [pc, #44]	; (8001138 <SystemInit+0x70>)
 800110a:	4a0b      	ldr	r2, [pc, #44]	; (8001138 <SystemInit+0x70>)
 800110c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800110e:	210f      	movs	r1, #15
 8001110:	438a      	bics	r2, r1
 8001112:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8001114:	4b08      	ldr	r3, [pc, #32]	; (8001138 <SystemInit+0x70>)
 8001116:	4a08      	ldr	r2, [pc, #32]	; (8001138 <SystemInit+0x70>)
 8001118:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800111a:	490c      	ldr	r1, [pc, #48]	; (800114c <SystemInit+0x84>)
 800111c:	400a      	ands	r2, r1
 800111e:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8001120:	4b05      	ldr	r3, [pc, #20]	; (8001138 <SystemInit+0x70>)
 8001122:	4a05      	ldr	r2, [pc, #20]	; (8001138 <SystemInit+0x70>)
 8001124:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001126:	2101      	movs	r1, #1
 8001128:	438a      	bics	r2, r1
 800112a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800112c:	4b02      	ldr	r3, [pc, #8]	; (8001138 <SystemInit+0x70>)
 800112e:	2200      	movs	r2, #0
 8001130:	609a      	str	r2, [r3, #8]

}
 8001132:	46c0      	nop			; (mov r8, r8)
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	40021000 	.word	0x40021000
 800113c:	08ffb80c 	.word	0x08ffb80c
 8001140:	fef6ffff 	.word	0xfef6ffff
 8001144:	fffbffff 	.word	0xfffbffff
 8001148:	ffc0ffff 	.word	0xffc0ffff
 800114c:	fffffeec 	.word	0xfffffeec

08001150 <__libc_init_array>:
 8001150:	b570      	push	{r4, r5, r6, lr}
 8001152:	2600      	movs	r6, #0
 8001154:	4d0c      	ldr	r5, [pc, #48]	; (8001188 <__libc_init_array+0x38>)
 8001156:	4c0d      	ldr	r4, [pc, #52]	; (800118c <__libc_init_array+0x3c>)
 8001158:	1b64      	subs	r4, r4, r5
 800115a:	10a4      	asrs	r4, r4, #2
 800115c:	42a6      	cmp	r6, r4
 800115e:	d109      	bne.n	8001174 <__libc_init_array+0x24>
 8001160:	2600      	movs	r6, #0
 8001162:	f000 f819 	bl	8001198 <_init>
 8001166:	4d0a      	ldr	r5, [pc, #40]	; (8001190 <__libc_init_array+0x40>)
 8001168:	4c0a      	ldr	r4, [pc, #40]	; (8001194 <__libc_init_array+0x44>)
 800116a:	1b64      	subs	r4, r4, r5
 800116c:	10a4      	asrs	r4, r4, #2
 800116e:	42a6      	cmp	r6, r4
 8001170:	d105      	bne.n	800117e <__libc_init_array+0x2e>
 8001172:	bd70      	pop	{r4, r5, r6, pc}
 8001174:	00b3      	lsls	r3, r6, #2
 8001176:	58eb      	ldr	r3, [r5, r3]
 8001178:	4798      	blx	r3
 800117a:	3601      	adds	r6, #1
 800117c:	e7ee      	b.n	800115c <__libc_init_array+0xc>
 800117e:	00b3      	lsls	r3, r6, #2
 8001180:	58eb      	ldr	r3, [r5, r3]
 8001182:	4798      	blx	r3
 8001184:	3601      	adds	r6, #1
 8001186:	e7f2      	b.n	800116e <__libc_init_array+0x1e>
 8001188:	080011b0 	.word	0x080011b0
 800118c:	080011b0 	.word	0x080011b0
 8001190:	080011b0 	.word	0x080011b0
 8001194:	080011b4 	.word	0x080011b4

08001198 <_init>:
 8001198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800119a:	46c0      	nop			; (mov r8, r8)
 800119c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800119e:	bc08      	pop	{r3}
 80011a0:	469e      	mov	lr, r3
 80011a2:	4770      	bx	lr

080011a4 <_fini>:
 80011a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011a6:	46c0      	nop			; (mov r8, r8)
 80011a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011aa:	bc08      	pop	{r3}
 80011ac:	469e      	mov	lr, r3
 80011ae:	4770      	bx	lr
