// Seed: 1496709052
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4,
    output wand id_5,
    output logic id_6,
    input tri0 id_7,
    input supply1 id_8,
    output logic id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri id_12,
    input tri0 id_13,
    input tri id_14,
    input wire id_15
);
  initial begin : LABEL_0
    id_6 <= 1;
    id_9 = -1;
    id_9 <= id_12;
  end
endmodule
module module_0 #(
    parameter id_11 = 32'd8
) (
    input  tri   id_0,
    output tri   id_1,
    output wor   id_2,
    output tri0  id_3,
    input  tri   id_4
    , id_14,
    output logic id_5,
    input  uwire id_6,
    input  tri1  module_1,
    input  wor   id_8,
    input  tri   id_9,
    input  tri1  id_10,
    input  uwire _id_11,
    output wor   id_12
);
  localparam id_15 = (1);
  assign id_14[id_11] = 1;
  struct {
    id_16 id_17;
    logic id_18;
  } id_19[-1  >=  -1 : -1];
  logic id_20;
  wire id_21, id_22, id_23, id_24, id_25;
  parameter id_26 = -1;
  wire id_27;
  wire id_28;
  wire id_29;
  wire id_30;
  always @(id_9 or posedge -1) begin : LABEL_0
    if (id_26) begin : LABEL_1
    end else begin : LABEL_2
      #1 id_5 = -1;
    end
  end
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_6,
      id_9,
      id_2,
      id_5,
      id_10,
      id_4,
      id_5,
      id_6,
      id_6,
      id_8,
      id_9,
      id_9,
      id_8
  );
  assign modCall_1.id_7 = 0;
  always id_5 <= #id_19 -1;
endmodule
