<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Release Notes for STM32U5xx CMSIS</title>
  <style type="text/css">
      code{white-space: pre-wrap;}
      span.smallcaps{font-variant: small-caps;}
      span.underline{text-decoration: underline;}
      div.column{display: inline-block; vertical-align: top; width: 50%;}
  </style>
  <link rel="stylesheet" href="_htmresc/mini-st_2020.css" />
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
  <link rel="icon" type="image/x-icon" href="_htmresc/favicon.png" />
</head>
<body>
<div class="row">
<div class="col-sm-12 col-lg-4">
<center>
<h1 id="release-notes-for-stm32u5xx-cmsis">Release Notes for <mark> STM32U5xx CMSIS </mark></h1>
<p>Copyright © 2020 STMicroelectronics<br />
</p>
<a href="https://www.st.com" class="logo"><img src="_htmresc/st_logo_2020.png" alt="ST logo" /></a>
</center>
<h1 id="license"><strong>License</strong></h1>
This software component is licensed by ST under BSD 3-Clause license, the “License”; You may not use this component except in compliance with the License. You may obtain a copy of the License at:
<center>
<a href="https://opensource.org/licenses/BSD-3-Clause">https://opensource.org/licenses/BSD-3-Clause</a>
</center>
</div>
<div class="col-sm-12 col-lg-8">
<h1 id="update-history"><strong>Update History</strong></h1>
<div class="collapse">
<input type="checkbox" id="collapse-section6" checked aria-hidden="true"> <label for="collapse-section5" checked aria-hidden="true"><strong>V0.6.0 / 03-November-2020</strong></label>
<div>
<h2 id="main-changes">Main Changes</h2>
<ul>
<li>Beta 2 version of bits and registers definition aligned with RM0456 (STM32U5 reference manual)</li>
<li>Add DELAYBLOCK Base adresses and instances</li>
<li>Add LPTIM_ICR_DIEROKCF define</li>
<li>Add TAMP_IER_ITAMP12IE, TAMP_IER_ITAMP13IE, TAMP_SR_ITAMP12F, TAMP_SR_ITAMP13F, TAMP_MISR_ITAMP12MF, TAMP_MISR_ITAMP13MF, TAMP_SMISR_ITAMP12MF, TAMP_SMISR_ITAMP13MF, TAMP_SCR_CITAMP12F and TAMP_SCR_CITAMP13F defines</li>
<li>Rename LPGPIOA instance to LPGPIO1</li>
<li>Rename LPTIM_ISR_CC1 define to LPTIM_ISR_CC1IF</li>
<li>Rename LPTIM_ISR_CC2 define to LPTIM_ISR_CC2IF</li>
<li>Rename LPTIM_ISR_CC1O define to LPTIM_ISR_CC1OF</li>
<li>Rename LPTIM_ISR_CC2O define to LPTIM_ISR_CC2OF</li>
<li>Rename LPTIM_ICR_CC2OFCF define to LPTIM_ICR_CC2OCF</li>
<li>Remove FLASH_SECCR_RDERRIE, FLASH_SECWM1R2_PCROP1_PSTRT and FLASH_SECWM1R2_PCROP1EN defines</li>
<li>Remove Bit definition for OCTOSPI_VER, OCTOSPI_ID, OCTOSPI_ID_ID and OCTOSPI_MID registers</li>
<li>Remove OTFDEC_ISR_ENCEIF and OTFDEC_ICR_ENCEIF defines</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section5" aria-hidden="true"> <label for="collapse-section5" checked aria-hidden="true"><strong>V0.5.0 / 10-July-2020</strong></label>
<div>
<h2 id="main-changes-1">Main Changes</h2>
<ul>
<li>Beta 1 version of bits and registers definition aligned with RM0456 (STM32U5 reference manual)</li>
<li>Add PWR_CR1_SRAM1PD, PWR_CR1_SRAM2PD, PWR_CR1_SRAM3PD and PWR_CR1_SRAM4PD bit definitions in PWR_CR1 register</li>
<li>Add ADC_AWD2CR_AWD2CH_x (x: 20..23) bit definitions in ADC_AWD2CR register</li>
<li>Add ADC_AWD3CR_AWD2CH_x (x: 20..23) bit definitions in ADC_AWD3CR register</li>
<li>Add TIM_ECR_IBLK bit definition in TIM_ECR register</li>
<li>Add AES_CR_KEYPROT, AES_CR_KSHAREID, AES_CR_KMOD_0 and AES_CR_KEYSEL bit definitions in AES_CR register</li>
<li>Add I2C_CR1_FMP bit definition in I2C_CR1 register</li>
<li>Add RCFGLOCKR register to DMA_TypeDef</li>
<li>Add DMA_CFCR_TOF bit definition to DMA_CFCR register</li>
<li>Add DMA_CSR_TOF bit definition to DMA_CSR register</li>
<li>Add DMA_CCR_TOIE bit definition to DMA_CCR register</li>
<li>Add RCC_CFGR2_AHB1DIS, RCC_CFGR2_AHB2DIS1, RCC_CFGR2_AHB2DIS2, RCC_CFGR2_APB1DIS and RCC_CFGR2_APB2DIS bit definition in RCC_CFGR2 register</li>
<li>Add RCC_CFGR3_AHB3DIS and RCC_CFGR3_APB3DIS bit definition in RCC_CFGR3 register</li>
<li>Add RCC_AHB1ENR_SRAM1EN, RCC_AHB2ENR1_SRAM2EN, RCC_AHB2ENR1_SRAM3EN and RCC_AHB3ENR_SRAM4EN bit definitions</li>
<li>Add TAMP_CR1_ITAMP12E and TAMP_CR1_ITAMP13E bit definitions in TAMP_CR1 register</li>
<li>Add TAMP_CR2_BKBLOCK bit definition in TAMP_CR2 register</li>
<li>Add TAMP_CR3_ITAMP12NOER and TAMP_CR3_ITAMP13NOER bit definitions in TAMP_CR3 register</li>
<li>Remove OPAMP1_CSR_OPA_RANGE define and OPAMP1_CSR register bit definitions</li>
<li>Remove ADC_CFGR1_JQM and ADC_CFGR1_JQDIS defines in ADC_CFGR register</li>
<li>Remove USART_AUTOCR_TECLREN bit definition in USART_AUTOCR register</li>
<li>Remove DTS_IRQn in IRQn_Type enum</li>
<li>Remove RTC_ICSR_ALRAWF and RTC_ICSR_ALRBWF defines in RTC_ICSR register</li>
<li>Remove SAES TypeDef, instances and register bit definitions</li>
<li>Remove LPGPIO_TypeDef structure</li>
<li>Rename LPGPIO1 instance to LPGPIOA</li>
<li>Rename MDF_Block_TypeDef structure to MDF_Filter_TypeDef</li>
<li>Rename MDF1_Block_x instance to MDF1_Filterx (x: 0..5)</li>
<li>Rename ADF1_Block_0 instance to ADF1_Filter0</li>
<li>Rename ADC2 instance to ADC4</li>
<li>Rename ADC1_COMMON instance to ADC12_COMMON</li>
<li>Rename DCACHE instance to DCACHE1</li>
<li>Rename GPDMA channels to GPDMA1</li>
<li>Rename LPDMA channels to LPDMA1</li>
<li>Rename RCC_AHB2RSTR_OSPIMRST define to RCC_AHB2RSTR_OCTOSPIMRST</li>
<li>Rename MDF_CKGCR_TRG_x define to MDF_CKGCR_TRGSRC_x (x: 0..3) in MDF/ADF_CKGCR register</li>
<li>Rename ADC_IER_EOCAL / ADC_IER_LDORDY defines to ADC_IER_EOCALIE / ADC_IER_LDORDYIE in ADC_IER register</li>
<li>Rename ADC1 to ADC12 in GTZC bit definitions</li>
<li>Rename CFGLOCK register to CFGLOCK1 in GTZC_MPCBB_TypeDef</li>
<li>Rename AHB2 registers to AHB2 registers 1, and AHB4 registers to AHB2 registers 2 in RCC_TypeDef</li>
<li>Rename DCACHE_FCR_BSYENDF / DCACHE_FCR_ERRF / DCACHE_FCR_CMDENDF defines to DCACHE_FCR_CBSYENDF / DCACHE_FCR_CERRF / DCACHE_FCR_CCMDENDF</li>
<li>Rename OR register to ERCFGR in TAMP_TypeDef</li>
<li>Rename TAMP_OR_VCOREMEN in old TAMP_OR register to TAMP_ERCFGR0 in new TAMP_ERCFGR register</li>
<li>Rename TAMP_SECCFGR_SMKLOCK define to TAMP_SECCFGR_BHKLOCK in TAMP_SECCFGR register</li>
<li>Update I2C4 secure base address value</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section4" aria-hidden="true"> <label for="collapse-section4" aria-hidden="true"><strong>V0.4.0 / 17-April-2020</strong></label>
<div>
<h2 id="main-changes-2">Main Changes</h2>
<ul>
<li>Alpha 4 version of bits and registers definition aligned with RM0456 (STM32U5 reference manual)</li>
<li>Merge CMSIS devices files related to STM32U575xxQ / STM32U585xxQ devices into STM32U575xx / STM32U585xx ones
<ul>
<li>Remove header, linker and startup files related to STM32U575xxQ / STM32U585xxQ devices</li>
</ul></li>
<li>Add PSSI and SDMMC2 secure instances</li>
<li>Add Delay Block (DLYB) registers and bit definitions</li>
<li>Add OCTOSPI_DCR1_DLYBYP bit definition</li>
<li>Remove OCTOSPI_DCR1_CKCSHT, OCTOSPI_WPCCR_SIOO and OCTOSPI_WCCR_SIOO bit definitions</li>
<li>Update OCTOSPIM_R_BASE_S base address</li>
<li>Update bit definitions for FLASH and FLASH_REG peripherals in GTZC_TZIC</li>
<li>Update PWR_WUSCR_CWUF bit definition</li>
<li>Update SYSCFG_RSSCMDR_RSSCMD bit definition</li>
<li>Rename SYSCFG_CFGR2_SEL bit definition to SYSCFG_CFGR2_SPL</li>
<li>Update RCC bit definitions for OTGFS, OCTOSPI1, OCTOSPI2, OCTOSPIM, FSMC and LPGPIO1 peripherals</li>
<li>Remove RCC_CICR_LSECSSC and RCC_APB1RSTR2_DTSRST bit definitions</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section3" aria-hidden="true"> <label for="collapse-section3" aria-hidden="true"><strong>V0.3.0 / 21-February-2020</strong></label>
<div>
<h2 id="main-changes-3">Main Changes</h2>
<ul>
<li>Alpha 3 version of Bit and registers definition aligned with the STM32U5 reference manual</li>
<li>Add GCC startup and linker files</li>
<li>Update EWARM linker files of TrustZone Enabled configuration as follows:
<ul>
<li>Flash bank1 is secure</li>
<li>Flash bank2 is non-secure</li>
<li>SRAM1 and SRAM2 are secure</li>
<li>SRAM3 is non-secure</li>
</ul></li>
<li>Add OPAMP_Common_TypeDef and COMP_Common_TypeDef register structures</li>
<li>Add TSC registers and bit definitions</li>
<li>Fix USB OTG_FS base address</li>
<li>Update ADC, GTZC, PWR, DMA, MDF and OPAMP bit definitions</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section2"  aria-hidden="true"> <label for="collapse-section2"  aria-hidden="true"><strong>V0.2.0 / 20-December-2019</strong></label>
<div>
<h2 id="main-changes-4">Main Changes</h2>
<ul>
<li>Alpha 2 version of Bit and registers definition aligned with the STM32U5 reference manual</li>
<li>Update ADC bits definition</li>
<li>Add USB OTG registers and bits definition</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section1" aria-hidden="true"> <label for="collapse-section1" aria-hidden="true"><strong>V0.1.0 / 06-December-2019</strong></label>
<div>
<h2 id="main-changes-5">Main Changes</h2>
<ul>
<li><p><strong>End of validation release for <strong>STM32U585/575</strong> devices</strong></p></li>
<li>Initial version of Bit and registers definition aligned with the STM32U5 reference manual</li>
<li>Support of stm32u585xx, stm32u585xxq, stm32u575xx and stm32u575xxq:
<ul>
<li>Add “stm32u585xx.h” , “stm32u585xxq.h”, “stm32u575xx.h” and “stm32u575xxq.h” files</li>
<li>Add startup files “startup_stm32u585xx.s”, “startup_stm32u585xxq.s”, “startup_stm32u575xx.s” and “startup_stm32u575xxq.s” for EWARM and MDK-ARM toolchains</li>
<li>Add part numbers list to stm32u5xx.h header file:
<ul>
<li>STM32U575xx: STM32U575ZIT6, STM32U575QII6, STM32U575VIT6, STM32U575RIT6, STM32U575CIT6, STM32U575AII6, STM32U575CIU6</li>
<li>STM32U585xx: STM32U585ZIT6, STM32U585QII6, STM32U585VIT6, STM32U585RIT6, STM32U585CIT6, STM32U585AII6, STM32U585CIU6</li>
<li>STM32U575xxQ: STM32U575ZIT6Q, STM32U575QII6Q, STM32U575VIT6Q, STM32U575RIT6Q, STM32U575CIT6Q, STM32U575AII6Q, STM32U575CIU6Q, STM32U575OIU6Q</li>
<li>STM32U585xxQ: STM32U585ZIT6Q, STM32U585QII6Q, STM32U585VIT6Q, STM32U585RIT6Q, STM32U585CIT6Q, STM32U585AII6Q, STM32U585CIU6Q, STM32U585OIU6Q</li>
</ul></li>
<li>Add EWARM linker files for all devices for legacy and for TrustZone based application</li>
<li>Add MDK-ARM linker files for all devices only for TrustZone based application</li>
</ul></li>
<li><strong>Registers and bit field definitions updates</strong>:
<ul>
<li>Initial version of bit definition aligned with STM32U5 RM</li>
</ul></li>
</ul>
</div>
</div>
</div>
</div>
<footer class="sticky">
For complete documentation on STM32 Microcontrollers </mark> , visit: <span style="font-color: blue;"><a href="http://www.st.com/stm32">www.st.com/stm32</a></span>
</footer>
</body>
</html>
