// Seed: 1223277119
module module_0 (
    input  wire id_0,
    output wand id_1
);
  assign id_1 = 1'b0;
  logic [7:0] id_3;
  assign module_2.id_2 = 0;
  always @(posedge -1) id_3[1 :-1] = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output supply1 id_3
);
  bit id_5;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  initial id_5 <= id_5;
endmodule
module module_2 (
    output logic id_0,
    input  wire  id_1,
    output tri   id_2
);
  logic [7:0] id_4;
  assign id_4[-1] = -1;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  always @(negedge 1 == id_4) id_0 = -1;
endmodule
