

================================================================
== Vitis HLS Report for 'inverter'
================================================================
* Date:           Fri Nov  3 01:51:54 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Inverter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.093 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153602|   153602|  1.536 ms|  1.536 ms|  153603|  153603|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_14_1  |   153600|   153600|         3|          2|          1|  76800|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 6 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%br_ln14 = br void" [../inverter_hls.cpp:14]   --->   Operation 12 'br' 'br_ln14' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i19 %add_ln14, void %.split, i19 0, void" [../inverter_hls.cpp:14]   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.91ns)   --->   "%icmp_ln14 = icmp_ult  i19 %i, i19 307200" [../inverter_hls.cpp:14]   --->   Operation 15 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void, void %.split" [../inverter_hls.cpp:14]   --->   Operation 17 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast1 = zext i19 %i" [../inverter_hls.cpp:14]   --->   Operation 18 'zext' 'i_cast1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in_r_addr = getelementptr i8 %in_r, i64 0, i64 %i_cast1" [../inverter_hls.cpp:16]   --->   Operation 19 'getelementptr' 'in_r_addr' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.35ns)   --->   "%in_r_load = load i19 %in_r_addr" [../inverter_hls.cpp:16]   --->   Operation 20 'load' 'in_r_load' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln14 = or i19 %i, i19 1" [../inverter_hls.cpp:14]   --->   Operation 21 'or' 'or_ln14' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i19 %or_ln14" [../inverter_hls.cpp:16]   --->   Operation 22 'zext' 'zext_ln16' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%in_r_addr_1 = getelementptr i8 %in_r, i64 0, i64 %zext_ln16" [../inverter_hls.cpp:16]   --->   Operation 23 'getelementptr' 'in_r_addr_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.35ns)   --->   "%in_r_load_1 = load i19 %in_r_addr_1" [../inverter_hls.cpp:16]   --->   Operation 24 'load' 'in_r_load_1' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>

State 3 <SV = 2> <Delay = 3.09>
ST_3 : Operation 25 [1/1] (1.05ns)   --->   "%add_ln14 = add i19 %i, i19 4" [../inverter_hls.cpp:14]   --->   Operation 25 'add' 'add_ln14' <Predicate = (icmp_ln14)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/2] (1.35ns)   --->   "%in_r_load = load i19 %in_r_addr" [../inverter_hls.cpp:16]   --->   Operation 26 'load' 'in_r_load' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_3 : Operation 27 [1/1] (0.38ns)   --->   "%xor_ln16 = xor i8 %in_r_load, i8 255" [../inverter_hls.cpp:16]   --->   Operation 27 'xor' 'xor_ln16' <Predicate = (icmp_ln14)> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i8 %out_r, i64 0, i64 %i_cast1" [../inverter_hls.cpp:16]   --->   Operation 28 'getelementptr' 'out_r_addr' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.35ns)   --->   "%store_ln16 = store i8 %xor_ln16, i19 %out_r_addr" [../inverter_hls.cpp:16]   --->   Operation 29 'store' 'store_ln16' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_3 : Operation 30 [1/2] (1.35ns)   --->   "%in_r_load_1 = load i19 %in_r_addr_1" [../inverter_hls.cpp:16]   --->   Operation 30 'load' 'in_r_load_1' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_3 : Operation 31 [1/1] (0.38ns)   --->   "%xor_ln16_1 = xor i8 %in_r_load_1, i8 255" [../inverter_hls.cpp:16]   --->   Operation 31 'xor' 'xor_ln16_1' <Predicate = (icmp_ln14)> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%out_r_addr_1 = getelementptr i8 %out_r, i64 0, i64 %zext_ln16" [../inverter_hls.cpp:16]   --->   Operation 32 'getelementptr' 'out_r_addr_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.35ns)   --->   "%store_ln16 = store i8 %xor_ln16_1, i19 %out_r_addr_1" [../inverter_hls.cpp:16]   --->   Operation 33 'store' 'store_ln16' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln14_1 = or i19 %i, i19 2" [../inverter_hls.cpp:14]   --->   Operation 34 'or' 'or_ln14_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i19 %or_ln14_1" [../inverter_hls.cpp:16]   --->   Operation 35 'zext' 'zext_ln16_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%in_r_addr_2 = getelementptr i8 %in_r, i64 0, i64 %zext_ln16_1" [../inverter_hls.cpp:16]   --->   Operation 36 'getelementptr' 'in_r_addr_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.35ns)   --->   "%in_r_load_2 = load i19 %in_r_addr_2" [../inverter_hls.cpp:16]   --->   Operation 37 'load' 'in_r_load_2' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln14_2 = or i19 %i, i19 3" [../inverter_hls.cpp:14]   --->   Operation 38 'or' 'or_ln14_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i19 %or_ln14_2" [../inverter_hls.cpp:16]   --->   Operation 39 'zext' 'zext_ln16_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%in_r_addr_3 = getelementptr i8 %in_r, i64 0, i64 %zext_ln16_2" [../inverter_hls.cpp:16]   --->   Operation 40 'getelementptr' 'in_r_addr_3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.35ns)   --->   "%in_r_load_3 = load i19 %in_r_addr_3" [../inverter_hls.cpp:16]   --->   Operation 41 'load' 'in_r_load_3' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>

State 4 <SV = 3> <Delay = 3.09>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../inverter_hls.cpp:14]   --->   Operation 42 'specloopname' 'specloopname_ln14' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (1.35ns)   --->   "%in_r_load_2 = load i19 %in_r_addr_2" [../inverter_hls.cpp:16]   --->   Operation 43 'load' 'in_r_load_2' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 44 [1/1] (0.38ns)   --->   "%xor_ln16_2 = xor i8 %in_r_load_2, i8 255" [../inverter_hls.cpp:16]   --->   Operation 44 'xor' 'xor_ln16_2' <Predicate = (icmp_ln14)> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%out_r_addr_2 = getelementptr i8 %out_r, i64 0, i64 %zext_ln16_1" [../inverter_hls.cpp:16]   --->   Operation 45 'getelementptr' 'out_r_addr_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.35ns)   --->   "%store_ln16 = store i8 %xor_ln16_2, i19 %out_r_addr_2" [../inverter_hls.cpp:16]   --->   Operation 46 'store' 'store_ln16' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 47 [1/2] (1.35ns)   --->   "%in_r_load_3 = load i19 %in_r_addr_3" [../inverter_hls.cpp:16]   --->   Operation 47 'load' 'in_r_load_3' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 48 [1/1] (0.38ns)   --->   "%xor_ln16_3 = xor i8 %in_r_load_3, i8 255" [../inverter_hls.cpp:16]   --->   Operation 48 'xor' 'xor_ln16_3' <Predicate = (icmp_ln14)> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%out_r_addr_3 = getelementptr i8 %out_r, i64 0, i64 %zext_ln16_2" [../inverter_hls.cpp:16]   --->   Operation 49 'getelementptr' 'out_r_addr_3' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.35ns)   --->   "%store_ln16 = store i8 %xor_ln16_3, i19 %out_r_addr_3" [../inverter_hls.cpp:16]   --->   Operation 50 'store' 'store_ln16' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [../inverter_hls.cpp:19]   --->   Operation 52 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=bram:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
br_ln14           (br               ) [ 011110]
i                 (phi              ) [ 001100]
specpipeline_ln0  (specpipeline     ) [ 000000]
icmp_ln14         (icmp             ) [ 001110]
empty             (speclooptripcount) [ 000000]
br_ln14           (br               ) [ 000000]
i_cast1           (zext             ) [ 000100]
in_r_addr         (getelementptr    ) [ 000100]
or_ln14           (or               ) [ 000000]
zext_ln16         (zext             ) [ 000100]
in_r_addr_1       (getelementptr    ) [ 000100]
add_ln14          (add              ) [ 011010]
in_r_load         (load             ) [ 000000]
xor_ln16          (xor              ) [ 000000]
out_r_addr        (getelementptr    ) [ 000000]
store_ln16        (store            ) [ 000000]
in_r_load_1       (load             ) [ 000000]
xor_ln16_1        (xor              ) [ 000000]
out_r_addr_1      (getelementptr    ) [ 000000]
store_ln16        (store            ) [ 000000]
or_ln14_1         (or               ) [ 000000]
zext_ln16_1       (zext             ) [ 001010]
in_r_addr_2       (getelementptr    ) [ 001010]
or_ln14_2         (or               ) [ 000000]
zext_ln16_2       (zext             ) [ 001010]
in_r_addr_3       (getelementptr    ) [ 001010]
specloopname_ln14 (specloopname     ) [ 000000]
in_r_load_2       (load             ) [ 000000]
xor_ln16_2        (xor              ) [ 000000]
out_r_addr_2      (getelementptr    ) [ 000000]
store_ln16        (store            ) [ 000000]
in_r_load_3       (load             ) [ 000000]
xor_ln16_3        (xor              ) [ 000000]
out_r_addr_3      (getelementptr    ) [ 000000]
store_ln16        (store            ) [ 000000]
br_ln0            (br               ) [ 011110]
ret_ln19          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="in_r_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="19" slack="0"/>
<pin id="58" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="19" slack="0"/>
<pin id="63" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="0"/>
<pin id="66" dir="0" index="4" bw="19" slack="2147483647"/>
<pin id="67" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="68" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="8" slack="0"/>
<pin id="69" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_r_load/2 in_r_load_1/2 in_r_load_2/3 in_r_load_3/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="in_r_addr_1_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="19" slack="0"/>
<pin id="75" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr_1/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="out_r_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="19" slack="1"/>
<pin id="83" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_r_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="19" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="0"/>
<pin id="91" dir="0" index="4" bw="19" slack="0"/>
<pin id="92" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="93" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="94" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/3 store_ln16/3 store_ln16/4 store_ln16/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="out_r_addr_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="19" slack="1"/>
<pin id="100" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_r_addr_1/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="in_r_addr_2_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="19" slack="0"/>
<pin id="108" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr_2/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="in_r_addr_3_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="19" slack="0"/>
<pin id="116" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr_3/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="out_r_addr_2_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="19" slack="1"/>
<pin id="124" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_r_addr_2/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="out_r_addr_3_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="19" slack="1"/>
<pin id="132" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_r_addr_3/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="19" slack="1"/>
<pin id="138" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="19" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/3 xor_ln16_2/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16_1/3 xor_ln16_3/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln14_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="19" slack="0"/>
<pin id="164" dir="0" index="1" bw="19" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_cast1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="19" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="or_ln14_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="19" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln16_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="19" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln14_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="19" slack="1"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="or_ln14_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="19" slack="1"/>
<pin id="192" dir="0" index="1" bw="3" slack="0"/>
<pin id="193" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_1/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln16_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="19" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="or_ln14_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="19" slack="1"/>
<pin id="203" dir="0" index="1" bw="3" slack="0"/>
<pin id="204" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_2/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln16_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="19" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="icmp_ln14_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_cast1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="221" class="1005" name="in_r_addr_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="19" slack="1"/>
<pin id="223" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr "/>
</bind>
</comp>

<comp id="226" class="1005" name="zext_ln16_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="231" class="1005" name="in_r_addr_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="19" slack="1"/>
<pin id="233" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr_1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="add_ln14_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="19" slack="1"/>
<pin id="238" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="241" class="1005" name="zext_ln16_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_1 "/>
</bind>
</comp>

<comp id="246" class="1005" name="in_r_addr_2_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="19" slack="1"/>
<pin id="248" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr_2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="zext_ln16_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="in_r_addr_3_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="19" slack="1"/>
<pin id="258" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="in_r_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="38" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="70"><net_src comp="54" pin="3"/><net_sink comp="61" pin=2"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="38" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="71" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="38" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="95"><net_src comp="79" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="96" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="61" pin=2"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="152"><net_src comp="61" pin="7"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="148" pin="2"/><net_sink comp="86" pin=4"/></net>

<net id="159"><net_src comp="61" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="155" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="166"><net_src comp="140" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="140" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="177"><net_src comp="140" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="188"><net_src comp="136" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="136" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="205"><net_src comp="136" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="215"><net_src comp="162" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="168" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="224"><net_src comp="54" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="229"><net_src comp="179" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="234"><net_src comp="71" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="239"><net_src comp="184" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="244"><net_src comp="196" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="249"><net_src comp="104" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="254"><net_src comp="207" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="259"><net_src comp="112" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="61" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 4 }
 - Input state : 
	Port: inverter : in_r | {2 3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln14 : 1
		br_ln14 : 2
		i_cast1 : 1
		in_r_addr : 2
		in_r_load : 3
		or_ln14 : 1
		zext_ln16 : 1
		in_r_addr_1 : 2
		in_r_load_1 : 3
	State 3
		xor_ln16 : 1
		store_ln16 : 1
		xor_ln16_1 : 1
		store_ln16 : 1
		in_r_addr_2 : 1
		in_r_load_2 : 2
		in_r_addr_3 : 1
		in_r_load_3 : 2
	State 4
		xor_ln16_2 : 1
		store_ln16 : 1
		xor_ln16_3 : 1
		store_ln16 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |   add_ln14_fu_184  |    0    |    26   |
|----------|--------------------|---------|---------|
|    xor   |     grp_fu_148     |    0    |    8    |
|          |     grp_fu_155     |    0    |    8    |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln14_fu_162  |    0    |    14   |
|----------|--------------------|---------|---------|
|          |   i_cast1_fu_168   |    0    |    0    |
|   zext   |  zext_ln16_fu_179  |    0    |    0    |
|          | zext_ln16_1_fu_196 |    0    |    0    |
|          | zext_ln16_2_fu_207 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |   or_ln14_fu_173   |    0    |    0    |
|    or    |  or_ln14_1_fu_190  |    0    |    0    |
|          |  or_ln14_2_fu_201  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    56   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln14_reg_236 |   19   |
|  i_cast1_reg_216  |   64   |
|     i_reg_136     |   19   |
| icmp_ln14_reg_212 |    1   |
|in_r_addr_1_reg_231|   19   |
|in_r_addr_2_reg_246|   19   |
|in_r_addr_3_reg_256|   19   |
| in_r_addr_reg_221 |   19   |
|zext_ln16_1_reg_241|   64   |
|zext_ln16_2_reg_251|   64   |
| zext_ln16_reg_226 |   64   |
+-------------------+--------+
|       Total       |   371  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   4  |  19  |   76   ||    20   |
| grp_access_fu_61 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_86 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_86 |  p2  |   2  |   0  |    0   ||    9    |
|     i_reg_136    |  p0  |   2  |  19  |   38   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   152  ||  2.677  ||    67   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   56   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   67   |
|  Register |    -   |   371  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   371  |   123  |
+-----------+--------+--------+--------+
