<?xml version="1.0"?>
<!--
 Copyright (c) 2020 Microchip Technology Inc.

 SPDX-License-Identifier: Apache-2.0

 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at

 http://www.apache.org/licenses/LICENSE-2.0

 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="4.4" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd">
  <file timestamp="2023-02-02T10:07:13Z"/>
  <variants xmlns:mhc="http://www.atmel.com/schemas/avr-tools-device-file/mhc">
    <variant ordercode="SAMA7G54D2-GU" mhc:ordercode="SAMA7G54D2-GU" package="TFBGA427" pinout="TFBGA427" speedmax="0" tempmin="-40" tempmax="85" vccmin="1.62" vccmax="3.63"/>
  </variants>
  <devices>
    <device name="SAMA7G54D2G" architecture="CORTEX-A7" family="SAMA" series="SAMA7G">
      <address-spaces>
        <address-space id="base" name="base" start="0" size="0x100000000" endianness="little">
          <memory-segment name="IROM" start="0x00000000" size="0x14000" type="rom" rw="R" exec="true"/>
          <memory-segment name="ECC_ROM" start="0x00020000" size="0x18000" type="rom" rw="R" exec="true"/>
          <memory-segment name="CPKCC_ROM" start="0x00040000" size="0x10000" type="rom" rw="R" exec="true"/>
          <memory-segment name="CPKCC_RAM" start="0x00051000" size="0x1000" type="other" rw="RW" exec="true"/>
          <memory-segment name="IRAM" start="0x00100000" size="0x20000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="UDPHS_RAMA" start="0x00200000" size="0x100000" type="other" rw="RW" exec="true"/>
          <memory-segment name="UDPHS_RAMB" start="0x00300000" size="0x100000" type="other" rw="RW" exec="true"/>
          <memory-segment name="UHPHS_OHCI" start="0x00400000" size="0x1000" type="other" rw="RW" exec="true"/>
          <memory-segment name="UHPHS_EHCI" start="0x00500000" size="0x100000" type="other" rw="RW" exec="true"/>
          <memory-segment name="NFC_RAM" start="0x00600000" size="0x3000" type="other" rw="RW" exec="true"/>
          <memory-segment name="NFC" start="0x10000000" size="0x8000000" type="other" rw="RW" exec="true"/>
          <memory-segment name="QSPIMEM0" start="0x20000000" size="0x10000000" type="other" rw="RW" exec="true"/>
          <memory-segment name="QSPIMEM1" start="0x30000000" size="0x10000000" type="other" rw="RW" exec="true"/>
          <memory-segment name="EBI_CS0" start="0x40000000" size="0x8000000" type="other" rw="RW" exec="true" external="true"/>
          <memory-segment name="EBI_CS1" start="0x48000000" size="0x8000000" type="other" rw="RW" exec="true" external="true"/>
          <memory-segment name="EBI_CS2" start="0x50000000" size="0x8000000" type="other" rw="RW" exec="true" external="true"/>
          <memory-segment name="EBI_CS3" start="0x58000000" size="0x8000000" type="other" rw="RW" exec="true" external="true"/>
          <memory-segment name="DDR_CS" start="0x60000000" size="0x80000000" type="other" rw="RW" exec="true"/>
          <memory-segment name="SECURAM" start="0xE0000000" size="0x4000" type="other" rw="RW" exec="true"/>
          <memory-segment name="SDMMC0" start="0xE1204000" size="0x4000" type="other" rw="RW" exec="true"/>
          <memory-segment name="SDMMC1" start="0xE1208000" size="0x4000" type="other" rw="RW" exec="true"/>
          <memory-segment name="SDMMC2" start="0xE120C000" size="0x4000" type="other" rw="RW" exec="true"/>
          <memory-segment name="APB_DBG_S" start="0xE8800000" size="0x60000" type="other" rw="RW" exec="true"/>
          <memory-segment name="APB_DBG" start="0xE8900000" size="0x1000" type="other" rw="RW" exec="true"/>
          <memory-segment name="NICGPV" start="0xE8B00000" size="0x100000" type="other" rw="RW" exec="true"/>
          <memory-segment name="OTPC" start="0xE8C00000" size="0x1000" type="other" rw="RW" exec="true"/>
          <memory-segment name="CSI2DC_META" start="0xE8C02000" size="0x2000" type="other" rw="RW" exec="true"/>
          <memory-segment name="ARM_PERIPH" start="0xE8C10000" size="0x8000" type="io" rw="RW" exec="true"/>
          <memory-segment name="PERIPHERALS" start="0xE0000000" size="0x10000000" type="io" rw="RW"/>
        </address-space>
      </address-spaces>
      <parameters>
        <param name="__CA_REV" value="0x0005" caption="CA7 Core Revision(r0p5)"/>
        <param name="__CORTEX_A" value="7" caption="Core type number (Cortex-A7)"/>
        <param name="__FPU_PRESENT" value="1" caption="FPU is present on core"/>
        <param name="__GIC_PRESENT" value="1" caption="GIC is present on core"/>
        <param name="GIC_DISTRIBUTOR_BASE" value="0xE8C11000" caption="Base address for GIC distributor interface"/>
        <param name="GIC_INTERFACE_BASE" value="0xE8C12000" caption="Base address for GIC CPU interface"/>
        <param name="__TIM_PRESENT" value="1" caption="Generic Timer capability is present"/>
        <param name="__L2C_PRESENT" value="0" caption="L2C-310 cache controller is absent"/>
      </parameters>
      <peripherals>
        <module name="ACC" id="04597" version="211">
          <instance name="ACC">
            <register-group name="ACC" name-in-module="ACC" address-space="base" offset="0xE1600000"/>
            <signals>
              <signal group="ACC_INP" index="0" function="X1" pad="PC6"/>
              <signal group="ACC_INN" index="1" function="X1" pad="PC7"/>
              <signal group="ACC_INP" index="1" function="X1" pad="PC8"/>
              <signal group="ACC_INN" index="2" function="X1" pad="PC9"/>
              <signal group="ACC_INP" index="2" function="X1" pad="PC10"/>
              <signal group="ACC_INN" index="3" function="X1" pad="PC11"/>
              <signal group="ACC_INP" index="3" function="X1" pad="PC12"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="25" caption="Analog Comparator Controller"/>
              <param name="CLOCK_ID" value="25"/>
            </parameters>
          </instance>
        </module>
        <module name="ADC" id="44134" version="A03">
          <instance name="ADC">
            <register-group name="ADC" name-in-module="ADC" address-space="base" offset="0xE1000000"/>
            <signals>
              <signal group="ADTRG" function="C" pad="PB2" ioset="1"/>
              <signal group="ADTRG" function="B" pad="PB28" ioset="2"/>
              <signal group="AD" index="0" function="X1" pad="PC13"/>
              <signal group="AD" index="1" function="X1" pad="PC14"/>
              <signal group="AD" index="2" function="X1" pad="PC15"/>
              <signal group="AD" index="3" function="X1" pad="PC16"/>
              <signal group="AD" index="4" function="X1" pad="PC17"/>
              <signal group="AD" index="5" function="X1" pad="PC18"/>
              <signal group="AD" index="6" function="X1" pad="PC19"/>
              <signal group="AD" index="7" function="X1" pad="PC20"/>
              <signal group="AD" index="8" function="X1" pad="PC21"/>
              <signal group="AD" index="9" function="X1" pad="PC22"/>
              <signal group="AD" index="10" function="X1" pad="PC23"/>
              <signal group="AD" index="11" function="X1" pad="PC24"/>
              <signal group="AD" index="12" function="X1" pad="PC30"/>
              <signal group="AD" index="13" function="X1" pad="PC31"/>
              <signal group="AD" index="14" function="X1" pad="PD0"/>
              <signal group="AD" index="15" function="X1" pad="PD1"/>
              <signal group="ADTRG" function="C" pad="PD26" ioset="3"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="26" caption="Analog-to-Digital Converter"/>
              <param name="DMAC_ID_RX" value="0"/>
            </parameters>
          </instance>
        </module>
        <module name="AES" id="6149" version="702">
          <instance name="AES">
            <register-group name="AES" name-in-module="AES" address-space="base" offset="0xE1810000"/>
            <parameters>
              <param name="INSTANCE_ID" value="27" caption="Advanced Encryption Standard"/>
              <param name="CLOCK_ID" value="27"/>
              <param name="INSTANCE_ID_SINT" value="115" caption="Advanced Encryption Standard, Secure INTerrupt"/>
              <param name="DMAC_ID_TX" value="1"/>
              <param name="DMAC_ID_RX" value="2"/>
            </parameters>
          </instance>
        </module>
        <module name="ASRC" id="44090" version="240">
          <instance name="ASRC">
            <register-group name="ASRC" name-in-module="ASRC" address-space="base" offset="0xE1610000"/>
            <parameters>
              <param name="INSTANCE_ID" value="30" caption="Asynchronous Sample Rate Converter"/>
              <param name="CLOCK_ID" value="30"/>
            </parameters>
          </instance>
        </module>
        <module name="BSC" id="11072" version="0">
          <instance name="BSC">
            <register-group name="BSC" name-in-module="BSC" address-space="base" offset="0xE001D054"/>
          </instance>
        </module>
        <module name="CHIPID" id="44173" version="101">
          <instance name="CHIPID">
            <register-group name="CHIPID" name-in-module="CHIPID" address-space="base" offset="0xE0020000"/>
            <parameters>
              <param name="INSTANCE_ID" value="9" caption="Chip Identifier"/>
            </parameters>
          </instance>
        </module>
        <module name="CSI" id="88004" version="1.20a">
          <instance name="CSI">
            <register-group name="CSI" name-in-module="CSI" address-space="base" offset="0xE1400000"/>
            <parameters>
              <param name="INSTANCE_ID" value="33" caption="Camera Serial Interface 2 between ISC and MIPI PHY"/>
              <param name="CLOCK_ID" value="33"/>
            </parameters>
          </instance>
        </module>
        <module name="CPKCC" id="44163" version="250">
          <instance name="CPKCC">
            <register-group name="CPKCC" name-in-module="CPKCC" address-space="base" offset="0xE000C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="32" caption="Classic Public Key Cryptography Controller"/>
              <param name="CLOCK_ID" value="32"/>
            </parameters>
          </instance>
        </module>
        <module name="CSI2DC" id="44111" version="145">
          <instance name="CSI2DC">
            <register-group name="CSI2DC" name-in-module="CSI2DC" address-space="base" offset="0xE1404000"/>
            <parameters>
              <param name="INSTANCE_ID" value="34" caption="CSI to Demultiplexer Controller"/>
              <param name="CLOCK_ID" value="34"/>
            </parameters>
          </instance>
        </module>
        <module name="DDR3PHY" id="44144" version="150">
          <instance name="DDRPUBL">
            <register-group name="DDRPUBL" name-in-module="DDR3PHY" address-space="base" offset="0xE3804000"/>
            <signals>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="35" caption="DDR SDRAM PHY Utility Block &quot;Lite&quot; aka PUBL"/>
            </parameters>
          </instance>
        </module>
        <module name="DWDT" id="44149" version="0">
          <instance name="DWDT">
            <register-group name="DWDT" name-in-module="DWDT" address-space="base" offset="0xE001C000"/>
            <parameters>
              <param name="INSTANCE_ID_SW" value="0" caption="Dual Watchdog Timer, Secure World"/>
              <param name="INSTANCE_ID_NSW" value="1" caption="Dual Watchdog Timer, Non Secure World, interrupt"/>
              <param name="INSTANCE_ID_NSW_ALARM" value="2" caption="Dual Watchdog Timer, Non Secure World Alarm, interrupt"/>
            </parameters>
          </instance>
        </module>
        <module name="EBI" id="0" version="0">
          <instance name="EBI">
            <signals>
              <signal group="D" index="14" function="D" pad="PA1" ioset="1 2"/>
              <signal group="D" index="15" function="D" pad="PA2" ioset="1 2"/>
              <signal group="NWR" index="1" function="D" pad="PA3" ioset="1 2"/>
              <signal group="NBS" index="1" function="D" pad="PA3" ioset="1 2"/>
              <signal group="NCS" index="2" function="D" pad="PA4" ioset="1 2"/>
              <signal group="A" index="23" function="D" pad="PA5" ioset="1 2"/>
              <signal group="A" index="24" function="D" pad="PA6" ioset="1 2"/>
              <signal group="NWAIT" function="D" pad="PA7" ioset="1 2"/>
              <signal group="NCS" index="0" function="D" pad="PA8" ioset="1 2"/>
              <signal group="SMCK" function="D" pad="PA9" ioset="1 2"/>
              <signal group="NCS" index="1" function="D" pad="PA10" ioset="1 2"/>
              <signal group="A" index="0" function="D" pad="PA11" ioset="1 2"/>
              <signal group="NBS" index="0" function="D" pad="PA11" ioset="1 2"/>
              <signal group="A" index="25" function="D" pad="PA14" ioset="1 2"/>
              <signal group="A" index="1" function="D" pad="PA15" ioset="1 2"/>
              <signal group="A" index="2" function="D" pad="PA16" ioset="1 2"/>
              <signal group="A" index="3" function="D" pad="PA17" ioset="1 2"/>
              <signal group="A" index="4" function="D" pad="PA18" ioset="1 2"/>
              <signal group="A" index="5" function="D" pad="PA19" ioset="1 2"/>
              <signal group="A" index="6" function="D" pad="PA20" ioset="1 2"/>
              <signal group="A" index="7" function="D" pad="PA21" ioset="1 2"/>
              <signal group="A" index="8" function="D" pad="PA22" ioset="1 2"/>
              <signal group="A" index="9" function="D" pad="PA23" ioset="1 2"/>
              <signal group="A" index="10" function="D" pad="PA24" ioset="1 2"/>
              <signal group="A" index="11" function="D" pad="PA25" ioset="1 2"/>
              <signal group="A" index="12" function="D" pad="PA26" ioset="1 2"/>
              <signal group="A" index="13" function="D" pad="PA27" ioset="1 2"/>
              <signal group="A" index="14" function="D" pad="PA28" ioset="1 2"/>
              <signal group="A" index="15" function="D" pad="PA29" ioset="1 2"/>
              <signal group="A" index="16" function="D" pad="PA30" ioset="1 2"/>
              <signal group="A" index="17" function="D" pad="PA31" ioset="1 2"/>
              <signal group="A" index="18" function="D" pad="PB0" ioset="1 2"/>
              <signal group="A" index="19" function="D" pad="PB1" ioset="1 2"/>
              <signal group="A" index="20" function="D" pad="PB2" ioset="1 2"/>
              <signal group="D" index="8" function="D" pad="PB3" ioset="1 2"/>
              <signal group="D" index="9" function="D" pad="PB4" ioset="1 2"/>
              <signal group="D" index="10" function="D" pad="PB5" ioset="1 2"/>
              <signal group="D" index="11" function="D" pad="PB6" ioset="1 2"/>
              <signal group="D" index="12" function="D" pad="PB7" ioset="1 2"/>
              <signal group="D" index="13" function="D" pad="PB8" ioset="1 2"/>
              <signal group="NCS" index="3" function="D" pad="PB9" ioset="1"/>
              <signal group="NANDCS" function="D" pad="PB9" ioset="1"/>
              <signal group="NWE" function="D" pad="PB10" ioset="1"/>
              <signal group="NWR" index="0" function="D" pad="PB10" ioset="1"/>
              <signal group="NANDWE" function="D" pad="PB10" ioset="1"/>
              <signal group="NRD" function="D" pad="PB11" ioset="1"/>
              <signal group="NANDOE" function="D" pad="PB11" ioset="1"/>
              <signal group="A" index="21" function="D" pad="PB12" ioset="1"/>
              <signal group="NANDALE" function="D" pad="PB12" ioset="1"/>
              <signal group="A" index="22" function="D" pad="PB13" ioset="1"/>
              <signal group="NANDCLE" function="D" pad="PB13" ioset="1"/>
              <signal group="D" index="0" function="D" pad="PB14" ioset="1"/>
              <signal group="D" index="1" function="D" pad="PB15" ioset="1"/>
              <signal group="D" index="2" function="D" pad="PB16" ioset="1"/>
              <signal group="D" index="3" function="D" pad="PB17" ioset="1"/>
              <signal group="D" index="4" function="D" pad="PB18" ioset="1"/>
              <signal group="D" index="5" function="D" pad="PB19" ioset="1"/>
              <signal group="D" index="6" function="D" pad="PB20" ioset="1"/>
              <signal group="D" index="7" function="D" pad="PB21" ioset="1"/>
              <signal group="NANDRDY" function="D" pad="PB22" ioset="1"/>
              <signal group="D" index="3" function="D" pad="PC21" ioset="2"/>
              <signal group="D" index="4" function="D" pad="PC22" ioset="2"/>
              <signal group="D" index="5" function="D" pad="PC23" ioset="2"/>
              <signal group="D" index="6" function="D" pad="PC24" ioset="2"/>
              <signal group="D" index="7" function="D" pad="PD2" ioset="2"/>
              <signal group="NANDRDY" function="D" pad="PD3" ioset="2"/>
              <signal group="NCS" index="3" function="D" pad="PD4" ioset="2"/>
              <signal group="NANDCS" function="D" pad="PD4" ioset="2"/>
              <signal group="NWE" function="D" pad="PD5" ioset="2"/>
              <signal group="NWR" index="0" function="D" pad="PD5" ioset="2"/>
              <signal group="NANDWE" function="D" pad="PD5" ioset="2"/>
              <signal group="NRD" function="D" pad="PD6" ioset="2"/>
              <signal group="NANDOE" function="D" pad="PD6" ioset="2"/>
              <signal group="A" index="21" function="D" pad="PD7" ioset="2"/>
              <signal group="NANDALE" function="D" pad="PD7" ioset="2"/>
              <signal group="A" index="22" function="D" pad="PD8" ioset="2"/>
              <signal group="NANDCLE" function="D" pad="PD8" ioset="2"/>
              <signal group="D" index="0" function="D" pad="PD9" ioset="2"/>
              <signal group="D" index="1" function="D" pad="PD10" ioset="2"/>
              <signal group="D" index="2" function="D" pad="PD11" ioset="2"/>
            </signals>
          </instance>
        </module>
        <module name="EIC" id="44139" version="101">
          <instance name="EIC">
            <register-group name="EIC" name-in-module="EIC" address-space="base" offset="0xE1628000"/>
            <signals>
              <signal group="EXT_IRQ0" function="C" pad="PB0" ioset="1"/>
              <signal group="EXT_IRQ1" function="C" pad="PB1" ioset="1"/>
              <signal group="EXT_IRQ0" function="F" pad="PB16" ioset="2"/>
              <signal group="EXT_IRQ1" function="F" pad="PB17" ioset="2"/>
              <signal group="EXT_IRQ0" function="B" pad="PC17" ioset="3"/>
              <signal group="EXT_IRQ1" function="C" pad="PC24" ioset="3"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="37" caption="External  Interrupt Controller"/>
              <param name="CLOCK_ID" value="37"/>
              <param name="INSTANCE_ID_EXT_IRQ0" value="153" caption="External  Interrupt ID0 (FIQ)"/>
              <param name="INSTANCE_ID_EXT_IRQ1" value="154" caption="External  Interrupt ID1 (IRQ)"/>
            </parameters>
          </instance>
        </module>
        <module name="FLEXCOM" id="11268" version="237">
          <instance name="FLEXCOM0">
            <register-group name="FLEXCOM0" name-in-module="FLEXCOM" address-space="base" offset="0xE1818000"/>
            <signals>
              <signal group="FLEXCOM0_IO0" function="B" pad="PA0" ioset="1"/>
              <signal group="FLEXCOM0_IO1" function="B" pad="PA1" ioset="1"/>
              <signal group="FLEXCOM0_IO2" function="B" pad="PA2" ioset="1"/>
              <signal group="FLEXCOM0_IO3" function="B" pad="PA3" ioset="1"/>
              <signal group="FLEXCOM0_IO4" function="B" pad="PA4" ioset="1"/>
              <signal group="FLEXCOM0_IO5" function="E" pad="PA24" ioset="1"/>
              <signal group="FLEXCOM0_IO6" function="E" pad="PA25" ioset="1"/>
              <signal group="FLEXCOM0_IO5" function="C" pad="PB29" ioset="2"/>
              <signal group="FLEXCOM0_IO6" function="C" pad="PB30" ioset="2"/>
              <signal group="FLEXCOM0_IO5" function="B" pad="PC23" ioset="3"/>
              <signal group="FLEXCOM0_IO6" function="B" pad="PC24" ioset="3"/>
              <signal group="FLEXCOM0_IO0" function="B" pad="PD3" ioset="2"/>
              <signal group="FLEXCOM0_IO1" function="B" pad="PD4" ioset="2"/>
              <signal group="FLEXCOM0_IO2" function="B" pad="PD5" ioset="2 3"/>
              <signal group="FLEXCOM0_IO3" function="B" pad="PD6" ioset="2 3"/>
              <signal group="FLEXCOM0_IO4" function="B" pad="PD7" ioset="2 3"/>
              <signal group="FLEXCOM0_IO0" function="F" pad="PD10" ioset="3"/>
              <signal group="FLEXCOM0_IO1" function="F" pad="PD11" ioset="3"/>
              <signal group="FLEXCOM0_IO0" function="B" pad="PE3" ioset="4"/>
              <signal group="FLEXCOM0_IO1" function="B" pad="PE4" ioset="4"/>
              <signal group="FLEXCOM0_IO2" function="B" pad="PE5" ioset="4"/>
              <signal group="FLEXCOM0_IO3" function="B" pad="PE6" ioset="4"/>
              <signal group="FLEXCOM0_IO4" function="B" pad="PE7" ioset="4"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="38" caption="Flexcom 0"/>
              <param name="CLOCK_ID" value="38"/>
              <param name="DMAC_ID_RX" value="5"/>
              <param name="DMAC_ID_TX" value="6"/>
              <param name="USART_FIFO_SIZE" value="32"/>
              <param name="SPI_FIFO_SIZE" value="32"/>
              <param name="TWI_FIFO_SIZE" value="32"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM1">
            <register-group name="FLEXCOM1" name-in-module="FLEXCOM" address-space="base" offset="0xE181C000"/>
            <signals>
              <signal group="FLEXCOM1_IO0" function="F" pad="PA2" ioset="3"/>
              <signal group="FLEXCOM1_IO1" function="F" pad="PA3" ioset="3"/>
              <signal group="FLEXCOM1_IO0" function="B" pad="PA5" ioset="1"/>
              <signal group="FLEXCOM1_IO1" function="B" pad="PA6" ioset="1"/>
              <signal group="FLEXCOM1_IO3" function="B" pad="PA12" ioset="1"/>
              <signal group="FLEXCOM1_IO2" function="B" pad="PA13" ioset="1"/>
              <signal group="FLEXCOM1_IO4" function="B" pad="PA14" ioset="1"/>
              <signal group="FLEXCOM1_IO0" function="F" pad="PC9" ioset="4"/>
              <signal group="FLEXCOM1_IO1" function="F" pad="PC10" ioset="4"/>
              <signal group="FLEXCOM1_IO0" function="B" pad="PD12" ioset="2"/>
              <signal group="FLEXCOM1_IO1" function="B" pad="PD13" ioset="2"/>
              <signal group="FLEXCOM1_IO2" function="B" pad="PD14" ioset="2 3 4"/>
              <signal group="FLEXCOM1_IO3" function="B" pad="PD15" ioset="2 3 4"/>
              <signal group="FLEXCOM1_IO4" function="B" pad="PD16" ioset="2 3 4"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="39" caption="Flexcom 1"/>
              <param name="CLOCK_ID" value="39"/>
              <param name="DMAC_ID_RX" value="7"/>
              <param name="DMAC_ID_TX" value="8"/>
              <param name="USART_FIFO_SIZE" value="32"/>
              <param name="SPI_FIFO_SIZE" value="32"/>
              <param name="TWI_FIFO_SIZE" value="32"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM2">
            <register-group name="FLEXCOM2" name-in-module="FLEXCOM" address-space="base" offset="0xE1820000"/>
            <signals>
              <signal group="FLEXCOM2_IO0" function="F" pad="PA4" ioset="3"/>
              <signal group="FLEXCOM2_IO1" function="F" pad="PA5" ioset="3"/>
              <signal group="FLEXCOM2_IO0" function="B" pad="PA7" ioset="1"/>
              <signal group="FLEXCOM2_IO1" function="B" pad="PA8" ioset="1"/>
              <signal group="FLEXCOM2_IO2" function="B" pad="PA9" ioset="1"/>
              <signal group="FLEXCOM2_IO3" function="B" pad="PA10" ioset="1"/>
              <signal group="FLEXCOM2_IO4" function="B" pad="PA11" ioset="1"/>
              <signal group="FLEXCOM2_IO0" function="F" pad="PC11" ioset="4"/>
              <signal group="FLEXCOM2_IO1" function="F" pad="PC12" ioset="4"/>
              <signal group="FLEXCOM2_IO0" function="F" pad="PD14" ioset="5"/>
              <signal group="FLEXCOM2_IO1" function="F" pad="PD15" ioset="5"/>
              <signal group="FLEXCOM2_IO0" function="B" pad="PD17" ioset="2"/>
              <signal group="FLEXCOM2_IO1" function="B" pad="PD18" ioset="2"/>
              <signal group="FLEXCOM2_IO2" function="B" pad="PD19" ioset="2 3 4 5"/>
              <signal group="FLEXCOM2_IO3" function="B" pad="PD20" ioset="2 3 4 5"/>
              <signal group="FLEXCOM2_IO4" function="B" pad="PD21" ioset="2 3 4 5"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="40" caption="Flexcom 2"/>
              <param name="CLOCK_ID" value="40"/>
              <param name="DMAC_ID_RX" value="9"/>
              <param name="DMAC_ID_TX" value="10"/>
              <param name="USART_FIFO_SIZE" value="32"/>
              <param name="SPI_FIFO_SIZE" value="32"/>
              <param name="TWI_FIFO_SIZE" value="32"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM3">
            <register-group name="FLEXCOM3" name-in-module="FLEXCOM" address-space="base" offset="0xE1824000"/>
            <signals>
              <signal group="FLEXCOM3_IO0" function="F" pad="PA6" ioset="3"/>
              <signal group="FLEXCOM3_IO1" function="F" pad="PA7" ioset="3"/>
              <signal group="FLEXCOM3_IO5" function="D" pad="PA12" ioset="1"/>
              <signal group="FLEXCOM3_IO6" function="D" pad="PA13" ioset="1"/>
              <signal group="FLEXCOM3_IO0" function="B" pad="PA15" ioset="1"/>
              <signal group="FLEXCOM3_IO1" function="B" pad="PA16" ioset="1"/>
              <signal group="FLEXCOM3_IO2" function="B" pad="PA17" ioset="1"/>
              <signal group="FLEXCOM3_IO3" function="B" pad="PA18" ioset="1"/>
              <signal group="FLEXCOM3_IO4" function="B" pad="PA19" ioset="1"/>
              <signal group="FLEXCOM3_IO5" function="C" pad="PB7" ioset="2 3 4 5"/>
              <signal group="FLEXCOM3_IO6" function="C" pad="PB8" ioset="2 3 4 5"/>
              <signal group="FLEXCOM3_IO2" function="B" pad="PB29" ioset="2 3 4 5"/>
              <signal group="FLEXCOM3_IO3" function="B" pad="PB30" ioset="2 3 4 5"/>
              <signal group="FLEXCOM3_IO4" function="B" pad="PB31" ioset="2 3 4 5"/>
              <signal group="FLEXCOM3_IO0" function="B" pad="PC0" ioset="2"/>
              <signal group="FLEXCOM3_IO1" function="B" pad="PC1" ioset="2"/>
              <signal group="FLEXCOM3_IO0" function="F" pad="PC13" ioset="4"/>
              <signal group="FLEXCOM3_IO1" function="F" pad="PC14" ioset="4"/>
              <signal group="FLEXCOM3_IO0" function="F" pad="PD16" ioset="5"/>
              <signal group="FLEXCOM3_IO1" function="F" pad="PD17" ioset="5"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="41" caption="Flexcom 3"/>
              <param name="CLOCK_ID" value="41"/>
              <param name="DMAC_ID_RX" value="11"/>
              <param name="DMAC_ID_TX" value="12"/>
              <param name="USART_FIFO_SIZE" value="32"/>
              <param name="SPI_FIFO_SIZE" value="32"/>
              <param name="TWI_FIFO_SIZE" value="32"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM4">
            <register-group name="FLEXCOM4" name-in-module="FLEXCOM" address-space="base" offset="0xE2018000"/>
            <signals>
              <signal group="FLEXCOM4_IO0" function="F" pad="PA8" ioset="3"/>
              <signal group="FLEXCOM4_IO1" function="F" pad="PA9" ioset="3"/>
              <signal group="FLEXCOM4_IO0" function="B" pad="PA20" ioset="1"/>
              <signal group="FLEXCOM4_IO1" function="B" pad="PA21" ioset="1"/>
              <signal group="FLEXCOM4_IO2" function="B" pad="PA22" ioset="1"/>
              <signal group="FLEXCOM4_IO3" function="B" pad="PA23" ioset="1"/>
              <signal group="FLEXCOM4_IO4" function="B" pad="PA24" ioset="1"/>
              <signal group="FLEXCOM4_IO0" function="B" pad="PC2" ioset="2"/>
              <signal group="FLEXCOM4_IO1" function="B" pad="PC3" ioset="2"/>
              <signal group="FLEXCOM4_IO2" function="B" pad="PC4" ioset="2 3 4 5"/>
              <signal group="FLEXCOM4_IO3" function="B" pad="PC5" ioset="2 3 4 5"/>
              <signal group="FLEXCOM4_IO4" function="B" pad="PC6" ioset="2 3 4 5"/>
              <signal group="FLEXCOM4_IO0" function="F" pad="PC15" ioset="4"/>
              <signal group="FLEXCOM4_IO1" function="F" pad="PC16" ioset="4"/>
              <signal group="FLEXCOM4_IO0" function="F" pad="PD18" ioset="5"/>
              <signal group="FLEXCOM4_IO1" function="F" pad="PD19" ioset="5"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="42" caption="Flexcom 4"/>
              <param name="CLOCK_ID" value="42"/>
              <param name="DMAC_ID_RX" value="13"/>
              <param name="DMAC_ID_TX" value="14"/>
              <param name="USART_FIFO_SIZE" value="32"/>
              <param name="SPI_FIFO_SIZE" value="32"/>
              <param name="TWI_FIFO_SIZE" value="32"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM5">
            <register-group name="FLEXCOM5" name-in-module="FLEXCOM" address-space="base" offset="0xE201C000"/>
            <signals>
              <signal group="FLEXCOM5_IO0" function="F" pad="PA10" ioset="3"/>
              <signal group="FLEXCOM5_IO1" function="F" pad="PA11" ioset="3"/>
              <signal group="FLEXCOM5_IO4" function="B" pad="PA25" ioset="1"/>
              <signal group="FLEXCOM5_IO2" function="B" pad="PA26" ioset="1"/>
              <signal group="FLEXCOM5_IO3" function="B" pad="PA27" ioset="1"/>
              <signal group="FLEXCOM5_IO0" function="B" pad="PA28" ioset="1"/>
              <signal group="FLEXCOM5_IO1" function="B" pad="PA29" ioset="1"/>
              <signal group="FLEXCOM5_IO0" function="F" pad="PC17" ioset="4"/>
              <signal group="FLEXCOM5_IO1" function="F" pad="PC18" ioset="4"/>
              <signal group="FLEXCOM5_IO0" function="F" pad="PD20" ioset="5"/>
              <signal group="FLEXCOM5_IO1" function="F" pad="PD21" ioset="5"/>
              <signal group="FLEXCOM5_IO0" function="B" pad="PD25" ioset="2"/>
              <signal group="FLEXCOM5_IO1" function="B" pad="PD26" ioset="2"/>
              <signal group="FLEXCOM5_IO2" function="B" pad="PD27" ioset="2 3 4 5"/>
              <signal group="FLEXCOM5_IO3" function="B" pad="PD28" ioset="2 3 4 5"/>
              <signal group="FLEXCOM5_IO4" function="B" pad="PD29" ioset="2 3 4 5"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="43" caption="Flexcom 5"/>
              <param name="CLOCK_ID" value="43"/>
              <param name="DMAC_ID_RX" value="15"/>
              <param name="DMAC_ID_TX" value="16"/>
              <param name="USART_FIFO_SIZE" value="32"/>
              <param name="SPI_FIFO_SIZE" value="32"/>
              <param name="TWI_FIFO_SIZE" value="32"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM6">
            <register-group name="FLEXCOM6" name-in-module="FLEXCOM" address-space="base" offset="0xE2020000"/>
            <signals>
              <signal group="FLEXCOM6_IO0" function="F" pad="PA12" ioset="3"/>
              <signal group="FLEXCOM6_IO1" function="F" pad="PA13" ioset="3"/>
              <signal group="FLEXCOM6_IO4" function="B" pad="PA30" ioset="1"/>
              <signal group="FLEXCOM6_IO2" function="B" pad="PA31" ioset="1"/>
              <signal group="FLEXCOM6_IO3" function="B" pad="PB0" ioset="1"/>
              <signal group="FLEXCOM6_IO1" function="B" pad="PB1" ioset="1"/>
              <signal group="FLEXCOM6_IO0" function="B" pad="PB2" ioset="1"/>
              <signal group="FLEXCOM6_IO5" function="C" pad="PB12" ioset="1"/>
              <signal group="FLEXCOM6_IO6" function="C" pad="PB13" ioset="1"/>
              <signal group="FLEXCOM6_IO5" function="C" pad="PC5" ioset="2 3 4 5"/>
              <signal group="FLEXCOM6_IO6" function="C" pad="PC6" ioset="2 3 4 5"/>
              <signal group="FLEXCOM6_IO0" function="F" pad="PC19" ioset="4"/>
              <signal group="FLEXCOM6_IO1" function="F" pad="PC20" ioset="4"/>
              <signal group="FLEXCOM6_IO0" function="F" pad="PC21" ioset="5"/>
              <signal group="FLEXCOM6_IO1" function="F" pad="PC22" ioset="5"/>
              <signal group="FLEXCOM6_IO0" function="B" pad="PD30" ioset="2"/>
              <signal group="FLEXCOM6_IO1" function="B" pad="PD31" ioset="2"/>
              <signal group="FLEXCOM6_IO2" function="B" pad="PE0" ioset="2 3 4 5"/>
              <signal group="FLEXCOM6_IO3" function="B" pad="PE1" ioset="2 3 4 5"/>
              <signal group="FLEXCOM6_IO4" function="B" pad="PE2" ioset="2 3 4 5"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="44" caption="Flexcom 6"/>
              <param name="CLOCK_ID" value="44"/>
              <param name="DMAC_ID_RX" value="17"/>
              <param name="DMAC_ID_TX" value="18"/>
              <param name="USART_FIFO_SIZE" value="32"/>
              <param name="SPI_FIFO_SIZE" value="32"/>
              <param name="TWI_FIFO_SIZE" value="32"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM7">
            <register-group name="FLEXCOM7" name-in-module="FLEXCOM" address-space="base" offset="0xE2024000"/>
            <signals>
              <signal group="FLEXCOM7_IO0" function="F" pad="PA25" ioset="3"/>
              <signal group="FLEXCOM7_IO1" function="F" pad="PA26" ioset="3"/>
              <signal group="FLEXCOM7_IO0" function="B" pad="PB23" ioset="1"/>
              <signal group="FLEXCOM7_IO1" function="B" pad="PB24" ioset="1"/>
              <signal group="FLEXCOM7_IO2" function="B" pad="PB25" ioset="1"/>
              <signal group="FLEXCOM7_IO3" function="B" pad="PB26" ioset="1"/>
              <signal group="FLEXCOM7_IO4" function="B" pad="PB27" ioset="1"/>
              <signal group="FLEXCOM7_IO0" function="F" pad="PB28" ioset="4"/>
              <signal group="FLEXCOM7_IO1" function="F" pad="PB29" ioset="4"/>
              <signal group="FLEXCOM7_IO0" function="B" pad="PC7" ioset="2"/>
              <signal group="FLEXCOM7_IO1" function="B" pad="PC8" ioset="2"/>
              <signal group="FLEXCOM7_IO2" function="B" pad="PC9" ioset="2 3 4 5"/>
              <signal group="FLEXCOM7_IO3" function="B" pad="PC10" ioset="2 3 4 5"/>
              <signal group="FLEXCOM7_IO4" function="B" pad="PC11" ioset="2 3 4 5"/>
              <signal group="FLEXCOM7_IO0" function="F" pad="PC23" ioset="5"/>
              <signal group="FLEXCOM7_IO1" function="F" pad="PC24" ioset="5"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="45" caption="Flexcom 7"/>
              <param name="CLOCK_ID" value="45"/>
              <param name="DMAC_ID_RX" value="19"/>
              <param name="DMAC_ID_TX" value="20"/>
              <param name="USART_FIFO_SIZE" value="32"/>
              <param name="SPI_FIFO_SIZE" value="32"/>
              <param name="TWI_FIFO_SIZE" value="32"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM8">
            <register-group name="FLEXCOM8" name-in-module="FLEXCOM" address-space="base" offset="0xE2818000"/>
            <signals>
              <signal group="FLEXCOM8_IO0" function="F" pad="PA27" ioset="3"/>
              <signal group="FLEXCOM8_IO1" function="F" pad="PA28" ioset="3"/>
              <signal group="FLEXCOM8_IO0" function="B" pad="PB8" ioset="1"/>
              <signal group="FLEXCOM8_IO1" function="B" pad="PB9" ioset="1"/>
              <signal group="FLEXCOM8_IO2" function="B" pad="PB10" ioset="1"/>
              <signal group="FLEXCOM8_IO3" function="B" pad="PB11" ioset="1"/>
              <signal group="FLEXCOM8_IO4" function="B" pad="PB12" ioset="1"/>
              <signal group="FLEXCOM8_IO0" function="F" pad="PB30" ioset="4"/>
              <signal group="FLEXCOM8_IO1" function="F" pad="PB31" ioset="4"/>
              <signal group="FLEXCOM8_IO2" function="B" pad="PC12" ioset="2 3 4 5"/>
              <signal group="FLEXCOM8_IO1" function="B" pad="PC13" ioset="2"/>
              <signal group="FLEXCOM8_IO0" function="B" pad="PC14" ioset="2"/>
              <signal group="FLEXCOM8_IO3" function="B" pad="PC15" ioset="2 3 4 5"/>
              <signal group="FLEXCOM8_IO4" function="B" pad="PC16" ioset="2 3 4 5"/>
              <signal group="FLEXCOM8_IO0" function="F" pad="PD2" ioset="5"/>
              <signal group="FLEXCOM8_IO1" function="F" pad="PD3" ioset="5"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="46" caption="Flexcom 8"/>
              <param name="CLOCK_ID" value="46"/>
              <param name="DMAC_ID_RX" value="21"/>
              <param name="DMAC_ID_TX" value="22"/>
              <param name="USART_FIFO_SIZE" value="32"/>
              <param name="SPI_FIFO_SIZE" value="32"/>
              <param name="TWI_FIFO_SIZE" value="32"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM9">
            <register-group name="FLEXCOM9" name-in-module="FLEXCOM" address-space="base" offset="0xE281C000"/>
            <signals>
              <signal group="FLEXCOM9_IO0" function="F" pad="PA29" ioset="3"/>
              <signal group="FLEXCOM9_IO1" function="F" pad="PA30" ioset="3"/>
              <signal group="FLEXCOM9_IO0" function="B" pad="PB13" ioset="1"/>
              <signal group="FLEXCOM9_IO1" function="B" pad="PB14" ioset="1"/>
              <signal group="FLEXCOM9_IO2" function="B" pad="PB15" ioset="1"/>
              <signal group="FLEXCOM9_IO3" function="B" pad="PB16" ioset="1"/>
              <signal group="FLEXCOM9_IO4" function="B" pad="PB17" ioset="1"/>
              <signal group="FLEXCOM9_IO5" function="C" pad="PB21" ioset="1"/>
              <signal group="FLEXCOM9_IO6" function="C" pad="PB22" ioset="1"/>
              <signal group="FLEXCOM9_IO5" function="C" pad="PB31" ioset="2 3 4 5"/>
              <signal group="FLEXCOM9_IO0" function="F" pad="PC0" ioset="4"/>
              <signal group="FLEXCOM9_IO1" function="F" pad="PC1" ioset="4"/>
              <signal group="FLEXCOM9_IO6" function="C" pad="PC4" ioset="2 3 4 5"/>
              <signal group="FLEXCOM9_IO0" function="B" pad="PC18" ioset="2"/>
              <signal group="FLEXCOM9_IO1" function="B" pad="PC19" ioset="2"/>
              <signal group="FLEXCOM9_IO4" function="B" pad="PC20" ioset="2 3 4 5"/>
              <signal group="FLEXCOM9_IO2" function="B" pad="PC21" ioset="2 3 4 5"/>
              <signal group="FLEXCOM9_IO3" function="B" pad="PC22" ioset="2 3 4 5"/>
              <signal group="FLEXCOM9_IO0" function="F" pad="PD4" ioset="5"/>
              <signal group="FLEXCOM9_IO1" function="F" pad="PD5" ioset="5"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="47" caption="Flexcom 9"/>
              <param name="CLOCK_ID" value="47"/>
              <param name="DMAC_ID_RX" value="23"/>
              <param name="DMAC_ID_TX" value="24"/>
              <param name="USART_FIFO_SIZE" value="32"/>
              <param name="SPI_FIFO_SIZE" value="32"/>
              <param name="TWI_FIFO_SIZE" value="32"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM10">
            <register-group name="FLEXCOM10" name-in-module="FLEXCOM" address-space="base" offset="0xE2820000"/>
            <signals>
              <signal group="FLEXCOM10_IO0" function="F" pad="PA31" ioset="3"/>
              <signal group="FLEXCOM10_IO1" function="F" pad="PB0" ioset="3"/>
              <signal group="FLEXCOM10_IO0" function="B" pad="PB18" ioset="1"/>
              <signal group="FLEXCOM10_IO1" function="B" pad="PB19" ioset="1"/>
              <signal group="FLEXCOM10_IO2" function="B" pad="PB20" ioset="1 2 3 4 5"/>
              <signal group="FLEXCOM10_IO3" function="B" pad="PB21" ioset="1 2 3 4 5"/>
              <signal group="FLEXCOM10_IO4" function="B" pad="PB22" ioset="1 2 3 4 5"/>
              <signal group="FLEXCOM10_IO0" function="F" pad="PC2" ioset="4"/>
              <signal group="FLEXCOM10_IO1" function="F" pad="PC3" ioset="4"/>
              <signal group="FLEXCOM10_IO0" function="B" pad="PC30" ioset="2"/>
              <signal group="FLEXCOM10_IO1" function="B" pad="PC31" ioset="2"/>
              <signal group="FLEXCOM10_IO0" function="F" pad="PD6" ioset="5"/>
              <signal group="FLEXCOM10_IO1" function="F" pad="PD7" ioset="5"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="48" caption="Flexcom 10"/>
              <param name="CLOCK_ID" value="48"/>
              <param name="DMAC_ID_RX" value="25"/>
              <param name="DMAC_ID_TX" value="26"/>
              <param name="USART_FIFO_SIZE" value="32"/>
              <param name="SPI_FIFO_SIZE" value="32"/>
              <param name="TWI_FIFO_SIZE" value="32"/>
            </parameters>
          </instance>
          <instance name="FLEXCOM11">
            <register-group name="FLEXCOM11" name-in-module="FLEXCOM" address-space="base" offset="0xE2824000"/>
            <signals>
              <signal group="FLEXCOM11_IO0" function="F" pad="PB1" ioset="3"/>
              <signal group="FLEXCOM11_IO1" function="F" pad="PB2" ioset="3"/>
              <signal group="FLEXCOM11_IO0" function="B" pad="PB3" ioset="1"/>
              <signal group="FLEXCOM11_IO1" function="B" pad="PB4" ioset="1"/>
              <signal group="FLEXCOM11_IO2" function="B" pad="PB5" ioset="1 2 3 4 5"/>
              <signal group="FLEXCOM11_IO3" function="B" pad="PB6" ioset="1 2 3 4 5"/>
              <signal group="FLEXCOM11_IO4" function="B" pad="PB7" ioset="1 2 3 4 5"/>
              <signal group="FLEXCOM11_IO0" function="F" pad="PC4" ioset="4"/>
              <signal group="FLEXCOM11_IO1" function="F" pad="PC5" ioset="4"/>
              <signal group="FLEXCOM11_IO0" function="B" pad="PD0" ioset="2"/>
              <signal group="FLEXCOM11_IO1" function="B" pad="PD1" ioset="2"/>
              <signal group="FLEXCOM11_IO0" function="F" pad="PD8" ioset="5"/>
              <signal group="FLEXCOM11_IO1" function="F" pad="PD9" ioset="5"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="49" caption="Flexcom 11"/>
              <param name="CLOCK_ID" value="49"/>
              <param name="DMAC_ID_RX" value="27"/>
              <param name="DMAC_ID_TX" value="28"/>
              <param name="USART_FIFO_SIZE" value="32"/>
              <param name="SPI_FIFO_SIZE" value="32"/>
              <param name="TWI_FIFO_SIZE" value="32"/>
            </parameters>
          </instance>
        </module>
        <module name="GMAC" id="44114" version="r1p09">
          <instance name="GMAC0">
            <register-group name="GMAC0" name-in-module="GMAC" address-space="base" offset="0xE2800000"/>
            <signals>
              <signal group="G0_TXEN" function="A" pad="PA15" ioset="1"/>
              <signal group="G0_TX" index="0" function="A" pad="PA16" ioset="1"/>
              <signal group="G0_TX" index="1" function="A" pad="PA17" ioset="1"/>
              <signal group="G0_RXDV" function="A" pad="PA18" ioset="1"/>
              <signal group="G0_RX" index="0" function="A" pad="PA19" ioset="1"/>
              <signal group="G0_RX" index="1" function="A" pad="PA20" ioset="1"/>
              <signal group="G0_RXER" function="A" pad="PA21" ioset="1"/>
              <signal group="G0_MDC" function="A" pad="PA22" ioset="1"/>
              <signal group="G0_MDIO" function="A" pad="PA23" ioset="1"/>
              <signal group="G0_TXCK" function="A" pad="PA24" ioset="1"/>
              <signal group="G0_125CK" function="A" pad="PA25" ioset="1"/>
              <signal group="G0_TX" index="2" function="A" pad="PA26" ioset="1"/>
              <signal group="G0_TX" index="3" function="A" pad="PA27" ioset="1"/>
              <signal group="G0_RX" index="2" function="A" pad="PA28" ioset="1"/>
              <signal group="G0_RX" index="3" function="A" pad="PA29" ioset="1"/>
              <signal group="G0_RXCK" function="A" pad="PA30" ioset="1"/>
              <signal group="G0_TXER" function="A" pad="PA31" ioset="1"/>
              <signal group="G0_COL" function="A" pad="PB0" ioset="1"/>
              <signal group="G0_CRS" function="A" pad="PB1" ioset="1"/>
              <signal group="G0_TSUCOMP" function="A" pad="PB2" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="51" caption="Gigabit Ethernet MAC"/>
              <param name="CLOCK_ID" value="51"/>
              <param name="INSTANCE_ID_TSU" value="53" caption="Gigabit Ethernet MAC - Time Stamp Unit Generic Clock - No Interrupt"/>
              <param name="INSTANCE_ID_Q1" value="116" caption="GMAC0 Queue 1 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 1"/>
              <param name="INSTANCE_ID_Q2" value="117" caption="GMAC0 Queue 2 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 2"/>
              <param name="INSTANCE_ID_Q3" value="118" caption="GMAC0 Queue 3 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 3"/>
              <param name="INSTANCE_ID_Q4" value="119" caption="GMAC0 Queue 4 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 4"/>
              <param name="INSTANCE_ID_Q5" value="120" caption="GMAC0 Queue 5 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 5"/>
            </parameters>
          </instance>
          <instance name="GMAC1">
            <register-group name="GMAC1" name-in-module="GMAC" address-space="base" offset="0xE2804000"/>
            <signals>
              <signal group="G1_TXEN" function="G" pad="PD21" ioset="1"/>
              <signal group="G1_TX" index="0" function="G" pad="PD22" ioset="1"/>
              <signal group="G1_TX" index="1" function="G" pad="PD23" ioset="1"/>
              <signal group="G1_RXDV" function="G" pad="PD24" ioset="1"/>
              <signal group="G1_RX" index="0" function="G" pad="PD25" ioset="1"/>
              <signal group="G1_RX" index="1" function="G" pad="PD26" ioset="1"/>
              <signal group="G1_RXER" function="G" pad="PD27" ioset="1"/>
              <signal group="G1_MDC" function="G" pad="PD28" ioset="1"/>
              <signal group="G1_MDIO" function="G" pad="PD29" ioset="1"/>
              <signal group="G1_TXCK" function="G" pad="PD30" ioset="1"/>
              <signal group="G1_TX" index="2" function="G" pad="PD31" ioset="1"/>
              <signal group="G1_TX" index="3" function="G" pad="PE0" ioset="1"/>
              <signal group="G1_RX" index="2" function="G" pad="PE1" ioset="1"/>
              <signal group="G1_RX" index="3" function="G" pad="PE2" ioset="1"/>
              <signal group="G1_RXCK" function="G" pad="PE3" ioset="1"/>
              <signal group="G1_TXER" function="G" pad="PE4" ioset="1"/>
              <signal group="G1_COL" function="G" pad="PE5" ioset="1"/>
              <signal group="G1_CRS" function="G" pad="PE6" ioset="1"/>
              <signal group="G1_TSUCOMP" function="G" pad="PE7" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="52" caption="Ethernet MAC"/>
              <param name="CLOCK_ID" value="52"/>
              <param name="INSTANCE_ID_TSU" value="54" caption="Ethernet MAC - Time Stamp Unit Generic Clock - No Interrupt"/>
              <param name="INSTANCE_ID_Q1" value="121" caption="GMAC1 Queue 1 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 1"/>
            </parameters>
          </instance>
        </module>
        <module name="GPBR" id="6378" version="0">
          <instance name="GPBR">
            <register-group name="GPBR" name-in-module="GPBR" address-space="base" offset="0xE001D060"/>
            <parameters>
              <param name="GPBR_NUMBER_DIV2" value="2" caption="GPBR_NUMBER divided by 2 -1 Gallardo=1 SAM9X60=3 Mistral=11"/>
            </parameters>
          </instance>
        </module>
        <module name="I2SMCC" id="44157" version="202">
          <instance name="I2SMCC0">
            <register-group name="I2SMCC0" name-in-module="I2SMCC" address-space="base" offset="0xE161C000"/>
            <signals>
              <signal group="I2SMCC0_CK" function="C" pad="PB23" ioset="1"/>
              <signal group="I2SMCC0_WS" function="C" pad="PB24" ioset="1"/>
              <signal group="I2SMCC0_DOUT" index="1" function="C" pad="PB25" ioset="1"/>
              <signal group="I2SMCC0_DOUT" index="0" function="C" pad="PB26" ioset="1"/>
              <signal group="I2SMCC0_MCK" function="C" pad="PB27" ioset="1"/>
              <signal group="I2SMCC0_DIN" index="0" function="A" pad="PC7" ioset="1"/>
              <signal group="I2SMCC0_DIN" index="1" function="A" pad="PC8" ioset="1"/>
              <signal group="I2SMCC0_DOUT" index="3" function="A" pad="PC9" ioset="1"/>
              <signal group="I2SMCC0_DOUT" index="2" function="A" pad="PC10" ioset="1"/>
              <signal group="I2SMCC0_DIN" index="2" function="A" pad="PC22" ioset="1"/>
              <signal group="I2SMCC0_DIN" index="3" function="A" pad="PC23" ioset="1"/>
              <signal group="I2SMCC0_DIN" index="0" function="C" pad="PD8" ioset="2"/>
              <signal group="I2SMCC0_DIN" index="1" function="C" pad="PD9" ioset="2"/>
              <signal group="I2SMCC0_DIN" index="2" function="C" pad="PD10" ioset="2"/>
              <signal group="I2SMCC0_DIN" index="3" function="C" pad="PD11" ioset="2"/>
              <signal group="I2SMCC0_CK" function="A" pad="PD13" ioset="2"/>
              <signal group="I2SMCC0_MCK" function="A" pad="PD14" ioset="2"/>
              <signal group="I2SMCC0_WS" function="A" pad="PD15" ioset="2"/>
              <signal group="I2SMCC0_DOUT" index="0" function="A" pad="PD16" ioset="2"/>
              <signal group="I2SMCC0_DOUT" index="1" function="A" pad="PD17" ioset="2"/>
              <signal group="I2SMCC0_DOUT" index="2" function="A" pad="PD18" ioset="2"/>
              <signal group="I2SMCC0_DOUT" index="3" function="A" pad="PD19" ioset="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="57" caption="Inter-IC Sound Controller 0"/>
              <param name="CLOCK_ID" value="57"/>
              <param name="DMAC_ID_RX" value="33"/>
              <param name="DMAC_ID_TX" value="34"/>
            </parameters>
          </instance>
          <instance name="I2SMCC1">
            <register-group name="I2SMCC1" name-in-module="I2SMCC" address-space="base" offset="0xE1620000"/>
            <signals>
              <signal group="I2SMCC1_CK" function="A" pad="PC11" ioset="1"/>
              <signal group="I2SMCC1_WS" function="A" pad="PC12" ioset="1"/>
              <signal group="I2SMCC1_MCK" function="A" pad="PC13" ioset="1"/>
              <signal group="I2SMCC1_DOUT" index="0" function="A" pad="PC14" ioset="1"/>
              <signal group="I2SMCC1_DOUT" index="1" function="A" pad="PC15" ioset="1"/>
              <signal group="I2SMCC1_DOUT" index="2" function="A" pad="PC16" ioset="1"/>
              <signal group="I2SMCC1_DOUT" index="3" function="A" pad="PC17" ioset="1"/>
              <signal group="I2SMCC1_DIN" index="0" function="A" pad="PC18" ioset="1"/>
              <signal group="I2SMCC1_DIN" index="1" function="A" pad="PC19" ioset="1"/>
              <signal group="I2SMCC1_DIN" index="2" function="A" pad="PC20" ioset="1"/>
              <signal group="I2SMCC1_DIN" index="3" function="A" pad="PC21" ioset="1"/>
              <signal group="I2SMCC1_CK" function="D" pad="PD28" ioset="2"/>
              <signal group="I2SMCC1_WS" function="D" pad="PD29" ioset="2"/>
              <signal group="I2SMCC1_MCK" function="D" pad="PD30" ioset="2"/>
              <signal group="I2SMCC1_DOUT" index="0" function="D" pad="PD31" ioset="2"/>
              <signal group="I2SMCC1_DOUT" index="1" function="D" pad="PE0" ioset="2"/>
              <signal group="I2SMCC1_DOUT" index="2" function="D" pad="PE1" ioset="2"/>
              <signal group="I2SMCC1_DOUT" index="3" function="D" pad="PE2" ioset="2"/>
              <signal group="I2SMCC1_DIN" index="0" function="D" pad="PE3" ioset="2"/>
              <signal group="I2SMCC1_DIN" index="1" function="D" pad="PE4" ioset="2"/>
              <signal group="I2SMCC1_DIN" index="2" function="D" pad="PE5" ioset="2"/>
              <signal group="I2SMCC1_DIN" index="3" function="D" pad="PE6" ioset="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="58" caption="Inter-IC Sound Controller 1"/>
              <param name="CLOCK_ID" value="58"/>
              <param name="DMAC_ID_RX" value="35"/>
              <param name="DMAC_ID_TX" value="36"/>
            </parameters>
          </instance>
        </module>
        <module name="ICE">
          <instance name="ICE">
            <signals>
              <signal group="NTRST" function="A" pad="PC25" ioset="1"/>
              <signal group="TCK_SWCLK" function="A" pad="PC26" ioset="1"/>
              <signal group="TMS_SWDIO" function="A" pad="PC27" ioset="1"/>
              <signal group="TDI" function="A" pad="PC28" ioset="1"/>
              <signal group="TDO" function="A" pad="PC29" ioset="1"/>
            </signals>
          </instance>
        </module>
        <module name="ICM" id="11105" version="301">
          <instance name="ICM">
            <register-group name="ICM" name-in-module="ICM" address-space="base" offset="0xE081C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="55" caption="Integrity Check Monitor"/>
              <param name="CLOCK_ID" value="55"/>
              <param name="INSTANCE_ID_SINT" value="122" caption="Integrity Check Monitor, Secure INTerrupt"/>
            </parameters>
          </instance>
        </module>
        <module name="ISC" id="11290" version="220">
          <instance name="ISC">
            <register-group name="ISC" name-in-module="ISC" address-space="base" offset="0xE1408000"/>
            <signals>
              <signal group="ISC_MCK" function="C" pad="PA15" ioset="1"/>
              <signal group="ISC_D" index="0" function="C" pad="PA16" ioset="1"/>
              <signal group="ISC_D" index="1" function="C" pad="PA17" ioset="1"/>
              <signal group="ISC_D" index="2" function="C" pad="PA18" ioset="1"/>
              <signal group="ISC_D" index="3" function="C" pad="PA19" ioset="1"/>
              <signal group="ISC_D" index="4" function="C" pad="PA20" ioset="1"/>
              <signal group="ISC_D" index="5" function="C" pad="PA21" ioset="1"/>
              <signal group="ISC_D" index="6" function="C" pad="PA22" ioset="1"/>
              <signal group="ISC_D" index="7" function="C" pad="PA23" ioset="1"/>
              <signal group="ISC_HSYNC" function="C" pad="PA24" ioset="1"/>
              <signal group="ISC_VSYNC" function="C" pad="PA25" ioset="1"/>
              <signal group="ISC_FIELD" function="C" pad="PA26" ioset="1"/>
              <signal group="ISC_PCK" function="C" pad="PA27" ioset="1"/>
              <signal group="ISC_D" index="8" function="C" pad="PA28" ioset="1"/>
              <signal group="ISC_D" index="9" function="C" pad="PA29" ioset="1"/>
              <signal group="ISC_D" index="10" function="C" pad="PA30" ioset="1"/>
              <signal group="ISC_D" index="11" function="C" pad="PA31" ioset="1"/>
              <signal group="ISC_MCK" function="E" pad="PD23" ioset="2"/>
              <signal group="ISC_D" index="0" function="E" pad="PD24" ioset="2"/>
              <signal group="ISC_D" index="1" function="E" pad="PD25" ioset="2"/>
              <signal group="ISC_D" index="2" function="E" pad="PD26" ioset="2"/>
              <signal group="ISC_D" index="3" function="E" pad="PD27" ioset="2"/>
              <signal group="ISC_D" index="4" function="E" pad="PD28" ioset="2"/>
              <signal group="ISC_D" index="5" function="E" pad="PD29" ioset="2"/>
              <signal group="ISC_D" index="6" function="E" pad="PD30" ioset="2"/>
              <signal group="ISC_D" index="7" function="E" pad="PD31" ioset="2"/>
              <signal group="ISC_HSYNC" function="E" pad="PE0" ioset="2"/>
              <signal group="ISC_VSYNC" function="E" pad="PE1" ioset="2"/>
              <signal group="ISC_FIELD" function="E" pad="PE2" ioset="2"/>
              <signal group="ISC_PCK" function="E" pad="PE3" ioset="2"/>
              <signal group="ISC_D" index="8" function="E" pad="PE4" ioset="2"/>
              <signal group="ISC_D" index="9" function="E" pad="PE5" ioset="2"/>
              <signal group="ISC_D" index="10" function="E" pad="PE6" ioset="2"/>
              <signal group="ISC_D" index="11" function="E" pad="PE7" ioset="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="56" caption="Camera Interface"/>
              <param name="CLOCK_ID" value="56"/>
            </parameters>
          </instance>
        </module>
        <module name="MATRIX" id="6342" version="530">
          <instance name="MATRIX">
            <register-group name="MATRIX" name-in-module="MATRIX" address-space="base" offset="0xE0804000"/>
            <parameters>
              <param name="INSTANCE_ID" value="60" caption="HSS AHB Matrix"/>
              <param name="CLOCK_ID" value="60"/>
            </parameters>
          </instance>
        </module>
        <module name="MCAN" id="11273" version="323">
          <instance name="MCAN0">
            <register-group name="MCAN0" name-in-module="MCAN" address-space="base" offset="0xE0828000"/>
            <signals>
              <signal group="CANTX0" function="C" pad="PA9" ioset="1"/>
              <signal group="CANRX0" function="C" pad="PA10" ioset="1"/>
              <signal group="CANTX0" function="D" pad="PD12" ioset="2"/>
              <signal group="CANRX0" function="D" pad="PD13" ioset="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="61" caption="Master CAN 0"/>
              <param name="CLOCK_ID" value="61"/>
              <param name="INSTANCE_ID_INT1" value="123" caption="MCAN0 interrupt1"/>
            </parameters>
          </instance>
          <instance name="MCAN1">
            <register-group name="MCAN1" name-in-module="MCAN" address-space="base" offset="0xE082C000"/>
            <signals>
              <signal group="CANTX1" function="C" pad="PA7" ioset="1"/>
              <signal group="CANRX1" function="C" pad="PA8" ioset="1"/>
              <signal group="CANTX1" function="D" pad="PD14" ioset="2"/>
              <signal group="CANRX1" function="D" pad="PD15" ioset="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="62" caption="Master CAN 1"/>
              <param name="CLOCK_ID" value="62"/>
              <param name="INSTANCE_ID_INT1" value="124" caption="MCAN1 interrupt1"/>
            </parameters>
          </instance>
          <instance name="MCAN2">
            <register-group name="MCAN2" name-in-module="MCAN" address-space="base" offset="0xE0830000"/>
            <signals>
              <signal group="CANTX2" function="C" pad="PA5" ioset="1"/>
              <signal group="CANRX2" function="C" pad="PA6" ioset="1"/>
              <signal group="CANTX2" function="D" pad="PD16" ioset="2"/>
              <signal group="CANRX2" function="D" pad="PD17" ioset="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="63" caption="Master CAN 2"/>
              <param name="CLOCK_ID" value="63"/>
              <param name="INSTANCE_ID_INT1" value="125" caption="MCAN2 interrupt1"/>
            </parameters>
          </instance>
          <instance name="MCAN3">
            <register-group name="MCAN3" name-in-module="MCAN" address-space="base" offset="0xE0834000"/>
            <signals>
              <signal group="CANTX3" function="C" pad="PA0" ioset="1"/>
              <signal group="CANRX3" function="C" pad="PA1" ioset="1"/>
              <signal group="CANTX3" function="D" pad="PD18" ioset="2"/>
              <signal group="CANRX3" function="D" pad="PD19" ioset="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="64" caption="Master CAN 3"/>
              <param name="CLOCK_ID" value="64"/>
              <param name="INSTANCE_ID_INT1" value="126" caption="MCAN3 interrupt1"/>
            </parameters>
          </instance>
          <instance name="MCAN4">
            <register-group name="MCAN4" name-in-module="MCAN" address-space="base" offset="0xE0838000"/>
            <signals>
              <signal group="CANTX4" function="C" pad="PD2" ioset="1"/>
              <signal group="CANRX4" function="C" pad="PD3" ioset="1"/>
              <signal group="CANTX4" function="D" pad="PD20" ioset="2"/>
              <signal group="CANRX4" function="D" pad="PD21" ioset="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="65" caption="Master CAN 4"/>
              <param name="CLOCK_ID" value="65"/>
              <param name="INSTANCE_ID_INT1" value="127" caption="MCAN4 interrupt1"/>
            </parameters>
          </instance>
          <instance name="MCAN5">
            <register-group name="MCAN5" name-in-module="MCAN" address-space="base" offset="0xE083C000"/>
            <signals>
              <signal group="CANTX5" function="C" pad="PD4" ioset="1"/>
              <signal group="CANRX5" function="C" pad="PD5" ioset="1"/>
              <signal group="CANTX5" function="F" pad="PD22" ioset="2"/>
              <signal group="CANRX5" function="F" pad="PD23" ioset="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="66" caption="Master CAN 5"/>
              <param name="CLOCK_ID" value="66"/>
              <param name="INSTANCE_ID_INT1" value="128" caption="MCAN5 interrupt1"/>
            </parameters>
          </instance>
        </module>
        <module name="NICGPV" id="44146" version="r1p0">
          <instance name="NICGPV">
            <register-group name="NICGPV" name-in-module="NICGPV" address-space="base" offset="0xE8B00000"/>
            <parameters>
              <param name="AMIB_COUNT" value="15" caption="Number of AXI master interface blocks -1 SAMA7G5: 14"/>
              <param name="ASIB_COUNT" value="11" caption="Number of AXI slave interface blocks -1 SAMA7G5: 10"/>
              <param name="IB_COUNT" value="2" caption="Number of interface blocks -1 SAMA7G5: 1"/>
            </parameters>
          </instance>
        </module>
        <module name="OTPC" id="44105" version="150">
          <instance name="OTPC">
            <register-group name="OTPC" name-in-module="OTPC" address-space="base" offset="0xE8C00000"/>
            <parameters>
              <param name="INSTANCE_ID" value="67" caption="One Time Programmable memory Controller"/>
              <param name="EMULATION_ADDRESS" value="0xE0000000"/>
              <param name="EMULATION_SIZE" value="0x00001000"/>
            </parameters>
          </instance>
        </module>
        <module name="PDMC" id="44089" version="130">
          <instance name="PDMC0">
            <register-group name="PDMC0" name-in-module="PDMC" address-space="base" offset="0xE1608000"/>
            <signals>
              <signal group="PDMC0_CLK" function="C" pad="PB9" ioset="1"/>
              <signal group="PDMC0_DS0" function="C" pad="PB10" ioset="1"/>
              <signal group="PDMC0_DS1" function="C" pad="PB11" ioset="1"/>
              <signal group="PDMC0_CLK" function="A" pad="PD22" ioset="2"/>
              <signal group="PDMC0_DS0" function="A" pad="PD23" ioset="2"/>
              <signal group="PDMC0_DS1" function="A" pad="PD24" ioset="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="68" caption="Pulse Density Modulation Interface Controller 0"/>
              <param name="CLOCK_ID" value="68"/>
              <param name="DMAC_ID_RX" value="37"/>
            </parameters>
          </instance>
          <instance name="PDMC1">
            <register-group name="PDMC1" name-in-module="PDMC" address-space="base" offset="0xE160C000"/>
            <signals>
              <signal group="PDMC1_CLK" function="C" pad="PA2" ioset="1"/>
              <signal group="PDMC1_DS0" function="C" pad="PA3" ioset="1"/>
              <signal group="PDMC1_DS1" function="C" pad="PA4" ioset="1"/>
              <signal group="PDMC1_CLK" function="A" pad="PD25" ioset="2"/>
              <signal group="PDMC1_DS0" function="A" pad="PD26" ioset="2"/>
              <signal group="PDMC1_DS1" function="A" pad="PD27" ioset="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="69" caption="Pulse Density Modulation Interface Controller 1"/>
              <param name="CLOCK_ID" value="69"/>
              <param name="DMAC_ID_RX" value="38"/>
            </parameters>
          </instance>
        </module>
        <module name="PIO" id="11264" version="204">
          <instance name="PIO">
            <register-group name="PIO" name-in-module="PIO" address-space="base" offset="0xE0014000"/>
            <signals>
              <signal group="P" index="0" function="default" pad="PA0"/>
              <signal group="P" index="1" function="default" pad="PA1"/>
              <signal group="P" index="2" function="default" pad="PA2"/>
              <signal group="P" index="3" function="default" pad="PA3"/>
              <signal group="P" index="4" function="default" pad="PA4"/>
              <signal group="P" index="5" function="default" pad="PA5"/>
              <signal group="P" index="6" function="default" pad="PA6"/>
              <signal group="P" index="7" function="default" pad="PA7"/>
              <signal group="P" index="8" function="default" pad="PA8"/>
              <signal group="P" index="9" function="default" pad="PA9"/>
              <signal group="P" index="10" function="default" pad="PA10"/>
              <signal group="P" index="11" function="default" pad="PA11"/>
              <signal group="P" index="12" function="default" pad="PA12"/>
              <signal group="P" index="13" function="default" pad="PA13"/>
              <signal group="P" index="14" function="default" pad="PA14"/>
              <signal group="P" index="15" function="default" pad="PA15"/>
              <signal group="P" index="16" function="default" pad="PA16"/>
              <signal group="P" index="17" function="default" pad="PA17"/>
              <signal group="P" index="18" function="default" pad="PA18"/>
              <signal group="P" index="19" function="default" pad="PA19"/>
              <signal group="P" index="20" function="default" pad="PA20"/>
              <signal group="P" index="21" function="default" pad="PA21"/>
              <signal group="P" index="22" function="default" pad="PA22"/>
              <signal group="P" index="23" function="default" pad="PA23"/>
              <signal group="P" index="24" function="default" pad="PA24"/>
              <signal group="P" index="25" function="default" pad="PA25"/>
              <signal group="P" index="26" function="default" pad="PA26"/>
              <signal group="P" index="27" function="default" pad="PA27"/>
              <signal group="P" index="28" function="default" pad="PA28"/>
              <signal group="P" index="29" function="default" pad="PA29"/>
              <signal group="P" index="30" function="default" pad="PA30"/>
              <signal group="P" index="31" function="default" pad="PA31"/>
              <signal group="P" index="32" function="default" pad="PB0"/>
              <signal group="P" index="33" function="default" pad="PB1"/>
              <signal group="P" index="34" function="default" pad="PB2"/>
              <signal group="P" index="35" function="default" pad="PB3"/>
              <signal group="P" index="36" function="default" pad="PB4"/>
              <signal group="P" index="37" function="default" pad="PB5"/>
              <signal group="P" index="38" function="default" pad="PB6"/>
              <signal group="P" index="39" function="default" pad="PB7"/>
              <signal group="P" index="40" function="default" pad="PB8"/>
              <signal group="P" index="41" function="default" pad="PB9"/>
              <signal group="P" index="42" function="default" pad="PB10"/>
              <signal group="P" index="43" function="default" pad="PB11"/>
              <signal group="P" index="44" function="default" pad="PB12"/>
              <signal group="P" index="45" function="default" pad="PB13"/>
              <signal group="P" index="46" function="default" pad="PB14"/>
              <signal group="P" index="47" function="default" pad="PB15"/>
              <signal group="P" index="48" function="default" pad="PB16"/>
              <signal group="P" index="49" function="default" pad="PB17"/>
              <signal group="P" index="50" function="default" pad="PB18"/>
              <signal group="P" index="51" function="default" pad="PB19"/>
              <signal group="P" index="52" function="default" pad="PB20"/>
              <signal group="P" index="53" function="default" pad="PB21"/>
              <signal group="P" index="54" function="default" pad="PB22"/>
              <signal group="P" index="55" function="default" pad="PB23"/>
              <signal group="P" index="56" function="default" pad="PB24"/>
              <signal group="P" index="57" function="default" pad="PB25"/>
              <signal group="P" index="58" function="default" pad="PB26"/>
              <signal group="P" index="59" function="default" pad="PB27"/>
              <signal group="P" index="60" function="default" pad="PB28"/>
              <signal group="P" index="61" function="default" pad="PB29"/>
              <signal group="P" index="62" function="default" pad="PB30"/>
              <signal group="P" index="63" function="default" pad="PB31"/>
              <signal group="P" index="64" function="default" pad="PC0"/>
              <signal group="P" index="65" function="default" pad="PC1"/>
              <signal group="P" index="66" function="default" pad="PC2"/>
              <signal group="P" index="67" function="default" pad="PC3"/>
              <signal group="P" index="68" function="default" pad="PC4"/>
              <signal group="P" index="69" function="default" pad="PC5"/>
              <signal group="P" index="70" function="default" pad="PC6"/>
              <signal group="P" index="71" function="default" pad="PC7"/>
              <signal group="P" index="72" function="default" pad="PC8"/>
              <signal group="P" index="73" function="default" pad="PC9"/>
              <signal group="P" index="74" function="default" pad="PC10"/>
              <signal group="P" index="75" function="default" pad="PC11"/>
              <signal group="P" index="76" function="default" pad="PC12"/>
              <signal group="P" index="77" function="default" pad="PC13"/>
              <signal group="P" index="78" function="default" pad="PC14"/>
              <signal group="P" index="79" function="default" pad="PC15"/>
              <signal group="P" index="80" function="default" pad="PC16"/>
              <signal group="P" index="81" function="default" pad="PC17"/>
              <signal group="P" index="82" function="default" pad="PC18"/>
              <signal group="P" index="83" function="default" pad="PC19"/>
              <signal group="P" index="84" function="default" pad="PC20"/>
              <signal group="P" index="85" function="default" pad="PC21"/>
              <signal group="P" index="86" function="default" pad="PC22"/>
              <signal group="P" index="87" function="default" pad="PC23"/>
              <signal group="P" index="88" function="default" pad="PC24"/>
              <signal group="P" index="89" function="default" pad="PC25"/>
              <signal group="P" index="90" function="default" pad="PC26"/>
              <signal group="P" index="91" function="default" pad="PC27"/>
              <signal group="P" index="92" function="default" pad="PC28"/>
              <signal group="P" index="93" function="default" pad="PC29"/>
              <signal group="P" index="94" function="default" pad="PC30"/>
              <signal group="P" index="95" function="default" pad="PC31"/>
              <signal group="P" index="96" function="default" pad="PD0"/>
              <signal group="P" index="97" function="default" pad="PD1"/>
              <signal group="P" index="98" function="default" pad="PD2"/>
              <signal group="P" index="99" function="default" pad="PD3"/>
              <signal group="P" index="100" function="default" pad="PD4"/>
              <signal group="P" index="101" function="default" pad="PD5"/>
              <signal group="P" index="102" function="default" pad="PD6"/>
              <signal group="P" index="103" function="default" pad="PD7"/>
              <signal group="P" index="104" function="default" pad="PD8"/>
              <signal group="P" index="105" function="default" pad="PD9"/>
              <signal group="P" index="106" function="default" pad="PD10"/>
              <signal group="P" index="107" function="default" pad="PD11"/>
              <signal group="P" index="108" function="default" pad="PD12"/>
              <signal group="P" index="109" function="default" pad="PD13"/>
              <signal group="P" index="110" function="default" pad="PD14"/>
              <signal group="P" index="111" function="default" pad="PD15"/>
              <signal group="P" index="112" function="default" pad="PD16"/>
              <signal group="P" index="113" function="default" pad="PD17"/>
              <signal group="P" index="114" function="default" pad="PD18"/>
              <signal group="P" index="115" function="default" pad="PD19"/>
              <signal group="P" index="116" function="default" pad="PD20"/>
              <signal group="P" index="117" function="default" pad="PD21"/>
              <signal group="P" index="118" function="default" pad="PD22"/>
              <signal group="P" index="119" function="default" pad="PD23"/>
              <signal group="P" index="120" function="default" pad="PD24"/>
              <signal group="P" index="121" function="default" pad="PD25"/>
              <signal group="P" index="122" function="default" pad="PD26"/>
              <signal group="P" index="123" function="default" pad="PD27"/>
              <signal group="P" index="124" function="default" pad="PD28"/>
              <signal group="P" index="125" function="default" pad="PD29"/>
              <signal group="P" index="126" function="default" pad="PD30"/>
              <signal group="P" index="127" function="default" pad="PD31"/>
              <signal group="P" index="128" function="default" pad="PE0"/>
              <signal group="P" index="129" function="default" pad="PE1"/>
              <signal group="P" index="130" function="default" pad="PE2"/>
              <signal group="P" index="131" function="default" pad="PE3"/>
              <signal group="P" index="132" function="default" pad="PE4"/>
              <signal group="P" index="133" function="default" pad="PE5"/>
              <signal group="P" index="134" function="default" pad="PE6"/>
              <signal group="P" index="135" function="default" pad="PE7"/>
            </signals>
            <parameters>
              <param name="CLOCK_ID" value="11"/>
            </parameters>
          </instance>
          <instance name="PIOA">
            <parameters>
              <param name="INSTANCE_ID" value="11" caption="For PIO 0 to 31"/>
              <param name="INSTANCE_ID_SINT" value="129" caption="For PIO 0 to 31, Secure INTerrupt"/>
              <param name="OSR_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="PSR_DEFAULT_VAL" value="0xFFFFFFFF" caption="Register value at reset"/>
              <param name="PUSR_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="PPDSR_DEFAULT_VAL" value="0xFFFFFFFF" caption="Register value at reset"/>
              <param name="STRS_DEFAULT_VAL" value="0xFFFFFFFF" caption="Register value at reset"/>
              <param name="SECRS_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="FILTRS_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR1_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR2_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR3_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR4_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
            </parameters>
          </instance>
          <instance name="PIOB">
            <parameters>
              <param name="INSTANCE_ID" value="12" caption="For PIO 32 to 63, interrupt"/>
              <param name="INSTANCE_ID_SINT" value="130" caption="For PIO 32 to 63, Secure INTerrupt"/>
              <param name="OSR_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="PSR_DEFAULT_VAL" value="0xFFFFFFFF" caption="Register value at reset"/>
              <param name="PUSR_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="PPDSR_DEFAULT_VAL" value="0xFFFFFFFF" caption="Register value at reset"/>
              <param name="STRS_DEFAULT_VAL" value="0xFFFFFFFF" caption="Register value at reset"/>
              <param name="SECRS_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="FILTRS_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR1_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR2_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR3_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR4_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
            </parameters>
          </instance>
          <instance name="PIOC">
            <parameters>
              <param name="INSTANCE_ID" value="13" caption="For PIO 64 to 95, interrupt"/>
              <param name="INSTANCE_ID_SINT" value="131" caption="For PIO 64 to 95, Secure INTerrupt"/>
              <param name="OSR_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="PSR_DEFAULT_VAL" value="0xC1FFFFFF" caption="Register value at reset"/>
              <param name="PUSR_DEFAULT_VAL" value="0xE4000000" caption="Register value at reset"/>
              <param name="PPDSR_DEFAULT_VAL" value="0x3FFFFFFF" caption="Register value at reset"/>
              <param name="STRS_DEFAULT_VAL" value="0xFFFFFFFF" caption="Register value at reset"/>
              <param name="SECRS_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="FILTRS_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR1_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR2_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR3_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR4_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
            </parameters>
          </instance>
          <instance name="PIOD">
            <parameters>
              <param name="INSTANCE_ID" value="14" caption="For PIO 96 to 127, interrupt"/>
              <param name="INSTANCE_ID_SINT" value="132" caption="For PIO 96 to 127, Secure INTerrupt"/>
              <param name="OSR_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="PSR_DEFAULT_VAL" value="0xFFFFFFFF" caption="Register value at reset"/>
              <param name="PUSR_DEFAULT_VAL" value="0x00000003" caption="Register value at reset"/>
              <param name="PPDSR_DEFAULT_VAL" value="0xFFFFFFFC" caption="Register value at reset"/>
              <param name="STRS_DEFAULT_VAL" value="0xFFFFFFFF" caption="Register value at reset"/>
              <param name="SECRS_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="FILTRS_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR1_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR2_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR3_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR4_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
            </parameters>
          </instance>
          <instance name="PIOE">
            <parameters>
              <param name="INSTANCE_ID" value="15" caption="For PIO 128 to 136, interrupt"/>
              <param name="INSTANCE_ID_SINT" value="133" caption="For PIO 128 to 136, Secure INTerrupt"/>
              <param name="OSR_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="PSR_DEFAULT_VAL" value="0xFFFFFFFF" caption="Register value at reset"/>
              <param name="PUSR_DEFAULT_VAL" value="0xFFFFFF00" caption="Register value at reset"/>
              <param name="PPDSR_DEFAULT_VAL" value="0xFFFFFFFF" caption="Register value at reset"/>
              <param name="STRS_DEFAULT_VAL" value="0x000000FF" caption="Register value at reset"/>
              <param name="SECRS_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="FILTRS_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR1_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR2_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR3_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
              <param name="ABCDSR4_DEFAULT_VAL" value="0x00000000" caption="Register value at reset"/>
            </parameters>
          </instance>
        </module>
        <module name="PIT64B" id="44117" version="103">
          <instance name="PIT64B0">
            <register-group name="PIT64B0" name-in-module="PIT64B" address-space="base" offset="0xE1800000"/>
            <parameters>
              <param name="INSTANCE_ID" value="70" caption="64-bit Periodic Interval Timer 0"/>
              <param name="CLOCK_ID" value="70"/>
              <param name="INSTANCE_ID_SINT" value="135" caption="64-bit Periodic Interval Timer 0, Secure INTerrupt"/>
            </parameters>
          </instance>
          <instance name="PIT64B1">
            <register-group name="PIT64B1" name-in-module="PIT64B" address-space="base" offset="0xE1804000"/>
            <parameters>
              <param name="INSTANCE_ID" value="71" caption="64-bit Periodic Interval Timer 1"/>
              <param name="CLOCK_ID" value="71"/>
              <param name="INSTANCE_ID_SINT" value="136" caption="64-bit Periodic Interval Timer 1, Secure INTerrupt"/>
            </parameters>
          </instance>
          <instance name="PIT64B2">
            <register-group name="PIT64B2" name-in-module="PIT64B" address-space="base" offset="0xE1808000"/>
            <parameters>
              <param name="INSTANCE_ID" value="72" caption="64-bit Periodic Interval Timer 2"/>
              <param name="CLOCK_ID" value="72"/>
              <param name="INSTANCE_ID_SINT" value="137" caption="64-bit Periodic Interval Timer 2, Secure INTerrupt"/>
            </parameters>
          </instance>
          <instance name="PIT64B3">
            <register-group name="PIT64B3" name-in-module="PIT64B" address-space="base" offset="0xE2004000"/>
            <parameters>
              <param name="INSTANCE_ID" value="73" caption="64-bit Periodic Interval Timer 3"/>
              <param name="CLOCK_ID" value="73"/>
              <param name="INSTANCE_ID_SINT" value="138" caption="64-bit Periodic Interval Timer 3, Secure INTerrupt"/>
            </parameters>
          </instance>
          <instance name="PIT64B4">
            <register-group name="PIT64B4" name-in-module="PIT64B" address-space="base" offset="0xE2008000"/>
            <parameters>
              <param name="INSTANCE_ID" value="74" caption="64-bit Periodic Interval Timer 4"/>
              <param name="CLOCK_ID" value="74"/>
              <param name="INSTANCE_ID_SINT" value="139" caption="64-bit Periodic Interval Timer 4, Secure INTerrupt"/>
            </parameters>
          </instance>
          <instance name="PIT64B5">
            <register-group name="PIT64B5" name-in-module="PIT64B" address-space="base" offset="0xE2810000"/>
            <parameters>
              <param name="INSTANCE_ID" value="75" caption="64-bit Periodic Interval Timer 5"/>
              <param name="CLOCK_ID" value="75"/>
              <param name="INSTANCE_ID_SINT" value="140" caption="64-bit Periodic Interval Timer 5, Secure INTerrupt"/>
            </parameters>
          </instance>
        </module>
        <module name="PMC" id="44112" version="183MF4">
          <instance name="PMC">
            <register-group name="PMC" name-in-module="PMC" address-space="base" offset="0xE0018000"/>
            <signals>
              <signal group="PCK" index="2" function="C" pad="PB3" ioset="2"/>
              <signal group="PCK" index="3" function="C" pad="PB4" ioset="2"/>
              <signal group="PCK" index="4" function="C" pad="PB5" ioset="2"/>
              <signal group="PCK" index="5" function="C" pad="PB6" ioset="2"/>
              <signal group="PCK" index="0" function="C" pad="PB16" ioset="1"/>
              <signal group="PCK" index="1" function="C" pad="PB17" ioset="1"/>
              <signal group="PCK" index="2" function="C" pad="PB18" ioset="1"/>
              <signal group="PCK" index="3" function="C" pad="PB19" ioset="1"/>
              <signal group="PCK" index="4" function="F" pad="PB23" ioset="1"/>
              <signal group="PCK" index="5" function="F" pad="PB24" ioset="1"/>
              <signal group="PCK" index="6" function="F" pad="PB25" ioset="1"/>
              <signal group="PCK" index="7" function="F" pad="PB26" ioset="1"/>
              <signal group="PCK" index="0" function="B" pad="PD2" ioset="2"/>
              <signal group="PCK" index="6" function="B" pad="PD10" ioset="2"/>
              <signal group="PCK" index="7" function="B" pad="PD11" ioset="2"/>
              <signal group="PCK" index="1" function="A" pad="PD12" ioset="2"/>
              <signal group="PCK" index="0" function="A" pad="PD20" ioset="3"/>
              <signal group="PCK" index="1" function="A" pad="PD21" ioset="3"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="10" caption="Power Management Controller"/>
              <param name="PMC_PROG_CLK_NB" value="8" caption="Number of PCKs in the product - 1 SAM9X60, SAM9X70: 1 SAMA7G5: 7"/>
            </parameters>
          </instance>
        </module>
        <module name="PWM" id="6343" version="802">
          <instance name="PWM">
            <register-group name="PWM" name-in-module="PWM" address-space="base" offset="0xE1604000"/>
            <signals>
              <signal group="PWML" index="0" function="E" pad="PA0" ioset="3"/>
              <signal group="PWMH" index="0" function="E" pad="PA1" ioset="3"/>
              <signal group="PWMH" index="1" function="E" pad="PA2" ioset="3"/>
              <signal group="PWML" index="3" function="E" pad="PA3" ioset="3"/>
              <signal group="PWMH" index="3" function="E" pad="PA4" ioset="3"/>
              <signal group="PWMEXTRG" index="0" function="E" pad="PA5" ioset="3"/>
              <signal group="PWMEXTRG" index="1" function="E" pad="PA6" ioset="3"/>
              <signal group="PWMFI" index="0" function="E" pad="PA7" ioset="3"/>
              <signal group="PWMFI" index="1" function="E" pad="PA8" ioset="3"/>
              <signal group="PWML" index="2" function="E" pad="PA12" ioset="3"/>
              <signal group="PWMH" index="2" function="E" pad="PA13" ioset="3"/>
              <signal group="PWML" index="1" function="E" pad="PA14" ioset="3"/>
              <signal group="PWML" index="0" function="E" pad="PB9" ioset="2"/>
              <signal group="PWMH" index="0" function="E" pad="PB10" ioset="2"/>
              <signal group="PWML" index="1" function="E" pad="PB11" ioset="2"/>
              <signal group="PWMH" index="1" function="E" pad="PB12" ioset="2"/>
              <signal group="PWML" index="2" function="E" pad="PB13" ioset="2"/>
              <signal group="PWMH" index="2" function="E" pad="PB14" ioset="2"/>
              <signal group="PWML" index="3" function="E" pad="PB15" ioset="2"/>
              <signal group="PWMH" index="3" function="E" pad="PB16" ioset="2"/>
              <signal group="PWMEXTRG" index="0" function="E" pad="PB17" ioset="2"/>
              <signal group="PWMEXTRG" index="1" function="E" pad="PB18" ioset="2"/>
              <signal group="PWMFI" index="0" function="E" pad="PB19" ioset="2"/>
              <signal group="PWMFI" index="1" function="E" pad="PB20" ioset="2"/>
              <signal group="PWMEXTRG" index="0" function="E" pad="PB26" ioset="1"/>
              <signal group="PWMEXTRG" index="1" function="E" pad="PB27" ioset="1"/>
              <signal group="PWMFI" index="0" function="E" pad="PB28" ioset="1"/>
              <signal group="PWMFI" index="1" function="E" pad="PB29" ioset="1"/>
              <signal group="PWMH" index="0" function="E" pad="PB30" ioset="1"/>
              <signal group="PWML" index="0" function="E" pad="PB31" ioset="1"/>
              <signal group="PWML" index="1" function="E" pad="PC0" ioset="1"/>
              <signal group="PWMH" index="1" function="E" pad="PC1" ioset="1"/>
              <signal group="PWML" index="2" function="E" pad="PC2" ioset="1"/>
              <signal group="PWMH" index="2" function="E" pad="PC3" ioset="1"/>
              <signal group="PWML" index="3" function="E" pad="PC4" ioset="1"/>
              <signal group="PWMH" index="3" function="E" pad="PC5" ioset="1"/>
              <signal group="PWML" index="0" function="C" pad="PD13" ioset="4"/>
              <signal group="PWMH" index="0" function="C" pad="PD14" ioset="4"/>
              <signal group="PWML" index="1" function="C" pad="PD15" ioset="4"/>
              <signal group="PWMH" index="1" function="C" pad="PD16" ioset="4"/>
              <signal group="PWML" index="2" function="C" pad="PD17" ioset="4"/>
              <signal group="PWMH" index="2" function="C" pad="PD18" ioset="4"/>
              <signal group="PWML" index="3" function="C" pad="PD19" ioset="4"/>
              <signal group="PWMH" index="3" function="C" pad="PD20" ioset="4"/>
              <signal group="PWMEXTRG" index="0" function="C" pad="PD22" ioset="4"/>
              <signal group="PWMEXTRG" index="1" function="C" pad="PD23" ioset="4"/>
              <signal group="PWMFI" index="0" function="C" pad="PD24" ioset="4"/>
              <signal group="PWMFI" index="1" function="C" pad="PD25" ioset="4"/>
              <signal group="PWML" index="3" function="F" pad="PD28" ioset="5"/>
              <signal group="PWMH" index="3" function="F" pad="PD29" ioset="5"/>
              <signal group="PWMEXTRG" index="0" function="F" pad="PD30" ioset="5"/>
              <signal group="PWMEXTRG" index="1" function="F" pad="PD31" ioset="5"/>
              <signal group="PWMFI" index="0" function="F" pad="PE0" ioset="5"/>
              <signal group="PWMFI" index="1" function="F" pad="PE1" ioset="5"/>
              <signal group="PWML" index="0" function="A" pad="PE2" ioset="5"/>
              <signal group="PWMH" index="0" function="A" pad="PE3" ioset="5"/>
              <signal group="PWML" index="1" function="A" pad="PE4" ioset="5"/>
              <signal group="PWMH" index="1" function="A" pad="PE5" ioset="5"/>
              <signal group="PWML" index="2" function="A" pad="PE6" ioset="5"/>
              <signal group="PWMH" index="2" function="A" pad="PE7" ioset="5"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="77" caption="Pulse Width Modulation"/>
              <param name="CLOCK_ID" value="77"/>
              <param name="DMAC_ID_TX" value="39"/>
            </parameters>
          </instance>
        </module>
        <module name="QSPI" id="44132" version="324">
          <instance name="QSPI0">
            <register-group name="QSPI0" name-in-module="QSPI" address-space="base" offset="0xE080C000"/>
            <signals>
              <signal group="QSPI0_IO" index="3" function="A" pad="PB9" ioset="1"/>
              <signal group="QSPI0_IO" index="2" function="A" pad="PB10" ioset="1"/>
              <signal group="QSPI0_IO" index="1" function="A" pad="PB11" ioset="1"/>
              <signal group="QSPI0_IO" index="0" function="A" pad="PB12" ioset="1"/>
              <signal group="QSPI0_CS" function="A" pad="PB13" ioset="1"/>
              <signal group="QSPI0_SCK" function="A" pad="PB14" ioset="1"/>
              <signal group="QSPI0_SCKN" function="A" pad="PB15" ioset="1"/>
              <signal group="QSPI0_IO" index="4" function="A" pad="PB16" ioset="1"/>
              <signal group="QSPI0_IO" index="5" function="A" pad="PB17" ioset="1"/>
              <signal group="QSPI0_IO" index="6" function="A" pad="PB18" ioset="1"/>
              <signal group="QSPI0_IO" index="7" function="A" pad="PB19" ioset="1"/>
              <signal group="QSPI0_DQS" function="A" pad="PB20" ioset="1"/>
              <signal group="QSPI0_INT" function="A" pad="PB21" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="78" caption="Quad IO Serial Peripheral Interface 0"/>
              <param name="CLOCK_ID" value="78"/>
              <param name="DMAC_ID_RX" value="40"/>
              <param name="DMAC_ID_TX" value="41"/>
            </parameters>
          </instance>
          <instance name="QSPI1">
            <register-group name="QSPI1" name-in-module="QSPI" address-space="base" offset="0xE0810000"/>
            <signals>
              <signal group="QSPI1_IO" index="3" function="A" pad="PB22" ioset="1"/>
              <signal group="QSPI1_IO" index="2" function="A" pad="PB23" ioset="1"/>
              <signal group="QSPI1_IO" index="1" function="A" pad="PB24" ioset="1"/>
              <signal group="QSPI1_IO" index="0" function="A" pad="PB25" ioset="1"/>
              <signal group="QSPI1_CS" function="A" pad="PB26" ioset="1"/>
              <signal group="QSPI1_SCK" function="A" pad="PB27" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="79" caption="Quad IO Serial Peripheral Interface 1"/>
              <param name="CLOCK_ID" value="79"/>
              <param name="DMAC_ID_RX" value="42"/>
              <param name="DMAC_ID_TX" value="43"/>
            </parameters>
          </instance>
        </module>
        <module name="RSTC" id="44161" version="0">
          <instance name="RSTC">
            <register-group name="RSTC" name-in-module="RSTC" address-space="base" offset="0xE001D000"/>
            <parameters>
              <param name="INSTANCE_ID" value="6" caption="Reset Controller"/>
            </parameters>
          </instance>
        </module>
        <module name="RTC" id="6056" version="0">
          <instance name="RTC">
            <register-group name="RTC" name-in-module="RTC" address-space="base" offset="0xE001D0A8"/>
            <parameters>
              <param name="INSTANCE_ID" value="7" caption="Real-Time Clock"/>
            </parameters>
          </instance>
        </module>
        <module name="RTT" id="6081" version="0">
          <instance name="RTT">
            <register-group name="RTT" name-in-module="RTT" address-space="base" offset="0xE001D020"/>
            <parameters>
              <param name="INSTANCE_ID" value="8" caption="Real-Time Timer"/>
            </parameters>
          </instance>
        </module>
        <module name="SCKC" id="11073" version="0">
          <instance name="SCKC">
            <register-group name="SCKC" name-in-module="SCKC" address-space="base" offset="0xE001D050"/>
            <parameters>
              <param name="INSTANCE_ID" value="4" caption="Slow Clock Controller"/>
            </parameters>
          </instance>
        </module>
        <module name="SDMMC" id="44002" version="311MF1">
          <instance name="SDMMC0">
            <register-group name="SDMMC0" name-in-module="SDMMC" address-space="base" offset="0xE1204000"/>
            <signals>
              <signal group="SDMMC0_CK" function="A" pad="PA0" ioset="1"/>
              <signal group="SDMMC0_CMD" function="A" pad="PA1" ioset="1"/>
              <signal group="SDMMC0_RSTN" function="A" pad="PA2" ioset="1"/>
              <signal group="SDMMC0_DAT" index="0" function="A" pad="PA3" ioset="1"/>
              <signal group="SDMMC0_DAT" index="1" function="A" pad="PA4" ioset="1"/>
              <signal group="SDMMC0_DAT" index="2" function="A" pad="PA5" ioset="1"/>
              <signal group="SDMMC0_DAT" index="3" function="A" pad="PA6" ioset="1"/>
              <signal group="SDMMC0_DAT" index="4" function="A" pad="PA7" ioset="1"/>
              <signal group="SDMMC0_DAT" index="5" function="A" pad="PA8" ioset="1"/>
              <signal group="SDMMC0_DAT" index="6" function="A" pad="PA9" ioset="1"/>
              <signal group="SDMMC0_DAT" index="7" function="A" pad="PA10" ioset="1"/>
              <signal group="SDMMC0_DS" function="A" pad="PA11" ioset="1"/>
              <signal group="SDMMC0_WP" function="A" pad="PA12" ioset="1"/>
              <signal group="SDMMC0_1V8SEL" function="A" pad="PA13" ioset="1"/>
              <signal group="SDMMC0_CD" function="A" pad="PA14" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="80" caption="Ultra High Speed SD Host controller 0 (eMMC 5.1)"/>
              <param name="CLOCK_ID" value="80"/>
              <param name="INSTANCE_ID_TIMER" value="141" caption="Ultra High Speed SD Host controller 0 (eMMC 5.1) Timer interrupt"/>
            </parameters>
          </instance>
          <instance name="SDMMC1">
            <register-group name="SDMMC1" name-in-module="SDMMC" address-space="base" offset="0xE1208000"/>
            <signals>
              <signal group="SDMMC1_RSTN" function="A" pad="PB28" ioset="1"/>
              <signal group="SDMMC1_CMD" function="A" pad="PB29" ioset="1"/>
              <signal group="SDMMC1_CK" function="A" pad="PB30" ioset="1"/>
              <signal group="SDMMC1_DAT" index="0" function="A" pad="PB31" ioset="1"/>
              <signal group="SDMMC1_DAT" index="1" function="A" pad="PC0" ioset="1"/>
              <signal group="SDMMC1_DAT" index="2" function="A" pad="PC1" ioset="1"/>
              <signal group="SDMMC1_DAT" index="3" function="A" pad="PC2" ioset="1"/>
              <signal group="SDMMC1_WP" function="A" pad="PC3" ioset="1"/>
              <signal group="SDMMC1_CD" function="A" pad="PC4" ioset="1"/>
              <signal group="SDMMC1_1V8SEL" function="A" pad="PC5" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="81" caption="Ultra High Speed SD Host controller 1 (eMMC 4.51)"/>
              <param name="CLOCK_ID" value="81"/>
              <param name="INSTANCE_ID_TIMER" value="142" caption="Ultra High Speed SD Host controller 1 (eMMC 4.51) Timer interrupt"/>
            </parameters>
          </instance>
          <instance name="SDMMC2">
            <register-group name="SDMMC2" name-in-module="SDMMC" address-space="base" offset="0xE120C000"/>
            <signals>
              <signal group="SDMMC2_RSTN" function="A" pad="PD2" ioset="1"/>
              <signal group="SDMMC2_CMD" function="A" pad="PD3" ioset="1"/>
              <signal group="SDMMC2_CK" function="A" pad="PD4" ioset="1"/>
              <signal group="SDMMC2_DAT" index="0" function="A" pad="PD5" ioset="1"/>
              <signal group="SDMMC2_DAT" index="1" function="A" pad="PD6" ioset="1"/>
              <signal group="SDMMC2_DAT" index="2" function="A" pad="PD7" ioset="1"/>
              <signal group="SDMMC2_DAT" index="3" function="A" pad="PD8" ioset="1"/>
              <signal group="SDMMC2_WP" function="A" pad="PD9" ioset="1"/>
              <signal group="SDMMC2_CD" function="A" pad="PD10" ioset="1"/>
              <signal group="SDMMC2_1V8SEL" function="A" pad="PD11" ioset="1"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="82" caption="Ultra High Speed SD Host controller 2 (eMMC 4.51)"/>
              <param name="CLOCK_ID" value="82"/>
              <param name="INSTANCE_ID_TIMER" value="143" caption="Ultra High Speed SD Host controller 2 (eMMC 4.51) Timer interrupt"/>
            </parameters>
          </instance>
        </module>
        <module name="SECUMOD" id="44116" version="0">
          <instance name="SECUMOD">
            <register-group name="SECUMOD" name-in-module="SECUMOD" address-space="base" offset="0xE0004000"/>
            <parameters>
              <param name="INSTANCE_ID" value="17" caption="Security Module"/>
            </parameters>
          </instance>
        </module>
        <module name="SECURAM" id="TBD" name2="TBD" version="0">
          <instance name="SECURAM">
            <parameters>
              <param name="INSTANCE_ID" value="18" caption="Secret RAM"/>
            </parameters>
          </instance>
        </module>
        <module name="SFR" id="44158" version="0">
          <instance name="SFR">
            <register-group name="SFR" name-in-module="SFR" address-space="base" offset="0xE1624000"/>
            <parameters>
              <param name="INSTANCE_ID" value="19" caption="Special Function Register"/>
              <param name="CLOCK_ID" value="19"/>
            </parameters>
          </instance>
        </module>
        <module name="SFRBU" id="44159" version="0">
          <instance name="SFRBU">
            <register-group name="SFRBU" name-in-module="SFRBU" address-space="base" offset="0xE0008000"/>
            <parameters>
              <param name="INSTANCE_ID" value="20" caption="Special Function Register in BackUp zone"/>
            </parameters>
          </instance>
        </module>
        <module name="SHA" id="6156" version="700">
          <instance name="SHA">
            <register-group name="SHA" name-in-module="SHA" address-space="base" offset="0xE1814000"/>
            <parameters>
              <param name="INSTANCE_ID" value="83" caption="Secure Hash Algorithm"/>
              <param name="CLOCK_ID" value="83"/>
              <param name="INSTANCE_ID_SINT" value="144" caption="Secure Hash Algorithm, Secure INTerrupt"/>
              <param name="DMAC_ID_TX" value="48"/>
            </parameters>
          </instance>
        </module>
        <module name="SHDWC" id="6122" version="0">
          <instance name="SHDWC">
            <register-group name="SHDWC" name-in-module="SHDWC" address-space="base" offset="0xE001D010"/>
            <parameters>
              <param name="INSTANCE_ID" value="5" caption="SHutDoWn Controller"/>
            </parameters>
          </instance>
        </module>
        <module name="SMC" id="11036" version="304">
          <instance name="HSMC">
            <register-group name="HSMC" name-in-module="SMC" address-space="base" offset="0xE0808000"/>
            <parameters>
              <param name="INSTANCE_ID" value="21" caption="Static Memory Controller - NAND Flash Controller"/>
              <param name="CLOCK_ID" value="21"/>
            </parameters>
          </instance>
        </module>
        <module name="SPDIFRX" id="44140" version="101">
          <instance name="SPDIFRX">
            <register-group name="SPDIFRX" name-in-module="SPDIFRX" address-space="base" offset="0xE1614000"/>
            <signals>
              <signal group="SPDIF_RX" function="E" pad="PA9" ioset="1"/>
              <signal group="SPDIF_RX" function="E" pad="PB0" ioset="2"/>
              <signal group="SPDIF_RX" function="C" pad="PD6" ioset="3"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="84" caption="Sony Philips Digital Interface RX"/>
              <param name="CLOCK_ID" value="84"/>
              <param name="DMAC_ID_RX" value="49"/>
            </parameters>
          </instance>
        </module>
        <module name="SPDIFTX" id="44029" version="121">
          <instance name="SPDIFTX">
            <register-group name="SPDIFTX" name-in-module="SPDIFTX" address-space="base" offset="0xE1618000"/>
            <signals>
              <signal group="SPDIF_TX" function="E" pad="PA10" ioset="1"/>
              <signal group="SPDIF_TX" function="E" pad="PB1" ioset="2"/>
              <signal group="SPDIF_TX" function="C" pad="PD7" ioset="3"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="85" caption="Sony Philips Digital Interface TX"/>
              <param name="CLOCK_ID" value="85"/>
              <param name="DMAC_ID_TX" value="50"/>
            </parameters>
          </instance>
        </module>
        <module name="SSC" id="6078" version="402">
          <instance name="SSC0">
            <register-group name="SSC0" name-in-module="SSC" address-space="base" offset="0xE180C000"/>
            <signals>
              <signal group="TF0" function="E" pad="PA26" ioset="1"/>
              <signal group="TK0" function="E" pad="PA27" ioset="1"/>
              <signal group="RD0" function="E" pad="PA28" ioset="1"/>
              <signal group="RF0" function="E" pad="PA29" ioset="1"/>
              <signal group="RK0" function="E" pad="PA30" ioset="1"/>
              <signal group="TD0" function="E" pad="PA31" ioset="1"/>
              <signal group="RD0" function="A" pad="PD28" ioset="2"/>
              <signal group="RF0" function="A" pad="PD29" ioset="2"/>
              <signal group="RK0" function="A" pad="PD30" ioset="2"/>
              <signal group="TD0" function="A" pad="PD31" ioset="2"/>
              <signal group="TF0" function="A" pad="PE0" ioset="2"/>
              <signal group="TK0" function="A" pad="PE1" ioset="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="86" caption="Synchronous Serial Interface 0"/>
              <param name="CLOCK_ID" value="86"/>
              <param name="DMAC_ID_RX" value="44"/>
              <param name="DMAC_ID_TX" value="45"/>
            </parameters>
          </instance>
          <instance name="SSC1">
            <register-group name="SSC1" name-in-module="SSC" address-space="base" offset="0xE200C000"/>
            <signals>
              <signal group="RF1" function="A" pad="PB3" ioset="1"/>
              <signal group="TF1" function="A" pad="PB4" ioset="1"/>
              <signal group="TK1" function="A" pad="PB5" ioset="1"/>
              <signal group="RK1" function="A" pad="PB6" ioset="1"/>
              <signal group="TD1" function="A" pad="PB7" ioset="1"/>
              <signal group="RD1" function="A" pad="PB8" ioset="1"/>
              <signal group="RD1" function="D" pad="PD22" ioset="2"/>
              <signal group="RF1" function="D" pad="PD23" ioset="2"/>
              <signal group="RK1" function="D" pad="PD24" ioset="2"/>
              <signal group="TD1" function="D" pad="PD25" ioset="2"/>
              <signal group="TF1" function="D" pad="PD26" ioset="2"/>
              <signal group="TK1" function="D" pad="PD27" ioset="2"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID" value="87" caption="Synchronous Serial Interface 1"/>
              <param name="CLOCK_ID" value="87"/>
              <param name="DMAC_ID_RX" value="46"/>
              <param name="DMAC_ID_TX" value="47"/>
            </parameters>
          </instance>
        </module>
        <module name="SYSCWP" id="44155" version="0">
          <instance name="SYSCWP">
            <register-group name="SYSCWP" name-in-module="SYSCWP" address-space="base" offset="0xE001D0DC"/>
          </instance>
        </module>
        <module name="TC" id="44162" version="710">
          <instance name="TC0">
            <register-group name="TC0" name-in-module="TC" address-space="base" offset="0xE2814000"/>
            <signals>
              <signal group="TIOA" index="0" function="E" pad="PA11" ioset="1"/>
              <signal group="TIOB" index="0" function="E" pad="PA15" ioset="1"/>
              <signal group="TCLK" index="0" function="E" pad="PA16" ioset="1"/>
              <signal group="TIOA" index="1" function="E" pad="PA17" ioset="1"/>
              <signal group="TIOB" index="1" function="E" pad="PA18" ioset="1"/>
              <signal group="TCLK" index="1" function="E" pad="PA19" ioset="1"/>
              <signal group="TIOA" index="2" function="E" pad="PA20" ioset="1"/>
              <signal group="TIOB" index="2" function="E" pad="PA21" ioset="1"/>
              <signal group="TCLK" index="2" function="E" pad="PA22" ioset="1"/>
              <signal group="TIOA" index="0" function="E" pad="PD2" ioset="2"/>
              <signal group="TIOB" index="0" function="E" pad="PD3" ioset="2"/>
              <signal group="TCLK" index="0" function="E" pad="PD4" ioset="2"/>
              <signal group="TIOA" index="1" function="E" pad="PD5" ioset="2"/>
              <signal group="TIOB" index="1" function="E" pad="PD6" ioset="2"/>
              <signal group="TCLK" index="1" function="E" pad="PD7" ioset="2"/>
              <signal group="TIOA" index="2" function="E" pad="PD8" ioset="2"/>
              <signal group="TIOB" index="2" function="E" pad="PD9" ioset="2"/>
              <signal group="TCLK" index="2" function="E" pad="PD10" ioset="2"/>
              <signal group="TIOA" index="0" function="C" pad="PD27" ioset="3"/>
              <signal group="TIOB" index="0" function="C" pad="PD28" ioset="3"/>
              <signal group="TCLK" index="0" function="C" pad="PD29" ioset="3"/>
              <signal group="TIOA" index="1" function="C" pad="PD30" ioset="3"/>
              <signal group="TIOB" index="1" function="C" pad="PD31" ioset="3"/>
              <signal group="TCLK" index="1" function="C" pad="PE0" ioset="3"/>
              <signal group="TIOA" index="2" function="C" pad="PE1" ioset="3"/>
              <signal group="TIOB" index="2" function="C" pad="PE2" ioset="3"/>
              <signal group="TCLK" index="2" function="C" pad="PE3" ioset="3"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID_CHANNEL0" value="88" caption="32-bit Timer Counter 0 Channel 0"/>
              <param name="CLOCK_ID_CHANNEL0" value="88"/>
              <param name="INSTANCE_ID_CHANNEL1" value="89" caption="32-bit Timer Counter 0 Channel 1 interrupt"/>
              <param name="CLOCK_ID_CHANNEL1" value="89"/>
              <param name="INSTANCE_ID_CHANNEL2" value="90" caption="32-bit Timer Counter 0 Channel 2 interrupt"/>
              <param name="CLOCK_ID_CHANNEL2" value="90"/>
              <param name="INSTANCE_ID_SINT0" value="145" caption="32-bit Timer Counter 0 Channel 0, Secure INTerrupt"/>
              <param name="INSTANCE_ID_SINT1" value="146" caption="32-bit Timer Counter 0 Channel 1, Secure INTerrupt"/>
              <param name="INSTANCE_ID_SINT2" value="147" caption="32-bit Timer Counter 0 Channel 2"/>
              <param name="DMAC_ID_RX" value="51"/>
              <param name="TCCLKS_" value="0" caption="MCK1"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="GCLK"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK1/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK1/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK1/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="TD_SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="3"/>
              <param name="TIMER_WIDTH" value="32"/>
            </parameters>
          </instance>
          <instance name="TC1">
            <register-group name="TC1" name-in-module="TC" address-space="base" offset="0xE0800000"/>
            <signals>
              <signal group="TIOA" index="0" function="D" pad="PB29" ioset="1"/>
              <signal group="TIOB" index="0" function="D" pad="PB30" ioset="1"/>
              <signal group="TCLK" index="0" function="D" pad="PB31" ioset="1"/>
              <signal group="TIOA" index="1" function="D" pad="PC0" ioset="1"/>
              <signal group="TIOB" index="1" function="D" pad="PC1" ioset="1"/>
              <signal group="TCLK" index="1" function="D" pad="PC2" ioset="1"/>
              <signal group="TIOA" index="2" function="D" pad="PC3" ioset="1"/>
              <signal group="TIOB" index="2" function="D" pad="PC4" ioset="1"/>
              <signal group="TCLK" index="2" function="D" pad="PC5" ioset="1"/>
              <signal group="TIOA" index="0" function="E" pad="PD11" ioset="2"/>
              <signal group="TIOB" index="0" function="E" pad="PD12" ioset="2"/>
              <signal group="TCLK" index="0" function="E" pad="PD13" ioset="2"/>
              <signal group="TIOA" index="1" function="E" pad="PD14" ioset="2"/>
              <signal group="TIOB" index="1" function="E" pad="PD15" ioset="2"/>
              <signal group="TCLK" index="1" function="E" pad="PD16" ioset="2"/>
              <signal group="TIOA" index="2" function="E" pad="PD17" ioset="2"/>
              <signal group="TIOB" index="2" function="E" pad="PD18" ioset="2"/>
              <signal group="TCLK" index="2" function="E" pad="PD19" ioset="2"/>
              <signal group="TIOA" index="0" function="C" pad="PE4" ioset="3"/>
              <signal group="TIOB" index="0" function="C" pad="PE5" ioset="3"/>
              <signal group="TCLK" index="0" function="C" pad="PE6" ioset="3"/>
              <signal group="TIOA" index="1" function="C" pad="PE7" ioset="3"/>
            </signals>
            <parameters>
              <param name="INSTANCE_ID_CHANNEL0" value="91" caption="32-bit Timer Counter 1 Channel 0"/>
              <param name="CLOCK_ID_CHANNEL0" value="91"/>
              <param name="INSTANCE_ID_CHANNEL1" value="92" caption="32-bit Timer Counter 1 Channel 1 interrupt"/>
              <param name="CLOCK_ID_CHANNEL1" value="92"/>
              <param name="INSTANCE_ID_CHANNEL2" value="93" caption="32-bit Timer Counter 1 Channel 2 interrupt"/>
              <param name="CLOCK_ID_CHANNEL2" value="93"/>
              <param name="INSTANCE_ID_SINT0" value="148" caption="32-bit Timer Counter 1 Channel 0, Secure INTerrupt"/>
              <param name="INSTANCE_ID_SINT1" value="149" caption="32-bit Timer Counter 1 Channel 1, Secure INTerrupt"/>
              <param name="INSTANCE_ID_SINT2" value="150" caption="32-bit Timer Counter 1 Channel 2, Secure INTerrupt"/>
              <param name="DMAC_ID_RX" value="52"/>
              <param name="TCCLKS_" value="0" caption="MCK1"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="GCLK"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK1/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK1/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK1/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="TD_SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="3"/>
              <param name="TIMER_WIDTH" value="32"/>
            </parameters>
          </instance>
        </module>
        <module name="TCPC" id="44148" version="100">
          <instance name="TCPCA">
            <register-group name="TCPCA" name-in-module="TCPC" address-space="base" offset="0xE0840000"/>
            <parameters>
              <param name="INSTANCE_ID" value="94" caption="USB Type-C Port Controller A"/>
              <param name="CLOCK_ID" value="94"/>
            </parameters>
          </instance>
          <instance name="TCPCB">
            <register-group name="TCPCB" name-in-module="TCPC" address-space="base" offset="0xE0844000"/>
            <parameters>
              <param name="INSTANCE_ID" value="95" caption="USB Type-C Port Controller B"/>
              <param name="CLOCK_ID" value="95"/>
            </parameters>
          </instance>
        </module>
        <module name="TDES" id="6150" version="803">
          <instance name="TDES">
            <register-group name="TDES" name-in-module="TDES" address-space="base" offset="0xE2014000"/>
            <parameters>
              <param name="INSTANCE_ID" value="96" caption="Triple Data Encryption System"/>
              <param name="CLOCK_ID" value="96"/>
              <param name="INSTANCE_ID_SINT" value="151" caption="Triple Data Encryption System, Secure INTerrupt"/>
              <param name="DMAC_ID_RX" value="53"/>
              <param name="DMAC_ID_TX" value="54"/>
            </parameters>
          </instance>
        </module>
        <module name="TRNG" id="6334" version="305">
          <instance name="TRNG">
            <register-group name="TRNG" name-in-module="TRNG" address-space="base" offset="0xE2010000"/>
            <parameters>
              <param name="INSTANCE_ID" value="97" caption="True Random Number Generator"/>
              <param name="CLOCK_ID" value="97"/>
              <param name="INSTANCE_ID_SINT" value="152" caption="True Random Number Generator, Secure INTerrupt"/>
            </parameters>
          </instance>
        </module>
        <module name="TZAESB" id="04676" version="0">
          <instance name="TZAESB">
            <parameters>
              <param name="INSTANCE_ID_NS" value="98" caption="TrustZone Advanced Encryption Standard Bridge Non-Secure (Clocks &amp; Interrupt)"/>
              <param name="CLOCK_ID_NS" value="98"/>
              <param name="INSTANCE_ID_NS_SINT" value="99" caption="TrustZone Advanced Encryption Standard Bridge Non-Secure (Interrupt only)"/>
              <param name="INSTANCE_ID_S" value="100" caption="TrustZone Advanced Encryption Standard Bridge Secure"/>
              <param name="INSTANCE_ID_S_SINT" value="101" caption="TrustZone Advanced Encryption Standard Bridge Secure (Interrupt only)"/>
            </parameters>
          </instance>
          <instance name="TZAESBNS">
            <register-group name="TZAESBNS" name-in-module="TZAESB" address-space="base" offset="0xE0820000"/>
          </instance>
          <instance name="TZAESBS">
            <register-group name="TZAESBS" name-in-module="TZAESB" address-space="base" offset="0xE0824000"/>
          </instance>
        </module>
        <module name="TZAESBASC" id="44145" version="101">
          <instance name="TZAESBASC">
            <register-group name="TZAESBASC" name-in-module="TZAESBASC" address-space="base" offset="0xE2000000"/>
            <parameters>
              <param name="INSTANCE_ID" value="28" caption="TrustZone Advanced Encryption Standard Bridge - Address Space Controlller"/>
              <param name="CLOCK_ID" value="28"/>
            </parameters>
          </instance>
        </module>
        <module name="TZC" id="44147" version="r0p1">
          <instance name="TZC">
            <register-group name="TZC" name-in-module="TZC" address-space="base" offset="0xE3000000"/>
            <parameters>
              <param name="INSTANCE_ID" value="102" caption="TrustZone Address Space Controller (TZC-400)"/>
            </parameters>
          </instance>
        </module>
        <module name="TZPM" id="44137" version="TBD">
          <instance name="TZPM">
            <register-group name="TZPM" name-in-module="TZPM" address-space="base" offset="0xE0010000"/>
            <parameters>
              <param name="INSTANCE_ID" value="103" caption="TrustZone Peripheral Manager"/>
            </parameters>
          </instance>
        </module>
        <module name="UDDRC" id="44143" version="340">
          <instance name="DDRUMCTL">
            <register-group name="DDRUMCTL" name-in-module="UDDRC" address-space="base" offset="0xE3800000"/>
            <parameters>
              <param name="INSTANCE_ID" value="36" caption="Enhanced Universal DDR-SDRAM Memory Controller"/>
            </parameters>
          </instance>
        </module>
        <module name="UDPHS" id="6227" version="160">
          <instance name="UDPHSA">
            <register-group name="UDPHSA" name-in-module="UDPHS" address-space="base" offset="0xE0814000"/>
            <parameters>
              <param name="INSTANCE_ID" value="104" caption="USB Device High Speed A"/>
              <param name="CLOCK_ID" value="104"/>
            </parameters>
          </instance>
          <instance name="UDPHSB">
            <register-group name="UDPHSB" name-in-module="UDPHS" address-space="base" offset="0xE0818000"/>
            <parameters>
              <param name="INSTANCE_ID" value="105" caption="USB Device High Speed B"/>
              <param name="CLOCK_ID" value="105"/>
            </parameters>
          </instance>
        </module>
        <module name="UHPFS" id="44164" version="0">
          <instance name="UHPHS_OHCI">
            <register-group name="UHPHS_OHCI" name-in-module="UHPFS" address-space="base" offset="0x00400000"/>
          </instance>
        </module>
        <module name="UHPHS" id="6354" version="0">
          <instance name="UHPHS">
            <parameters>
              <param name="INSTANCE_ID" value="106" caption="USB Host Controller High Speed"/>
              <param name="CLOCK_ID" value="106"/>
            </parameters>
          </instance>
          <instance name="UHPHS_EHCI">
            <register-group name="UHPHS_EHCI" name-in-module="UHPHS" address-space="base" offset="0x00500000"/>
          </instance>
        </module>
        <module name="XDMAC" id="11161" version="475">
          <instance name="XDMAC0">
            <register-group name="XDMAC0" name-in-module="XDMAC" address-space="base" offset="0xE2808000"/>
            <parameters>
              <param name="INSTANCE_ID" value="22" caption="DMA 0, mem to periph, 32 Channels"/>
              <param name="CLOCK_ID" value="22"/>
              <param name="INSTANCE_ID_SINT" value="112" caption="DMA 0, mem to periph, 32 Channels, Secure INTerrupt"/>
            </parameters>
          </instance>
          <instance name="XDMAC1">
            <register-group name="XDMAC1" name-in-module="XDMAC" address-space="base" offset="0xE280C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="23" caption="DMA 1, mem to periph, 32 Channels"/>
              <param name="CLOCK_ID" value="23"/>
              <param name="INSTANCE_ID_SINT" value="113" caption="DMA 1, mem to periph, 32 Channels, Secure INTerrupt"/>
            </parameters>
          </instance>
          <instance name="XDMAC2">
            <register-group name="XDMAC2" name-in-module="XDMAC" address-space="base" offset="0xE1200000"/>
            <parameters>
              <param name="INSTANCE_ID" value="24" caption="DMA 2, mem to mem, 4 Channels"/>
              <param name="CLOCK_ID" value="24"/>
              <param name="INSTANCE_ID_SINT" value="114" caption="DMA 2, mem to mem, 4 Channels, Secure INTerrupt"/>
            </parameters>
          </instance>
        </module>
      </peripherals>
      <interrupts>
        <interrupt name="SGI0" index="0" module-instance="ARM" caption="Software Generated Interrupt 0"/>
        <interrupt name="SGI1" index="1" module-instance="ARM" caption="Software Generated Interrupt 1"/>
        <interrupt name="SGI2" index="2" module-instance="ARM" caption="Software Generated Interrupt 2"/>
        <interrupt name="SGI3" index="3" module-instance="ARM" caption="Software Generated Interrupt 3"/>
        <interrupt name="SGI4" index="4" module-instance="ARM" caption="Software Generated Interrupt 4"/>
        <interrupt name="SGI5" index="5" module-instance="ARM" caption="Software Generated Interrupt 5"/>
        <interrupt name="SGI6" index="6" module-instance="ARM" caption="Software Generated Interrupt 6"/>
        <interrupt name="SGI7" index="7" module-instance="ARM" caption="Software Generated Interrupt 7"/>
        <interrupt name="SGI8" index="8" module-instance="ARM" caption="Software Generated Interrupt 8"/>
        <interrupt name="SGI9" index="9" module-instance="ARM" caption="Software Generated Interrupt 9"/>
        <interrupt name="SGI10" index="10" module-instance="ARM" caption="Software Generated Interrupt 10"/>
        <interrupt name="SGI11" index="11" module-instance="ARM" caption="Software Generated Interrupt 11"/>
        <interrupt name="SGI12" index="12" module-instance="ARM" caption="Software Generated Interrupt 12"/>
        <interrupt name="SGI13" index="13" module-instance="ARM" caption="Software Generated Interrupt 13"/>
        <interrupt name="SGI14" index="14" module-instance="ARM" caption="Software Generated Interrupt 14"/>
        <interrupt name="SGI15" index="15" module-instance="ARM" caption="Software Generated Interrupt 15"/>
        <interrupt name="LegacynFIQ" index="28" module-instance="ARM" caption="Legacy nFIQ signal (PPI0)"/>
        <interrupt name="SecPhysTimer" index="29" module-instance="ARM" caption="Secure Physical Timer event (PPI1)"/>
        <interrupt name="NonSecPhysTimer" index="30" module-instance="ARM" caption="Non-secure Physical Timer event (PPI2)"/>
        <interrupt name="LegacynIRQ" index="31" module-instance="ARM" caption="Legacy nIRQ signal (PPI3)"/>
        <interrupt name="VirtTimer" index="27" module-instance="ARM" caption="Virtual Timer event (PPI4)"/>
        <interrupt name="HyperVTimer" index="26" module-instance="ARM" caption="Hypervisor Timer event (PPI5)"/>
        <interrupt name="VirtMaint" index="25" module-instance="ARM" caption="Virtual Maintenance Interrupt (PPI6)"/>
        <interrupt name="DWDT_SW" index="32" module-instance="DWDT" caption="Dual Watchdog Timer, Secure World"/>
        <interrupt name="DWDT_NSW" index="33" module-instance="DWDT" caption="Dual Watchdog Timer, Non Secure World, interrupt"/>
        <interrupt name="DWDT_NSW_ALARM" index="34" module-instance="DWDT" caption="Dual Watchdog Timer, Non Secure World Alarm, interrupt"/>
        <interrupt name="SCKC" index="36" module-instance="SCKC" caption="Slow Clock Controller"/>
        <interrupt name="SHDWC" index="37" module-instance="SHDWC" caption="SHutDoWn Controller"/>
        <interrupt name="RSTC" index="38" module-instance="RSTC" caption="Reset Controller"/>
        <interrupt name="RTC" index="39" module-instance="RTC" caption="Real-Time Clock"/>
        <interrupt name="RTT" index="40" module-instance="RTT" caption="Real-Time Timer"/>
        <interrupt name="PMC" index="42" module-instance="PMC" caption="Power Management Controller"/>
        <interrupt name="PIOA" index="43" module-instance="PIOA" caption="For PIO 0 to 31"/>
        <interrupt name="PIOB" index="44" module-instance="PIOB" caption="For PIO 32 to 63, interrupt"/>
        <interrupt name="PIOC" index="45" module-instance="PIOC" caption="For PIO 64 to 95, interrupt"/>
        <interrupt name="PIOD" index="46" module-instance="PIOD" caption="For PIO 96 to 127, interrupt"/>
        <interrupt name="PIOE" index="47" module-instance="PIOE" caption="For PIO 128 to 136, interrupt"/>
        <interrupt name="SECUMOD" index="49" module-instance="SECUMOD" caption="Security Module"/>
        <interrupt name="SECURAM" index="50" module-instance="SECURAM" caption="Secret RAM"/>
        <interrupt name="SFR" index="51" module-instance="SFR" caption="Special Function Register"/>
        <interrupt name="HSMC" index="53" module-instance="HSMC" caption="Static Memory Controller - NAND Flash Controller"/>
        <interrupt name="XDMAC0" index="54" module-instance="XDMAC0" caption="DMA 0, mem to periph, 32 Channels"/>
        <interrupt name="XDMAC1" index="55" module-instance="XDMAC1" caption="DMA 1, mem to periph, 32 Channels"/>
        <interrupt name="XDMAC2" index="56" module-instance="XDMAC2" caption="DMA 2, mem to mem, 4 Channels"/>
        <interrupt name="ACC" index="57" module-instance="ACC" caption="Analog Comparator Controller"/>
        <interrupt name="ADC" index="58" module-instance="ADC" caption="Analog-to-Digital Converter"/>
        <interrupt name="AES" index="59" module-instance="AES" caption="Advanced Encryption Standard"/>
        <interrupt name="ARM" index="61" module-instance="ARM" caption="Cortex-A7 Core0 interrupt"/>
        <interrupt name="ASRC" index="62" module-instance="ASRC" caption="Asynchronous Sample Rate Converter"/>
        <interrupt name="CPKCC" index="64" module-instance="CPKCC" caption="Classic Public Key Cryptography Controller"/>
        <interrupt name="CSI" index="65" module-instance="CSI" caption="Camera Serial Interface 2 between ISC and MIPI PHY"/>
        <interrupt name="CSI2DC" index="66" module-instance="CSI2DC" caption="CSI to Demultiplexer Controller"/>
        <interrupt name="FLEXCOM0" index="70" module-instance="FLEXCOM0" caption="Flexcom 0"/>
        <interrupt name="FLEXCOM1" index="71" module-instance="FLEXCOM1" caption="Flexcom 1"/>
        <interrupt name="FLEXCOM2" index="72" module-instance="FLEXCOM2" caption="Flexcom 2"/>
        <interrupt name="FLEXCOM3" index="73" module-instance="FLEXCOM3" caption="Flexcom 3"/>
        <interrupt name="FLEXCOM4" index="74" module-instance="FLEXCOM4" caption="Flexcom 4"/>
        <interrupt name="FLEXCOM5" index="75" module-instance="FLEXCOM5" caption="Flexcom 5"/>
        <interrupt name="FLEXCOM6" index="76" module-instance="FLEXCOM6" caption="Flexcom 6"/>
        <interrupt name="FLEXCOM7" index="77" module-instance="FLEXCOM7" caption="Flexcom 7"/>
        <interrupt name="FLEXCOM8" index="78" module-instance="FLEXCOM8" caption="Flexcom 8"/>
        <interrupt name="FLEXCOM9" index="79" module-instance="FLEXCOM9" caption="Flexcom 9"/>
        <interrupt name="FLEXCOM10" index="80" module-instance="FLEXCOM10" caption="Flexcom 10"/>
        <interrupt name="FLEXCOM11" index="81" module-instance="FLEXCOM11" caption="Flexcom 11"/>
        <interrupt name="GMAC0" index="83" module-instance="GMAC0" caption="Gigabit Ethernet MAC"/>
        <interrupt name="GMAC1" index="84" module-instance="GMAC1" caption="Ethernet MAC"/>
        <interrupt name="GMAC0_TSU" index="85" module-instance="GMAC0" caption="Gigabit Ethernet MAC - Time Stamp Unit Generic Clock - No Interrupt"/>
        <interrupt name="GMAC1_TSU" index="86" module-instance="GMAC1" caption="Ethernet MAC - Time Stamp Unit Generic Clock - No Interrupt"/>
        <interrupt name="ICM" index="87" module-instance="ICM" caption="Integrity Check Monitor"/>
        <interrupt name="ISC" index="88" module-instance="ISC" caption="Camera Interface"/>
        <interrupt name="I2SMCC0" index="89" module-instance="I2SMCC0" caption="Inter-IC Sound Controller 0"/>
        <interrupt name="I2SMCC1" index="90" module-instance="I2SMCC1" caption="Inter-IC Sound Controller 1"/>
        <interrupt name="MATRIX" index="92" module-instance="MATRIX" caption="HSS AHB Matrix"/>
        <interrupt name="MCAN0_INT0" index="93" module-instance="MCAN0" caption="Master CAN 0"/>
        <interrupt name="MCAN1_INT0" index="94" module-instance="MCAN1" caption="Master CAN 1"/>
        <interrupt name="MCAN2_INT0" index="95" module-instance="MCAN2" caption="Master CAN 2"/>
        <interrupt name="MCAN3_INT0" index="96" module-instance="MCAN3" caption="Master CAN 3"/>
        <interrupt name="MCAN4_INT0" index="97" module-instance="MCAN4" caption="Master CAN 4"/>
        <interrupt name="MCAN5_INT0" index="98" module-instance="MCAN5" caption="Master CAN 5"/>
        <interrupt name="OTPC" index="99" module-instance="OTPC" caption="One Time Programmable memory Controller"/>
        <interrupt name="PDMC0" index="100" module-instance="PDMC0" caption="Pulse Density Modulation Interface Controller 0"/>
        <interrupt name="PDMC1" index="101" module-instance="PDMC1" caption="Pulse Density Modulation Interface Controller 1"/>
        <interrupt name="PIT64B0" index="102" module-instance="PIT64B0" caption="64-bit Periodic Interval Timer 0"/>
        <interrupt name="PIT64B1" index="103" module-instance="PIT64B1" caption="64-bit Periodic Interval Timer 1"/>
        <interrupt name="PIT64B2" index="104" module-instance="PIT64B2" caption="64-bit Periodic Interval Timer 2"/>
        <interrupt name="PIT64B3" index="105" module-instance="PIT64B3" caption="64-bit Periodic Interval Timer 3"/>
        <interrupt name="PIT64B4" index="106" module-instance="PIT64B4" caption="64-bit Periodic Interval Timer 4"/>
        <interrupt name="PIT64B5" index="107" module-instance="PIT64B5" caption="64-bit Periodic Interval Timer 5"/>
        <interrupt name="PWM" index="109" module-instance="PWM" caption="Pulse Width Modulation"/>
        <interrupt name="QSPI0" index="110" module-instance="QSPI0" caption="Quad IO Serial Peripheral Interface 0"/>
        <interrupt name="QSPI1" index="111" module-instance="QSPI1" caption="Quad IO Serial Peripheral Interface 1"/>
        <interrupt name="SDMMC0" index="112" module-instance="SDMMC0" caption="Ultra High Speed SD Host controller 0 (eMMC 5.1)"/>
        <interrupt name="SDMMC1" index="113" module-instance="SDMMC1" caption="Ultra High Speed SD Host controller 1 (eMMC 4.51)"/>
        <interrupt name="SDMMC2" index="114" module-instance="SDMMC2" caption="Ultra High Speed SD Host controller 2 (eMMC 4.51)"/>
        <interrupt name="SHA" index="115" module-instance="SHA" caption="Secure Hash Algorithm"/>
        <interrupt name="SPDIFRX" index="116" module-instance="SPDIFRX" caption="Sony Philips Digital Interface RX"/>
        <interrupt name="SPDIFTX" index="117" module-instance="SPDIFTX" caption="Sony Philips Digital Interface TX"/>
        <interrupt name="SSC0" index="118" module-instance="SSC0" caption="Synchronous Serial Interface 0"/>
        <interrupt name="SSC1" index="119" module-instance="SSC1" caption="Synchronous Serial Interface 1"/>
        <interrupt name="TC0_CH0" index="120" module-instance="TC0" caption="32-bit Timer Counter 0 Channel 0 interrupt"/>
        <interrupt name="TC0_CH1" index="121" module-instance="TC0" caption="32-bit Timer Counter 0 Channel 1 interrupt"/>
        <interrupt name="TC0_CH2" index="122" module-instance="TC0" caption="32-bit Timer Counter 0 Channel 2 interrupt"/>
        <interrupt name="TC1_CH0" index="123" module-instance="TC1" caption="32-bit Timer Counter 1 Channel 0 interrupt"/>
        <interrupt name="TC1_CH1" index="124" module-instance="TC1" caption="32-bit Timer Counter 1 Channel 1 interrupt"/>
        <interrupt name="TC1_CH2" index="125" module-instance="TC1" caption="32-bit Timer Counter 1 Channel 2 interrupt"/>
        <interrupt name="TCPCA" index="126" module-instance="TCPCA" caption="USB Type-C Port Controller A"/>
        <interrupt name="TCPCB" index="127" module-instance="TCPCB" caption="USB Type-C Port Controller B"/>
        <interrupt name="TDES" index="128" module-instance="TDES" caption="Triple Data Encryption System"/>
        <interrupt name="TRNG" index="129" module-instance="TRNG" caption="True Random Number Generator"/>
        <interrupt name="TZAESB_NS" index="130" module-instance="TZAESB" caption="TrustZone Advanced Encryption Standard Bridge Non-Secure (Clocks &amp; Interrupt)"/>
        <interrupt name="TZAESB_NS_SINT" index="131" module-instance="TZAESB" caption="TrustZone Advanced Encryption Standard Bridge Non-Secure (Interrupt only)"/>
        <interrupt name="TZAESB_S" index="132" module-instance="TZAESB" caption="TrustZone Advanced Encryption Standard Bridge Secure"/>
        <interrupt name="TZAESB_S_SINT" index="133" module-instance="TZAESB" caption="TrustZone Advanced Encryption Standard Bridge Secure (Interrupt only)"/>
        <interrupt name="TZC" index="134" module-instance="TZC" caption="TrustZone Address Space Controller (TZC-400)"/>
        <interrupt name="TZPM" index="135" module-instance="TZPM" caption="TrustZone Peripheral Manager"/>
        <interrupt name="UDPHSA" index="136" module-instance="UDPHSA" caption="USB Device High Speed A"/>
        <interrupt name="UDPHSB" index="137" module-instance="UDPHSB" caption="USB Device High Speed B"/>
        <interrupt name="UHPHS" index="138" module-instance="UHPHS" caption="USB Host Controller High Speed"/>
        <interrupt name="ARM_NPMUIRQ" index="142" module-instance="ARM" caption="Performance Monitoring Unit interrupt"/>
        <interrupt name="ARM_NAXIERRIRQ" index="143" module-instance="ARM" caption="AXI transaction error interrupt"/>
        <interrupt name="XDMAC0_SINT" index="144" module-instance="XDMAC0" caption="DMA 0, mem to periph, 32 Channels, Secure INTerrupt"/>
        <interrupt name="XDMAC1_SINT" index="145" module-instance="XDMAC1" caption="DMA 1, mem to periph, 32 Channels, Secure INTerrupt"/>
        <interrupt name="XDMAC2_SINT" index="146" module-instance="XDMAC2" caption="DMA 2, mem to mem, 4 Channels, Secure INTerrupt"/>
        <interrupt name="AES_SINT" index="147" module-instance="AES" caption="Advanced Encryption Standard, Secure INTerrupt"/>
        <interrupt name="GMAC0_Q1" index="148" module-instance="GMAC0" caption="GMAC0 Queue 1 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 1"/>
        <interrupt name="GMAC0_Q2" index="149" module-instance="GMAC0" caption="GMAC0 Queue 2 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 2"/>
        <interrupt name="GMAC0_Q3" index="150" module-instance="GMAC0" caption="GMAC0 Queue 3 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 3"/>
        <interrupt name="GMAC0_Q4" index="151" module-instance="GMAC0" caption="GMAC0 Queue 4 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 4"/>
        <interrupt name="GMAC0_Q5" index="152" module-instance="GMAC0" caption="GMAC0 Queue 5 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 5"/>
        <interrupt name="GMAC1_Q1" index="153" module-instance="GMAC1" caption="GMAC1 Queue 1 Interrupt signal toggled on a DMA write to the first word of each DMA data buffer associated with queue 1"/>
        <interrupt name="ICM_SINT" index="154" module-instance="ICM" caption="Integrity Check Monitor, Secure INTerrupt"/>
        <interrupt name="MCAN0_INT1" index="155" module-instance="MCAN0" caption="MCAN0 interrupt1"/>
        <interrupt name="MCAN1_INT1" index="156" module-instance="MCAN1" caption="MCAN1 interrupt1"/>
        <interrupt name="MCAN2_INT1" index="157" module-instance="MCAN2" caption="MCAN2 interrupt1"/>
        <interrupt name="MCAN3_INT1" index="158" module-instance="MCAN3" caption="MCAN3 interrupt1"/>
        <interrupt name="MCAN4_INT1" index="159" module-instance="MCAN4" caption="MCAN4 interrupt1"/>
        <interrupt name="MCAN5_INT1" index="160" module-instance="MCAN5" caption="MCAN5 interrupt1"/>
        <interrupt name="PIOA_SINT" index="161" module-instance="PIOA" caption="For PIO 0 to 31, Secure INTerrupt"/>
        <interrupt name="PIOB_SINT" index="162" module-instance="PIOB" caption="For PIO 32 to 63, Secure INTerrupt"/>
        <interrupt name="PIOC_SINT" index="163" module-instance="PIOC" caption="For PIO 64 to 95, Secure INTerrupt"/>
        <interrupt name="PIOD_SINT" index="164" module-instance="PIOD" caption="For PIO 96 to 127, Secure INTerrupt"/>
        <interrupt name="PIOE_SINT" index="165" module-instance="PIOE" caption="For PIO 128 to 136, Secure INTerrupt"/>
        <interrupt name="PIT64B0_SINT" index="167" module-instance="PIT64B0" caption="64-bit Periodic Interval Timer 0, Secure INTerrupt"/>
        <interrupt name="PIT64B1_SINT" index="168" module-instance="PIT64B1" caption="64-bit Periodic Interval Timer 1, Secure INTerrupt"/>
        <interrupt name="PIT64B2_SINT" index="169" module-instance="PIT64B2" caption="64-bit Periodic Interval Timer 2, Secure INTerrupt"/>
        <interrupt name="PIT64B3_SINT" index="170" module-instance="PIT64B3" caption="64-bit Periodic Interval Timer 3, Secure INTerrupt"/>
        <interrupt name="PIT64B4_SINT" index="171" module-instance="PIT64B4" caption="64-bit Periodic Interval Timer 4, Secure INTerrupt"/>
        <interrupt name="PIT64B5_SINT" index="172" module-instance="PIT64B5" caption="64-bit Periodic Interval Timer 5, Secure INTerrupt"/>
        <interrupt name="SDMMC0_TIMER" index="173" module-instance="SDMMC0" caption="Ultra High Speed SD Host controller 0 (eMMC 5.1) Timer interrupt"/>
        <interrupt name="SDMMC1_TIMER" index="174" module-instance="SDMMC1" caption="Ultra High Speed SD Host controller 1 (eMMC 4.51) Timer interrupt"/>
        <interrupt name="SDMMC2_TIMER" index="175" module-instance="SDMMC2" caption="Ultra High Speed SD Host controller 2 (eMMC 4.51) Timer interrupt"/>
        <interrupt name="SHA_SINT" index="176" module-instance="SHA" caption="Secure Hash Algorithm, Secure INTerrupt"/>
        <interrupt name="TC0_SINT0" index="177" module-instance="TC0" caption="32-bit Timer Counter 0 Channel 0, Secure INTerrupt"/>
        <interrupt name="TC0_SINT1" index="178" module-instance="TC0" caption="32-bit Timer Counter 0 Channel 1, Secure INTerrupt"/>
        <interrupt name="TC0_SINT2" index="179" module-instance="TC0" caption="32-bit Timer Counter 0 Channel 2"/>
        <interrupt name="TC1_SINT0" index="180" module-instance="TC1" caption="32-bit Timer Counter 1 Channel 0, Secure INTerrupt"/>
        <interrupt name="TC1_SINT1" index="181" module-instance="TC1" caption="32-bit Timer Counter 1 Channel 1, Secure INTerrupt"/>
        <interrupt name="TC1_SINT2" index="182" module-instance="TC1" caption="32-bit Timer Counter 1 Channel 2, Secure INTerrupt"/>
        <interrupt name="TDES_SINT" index="183" module-instance="TDES" caption="Triple Data Encryption System, Secure INTerrupt"/>
        <interrupt name="TRNG_SINT" index="184" module-instance="TRNG" caption="True Random Number Generator, Secure INTerrupt"/>
        <interrupt name="EIC_EXT_IRQ0" index="185" module-instance="EIC" caption="External Interrupt controller, External Interrupt ID0"/>
        <interrupt name="EIC_EXT_IRQ1" index="186" module-instance="EIC" caption="External Interrupt controller, External Interrupt ID1"/>
      </interrupts>
      <interfaces>
        <interface name="JTAG" type="samjtag"/>
        <interface name="SWD" type="swd"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="JTAGID" value="0x05B4203F"/>
          <property name="CHIPID_CIDR" value="0x80162110"/>
          <property name="CHIPID_EXID" value="0x00000020"/>
        </property-group>
        <property-group name="NAMING_RULES">
          <property name="SUBSTRUCTURE_PREFIX" value="true"/>
        </property-group>
      </property-groups>
    </device>
  </devices>
  <modules>
    <module name="ACC" id="04597" version="211" caption="Analog Comparator Controller">
      <register-group name="ACC" caption="Analog Comparator Controller">
        <register name="ACC_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="ACC_CR__SWRST"/>
        </register>
        <register name="ACC_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="SELMINUS" caption="Selection for Minus Comparator Input" mask="0x7" values="ACC_MR__SELMINUS"/>
          <bitfield name="SELPLUS" caption="Selection For Plus Comparator Input" mask="0x70" values="ACC_MR__SELPLUS"/>
          <bitfield name="ACEN" caption="Analog Comparator Enable" mask="0x100" values="ACC_MR__ACEN"/>
          <bitfield name="EDGETYP" caption="Edge Type" mask="0x600" values="ACC_MR__EDGETYP"/>
          <bitfield name="INV" caption="Invert Comparator Output" mask="0x1000" values="ACC_MR__INV"/>
          <bitfield name="SELFS" caption="Selection Of Fault Source" mask="0x2000" values="ACC_MR__SELFS"/>
          <bitfield name="FE" caption="Fault Enable" mask="0x4000" values="ACC_MR__FE"/>
        </register>
        <register name="ACC_IER" offset="0x24" rw="W" size="4" atomic-op="set:ACC_IMR" caption="Interrupt Enable Register">
          <bitfield name="CE" caption="Comparison Edge" mask="0x1" values="ACC_IER__CE"/>
        </register>
        <register name="ACC_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:ACC_IMR" caption="Interrupt Disable Register">
          <bitfield name="CE" caption="Comparison Edge" mask="0x1" values="ACC_IDR__CE"/>
        </register>
        <register name="ACC_IMR" offset="0x2C" rw="R" size="4" initval="0" caption="Interrupt Mask Register">
          <bitfield name="CE" caption="Comparison Edge" mask="0x1" values="ACC_IMR__CE"/>
        </register>
        <register name="ACC_ISR" offset="0x30" rw="R" size="4" initval="0" caption="Interrupt Status Register">
          <bitfield name="CE" caption="Comparison Edge (cleared on read)" mask="0x1" values="ACC_ISR__CE"/>
          <bitfield name="SCO" caption="Synchronized Comparator Output" mask="0x2"/>
          <bitfield name="MASK" caption="Flag Mask" mask="0x80000000" values="ACC_ISR__MASK"/>
        </register>
        <register name="ACC_ACR" offset="0x94" rw="RW" size="4" initval="0x00000000" caption="Analog Control Register">
          <bitfield name="MSEL" caption="Masking Period Selection" mask="0x1" values="ACC_ACR__MSEL"/>
        </register>
        <register name="ACC_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Configuration Enable" mask="0x1" values="ACC_WPMR__WPEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="ACC_WPMR__WPKEY"/>
        </register>
        <register name="ACC_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="ACC_WPSR__WPVS"/>
        </register>
      </register-group>
      <value-group name="ACC_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the module." value="1"/>
      </value-group>
      <value-group name="ACC_MR__SELMINUS">
        <value name="VBG" caption="Selects VBG" value="0"/>
        <value name="ACC_INN1" caption="Selects ACC_INN1" value="1"/>
        <value name="ACC_INN2" caption="Selects ACC_INN2" value="2"/>
        <value name="ACC_INN3" caption="Selects ACC_INN3" value="3"/>
      </value-group>
      <value-group name="ACC_MR__SELPLUS">
        <value name="ACC_INP0" caption="Selects ACC_INP0" value="0"/>
        <value name="ACC_INP1" caption="Selects ACC_INP1" value="1"/>
        <value name="ACC_INP2" caption="Selects ACC_INP2" value="2"/>
        <value name="ACC_INP3" caption="Selects ACC_INP3" value="3"/>
      </value-group>
      <value-group name="ACC_MR__ACEN">
        <value name="DIS" caption="Analog comparator disabled." value="0"/>
        <value name="EN" caption="Analog comparator enabled." value="1"/>
      </value-group>
      <value-group name="ACC_MR__EDGETYP">
        <value name="RISING" caption="Only rising edge of comparator output" value="0"/>
        <value name="FALLING" caption="Falling edge of comparator output" value="1"/>
        <value name="ANY" caption="Any edge of comparator output" value="2"/>
      </value-group>
      <value-group name="ACC_MR__INV">
        <value name="DIS" caption="Analog comparator output is directly processed." value="0"/>
        <value name="EN" caption="Analog comparator output is inverted prior to being processed." value="1"/>
      </value-group>
      <value-group name="ACC_MR__SELFS">
        <value name="CE" caption="The CE flag is used to drive the FAULT output." value="0"/>
        <value name="OUTPUT" caption="The output of the analog comparator flag is used to drive the FAULT output." value="1"/>
      </value-group>
      <value-group name="ACC_MR__FE">
        <value name="DIS" caption="The FAULT output is tied to 0." value="0"/>
        <value name="EN" caption="The FAULT output is driven by the signal defined by SELFS." value="1"/>
      </value-group>
      <value-group name="ACC_IER__CE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when the selected edge (defined by EDGETYP) occurs." value="1"/>
      </value-group>
      <value-group name="ACC_IDR__CE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when the selected edge (defined by EDGETYP) occurs." value="1"/>
      </value-group>
      <value-group name="ACC_IMR__CE">
        <value name="0" caption="The interrupt is disabled." value="0"/>
        <value name="1" caption="The interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ACC_ISR__CE">
        <value name="0" caption="No edge occurred (defined by EDGETYP) on analog comparator output since the last read of ACC_ISR." value="0"/>
        <value name="1" caption="A selected edge (defined by EDGETYP) on analog comparator output occurred since the last read of ACC_ISR." value="1"/>
      </value-group>
      <value-group name="ACC_ISR__MASK">
        <value name="0" caption="The CE flag and SCO value are valid." value="0"/>
        <value name="1" caption="The CE flag and SCO value are invalid." value="1"/>
      </value-group>
      <value-group name="ACC_ACR__MSEL">
        <value name="0" caption="Masks AC output for 16 peripheral clock periods after any write access in ACC_MR or ACC_CR." value="0"/>
        <value name="1" caption="Masks AC output for 128 peripheral clock periods after any write access in ACC_MR or ACC_CR." value="1"/>
      </value-group>
      <value-group name="ACC_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x414343 (&quot;ACC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x414343 (&quot;ACC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="ACC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." value="0x414343"/>
      </value-group>
      <value-group name="ACC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of ACC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation (WPEN = 1) has occurred since the last read of ACC_WPSR." value="1"/>
      </value-group>
    </module>
    <module name="ADC" id="44134" version="A03" caption="Analog-to-Digital Converter">
      <register-group name="ADC" caption="Analog-to-Digital Converter">
        <register name="ADC_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="ADC_CR__SWRST"/>
          <bitfield name="START" caption="Start Conversion" mask="0x2" values="ADC_CR__START"/>
          <bitfield name="SWFIFO" caption="Software FIFO Reset" mask="0x8" values="ADC_CR__SWFIFO"/>
          <bitfield name="CMPRST" caption="Comparison Restart" mask="0x10" values="ADC_CR__CMPRST"/>
        </register>
        <register name="ADC_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="TRGSEL" caption="Trigger Selection" mask="0xE" values="ADC_MR__TRGSEL"/>
          <bitfield name="SLEEP" caption="Sleep Mode" mask="0x20" values="ADC_MR__SLEEP"/>
          <bitfield name="FWUP" caption="Fast Wakeup" mask="0x40" values="ADC_MR__FWUP"/>
          <bitfield name="PRESCAL" caption="Prescaler Rate Selection" mask="0xFF00"/>
          <bitfield name="STARTUP" caption="Startup Time" mask="0xF0000" values="ADC_MR__STARTUP"/>
          <bitfield name="ANACH" caption="Analog Change" mask="0x800000" values="ADC_MR__ANACH"/>
          <bitfield name="TRACKTIM" caption="Tracking Time" mask="0xF000000"/>
          <bitfield name="TRANSFER" caption="Transfer Time" mask="0x30000000"/>
          <bitfield name="USEQ" caption="User Sequence Enable" mask="0x80000000" values="ADC_MR__USEQ"/>
        </register>
        <register name="ADC_SEQR1" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Channel Sequence Register 1">
          <bitfield name="USCH1" caption="User Sequence Number 1" mask="0xF"/>
          <bitfield name="USCH2" caption="User Sequence Number 2" mask="0xF0"/>
          <bitfield name="USCH3" caption="User Sequence Number 3" mask="0xF00"/>
          <bitfield name="USCH4" caption="User Sequence Number 4" mask="0xF000"/>
          <bitfield name="USCH5" caption="User Sequence Number 5" mask="0xF0000"/>
          <bitfield name="USCH6" caption="User Sequence Number 6" mask="0xF00000"/>
          <bitfield name="USCH7" caption="User Sequence Number 7" mask="0xF000000"/>
          <bitfield name="USCH8" caption="User Sequence Number 8" mask="0xF0000000"/>
        </register>
        <register name="ADC_SEQR2" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Channel Sequence Register 2">
          <bitfield name="USCH9" caption="User Sequence Number 9" mask="0xF"/>
          <bitfield name="USCH10" caption="User Sequence Number 10" mask="0xF0"/>
          <bitfield name="USCH11" caption="User Sequence Number 11" mask="0xF00"/>
          <bitfield name="USCH12" caption="User Sequence Number 12" mask="0xF000"/>
          <bitfield name="USCH13" caption="User Sequence Number 13" mask="0xF0000"/>
          <bitfield name="USCH14" caption="User Sequence Number 14" mask="0xF00000"/>
          <bitfield name="USCH15" caption="User Sequence Number 15" mask="0xF000000"/>
          <bitfield name="USCH16" caption="User Sequence Number 16" mask="0xF0000000"/>
        </register>
        <register name="ADC_CHER" offset="0x10" rw="W" size="4" atomic-op="set:ADC_CHSR" caption="Channel Enable Register">
          <bitfield name="CH0" caption="Channel 0 Enable" mask="0x1" values="ADC_CHER__CH0"/>
          <bitfield name="CH1" caption="Channel 1 Enable" mask="0x2" values="ADC_CHER__CH1"/>
          <bitfield name="CH2" caption="Channel 2 Enable" mask="0x4" values="ADC_CHER__CH2"/>
          <bitfield name="CH3" caption="Channel 3 Enable" mask="0x8" values="ADC_CHER__CH3"/>
          <bitfield name="CH4" caption="Channel 4 Enable" mask="0x10" values="ADC_CHER__CH4"/>
          <bitfield name="CH5" caption="Channel 5 Enable" mask="0x20" values="ADC_CHER__CH5"/>
          <bitfield name="CH6" caption="Channel 6 Enable" mask="0x40" values="ADC_CHER__CH6"/>
          <bitfield name="CH7" caption="Channel 7 Enable" mask="0x80" values="ADC_CHER__CH7"/>
          <bitfield name="CH8" caption="Channel 8 Enable" mask="0x100" values="ADC_CHER__CH8"/>
          <bitfield name="CH9" caption="Channel 9 Enable" mask="0x200" values="ADC_CHER__CH9"/>
          <bitfield name="CH10" caption="Channel 10 Enable" mask="0x400" values="ADC_CHER__CH10"/>
          <bitfield name="CH11" caption="Channel 11 Enable" mask="0x800" values="ADC_CHER__CH11"/>
          <bitfield name="CH12" caption="Channel 12 Enable" mask="0x1000" values="ADC_CHER__CH12"/>
          <bitfield name="CH13" caption="Channel 13 Enable" mask="0x2000" values="ADC_CHER__CH13"/>
          <bitfield name="CH14" caption="Channel 14 Enable" mask="0x4000" values="ADC_CHER__CH14"/>
          <bitfield name="CH15" caption="Channel 15 Enable" mask="0x8000" values="ADC_CHER__CH15"/>
          <bitfield name="CH30" caption="Channel 30 Enable" mask="0x40000000" values="ADC_CHER__CH30"/>
          <bitfield name="CH31" caption="Channel 31 Enable" mask="0x80000000" values="ADC_CHER__CH31"/>
        </register>
        <register name="ADC_CHDR" offset="0x14" rw="W" size="4" atomic-op="clear:ADC_CHSR" caption="Channel Disable Register">
          <bitfield name="CH0" caption="Channel 0 Disable" mask="0x1" values="ADC_CHDR__CH0"/>
          <bitfield name="CH1" caption="Channel 1 Disable" mask="0x2" values="ADC_CHDR__CH1"/>
          <bitfield name="CH2" caption="Channel 2 Disable" mask="0x4" values="ADC_CHDR__CH2"/>
          <bitfield name="CH3" caption="Channel 3 Disable" mask="0x8" values="ADC_CHDR__CH3"/>
          <bitfield name="CH4" caption="Channel 4 Disable" mask="0x10" values="ADC_CHDR__CH4"/>
          <bitfield name="CH5" caption="Channel 5 Disable" mask="0x20" values="ADC_CHDR__CH5"/>
          <bitfield name="CH6" caption="Channel 6 Disable" mask="0x40" values="ADC_CHDR__CH6"/>
          <bitfield name="CH7" caption="Channel 7 Disable" mask="0x80" values="ADC_CHDR__CH7"/>
          <bitfield name="CH8" caption="Channel 8 Disable" mask="0x100" values="ADC_CHDR__CH8"/>
          <bitfield name="CH9" caption="Channel 9 Disable" mask="0x200" values="ADC_CHDR__CH9"/>
          <bitfield name="CH10" caption="Channel 10 Disable" mask="0x400" values="ADC_CHDR__CH10"/>
          <bitfield name="CH11" caption="Channel 11 Disable" mask="0x800" values="ADC_CHDR__CH11"/>
          <bitfield name="CH12" caption="Channel 12 Disable" mask="0x1000" values="ADC_CHDR__CH12"/>
          <bitfield name="CH13" caption="Channel 13 Disable" mask="0x2000" values="ADC_CHDR__CH13"/>
          <bitfield name="CH14" caption="Channel 14 Disable" mask="0x4000" values="ADC_CHDR__CH14"/>
          <bitfield name="CH15" caption="Channel 15 Disable" mask="0x8000" values="ADC_CHDR__CH15"/>
          <bitfield name="CH30" caption="Channel 30 Disable" mask="0x40000000" values="ADC_CHDR__CH30"/>
          <bitfield name="CH31" caption="Channel 31 Disable" mask="0x80000000" values="ADC_CHDR__CH31"/>
        </register>
        <register name="ADC_CHSR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Channel Status Register">
          <bitfield name="CH0" caption="Channel 0 Status" mask="0x1" values="ADC_CHSR__CH0"/>
          <bitfield name="CH1" caption="Channel 1 Status" mask="0x2" values="ADC_CHSR__CH1"/>
          <bitfield name="CH2" caption="Channel 2 Status" mask="0x4" values="ADC_CHSR__CH2"/>
          <bitfield name="CH3" caption="Channel 3 Status" mask="0x8" values="ADC_CHSR__CH3"/>
          <bitfield name="CH4" caption="Channel 4 Status" mask="0x10" values="ADC_CHSR__CH4"/>
          <bitfield name="CH5" caption="Channel 5 Status" mask="0x20" values="ADC_CHSR__CH5"/>
          <bitfield name="CH6" caption="Channel 6 Status" mask="0x40" values="ADC_CHSR__CH6"/>
          <bitfield name="CH7" caption="Channel 7 Status" mask="0x80" values="ADC_CHSR__CH7"/>
          <bitfield name="CH8" caption="Channel 8 Status" mask="0x100" values="ADC_CHSR__CH8"/>
          <bitfield name="CH9" caption="Channel 9 Status" mask="0x200" values="ADC_CHSR__CH9"/>
          <bitfield name="CH10" caption="Channel 10 Status" mask="0x400" values="ADC_CHSR__CH10"/>
          <bitfield name="CH11" caption="Channel 11 Status" mask="0x800" values="ADC_CHSR__CH11"/>
          <bitfield name="CH12" caption="Channel 12 Status" mask="0x1000" values="ADC_CHSR__CH12"/>
          <bitfield name="CH13" caption="Channel 13 Status" mask="0x2000" values="ADC_CHSR__CH13"/>
          <bitfield name="CH14" caption="Channel 14 Status" mask="0x4000" values="ADC_CHSR__CH14"/>
          <bitfield name="CH15" caption="Channel 15 Status" mask="0x8000" values="ADC_CHSR__CH15"/>
          <bitfield name="CH30" caption="Channel 30 Status" mask="0x40000000" values="ADC_CHSR__CH30"/>
          <bitfield name="CH31" caption="Channel 31 Status" mask="0x80000000" values="ADC_CHSR__CH31"/>
        </register>
        <register name="ADC_LCDR" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Last Converted Data Register">
          <mode name="DEFAULT"/>
          <mode name="NO_OSR"/>
          <bitfield modes="NO_OSR" name="NO_OSR_LDATA" caption="Last Data Converted when No Oversampling" mask="0xFFF"/>
          <bitfield modes="NO_OSR" name="NO_OSR_CHNB" caption="Channel Number when No Oversampling" mask="0xF000"/>
          <bitfield modes="DEFAULT" name="LDATA" caption="Last Data Converted" mask="0xFFFF"/>
          <bitfield modes="DEFAULT" name="CHNBOSR" caption="Channel Number in Oversampling Mode" mask="0x1F000000"/>
        </register>
        <register name="ADC_IER" offset="0x24" rw="W" size="4" atomic-op="set:ADC_IMR" caption="Interrupt Enable Register">
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="RXEMPTY" caption="Receive FIFO Empty Interrupt Enable" mask="0x2"/>
          <bitfield name="RXFULL" caption="Receive FIFO Full Interrupt Enable" mask="0x4"/>
          <bitfield name="RXCHUNK" caption="Receive FIFO Chunk Interrupt Enable" mask="0x8"/>
          <bitfield name="RXUDR" caption="Receive Under Flow Interrupt Enable" mask="0x10"/>
          <bitfield name="RXOVR" caption="Receive Over Flow Interrupt Enable" mask="0x20"/>
          <bitfield name="EOS" caption="End Of Sequence Interrupt Enable" mask="0x40000"/>
          <bitfield name="TEMPCHG" caption="Temperature Change Interrupt Enable" mask="0x80000"/>
          <bitfield name="DRDY" caption="Data Ready Interrupt Enable" mask="0x1000000"/>
          <bitfield name="GOVRE" caption="General Overrun Error Interrupt Enable" mask="0x2000000"/>
          <bitfield name="COMPE" caption="Comparison Event Interrupt Enable" mask="0x4000000"/>
        </register>
        <register name="ADC_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:ADC_IMR" caption="Interrupt Disable Register">
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="RXEMPTY" caption="Receive FIFO Empty Interrupt Disable" mask="0x2"/>
          <bitfield name="RXFULL" caption="Receive FIFO Full Interrupt Disable" mask="0x4"/>
          <bitfield name="RXCHUNK" caption="Receive FIFO Chunk Interrupt Disable" mask="0x8"/>
          <bitfield name="RXUDR" caption="Receive Under Flow Interrupt Disable" mask="0x10"/>
          <bitfield name="RXOVR" caption="Receive Over Flow Interrupt Disable" mask="0x20"/>
          <bitfield name="EOS" caption="End Of Sequence Interrupt Disable" mask="0x40000"/>
          <bitfield name="TEMPCHG" caption="Temperature Change Interrupt Disable" mask="0x80000"/>
          <bitfield name="DRDY" caption="Data Ready Interrupt Disable" mask="0x1000000"/>
          <bitfield name="GOVRE" caption="General Overrun Error Interrupt Disable" mask="0x2000000"/>
          <bitfield name="COMPE" caption="Comparison Event Interrupt Disable" mask="0x4000000"/>
        </register>
        <register name="ADC_IMR" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Mask" mask="0x1"/>
          <bitfield name="RXEMPTY" caption="Receive FIFO Empty Interrupt Mask" mask="0x2"/>
          <bitfield name="RXFULL" caption="Receive FIFO Full Interrupt Mask" mask="0x4"/>
          <bitfield name="RXCHUNK" caption="Receive FIFO Chunk Interrupt Mask" mask="0x8"/>
          <bitfield name="RXUDR" caption="Receive Under Flow Interrupt Mask" mask="0x10"/>
          <bitfield name="RXOVR" caption="Receive Over Flow Interrupt Mask" mask="0x20"/>
          <bitfield name="EOS" caption="End Of Sequence Interrupt Mask" mask="0x40000"/>
          <bitfield name="TEMPCHG" caption="Temperature Change Interrupt Mask" mask="0x80000"/>
          <bitfield name="DRDY" caption="Data Ready Interrupt Mask" mask="0x1000000"/>
          <bitfield name="GOVRE" caption="General Overrun Error Interrupt Mask" mask="0x2000000"/>
          <bitfield name="COMPE" caption="Comparison Event Interrupt Mask" mask="0x4000000"/>
        </register>
        <register name="ADC_ISR" offset="0x30" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="RXRDY" caption="Receive Ready (cleared on read)" mask="0x1" values="ADC_ISR__RXRDY"/>
          <bitfield name="RXEMPTY" caption="Receive FIFO Empty (cleared on read)" mask="0x2" values="ADC_ISR__RXEMPTY"/>
          <bitfield name="RXFULL" caption="Receive FIFO Full (cleared on read)" mask="0x4" values="ADC_ISR__RXFULL"/>
          <bitfield name="RXCHUNK" caption="Receive FIFO Chunk (cleared on read)" mask="0x8" values="ADC_ISR__RXCHUNK"/>
          <bitfield name="RXUDR" caption="Receive Under Flow (cleared on read)" mask="0x10" values="ADC_ISR__RXUDR"/>
          <bitfield name="RXOVR" caption="Receive Over Flow (cleared on read)" mask="0x20" values="ADC_ISR__RXOVR"/>
          <bitfield name="EOS" caption="End Of Sequence (cleared on read)" mask="0x40000" values="ADC_ISR__EOS"/>
          <bitfield name="TEMPCHG" caption="Temperature Change (cleared on read)" mask="0x80000" values="ADC_ISR__TEMPCHG"/>
          <bitfield name="DRDY" caption="Data Ready (automatically set / cleared)" mask="0x1000000" values="ADC_ISR__DRDY"/>
          <bitfield name="GOVRE" caption="General Overrun Error (cleared on read)" mask="0x2000000" values="ADC_ISR__GOVRE"/>
          <bitfield name="COMPE" caption="Comparison Event (cleared on read)" mask="0x4000000" values="ADC_ISR__COMPE"/>
        </register>
        <register name="ADC_EOC_IER" offset="0x34" rw="W" size="4" atomic-op="set:ADC_EOC_IMR" caption="End Of Conversion Interrupt Enable Register">
          <bitfield name="EOC0" caption="End of Conversion Interrupt Enable 0" mask="0x1" values="ADC_EOC_IER__EOC0"/>
          <bitfield name="EOC1" caption="End of Conversion Interrupt Enable 1" mask="0x2" values="ADC_EOC_IER__EOC1"/>
          <bitfield name="EOC2" caption="End of Conversion Interrupt Enable 2" mask="0x4" values="ADC_EOC_IER__EOC2"/>
          <bitfield name="EOC3" caption="End of Conversion Interrupt Enable 3" mask="0x8" values="ADC_EOC_IER__EOC3"/>
          <bitfield name="EOC4" caption="End of Conversion Interrupt Enable 4" mask="0x10" values="ADC_EOC_IER__EOC4"/>
          <bitfield name="EOC5" caption="End of Conversion Interrupt Enable 5" mask="0x20" values="ADC_EOC_IER__EOC5"/>
          <bitfield name="EOC6" caption="End of Conversion Interrupt Enable 6" mask="0x40" values="ADC_EOC_IER__EOC6"/>
          <bitfield name="EOC7" caption="End of Conversion Interrupt Enable 7" mask="0x80" values="ADC_EOC_IER__EOC7"/>
          <bitfield name="EOC8" caption="End of Conversion Interrupt Enable 8" mask="0x100" values="ADC_EOC_IER__EOC8"/>
          <bitfield name="EOC9" caption="End of Conversion Interrupt Enable 9" mask="0x200" values="ADC_EOC_IER__EOC9"/>
          <bitfield name="EOC10" caption="End of Conversion Interrupt Enable 10" mask="0x400" values="ADC_EOC_IER__EOC10"/>
          <bitfield name="EOC11" caption="End of Conversion Interrupt Enable 11" mask="0x800" values="ADC_EOC_IER__EOC11"/>
          <bitfield name="EOC12" caption="End of Conversion Interrupt Enable 12" mask="0x1000" values="ADC_EOC_IER__EOC12"/>
          <bitfield name="EOC13" caption="End of Conversion Interrupt Enable 13" mask="0x2000" values="ADC_EOC_IER__EOC13"/>
          <bitfield name="EOC14" caption="End of Conversion Interrupt Enable 14" mask="0x4000" values="ADC_EOC_IER__EOC14"/>
          <bitfield name="EOC15" caption="End of Conversion Interrupt Enable 15" mask="0x8000" values="ADC_EOC_IER__EOC15"/>
          <bitfield name="EOC30" caption="End of Conversion Interrupt Enable 30" mask="0x40000000" values="ADC_EOC_IER__EOC30"/>
          <bitfield name="EOC31" caption="End of Conversion Interrupt Enable 31" mask="0x80000000" values="ADC_EOC_IER__EOC31"/>
        </register>
        <register name="ADC_EOC_IDR" offset="0x38" rw="W" size="4" atomic-op="clear:ADC_EOC_IMR" caption="End Of Conversion Interrupt Disable Register">
          <bitfield name="EOC0" caption="End of Conversion Interrupt Disable 0" mask="0x1" values="ADC_EOC_IDR__EOC0"/>
          <bitfield name="EOC1" caption="End of Conversion Interrupt Disable 1" mask="0x2" values="ADC_EOC_IDR__EOC1"/>
          <bitfield name="EOC2" caption="End of Conversion Interrupt Disable 2" mask="0x4" values="ADC_EOC_IDR__EOC2"/>
          <bitfield name="EOC3" caption="End of Conversion Interrupt Disable 3" mask="0x8" values="ADC_EOC_IDR__EOC3"/>
          <bitfield name="EOC4" caption="End of Conversion Interrupt Disable 4" mask="0x10" values="ADC_EOC_IDR__EOC4"/>
          <bitfield name="EOC5" caption="End of Conversion Interrupt Disable 5" mask="0x20" values="ADC_EOC_IDR__EOC5"/>
          <bitfield name="EOC6" caption="End of Conversion Interrupt Disable 6" mask="0x40" values="ADC_EOC_IDR__EOC6"/>
          <bitfield name="EOC7" caption="End of Conversion Interrupt Disable 7" mask="0x80" values="ADC_EOC_IDR__EOC7"/>
          <bitfield name="EOC8" caption="End of Conversion Interrupt Disable 8" mask="0x100" values="ADC_EOC_IDR__EOC8"/>
          <bitfield name="EOC9" caption="End of Conversion Interrupt Disable 9" mask="0x200" values="ADC_EOC_IDR__EOC9"/>
          <bitfield name="EOC10" caption="End of Conversion Interrupt Disable 10" mask="0x400" values="ADC_EOC_IDR__EOC10"/>
          <bitfield name="EOC11" caption="End of Conversion Interrupt Disable 11" mask="0x800" values="ADC_EOC_IDR__EOC11"/>
          <bitfield name="EOC12" caption="End of Conversion Interrupt Disable 12" mask="0x1000" values="ADC_EOC_IDR__EOC12"/>
          <bitfield name="EOC13" caption="End of Conversion Interrupt Disable 13" mask="0x2000" values="ADC_EOC_IDR__EOC13"/>
          <bitfield name="EOC14" caption="End of Conversion Interrupt Disable 14" mask="0x4000" values="ADC_EOC_IDR__EOC14"/>
          <bitfield name="EOC15" caption="End of Conversion Interrupt Disable 15" mask="0x8000" values="ADC_EOC_IDR__EOC15"/>
          <bitfield name="EOC30" caption="End of Conversion Interrupt Disable 30" mask="0x40000000" values="ADC_EOC_IDR__EOC30"/>
          <bitfield name="EOC31" caption="End of Conversion Interrupt Disable 31" mask="0x80000000" values="ADC_EOC_IDR__EOC31"/>
        </register>
        <register name="ADC_EOC_IMR" offset="0x3C" rw="R" size="4" initval="0x00000000" caption="End Of Conversion Interrupt Mask Register">
          <bitfield name="EOC0" caption="End of Conversion Interrupt Mask 0" mask="0x1" values="ADC_EOC_IMR__EOC0"/>
          <bitfield name="EOC1" caption="End of Conversion Interrupt Mask 1" mask="0x2" values="ADC_EOC_IMR__EOC1"/>
          <bitfield name="EOC2" caption="End of Conversion Interrupt Mask 2" mask="0x4" values="ADC_EOC_IMR__EOC2"/>
          <bitfield name="EOC3" caption="End of Conversion Interrupt Mask 3" mask="0x8" values="ADC_EOC_IMR__EOC3"/>
          <bitfield name="EOC4" caption="End of Conversion Interrupt Mask 4" mask="0x10" values="ADC_EOC_IMR__EOC4"/>
          <bitfield name="EOC5" caption="End of Conversion Interrupt Mask 5" mask="0x20" values="ADC_EOC_IMR__EOC5"/>
          <bitfield name="EOC6" caption="End of Conversion Interrupt Mask 6" mask="0x40" values="ADC_EOC_IMR__EOC6"/>
          <bitfield name="EOC7" caption="End of Conversion Interrupt Mask 7" mask="0x80" values="ADC_EOC_IMR__EOC7"/>
          <bitfield name="EOC8" caption="End of Conversion Interrupt Mask 8" mask="0x100" values="ADC_EOC_IMR__EOC8"/>
          <bitfield name="EOC9" caption="End of Conversion Interrupt Mask 9" mask="0x200" values="ADC_EOC_IMR__EOC9"/>
          <bitfield name="EOC10" caption="End of Conversion Interrupt Mask 10" mask="0x400" values="ADC_EOC_IMR__EOC10"/>
          <bitfield name="EOC11" caption="End of Conversion Interrupt Mask 11" mask="0x800" values="ADC_EOC_IMR__EOC11"/>
          <bitfield name="EOC12" caption="End of Conversion Interrupt Mask 12" mask="0x1000" values="ADC_EOC_IMR__EOC12"/>
          <bitfield name="EOC13" caption="End of Conversion Interrupt Mask 13" mask="0x2000" values="ADC_EOC_IMR__EOC13"/>
          <bitfield name="EOC14" caption="End of Conversion Interrupt Mask 14" mask="0x4000" values="ADC_EOC_IMR__EOC14"/>
          <bitfield name="EOC15" caption="End of Conversion Interrupt Mask 15" mask="0x8000" values="ADC_EOC_IMR__EOC15"/>
          <bitfield name="EOC30" caption="End of Conversion Interrupt Mask 30" mask="0x40000000" values="ADC_EOC_IMR__EOC30"/>
          <bitfield name="EOC31" caption="End of Conversion Interrupt Mask 31" mask="0x80000000" values="ADC_EOC_IMR__EOC31"/>
        </register>
        <register name="ADC_EOC_ISR" offset="0x40" rw="R" size="4" initval="0x00000000" caption="End Of Conversion Interrupt Status Register">
          <bitfield name="EOC0" caption="End of Conversion 0 (automatically set / cleared)" mask="0x1" values="ADC_EOC_ISR__EOC0"/>
          <bitfield name="EOC1" caption="End of Conversion 1 (automatically set / cleared)" mask="0x2" values="ADC_EOC_ISR__EOC1"/>
          <bitfield name="EOC2" caption="End of Conversion 2 (automatically set / cleared)" mask="0x4" values="ADC_EOC_ISR__EOC2"/>
          <bitfield name="EOC3" caption="End of Conversion 3 (automatically set / cleared)" mask="0x8" values="ADC_EOC_ISR__EOC3"/>
          <bitfield name="EOC4" caption="End of Conversion 4 (automatically set / cleared)" mask="0x10" values="ADC_EOC_ISR__EOC4"/>
          <bitfield name="EOC5" caption="End of Conversion 5 (automatically set / cleared)" mask="0x20" values="ADC_EOC_ISR__EOC5"/>
          <bitfield name="EOC6" caption="End of Conversion 6 (automatically set / cleared)" mask="0x40" values="ADC_EOC_ISR__EOC6"/>
          <bitfield name="EOC7" caption="End of Conversion 7 (automatically set / cleared)" mask="0x80" values="ADC_EOC_ISR__EOC7"/>
          <bitfield name="EOC8" caption="End of Conversion 8 (automatically set / cleared)" mask="0x100" values="ADC_EOC_ISR__EOC8"/>
          <bitfield name="EOC9" caption="End of Conversion 9 (automatically set / cleared)" mask="0x200" values="ADC_EOC_ISR__EOC9"/>
          <bitfield name="EOC10" caption="End of Conversion 10 (automatically set / cleared)" mask="0x400" values="ADC_EOC_ISR__EOC10"/>
          <bitfield name="EOC11" caption="End of Conversion 11 (automatically set / cleared)" mask="0x800" values="ADC_EOC_ISR__EOC11"/>
          <bitfield name="EOC12" caption="End of Conversion 12 (automatically set / cleared)" mask="0x1000" values="ADC_EOC_ISR__EOC12"/>
          <bitfield name="EOC13" caption="End of Conversion 13 (automatically set / cleared)" mask="0x2000" values="ADC_EOC_ISR__EOC13"/>
          <bitfield name="EOC14" caption="End of Conversion 14 (automatically set / cleared)" mask="0x4000" values="ADC_EOC_ISR__EOC14"/>
          <bitfield name="EOC15" caption="End of Conversion 15 (automatically set / cleared)" mask="0x8000" values="ADC_EOC_ISR__EOC15"/>
          <bitfield name="EOC30" caption="End of Conversion 30 (automatically set / cleared)" mask="0x40000000" values="ADC_EOC_ISR__EOC30"/>
          <bitfield name="EOC31" caption="End of Conversion 31 (automatically set / cleared)" mask="0x80000000" values="ADC_EOC_ISR__EOC31"/>
        </register>
        <register name="ADC_TEMPMR" offset="0x44" rw="RW" size="4" initval="0x00000000" caption="Temperature Sensor Mode Register">
          <bitfield name="TEMPON" caption="Temperature Sensor On" mask="0x1" values="ADC_TEMPMR__TEMPON"/>
          <bitfield name="TEMPCMPMOD" caption="Temperature Comparison Mode" mask="0x30" values="ADC_TEMPMR__TEMPCMPMOD"/>
        </register>
        <register name="ADC_TEMPCWR" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="Temperature Compare Window Register">
          <bitfield name="TLOWTHRES" caption="Temperature Low Threshold" mask="0xFFF"/>
          <bitfield name="THIGHTHRES" caption="Temperature High Threshold" mask="0xFFF0000"/>
        </register>
        <register name="ADC_OVER" offset="0x4C" rw="R" size="4" initval="0x00000000" caption="Overrun Status Register">
          <bitfield name="OVRE0" caption="Overrun Error 0" mask="0x1" values="ADC_OVER__OVRE0"/>
          <bitfield name="OVRE1" caption="Overrun Error 1" mask="0x2" values="ADC_OVER__OVRE1"/>
          <bitfield name="OVRE2" caption="Overrun Error 2" mask="0x4" values="ADC_OVER__OVRE2"/>
          <bitfield name="OVRE3" caption="Overrun Error 3" mask="0x8" values="ADC_OVER__OVRE3"/>
          <bitfield name="OVRE4" caption="Overrun Error 4" mask="0x10" values="ADC_OVER__OVRE4"/>
          <bitfield name="OVRE5" caption="Overrun Error 5" mask="0x20" values="ADC_OVER__OVRE5"/>
          <bitfield name="OVRE6" caption="Overrun Error 6" mask="0x40" values="ADC_OVER__OVRE6"/>
          <bitfield name="OVRE7" caption="Overrun Error 7" mask="0x80" values="ADC_OVER__OVRE7"/>
          <bitfield name="OVRE8" caption="Overrun Error 8" mask="0x100" values="ADC_OVER__OVRE8"/>
          <bitfield name="OVRE9" caption="Overrun Error 9" mask="0x200" values="ADC_OVER__OVRE9"/>
          <bitfield name="OVRE10" caption="Overrun Error 10" mask="0x400" values="ADC_OVER__OVRE10"/>
          <bitfield name="OVRE11" caption="Overrun Error 11" mask="0x800" values="ADC_OVER__OVRE11"/>
          <bitfield name="OVRE12" caption="Overrun Error 12" mask="0x1000" values="ADC_OVER__OVRE12"/>
          <bitfield name="OVRE13" caption="Overrun Error 13" mask="0x2000" values="ADC_OVER__OVRE13"/>
          <bitfield name="OVRE14" caption="Overrun Error 14" mask="0x4000" values="ADC_OVER__OVRE14"/>
          <bitfield name="OVRE15" caption="Overrun Error 15" mask="0x8000" values="ADC_OVER__OVRE15"/>
          <bitfield name="OVRE30" caption="Overrun Error 30" mask="0x40000000" values="ADC_OVER__OVRE30"/>
          <bitfield name="OVRE31" caption="Overrun Error 31" mask="0x80000000" values="ADC_OVER__OVRE31"/>
        </register>
        <register name="ADC_EMR" offset="0x50" rw="RW" size="4" initval="0x00000000" caption="Extended Mode Register">
          <bitfield name="CMPMODE" caption="Comparison Mode" mask="0x3" values="ADC_EMR__CMPMODE"/>
          <bitfield name="CMPTYPE" caption="Comparison Type" mask="0x4" values="ADC_EMR__CMPTYPE"/>
          <bitfield name="CMPSEL" caption="Comparison Selected Channel" mask="0x1F0"/>
          <bitfield name="CMPALL" caption="Compare All Channels" mask="0x200" values="ADC_EMR__CMPALL"/>
          <bitfield name="CMPFILTER" caption="Compare Event Filtering" mask="0x3000"/>
          <bitfield name="OSR" caption="Over Sampling Rate" mask="0x70000" values="ADC_EMR__OSR"/>
          <bitfield name="ASTE" caption="Averaging on Single Trigger Event" mask="0x100000" values="ADC_EMR__ASTE"/>
          <bitfield name="SRCCLK" caption="External Clock Selection" mask="0x200000" values="ADC_EMR__SRCCLK"/>
          <bitfield name="TRACKX" caption="Tracking Time x4, x8 or x16" mask="0xC00000" values="ADC_EMR__TRACKX"/>
          <bitfield name="TAG" caption="ADC_LCDR Tag" mask="0x1000000" values="ADC_EMR__TAG"/>
          <bitfield name="SIGNMODE" caption="Sign Mode" mask="0x6000000" values="ADC_EMR__SIGNMODE"/>
          <bitfield name="ADCMODE" caption="ADC Running Mode" mask="0x30000000" values="ADC_EMR__ADCMODE"/>
          <bitfield name="ALTCH" caption="Alternate Channel Selection (Safety)" mask="0x40000000" values="ADC_EMR__ALTCH"/>
        </register>
        <register name="ADC_CWR" offset="0x54" rw="RW" size="4" initval="0x00000000" caption="Compare Window Register">
          <bitfield name="LOWTHRES" caption="Low Threshold" mask="0xFFFF"/>
          <bitfield name="HIGHTHRES" caption="High Threshold" mask="0xFFFF0000"/>
        </register>
        <register name="ADC_CCR" offset="0x5C" rw="RW" size="4" initval="0x00000000" caption="Channel Configuration Register">
          <bitfield name="DIFF0" caption="Differential Inputs for Channel 0" mask="0x1" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF1" caption="Differential Inputs for Channel 1" mask="0x2" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF2" caption="Differential Inputs for Channel 2" mask="0x4" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF3" caption="Differential Inputs for Channel 3" mask="0x8" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF4" caption="Differential Inputs for Channel 4" mask="0x10" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF5" caption="Differential Inputs for Channel 5" mask="0x20" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF6" caption="Differential Inputs for Channel 6" mask="0x40" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF7" caption="Differential Inputs for Channel 7" mask="0x80" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF8" caption="Differential Inputs for Channel 8" mask="0x100" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF9" caption="Differential Inputs for Channel 9" mask="0x200" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF10" caption="Differential Inputs for Channel 10" mask="0x400" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF11" caption="Differential Inputs for Channel 11" mask="0x800" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF12" caption="Differential Inputs for Channel 12" mask="0x1000" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF13" caption="Differential Inputs for Channel 13" mask="0x2000" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF14" caption="Differential Inputs for Channel 14" mask="0x4000" values="ADC_CCR__DIFF"/>
          <bitfield name="DIFF15" caption="Differential Inputs for Channel 15" mask="0x8000" values="ADC_CCR__DIFF"/>
        </register>
        <register name="ADC_CDR" offset="0x60" rw="R" size="4" count="32" initval="0x00000000" caption="Channel Data Register x">
          <bitfield name="DATA" caption="Converted Data" mask="0xFFFF"/>
        </register>
        <register name="ADC_ACR" offset="0xE0" rw="RW" size="4" initval="0x00000101" caption="Analog Control Register">
          <bitfield name="SRCLCH" caption="Source Last Channel." mask="0x10000" values="ADC_ACR__SRCLCH"/>
        </register>
        <register name="ADC_FMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="FIFO Mode Register">
          <bitfield name="ENFIFO" caption="Enable FIFO" mask="0x1" values="ADC_FMR__ENFIFO"/>
          <bitfield name="ENLEVEL" caption="Enable Level" mask="0x2" values="ADC_FMR__ENLEVEL"/>
          <bitfield name="CHUNK" caption="Chunk Size" mask="0xF0"/>
          <bitfield name="FIFOCNT" caption="FIFO Count (read-only)" mask="0xFF0000"/>
        </register>
        <register name="ADC_TRGR" offset="0x100" rw="RW" size="4" initval="0x00000000" caption="Trigger Register">
          <bitfield name="TRGMOD" caption="Trigger Mode" mask="0x7" values="ADC_TRGR__TRGMOD"/>
          <bitfield name="TRGPER" caption="Trigger Period" mask="0xFFFFFF00"/>
        </register>
        <register name="ADC_COSR" offset="0x104" rw="RW" size="4" initval="0x00000000" caption="Correction Select Register">
          <bitfield name="CSEL" caption="Channel Correction Select" mask="0x1F"/>
        </register>
        <register name="ADC_CVR" offset="0x108" rw="RW" size="4" initval="0x00000000" caption="Correction Values Register">
          <bitfield name="OFFSETCORR" caption="Offset Correction" mask="0xFFFF"/>
          <bitfield name="GAINCORR" caption="Gain Correction" mask="0xFFFF0000"/>
        </register>
        <register name="ADC_CECR" offset="0x10C" rw="RW" size="4" initval="0x00000000" caption="Channel Error Correction Register">
          <bitfield name="ECORR0" caption="Error Correction Enable for Channel 0" mask="0x1" values="ADC_CECR__ECORR0"/>
          <bitfield name="ECORR1" caption="Error Correction Enable for Channel 1" mask="0x2" values="ADC_CECR__ECORR1"/>
          <bitfield name="ECORR2" caption="Error Correction Enable for Channel 2" mask="0x4" values="ADC_CECR__ECORR2"/>
          <bitfield name="ECORR3" caption="Error Correction Enable for Channel 3" mask="0x8" values="ADC_CECR__ECORR3"/>
          <bitfield name="ECORR4" caption="Error Correction Enable for Channel 4" mask="0x10" values="ADC_CECR__ECORR4"/>
          <bitfield name="ECORR5" caption="Error Correction Enable for Channel 5" mask="0x20" values="ADC_CECR__ECORR5"/>
          <bitfield name="ECORR6" caption="Error Correction Enable for Channel 6" mask="0x40" values="ADC_CECR__ECORR6"/>
          <bitfield name="ECORR7" caption="Error Correction Enable for Channel 7" mask="0x80" values="ADC_CECR__ECORR7"/>
          <bitfield name="ECORR8" caption="Error Correction Enable for Channel 8" mask="0x100" values="ADC_CECR__ECORR8"/>
          <bitfield name="ECORR9" caption="Error Correction Enable for Channel 9" mask="0x200" values="ADC_CECR__ECORR9"/>
          <bitfield name="ECORR10" caption="Error Correction Enable for Channel 10" mask="0x400" values="ADC_CECR__ECORR10"/>
          <bitfield name="ECORR11" caption="Error Correction Enable for Channel 11" mask="0x800" values="ADC_CECR__ECORR11"/>
          <bitfield name="ECORR12" caption="Error Correction Enable for Channel 12" mask="0x1000" values="ADC_CECR__ECORR12"/>
          <bitfield name="ECORR13" caption="Error Correction Enable for Channel 13" mask="0x2000" values="ADC_CECR__ECORR13"/>
          <bitfield name="ECORR14" caption="Error Correction Enable for Channel 14" mask="0x4000" values="ADC_CECR__ECORR14"/>
          <bitfield name="ECORR15" caption="Error Correction Enable for Channel 15" mask="0x8000" values="ADC_CECR__ECORR15"/>
          <bitfield name="ECORR30" caption="Error Correction Enable for Channel 30" mask="0x40000000" values="ADC_CECR__ECORR30"/>
          <bitfield name="ECORR31" caption="Error Correction Enable for Channel 31" mask="0x80000000" values="ADC_CECR__ECORR31"/>
        </register>
        <register name="ADC_WPMR" offset="0x118" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="ADC_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="ADC_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Register Enable" mask="0x4" values="ADC_WPMR__WPCREN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="ADC_WPMR__WPKEY"/>
        </register>
        <register name="ADC_WPSR" offset="0x11C" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="ADC_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
        </register>
      </register-group>
      <value-group name="ADC_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the ADC, simulating a hardware reset." value="1"/>
      </value-group>
      <value-group name="ADC_CR__START">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Begins analog-to-digital conversion." value="1"/>
      </value-group>
      <value-group name="ADC_CR__SWFIFO">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the internal FIFO, simulating a hardware reset." value="1"/>
      </value-group>
      <value-group name="ADC_CR__CMPRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Stops the conversion result storage until the next comparison match." value="1"/>
      </value-group>
      <value-group name="ADC_MR__TRGSEL">
        <value name="ADC_TRIG0" caption="ADTRG" value="0"/>
        <value name="ADC_TRIG1" caption="TIOA0 TC0" value="1"/>
        <value name="ADC_TRIG2" caption="TIOA1 TC0" value="2"/>
        <value name="ADC_TRIG3" caption="TIOA2 TC0" value="3"/>
        <value name="ADC_TRIG4" caption="PWM event line 0" value="4"/>
        <value name="ADC_TRIG5" caption="PWM event line 1" value="5"/>
        <value name="ADC_TRIG6" caption="TIOA3/ACC" value="6"/>
        <value name="ADC_TRIG7" caption="RTCOUT0" value="7"/>
      </value-group>
      <value-group name="ADC_MR__SLEEP">
        <value name="NORMAL" caption="Normal mode: The ADC core and reference voltage circuitry are kept on between conversions." value="0x0"/>
        <value name="SLEEP" caption="Sleep mode: The wakeup time can be modified by programming the FWUP bit." value="0x1"/>
      </value-group>
      <value-group name="ADC_MR__FWUP">
        <value name="OFF" caption="If SLEEP is 1, then both ADC core and reference voltage circuitry are off between conversions." value="0x0"/>
        <value name="ON" caption="If SLEEP is 1, then Fast Wakeup Sleep mode: The voltage reference is on between conversions and ADC core is off." value="0x1"/>
      </value-group>
      <value-group name="ADC_MR__STARTUP">
        <value name="SUT0" caption="0 period of ADCCLK" value="0"/>
        <value name="SUT8" caption="8 periods of ADCCLK" value="1"/>
        <value name="SUT16" caption="16 periods of ADCCLK" value="2"/>
        <value name="SUT24" caption="24 periods of ADCCLK" value="3"/>
        <value name="SUT64" caption="64 periods of ADCCLK" value="4"/>
        <value name="SUT80" caption="80 periods of ADCCLK" value="5"/>
        <value name="SUT96" caption="96 periods of ADCCLK" value="6"/>
        <value name="SUT112" caption="112 periods of ADCCLK" value="7"/>
        <value name="SUT512" caption="512 periods of ADCCLK" value="8"/>
        <value name="SUT576" caption="576 periods of ADCCLK" value="9"/>
        <value name="SUT640" caption="640 periods of ADCCLK" value="10"/>
        <value name="SUT704" caption="704 periods of ADCCLK" value="11"/>
        <value name="SUT768" caption="768 periods of ADCCLK" value="12"/>
        <value name="SUT832" caption="832 periods of ADCCLK" value="13"/>
        <value name="SUT896" caption="896 periods of ADCCLK" value="14"/>
        <value name="SUT960" caption="960 periods of ADCCLK" value="15"/>
      </value-group>
      <value-group name="ADC_MR__ANACH">
        <value name="NONE" caption="No analog change on channel switching: DIFF0 is used for all channels." value="0x0"/>
        <value name="ALLOWED" caption="Allows different analog settings for each channel. See ADC Channel Configuration Register." value="0x1"/>
      </value-group>
      <value-group name="ADC_MR__USEQ">
        <value name="NUM_ORDER" caption="Normal mode: The controller converts channels in a simple numeric order depending only on the channel index." value="0x0"/>
        <value name="REG_ORDER" caption="User Sequence mode: The sequence respects what is defined in ADC_SEQR1 and ADC_SEQR2 and can be used to convert the same channel several times." value="0x1"/>
      </value-group>
      <value-group name="ADC_CHER__CH0">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH1">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH2">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH3">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH4">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH5">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH6">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH7">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH8">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH9">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH10">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH11">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH12">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH13">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH14">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH15">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH30">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHER__CH31">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH0">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH1">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH2">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH3">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH4">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH5">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH6">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH7">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH8">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH9">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH10">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH11">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH12">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH13">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH14">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH15">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH30">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHDR__CH31">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding channel." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH0">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH1">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH2">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH3">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH4">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH5">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH6">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH7">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH8">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH9">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH10">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH11">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH12">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH13">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH14">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH15">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH30">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_CHSR__CH31">
        <value name="0" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is disabled." value="0"/>
        <value name="1" caption="The corresponding channel (or part of sequence, see ADC_SEQyR.USCHx) is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__RXRDY">
        <value name="0" caption="FIFO has been empty since the last read of ADC_ISR." value="0"/>
        <value name="1" caption="One element has been written since the last read of ADC_ISR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__RXEMPTY">
        <value name="0" caption="FIFO has not been empty since the last read of ADC_ISR." value="0"/>
        <value name="1" caption="FIFO has been empty since the last read of ADC_ISR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__RXFULL">
        <value name="0" caption="FIFO has not been full since the last read of ADC_ISR." value="0"/>
        <value name="1" caption="FIFO has been full since the last read of ADC_ISR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__RXCHUNK">
        <value name="0" caption="The number of written elements in the FIFO has been lower than or not equal to chunk_size since the last read of ADC_ISR." value="0"/>
        <value name="1" caption="The number of written elements in the FIFO has been greater than or equal to chunk_size since the last read of ADC_ISR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__RXUDR">
        <value name="0" caption="No general underrun error occurred since the last read of ADC_ISR." value="0"/>
        <value name="1" caption="At least one general underrun error has occurred since the last read of ADC_ISR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__RXOVR">
        <value name="0" caption="No general overrun error occurred since the last read of ADC_ISR." value="0"/>
        <value name="1" caption="At least one general overrun error has occurred since the last read of ADC_ISR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__EOS">
        <value name="0" caption="No sequence is in progress or the sequence is not finished. This flag is cleared when reading ADC_ISR." value="0"/>
        <value name="1" caption="The sequence is complete." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__TEMPCHG">
        <value name="0" caption="There is no comparison match (defined in the Temperature Compare Window register (ADC_TEMPCWR) since the last read of ADC_ISR." value="0"/>
        <value name="1" caption="The temperature value reported on ADC_CDRmax (max=highest index) has changed since the last read of ADC_ISR, according to what is defined in ADC_TEMPTMR and ADC_TEMPCWR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__DRDY">
        <value name="0" caption="No data has been converted since the last read of ADC_LCDR." value="0"/>
        <value name="1" caption="At least one data has been converted and is available in ADC_LCDR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__GOVRE">
        <value name="0" caption="No general overrun error occurred since the last read of ADC_ISR." value="0"/>
        <value name="1" caption="At least one general overrun error has occurred since the last read of ADC_ISR." value="1"/>
      </value-group>
      <value-group name="ADC_ISR__COMPE">
        <value name="0" caption="No comparison event occurred since the last read of ADC_ISR." value="0"/>
        <value name="1" caption="At least one comparison event (defined in ADC_EMR and ADC_CWR) has occurred since the last read of ADC_ISR." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC0">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC1">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC2">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC3">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC4">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC5">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC6">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC7">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC8">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC9">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC10">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC11">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC12">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC13">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC14">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC15">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC30">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IER__EOC31">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC0">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC1">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC2">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC3">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC4">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC5">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC6">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC7">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC8">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC9">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC10">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC11">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC12">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC13">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC14">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC15">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC30">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IDR__EOC31">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC0">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC1">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC2">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC3">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC4">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC5">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC6">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC7">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC8">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC9">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC10">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC11">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC12">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC13">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC14">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC15">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC30">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_IMR__EOC31">
        <value name="0" caption="The corresponding interrupt is disabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC0">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC1">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC2">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC3">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC4">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC5">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC6">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC7">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC8">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC9">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC10">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC11">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC12">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC13">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC14">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC15">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC30">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_EOC_ISR__EOC31">
        <value name="0" caption="The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers." value="0"/>
        <value name="1" caption="The corresponding analog channel is enabled and conversion is complete." value="1"/>
      </value-group>
      <value-group name="ADC_TEMPMR__TEMPON">
        <value name="0" caption="The temperature sensor is not enabled." value="0"/>
        <value name="1" caption="The temperature sensor is enabled and the measurements are triggered." value="1"/>
      </value-group>
      <value-group name="ADC_TEMPMR__TEMPCMPMOD">
        <value name="LOW" caption="Generates the TEMPCHG flag in ADC_ISR when the converted data is lower than the low threshold of the window." value="0"/>
        <value name="HIGH" caption="Generates the TEMPCHG flag in ADC_ISR when the converted data is higher than the high threshold of the window." value="1"/>
        <value name="IN" caption="Generates the TEMPCHG flag in ADC_ISR when the converted data is in the comparison window." value="2"/>
        <value name="OUT" caption="Generates the TEMPCHG flag in ADC_ISR when the converted data is out of the comparison window." value="3"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE0">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE1">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE2">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE3">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE4">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE5">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE6">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE7">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE8">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE9">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE10">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE11">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE12">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE13">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE14">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE15">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE30">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_OVER__OVRE31">
        <value name="0" caption="No overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="0"/>
        <value name="1" caption="An overrun error has occurred on the corresponding channel since the last read of ADC_OVER." value="1"/>
      </value-group>
      <value-group name="ADC_EMR__CMPMODE">
        <value name="LOW" caption="When the converted data is lower than the low threshold of the window, generates the COMPE flag in ADC_ISR or, in Partial Wakeup mode, defines the conditions to exit the system from Wait mode." value="0"/>
        <value name="HIGH" caption="When the converted data is higher than the high threshold of the window, generates the COMPE flag in ADC_ISR or, in Partial Wakeup mode, defines the conditions to exit the system from Wait mode." value="1"/>
        <value name="IN" caption="When the converted data is in the comparison window, generates the COMPE flag in ADC_ISR or, in Partial Wakeup mode, defines the conditions to exit the system from Wait mode." value="2"/>
        <value name="OUT" caption="When the converted data is out of the comparison window, generates the COMPE flag in ADC_ISR or, in Partial Wakeup mode, defines the conditions to exit the system from Wait mode." value="3"/>
      </value-group>
      <value-group name="ADC_EMR__CMPTYPE">
        <value name="FLAG_ONLY" caption="Any conversion is performed and comparison function drives the COMPE flag." value="0x0"/>
        <value name="START_CONDITION" caption="Comparison conditions must be met to start the storage of all conversions until ADC_CR.CMPRST is set." value="0x1"/>
      </value-group>
      <value-group name="ADC_EMR__CMPALL">
        <value name="0" caption="Only the channel indicated in CMPSEL is compared." value="0"/>
        <value name="1" caption="All channels are compared." value="1"/>
      </value-group>
      <value-group name="ADC_EMR__OSR">
        <value name="NO_AVERAGE" caption="No averaging. ADC sample rate is maximum." value="0"/>
        <value name="OSR4" caption="1-bit enhanced resolution by averaging. ADC sample rate divided by 4." value="1"/>
        <value name="OSR16" caption="2-bit enhanced resolution by averaging. ADC sample rate divided by 16." value="2"/>
        <value name="OSR64" caption="1-bit enhanced resolution by averaging. ADC sample rate divided by 64" value="3"/>
        <value name="OSR256" caption="2-bit enhanced resolution by averaging. ADC sample rate divided by 256." value="4"/>
      </value-group>
      <value-group name="ADC_EMR__ASTE">
        <value name="MULTI_TRIG_AVERAGE" caption="The average requests several trigger events." value="0x0"/>
        <value name="SINGLE_TRIG_AVERAGE" caption="The average requests only one trigger event." value="0x1"/>
      </value-group>
      <value-group name="ADC_EMR__SRCCLK">
        <value name="PERIPH_CLK" caption="The peripheral clock is the source for the ADC prescaler." value="0"/>
        <value name="GCLK" caption="GCLK is the source clock for the ADC prescaler, thus the ADC clock can be independent of the core/peripheral clock." value="1"/>
      </value-group>
      <value-group name="ADC_EMR__TRACKX">
        <value name="TRACKTIMX1" caption="ADC_MR.TRACKTIM effect is multiplied by 1." value="0"/>
        <value name="TRACKTIMX4" caption="ADC_MR.TRACKTIM effect is multiplied by 4." value="1"/>
        <value name="TRACKTIMX8" caption="ADC_MR.TRACKTIM effect is multiplied by 8" value="2"/>
        <value name="TRACKTIMX16" caption="ADC_MR.TRACKTIM effect is multiplied by 16." value="3"/>
      </value-group>
      <value-group name="ADC_EMR__TAG">
        <value name="0" caption="Sets ADC_LCDR.NO_OSR_CHNB/CHNBOSR to zero." value="0"/>
        <value name="1" caption="Appends the channel number to the conversion result in ADC_LCDR." value="1"/>
      </value-group>
      <value-group name="ADC_EMR__SIGNMODE">
        <value name="SE_UNSG_DF_SIGN" caption="Single-ended channels: unsigned conversions Differential channels: signed conversions" value="0"/>
        <value name="SE_SIGN_DF_UNSG" caption="Single-ended channels: signed conversions Differential channels: unsigned conversions" value="1"/>
        <value name="ALL_UNSIGNED" caption="All channels: unsigned conversions" value="2"/>
        <value name="ALL_SIGNED" caption="All channels: signed conversions" value="3"/>
      </value-group>
      <value-group name="ADC_EMR__ADCMODE">
        <value name="NORMAL" caption="Normal mode of operation." value="0"/>
        <value name="OFFSET_ERROR" caption="Offset Error mode to measure the offset error. See Table 6-6 &quot;ADC Running Modes&quot;." value="1"/>
        <value name="GAIN_ERROR_HIGH" caption="Gain Error mode to measure the gain error. See Table 6-6 &quot;ADC Running Modes&quot;." value="2"/>
        <value name="GAIN_ERROR_LOW" caption="Gain Error mode to measure the gain error. See Table 6-6 &quot;ADC Running Modes&quot;." value="3"/>
      </value-group>
      <value-group name="ADC_EMR__ALTCH">
        <value name="0" caption="The regular channels are selected." value="0"/>
        <value name="1" caption="The alternate channels are selected." value="1"/>
      </value-group>
      <value-group name="ADC_CCR__DIFF">
        <value name="0" caption="Corresponding channel is set in Single-ended mode." value="0"/>
        <value name="1" caption="Corresponding channel is set in Differential mode." value="1"/>
      </value-group>
      <value-group name="ADC_ACR__SRCLCH">
        <value name="VTEMP" caption="The highest index channel is driven by the output of the temperature sensor." value="0x0"/>
        <value name="VBG" caption="The highest index channel is driven by the reference voltage of the temperature sensor." value="0x1"/>
      </value-group>
      <value-group name="ADC_FMR__ENFIFO">
        <value name="0" caption="FIFO is disabled." value="0"/>
        <value name="1" caption="FIFO is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_FMR__ENLEVEL">
        <value name="0" caption="Request to DMA is generated as soon as one data is written in FIFO when FIFO is enabled. CHUNK is not used." value="0"/>
        <value name="1" caption="Request to DMA is generated as soon as the number of written elements in the FIFO is greater than or equal to CHUNK." value="1"/>
      </value-group>
      <value-group name="ADC_TRGR__TRGMOD">
        <value name="NO_TRIGGER" caption="No hardware trigger, only software trigger can start conversions" value="0"/>
        <value name="EXT_TRIG_RISE" caption="Rising edge of the selected trigger event, defined in ADC_MR.TRGSEL" value="1"/>
        <value name="EXT_TRIG_FALL" caption="Falling edge of the selected trigger event" value="2"/>
        <value name="EXT_TRIG_ANY" caption="Any edge of the selected trigger event" value="3"/>
        <value name="PERIOD_TRIG" caption="ADC internal periodic trigger (see TRGPER)" value="5"/>
        <value name="CONTINUOUS" caption="Continuous mode, free run mode" value="6"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR0">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR1">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR2">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR3">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR4">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR5">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR6">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR7">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR8">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR9">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR10">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR11">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR12">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR13">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR14">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR15">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR30">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_CECR__ECORR31">
        <value name="0" caption="Automatic error correction is disabled for channel x." value="0"/>
        <value name="1" caption="Automatic error correction is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="ADC_WPMR__WPEN">
        <value name="0" caption="Disables write protection if WPKEY corresponds to 0x414443 (&quot;ADC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables write protection if WPKEY corresponds to 0x414443 (&quot;ADC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="ADC_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x414443 (&quot;ADC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x414443 (&quot;ADC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="ADC_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control registers if WPKEY corresponds to 0x414443 (&quot;ADC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control registers if WPKEY corresponds to 0x414443 (&quot;ADC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="ADC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit.  Always reads as 0." value="0x414443"/>
      </value-group>
      <value-group name="ADC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of ADC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of ADC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into WPVSRC." value="1"/>
      </value-group>
    </module>
    <module name="AES" id="6149" version="702" caption="Advanced Encryption Standard">
      <register-group name="AES" caption="Advanced Encryption Standard">
        <register name="AES_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="START" caption="Start Processing" mask="0x1" values="AES_CR__START"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x100" values="AES_CR__SWRST"/>
          <bitfield name="UNLOCK" caption="Unlock Processing" mask="0x1000000" values="AES_CR__UNLOCK"/>
        </register>
        <register name="AES_MR" offset="0x4" rw="RW" size="4" initval="0x0" caption="Mode Register">
          <bitfield name="CIPHER" caption="Processing Mode" mask="0x1" values="AES_MR__CIPHER"/>
          <bitfield name="GTAGEN" caption="GCM Automatic Tag Generation Enable" mask="0x2" values="AES_MR__GTAGEN"/>
          <bitfield name="DUALBUFF" caption="Dual Input Buffer" mask="0x8" values="AES_MR__DUALBUFF"/>
          <bitfield name="PROCDLY" caption="Processing Delay" mask="0xF0"/>
          <bitfield name="SMOD" caption="Start Mode" mask="0x300" values="AES_MR__SMOD"/>
          <bitfield name="KEYSIZE" caption="Key Size" mask="0xC00" values="AES_MR__KEYSIZE"/>
          <bitfield name="OPMOD" caption="Operating Mode" mask="0x7000" values="AES_MR__OPMOD"/>
          <bitfield name="LOD" caption="Last Output Data Mode" mask="0x8000" values="AES_MR__LOD"/>
          <bitfield name="CFBS" caption="Cipher Feedback Data Size" mask="0x70000" values="AES_MR__CFBS"/>
          <bitfield name="CKEY" caption="Key" mask="0xF00000" values="AES_MR__CKEY"/>
          <bitfield name="TAMPCLR" caption="Tamper Clear Enable" mask="0x80000000" values="AES_MR__TAMPCLR"/>
        </register>
        <register name="AES_IER" offset="0x10" rw="W" size="4" atomic-op="set:AES_IMR" caption="Interrupt Enable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Enable" mask="0x100"/>
          <bitfield name="TAGRDY" caption="GCM Tag Ready Interrupt Enable" mask="0x10000"/>
          <bitfield name="EOPAD" caption="End of Padding Interrupt Enable" mask="0x20000"/>
          <bitfield name="PLENERR" caption="Padding Length Error Interrupt Enable" mask="0x40000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Enable" mask="0x80000"/>
        </register>
        <register name="AES_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:AES_IMR" caption="Interrupt Disable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Disable" mask="0x100"/>
          <bitfield name="TAGRDY" caption="GCM Tag Ready Interrupt Disable" mask="0x10000"/>
          <bitfield name="EOPAD" caption="End of Padding Interrupt Disable" mask="0x20000"/>
          <bitfield name="PLENERR" caption="Padding Length Error Interrupt Disable" mask="0x40000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Disable" mask="0x80000"/>
        </register>
        <register name="AES_IMR" offset="0x18" rw="R" size="4" initval="0x0" caption="Interrupt Mask Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Mask" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Mask" mask="0x100"/>
          <bitfield name="TAGRDY" caption="GCM Tag Ready Interrupt Mask" mask="0x10000"/>
          <bitfield name="EOPAD" caption="End of Padding Interrupt Mask" mask="0x20000"/>
          <bitfield name="PLENERR" caption="Padding Length Error Interrupt Mask" mask="0x40000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Mask" mask="0x80000"/>
        </register>
        <register name="AES_ISR" offset="0x1C" rw="R" size="4" initval="0x0" caption="Interrupt Status Register">
          <bitfield name="DATRDY" caption="Data Ready (cleared by setting bit START or bit SWRST in AES_CR or by reading AES_ODATARx)" mask="0x1" values="AES_ISR__DATRDY"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Status (cleared by writing SWRST in AES_CR)" mask="0x100" values="AES_ISR__URAD"/>
          <bitfield name="URAT" caption="Unspecified Register Access (cleared by writing SWRST in AES_CR)" mask="0xF000" values="AES_ISR__URAT"/>
          <bitfield name="TAGRDY" caption="GCM Tag Ready" mask="0x10000" values="AES_ISR__TAGRDY"/>
          <bitfield name="EOPAD" caption="End of Padding" mask="0x20000" values="AES_ISR__EOPAD"/>
          <bitfield name="PLENERR" caption="Padding Length Error" mask="0x40000" values="AES_ISR__PLENERR"/>
          <bitfield name="SECE" caption="Security and/or Safety Event (cleared on read)" mask="0x80000" values="AES_ISR__SECE"/>
        </register>
        <register name="AES_KEYWR" offset="0x20" rw="W" size="4" count="8" caption="Key Word Register x">
          <bitfield name="KEYW" caption="Key Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_IDATAR" offset="0x40" rw="W" size="4" count="4" caption="Input Data Register x">
          <bitfield name="IDATA" caption="Input Data Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_ODATAR" offset="0x50" rw="R" size="4" count="4" initval="0x0" caption="Output Data Register x">
          <bitfield name="ODATA" caption="Output Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_IVR" offset="0x60" rw="W" size="4" count="4" caption="Initialization Vector Register x">
          <bitfield name="IV" caption="Initialization Vector" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_AADLENR" offset="0x70" rw="RW" size="4" caption="Additional Authenticated Data Length Register">
          <bitfield name="AADLEN" caption="Additional Authenticated Data Length" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_CLENR" offset="0x74" rw="RW" size="4" caption="Plaintext/Ciphertext Length Register">
          <bitfield name="CLEN" caption="Plaintext/Ciphertext Length" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_GHASHR" offset="0x78" rw="RW" size="4" count="4" caption="GCM Intermediate Hash Word Register x">
          <bitfield name="GHASH" caption="Intermediate GCM Hash Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_TAGR" offset="0x88" rw="R" size="4" count="4" caption="GCM Authentication Tag Word Register x">
          <bitfield name="TAG" caption="GCM Authentication Tag" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_CTRR" offset="0x98" rw="R" size="4" caption="GCM Encryption Counter Value Register">
          <bitfield name="CTR" caption="GCM Encryption Counter" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_GCMHR" offset="0x9C" rw="RW" size="4" count="4" caption="GCM H Word Register x">
          <bitfield name="H" caption="GCM H Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_EMR" offset="0xB0" rw="RW" size="4" initval="0x0" caption="Extended Mode Register">
          <bitfield name="APEN" caption="Auto Padding Enable" mask="0x1" values="AES_EMR__APEN"/>
          <bitfield name="APM" caption="Auto Padding Mode" mask="0x2" values="AES_EMR__APM"/>
          <bitfield name="PLIPEN" caption="Protocol Layer Improved Performance Enable" mask="0x10" values="AES_EMR__PLIPEN"/>
          <bitfield name="PLIPD" caption="Protocol Layer Improved Performance Decipher" mask="0x20" values="AES_EMR__PLIPD"/>
          <bitfield name="PKWL" caption="Private Key Write Lock" mask="0x40" values="AES_EMR__PKWL"/>
          <bitfield name="PKRS" caption="Private Key Internal Register Select" mask="0x80" values="AES_EMR__PKRS"/>
          <bitfield name="PADLEN" caption="Auto Padding Length" mask="0xFF00"/>
          <bitfield name="NHEAD" caption="IPSEC Next Header" mask="0xFF0000"/>
          <bitfield name="BPE" caption="Block Processing End" mask="0x80000000" values="AES_EMR__BPE"/>
        </register>
        <register name="AES_BCNT" offset="0xB4" rw="RW" size="4" initval="0x0" caption="Byte Counter Register">
          <bitfield name="BCNT" caption="Auto Padding Byte Counter" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_TWR" offset="0xC0" rw="RW" size="4" count="4" initval="0x0" caption="Tweak Word Register x">
          <bitfield name="TWEAK" caption="Tweak Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_ALPHAR" offset="0xD0" rw="W" size="4" count="4" caption="Alpha Word Register x">
          <bitfield name="ALPHA" caption="Alpha Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="AES_WPMR" offset="0xE4" rw="RW" size="4" initval="0x0" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Configuration Enable" mask="0x1" values="AES_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interruption Enable" mask="0x2" values="AES_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="AES_WPMR__WPCREN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="AES_WPMR__FIRSTE"/>
          <bitfield name="ACTION" caption="Action on Abnormal Event Detection" mask="0xE0" values="AES_WPMR__ACTION"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="AES_WPMR__WPKEY"/>
        </register>
        <register name="AES_WPSR" offset="0xE8" rw="R" size="4" initval="0x0" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="AES_WPSR__WPVS"/>
          <bitfield name="CGD" caption="Clock Glitch Detected (cleared on read)" mask="0x2" values="AES_WPSR__CGD"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="AES_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="AES_WPSR__SWE"/>
          <bitfield name="PKRPVS" caption="Private Key Internal Register Protection Violation Status (cleared on read)" mask="0x10" values="AES_WPSR__PKRPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0xF000000" values="AES_WPSR__SWETYP"/>
          <bitfield name="ECLASS" caption="Software Error Class (cleared on read)" mask="0x80000000" values="AES_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group name="AES_CR__START">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts manual encryption/decryption process." value="1"/>
      </value-group>
      <value-group name="AES_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the AES. A software-triggered reset of the AES interface is performed." value="1"/>
      </value-group>
      <value-group name="AES_CR__UNLOCK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Unlocks the processing in case of abnormal event detection if AES_WPMR.ACTION &gt; 0." value="1"/>
      </value-group>
      <value-group name="AES_MR__CIPHER">
        <value name="0" caption="Decrypts data." value="0"/>
        <value name="1" caption="Encrypts data." value="1"/>
      </value-group>
      <value-group name="AES_MR__GTAGEN">
        <value name="0" caption="Automatic GCM Tag generation disabled." value="0"/>
        <value name="1" caption="Automatic GCM Tag generation enabled." value="1"/>
      </value-group>
      <value-group name="AES_MR__DUALBUFF">
        <value name="INACTIVE" caption="AES_IDATARx cannot be written during processing of previous block." value="0x0"/>
        <value name="ACTIVE" caption="AES_IDATARx can be written during processing of previous block when SMOD = 2. It speeds up the overall runtime of large files." value="0x1"/>
      </value-group>
      <value-group name="AES_MR__SMOD">
        <value name="MANUAL_START" caption="Manual Mode" value="0"/>
        <value name="AUTO_START" caption="Auto Mode" value="1"/>
        <value name="IDATAR0_START" caption="AES_IDATAR0 access only Auto Mode (DMA)" value="2"/>
      </value-group>
      <value-group name="AES_MR__KEYSIZE">
        <value name="AES128" caption="AES Key Size is 128 bits" value="0"/>
        <value name="AES192" caption="AES Key Size is 192 bits" value="1"/>
        <value name="AES256" caption="AES Key Size is 256 bits" value="2"/>
      </value-group>
      <value-group name="AES_MR__OPMOD">
        <value name="ECB" caption="ECB: Electronic Codebook mode" value="0"/>
        <value name="CBC" caption="CBC: Cipher Block Chaining mode" value="1"/>
        <value name="OFB" caption="OFB: Output Feedback mode" value="2"/>
        <value name="CFB" caption="CFB: Cipher Feedback mode" value="3"/>
        <value name="CTR" caption="CTR: Counter mode (16-bit internal counter)" value="4"/>
        <value name="GCM" caption="GCM: Galois/Counter mode" value="5"/>
        <value name="XTS" caption="XTS: XEX-based tweaked-codebook mode" value="6"/>
      </value-group>
      <value-group name="AES_MR__LOD">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The DATRDY flag is cleared when at least one of the Input Data Registers is written." value="1"/>
      </value-group>
      <value-group name="AES_MR__CFBS">
        <value name="SIZE_128BIT" caption="128-bit" value="0"/>
        <value name="SIZE_64BIT" caption="64-bit" value="1"/>
        <value name="SIZE_32BIT" caption="32-bit" value="2"/>
        <value name="SIZE_16BIT" caption="16-bit" value="3"/>
        <value name="SIZE_8BIT" caption="8-bit" value="4"/>
      </value-group>
      <value-group name="AES_MR__CKEY">
        <value name="PASSWD" caption="This field must be written with 0xE the first time AES_MR is programmed. For subsequent programming of AES_MR, any value can be written, including that of 0xE. Always reads as 0." value="0xE"/>
      </value-group>
      <value-group name="AES_MR__TAMPCLR">
        <value name="0" caption="A tamper detection event has no effect on the AES_KEYWRx key." value="0"/>
        <value name="1" caption="A tamper detection event immediately clears the AES_KEYWRx key." value="1"/>
      </value-group>
      <value-group name="AES_ISR__DATRDY">
        <value name="0" caption="Output data not valid." value="0"/>
        <value name="1" caption="Encryption or decryption process is completed." value="1"/>
      </value-group>
      <value-group name="AES_ISR__URAD">
        <value name="0" caption="No unspecified register access has been detected since the last SWRST." value="0"/>
        <value name="1" caption="At least one unspecified register access has been detected since the last SWRST." value="1"/>
      </value-group>
      <value-group name="AES_ISR__URAT">
        <value name="IDR_WR_PROCESSING" caption="Input Data register written during the data processing when SMOD = 2 mode." value="0"/>
        <value name="ODR_RD_PROCESSING" caption="Output Data register read during the data processing." value="1"/>
        <value name="MR_WR_PROCESSING" caption="Mode register written during the data processing." value="2"/>
        <value name="ODR_RD_SUBKGEN" caption="Output Data register read during the sub-keys generation." value="3"/>
        <value name="MR_WR_SUBKGEN" caption="Mode register written during the sub-keys generation." value="4"/>
        <value name="WOR_RD_ACCESS" caption="Write-only register read access." value="5"/>
      </value-group>
      <value-group name="AES_ISR__TAGRDY">
        <value name="0" caption="GCM Tag is not valid." value="0"/>
        <value name="1" caption="GCM Tag generation is complete (cleared by reading GCM Tag, starting another processing or when writing a new key)." value="1"/>
      </value-group>
      <value-group name="AES_ISR__EOPAD">
        <value name="0" caption="Padding is not over." value="0"/>
        <value name="1" caption="Padding phase is over." value="1"/>
      </value-group>
      <value-group name="AES_ISR__PLENERR">
        <value name="0" caption="No Padding Length Error occurred." value="0"/>
        <value name="1" caption="Padding Length Error detected." value="1"/>
      </value-group>
      <value-group name="AES_ISR__SECE">
        <value name="0" caption="There is no security report in AES_WPSR." value="0"/>
        <value name="1" caption="One security flag is set in AES_WPSR." value="1"/>
      </value-group>
      <value-group name="AES_EMR__APEN">
        <value name="0" caption="Auto Padding feature is disabled." value="0"/>
        <value name="1" caption="Auto Padding feature is enabled." value="1"/>
      </value-group>
      <value-group name="AES_EMR__APM">
        <value name="0" caption="Auto Padding performed according to IPSEC standard." value="0"/>
        <value name="1" caption="Auto Padding performed according to SSL standard." value="1"/>
      </value-group>
      <value-group name="AES_EMR__PLIPEN">
        <value name="0" caption="Protocol layer improved performance is disabled." value="0"/>
        <value name="1" caption="Protocol layer improved performance is enabled." value="1"/>
      </value-group>
      <value-group name="AES_EMR__PLIPD">
        <value name="0" caption="Protocol layer improved performance is in ciphering mode." value="0"/>
        <value name="1" caption="Protocol layer improved performance is in deciphering mode." value="1"/>
      </value-group>
      <value-group name="AES_EMR__PKWL">
        <value name="0" caption="The Private Key internal registers can be written multiple times via the Private Key bus." value="0"/>
        <value name="1" caption="The Private Key internal registers can be written only once via the Private Key bus until hardware reset." value="1"/>
      </value-group>
      <value-group name="AES_EMR__PKRS">
        <value name="0" caption="The key used by the AES is in the AES_KEYWRx registers." value="0"/>
        <value name="1" caption="The key used by the AES is in the Private Key internal registers written via the Private Key bus." value="1"/>
      </value-group>
      <value-group name="AES_EMR__BPE">
        <value name="0" caption="AES_ISR.DATRDY flag reports only the end message encryption processing. No intermediate block processing is reported when SMOD=2. When a DMA is used to transfer data, BPE must be cleared." value="0"/>
        <value name="1" caption="AES_ISR.DATRDY flag reports each end of block processing when SMOD=2. When AES_IDATARx are not loaded by a DMA and SMOD=2, this bit can be written to 1 to rise the AES_ISR.DATRDY flag when a new data block can be written." value="1"/>
      </value-group>
      <value-group name="AES_WPMR__WPEN">
        <value name="0" caption="Disables the write protection on configuration registers if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on configuration registers if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="AES_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="AES_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="AES_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in AES_WPSR.WPVSRC and the last software control error type is reported in AES_WPSR.SWETYP. The AES_ISR.SECE flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in AES_WPSR.WPVSRC and only the first software control error type is reported in AES_WPSR.SWETYP. The AES_ISR.SECE flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="AES_WPMR__ACTION">
        <value name="REPORT_ONLY" caption="No action (stop or clear key) is performed when one of PKRPVS, WPVS, CGD, SEQE, or SWE flags is set." value="0"/>
        <value name="LOCK_PKRPVS_WPVS_SWE" caption="If a processing is in progress when the AES_WPSR.PKRPVS/WPVS/SWE event detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued." value="1"/>
        <value name="LOCK_CGD_SEQE" caption="If a processing is in progress when the AES_WPSR.CGD/SEQE event detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued." value="2"/>
        <value name="LOCK_ANY_EV" caption="If a processing is in progress when the AES_WPSR.PKRPVS/WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued." value="3"/>
        <value name="CLEAR_PKRPVS_WPVS_SWE" caption="If a processing is in progress when the AES_WPSR.PKRPVS/WPVS/SWE events detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued. Moreover, the AES_KEYWRx key is immediately cleared." value="4"/>
        <value name="CLEAR_CGD_SEQE" caption="If a processing is in progress when the AES_WPSR.CGD/SEQE events detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued. Moreover, the AES_KEYWRx key is immediately cleared." value="5"/>
        <value name="CLEAR_ANY_EV" caption="If a processing is in progress when the AES_WPSR.PKRPVS/WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a AES_CR.UNLOCK command is issued. Moreover, the AES_KEYWRx key is immediately cleared." value="6"/>
      </value-group>
      <value-group name="AES_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN,WPITEN,WPCREN bits. Always reads as 0." value="0x414553"/>
      </value-group>
      <value-group name="AES_WPSR__WPVS">
        <value name="0" caption="No write protect violation has occurred since the last read of AES_WPSR." value="0"/>
        <value name="1" caption="A write protect violation has occurred since the last read of AES_WPSR. The address offset of the violated register is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="AES_WPSR__CGD">
        <value name="0" caption="The clock monitoring circuitry has not been corrupted since the last read of AES_WPSR. Under normal operating conditions, this bit is always cleared." value="0"/>
        <value name="1" caption="The clock monitoring circuitry has been corrupted since the last read of AES_WPSR. This flag can only be set in case of an abnormal clock signal waveform (glitch)." value="1"/>
      </value-group>
      <value-group name="AES_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of AES_WPSR." value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of AES_WPSR. This flag can only be set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="AES_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of AES_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of AES_WPSR. The field SWETYP details the type of software error; the associated incorrect software access is reported in the field WPVSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="AES_WPSR__PKRPVS">
        <value name="0" caption="No Private Key internal register access violation has occurred since the last read of AES_WPSR." value="0"/>
        <value name="1" caption="A Private Key internal register access violation has occurred since the last read of AES_WPSR." value="1"/>
      </value-group>
      <value-group name="AES_WPSR__SWETYP">
        <value name="READ_WO" caption="A write-only register has been read (Warning)." value="0"/>
        <value name="WRITE_RO" caption="AES is enabled and a write access has been performed on a read-only register (Warning)." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address (Warning)." value="2"/>
        <value name="CTRL_START" caption="Abnormal use of AES_CR.START command when DMA access is configured." value="3"/>
        <value name="WEIRD_ACTION" caption="A key write, init value write, output data read, AES_MR and AES_EMR write, GCM configuration registers write, AES_TWRx and AES_ALPHARx registers write, AES_BCNT write, Private Key bus access has been performed while a current processing is in progress (abnormal)." value="4"/>
        <value name="INCOMPLETE_KEY" caption="A tentative of start is required while the key is not fully loaded into the AES_KEYWRx registers." value="5"/>
      </value-group>
      <value-group name="AES_WPSR__ECLASS">
        <value name="WARNING" caption="An abnormal access that does not affect system functionality" value="0"/>
        <value name="ERROR" caption="An access is performed into key, input data, control registers while the AES is performing an encryption/decryption or a start is request by software or DMA while the key is not fully configured." value="1"/>
      </value-group>
    </module>
    <module name="ASRC" id="44090" version="240" caption="Asynchronous Sample Rate Converter">
      <register-group name="ASRC" caption="Asynchronous Sample Rate Converter">
        <register name="ASRC_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="ASRC_CR__SWRST"/>
        </register>
        <register name="ASRC_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="ASRCEN0" caption="ASRC Stereo Channel 0 Enable" mask="0x1" values="ASRC_MR__ASRCEN"/>
          <bitfield name="ASRCEN1" caption="ASRC Stereo Channel 1 Enable" mask="0x2" values="ASRC_MR__ASRCEN"/>
          <bitfield name="ASRCEN2" caption="ASRC Stereo Channel 2 Enable" mask="0x4" values="ASRC_MR__ASRCEN"/>
          <bitfield name="ASRCEN3" caption="ASRC Stereo Channel 3 Enable" mask="0x8" values="ASRC_MR__ASRCEN"/>
          <bitfield name="GT96K" caption="Frequency Sampling Greater Than 96 kHz" mask="0x1000" values="ASRC_MR__GT96K"/>
        </register>
        <register name="ASRC_RATIO" offset="0x8" rw="RW" size="4" count="4" initval="0x04000400" caption="Ratio Register of Stereo Channel x">
          <bitfield name="INRATIO" caption="Input Internal Sampling Rate Ratio" mask="0xFFFF"/>
          <bitfield name="OUTRATIO" caption="Output Internal Sampling Rate Ratio" mask="0xFFFF0000"/>
        </register>
        <register name="ASRC_VBPS_IN" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Valid Bit Per Sample In Register">
          <bitfield name="VBPS_IN0" caption="Valid Bit Per Sample In of DSP 0" mask="0xF" values="ASRC_VBPS_IN__VBPS_IN"/>
          <bitfield name="VBPS_IN1" caption="Valid Bit Per Sample In of DSP 1" mask="0xF00" values="ASRC_VBPS_IN__VBPS_IN"/>
          <bitfield name="VBPS_IN2" caption="Valid Bit Per Sample In of DSP 2" mask="0xF0000" values="ASRC_VBPS_IN__VBPS_IN"/>
          <bitfield name="VBPS_IN3" caption="Valid Bit Per Sample In of DSP 3" mask="0xF000000" values="ASRC_VBPS_IN__VBPS_IN"/>
        </register>
        <register name="ASRC_VBPS_OUT" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="Valid Bit Per Sample Out Register">
          <bitfield name="VBPS_OUT0" caption="Valid Bit Per Sample Out of DSP 0" mask="0xF" values="ASRC_VBPS_OUT__VBPS_OUT"/>
          <bitfield name="VBPS_OUT1" caption="Valid Bit Per Sample Out of DSP 1" mask="0xF00" values="ASRC_VBPS_OUT__VBPS_OUT"/>
          <bitfield name="VBPS_OUT2" caption="Valid Bit Per Sample Out of DSP 2" mask="0xF0000" values="ASRC_VBPS_OUT__VBPS_OUT"/>
          <bitfield name="VBPS_OUT3" caption="Valid Bit Per Sample Out of DSP 3" mask="0xF000000" values="ASRC_VBPS_OUT__VBPS_OUT"/>
        </register>
        <register name="ASRC_CH_CONF" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Channel Configuration Register">
          <bitfield name="THROPMODE" caption="Transmit Holding Registers Operating Mode" mask="0x7" values="ASRC_CH_CONF__THROPMODE"/>
          <bitfield name="RHROPMODE" caption="Receive Holding Registers Operating Mode" mask="0x70" values="ASRC_CH_CONF__RHROPMODE"/>
          <bitfield name="MONO0" caption="DSP 0 Mono Operating Mode" mask="0x100" values="ASRC_CH_CONF__MONO"/>
          <bitfield name="MONO1" caption="DSP 1 Mono Operating Mode" mask="0x200" values="ASRC_CH_CONF__MONO"/>
          <bitfield name="MONO2" caption="DSP 2 Mono Operating Mode" mask="0x400" values="ASRC_CH_CONF__MONO"/>
          <bitfield name="MONO3" caption="DSP 3 Mono Operating Mode" mask="0x800" values="ASRC_CH_CONF__MONO"/>
          <bitfield name="CHUNK0" caption="DMA DSP 0 CHUNK Size" mask="0x70000" values="ASRC_CH_CONF__CHUNK"/>
          <bitfield name="CHUNK1" caption="DMA DSP 1 CHUNK Size" mask="0x700000" values="ASRC_CH_CONF__CHUNK"/>
          <bitfield name="CHUNK2" caption="DMA DSP 2 CHUNK Size" mask="0x7000000" values="ASRC_CH_CONF__CHUNK"/>
          <bitfield name="CHUNK3" caption="DMA DSP 3 CHUNK Size" mask="0x70000000" values="ASRC_CH_CONF__CHUNK"/>
        </register>
        <register name="ASRC_TRIG" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Trigger Selection Register">
          <bitfield name="TRIGSELIN0" caption="Input Trigger Source Selection of Channel 0" mask="0xF" values="ASRC_TRIG__TRIGSELIN"/>
          <bitfield name="TRIGSELIN1" caption="Input Trigger Source Selection of Channel 1" mask="0xF0" values="ASRC_TRIG__TRIGSELIN"/>
          <bitfield name="TRIGSELIN2" caption="Input Trigger Source Selection of Channel 2" mask="0xF00" values="ASRC_TRIG__TRIGSELIN"/>
          <bitfield name="TRIGSELIN3" caption="Input Trigger Source Selection of Channel 3" mask="0xF000" values="ASRC_TRIG__TRIGSELIN"/>
          <bitfield name="TRIGSELOUT0" caption="Output Trigger Source Selection of Channel 0" mask="0xF0000" values="ASRC_TRIG__TRIGSELOUT"/>
          <bitfield name="TRIGSELOUT1" caption="Output Trigger Source Selection of Channel 1" mask="0xF00000" values="ASRC_TRIG__TRIGSELOUT"/>
          <bitfield name="TRIGSELOUT2" caption="Output Trigger Source Selection of Channel 2" mask="0xF000000" values="ASRC_TRIG__TRIGSELOUT"/>
          <bitfield name="TRIGSELOUT3" caption="Output Trigger Source Selection of Channel 3" mask="0xF0000000" values="ASRC_TRIG__TRIGSELOUT"/>
        </register>
        <register name="ASRC_RHR" offset="0x28" rw="R" size="4" count="4" initval="0x00000000" caption="Receive Holding Register x">
          <bitfield name="DATA" caption="Converted Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="ASRC_THR" offset="0x48" rw="W" size="4" count="4" caption="Transmit Holding Register x">
          <bitfield name="DATA" caption="Data to Convert" mask="0xFFFFFFFF"/>
        </register>
        <register name="ASRC_IER" offset="0x68" rw="W" size="4" atomic-op="set:ASRC_IMR" count="4" caption="Interrupt Enable Register x">
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="RXEMPTY" caption="Receive FIFO Empty Interrupt Enable" mask="0x2"/>
          <bitfield name="RXFULL" caption="Receive FIFO Full Interrupt Enable" mask="0x4"/>
          <bitfield name="RXCHUNK" caption="Receive FIFO Chunk Interrupt Enable" mask="0x8"/>
          <bitfield name="RXUDR" caption="Receive Under Flow Interrupt Enable" mask="0x10"/>
          <bitfield name="RXOVR" caption="Receive Over Flow Interrupt Enable" mask="0x20"/>
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Enable" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="Transmit FIFO Empty Interrupt Enable" mask="0x200"/>
          <bitfield name="TXFULL" caption="Transmit FIFO Full Interrupt Enable" mask="0x400"/>
          <bitfield name="TXCHUNK" caption="Transmit FIFO Chunk Interrupt Enable" mask="0x800"/>
          <bitfield name="TXUDR" caption="Transmit Under Flow Interrupt Enable" mask="0x1000"/>
          <bitfield name="TXOVR" caption="Transmit Over Flow Interrupt Enable" mask="0x2000"/>
          <bitfield name="SECE" caption="Security/Safety Report Enable" mask="0x10000"/>
          <bitfield name="LOCK" caption="DPLL locked Interrupt Enable" mask="0x40000000"/>
          <bitfield name="UNLOCK" caption="DPLL Unlocked Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="ASRC_IDR" offset="0x78" rw="W" size="4" atomic-op="clear:ASRC_IMR" count="4" caption="Interrupt Disable Register x">
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="RXEMPTY" caption="Receive FIFO Empty Interrupt Disable" mask="0x2"/>
          <bitfield name="RXFULL" caption="Receive FIFO Full Interrupt Disable" mask="0x4"/>
          <bitfield name="RXCHUNK" caption="Receive FIFO Chunk Interrupt Disable" mask="0x8"/>
          <bitfield name="RXUDR" caption="Receive Under Flow Interrupt Disable" mask="0x10"/>
          <bitfield name="RXOVR" caption="Receive Over Flow Interrupt Disable" mask="0x20"/>
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Disable" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="Transmit FIFO Empty Interrupt Disable" mask="0x200"/>
          <bitfield name="TXFULL" caption="Transmit FIFO Full Interrupt Disable" mask="0x400"/>
          <bitfield name="TXCHUNK" caption="Transmit FIFO Chunk Interrupt Disable" mask="0x800"/>
          <bitfield name="TXUDR" caption="Transmit Under Flow Interrupt Disable" mask="0x1000"/>
          <bitfield name="TXOVR" caption="Transmit Over Flow Interrupt Disable" mask="0x2000"/>
          <bitfield name="SECE" caption="Security/Safety Report Disable" mask="0x10000"/>
          <bitfield name="LOCK" caption="DPLL locked Interrupt Disable" mask="0x40000000"/>
          <bitfield name="UNLOCK" caption="DPLL Unlocked Interrupt Disable" mask="0x80000000"/>
        </register>
        <register name="ASRC_IMR" offset="0x88" rw="R" size="4" count="4" initval="0x00000000" caption="Interrupt Mask Register x">
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Mask" mask="0x1"/>
          <bitfield name="RXEMPTY" caption="Receive FIFO Empty Interrupt Mask" mask="0x2"/>
          <bitfield name="RXFULL" caption="Receive FIFO Full Interrupt Mask" mask="0x4"/>
          <bitfield name="RXCHUNK" caption="Receive FIFO Chunk Interrupt Mask" mask="0x8"/>
          <bitfield name="RXUDR" caption="Receive Under Flow Interrupt Mask" mask="0x10"/>
          <bitfield name="RXOVR" caption="Receive Over Flow Interrupt Mask" mask="0x20"/>
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Mask" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="Transmit FIFO Empty Interrupt Mask" mask="0x200"/>
          <bitfield name="TXFULL" caption="Transmit FIFO Full Interrupt Mask" mask="0x400"/>
          <bitfield name="TXCHUNK" caption="Transmit FIFO Chunk Interrupt Mask" mask="0x800"/>
          <bitfield name="TXUDR" caption="Transmit Under Flow Interrupt Mask" mask="0x1000"/>
          <bitfield name="TXOVR" caption="Transmit Over Flow Interrupt Mask" mask="0x2000"/>
          <bitfield name="SECE" caption="Security/Safety Report Mask" mask="0x10000"/>
          <bitfield name="LOCK" caption="DPLL locked Interrupt Mask" mask="0x40000000"/>
          <bitfield name="UNLOCK" caption="DPLL Unlocked Interrupt Mask" mask="0x80000000"/>
        </register>
        <register name="ASRC_ISR" offset="0x98" rw="R" size="4" count="4" initval="0x80000302" caption="Interrupt Status Register x">
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Status" mask="0x1"/>
          <bitfield name="RXEMPTY" caption="Receive FIFO Empty Interrupt Status" mask="0x2"/>
          <bitfield name="RXFULL" caption="Receive FIFO Full Interrupt Status" mask="0x4"/>
          <bitfield name="RXCHUNK" caption="Receive FIFO Chunk Interrupt Status" mask="0x8"/>
          <bitfield name="RXUDR" caption="Receive Under Flow Interrupt Status (cleared on read)" mask="0x10"/>
          <bitfield name="RXOVR" caption="Receive Over Flow Interrupt Status (cleared on read)" mask="0x20"/>
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Status" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="Transmit FIFO Empty Interrupt Status" mask="0x200"/>
          <bitfield name="TXFULL" caption="Transmit FIFO Full Interrupt Status" mask="0x400"/>
          <bitfield name="TXCHUNK" caption="Transmit FIFO Chunk Interrupt Status" mask="0x800"/>
          <bitfield name="TXUDR" caption="Transmit Under Flow Interrupt Status (cleared on read)" mask="0x1000"/>
          <bitfield name="TXOVR" caption="Transmit Over Flow Interrupt Status (cleared on read)" mask="0x2000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event (cleared on read)" mask="0x10000" values="ASRC_ISR__SECE"/>
          <bitfield name="LOCK" caption="DPLL locked Interrupt Status" mask="0x40000000"/>
          <bitfield name="UNLOCK" caption="DPLL Unlocked Interrupt Status" mask="0x80000000"/>
        </register>
        <register name="ASRC_ESR" offset="0xA8" rw="R" size="4" initval="0x00000000" caption="Error Status Register">
          <bitfield name="INCFGERR" caption="Input Configuration Error" mask="0x1F" values="ASRC_ESR__INCFGERR"/>
          <bitfield name="OUTCFGERR" caption="Output Configuration Error" mask="0x1F00" values="ASRC_ESR__OUTCFGERR"/>
          <bitfield name="DERR" caption="DSP Overflow Error" mask="0x8000" values="ASRC_ESR__DERR"/>
        </register>
        <register name="ASRC_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="ASRC_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="ASRC_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Register Enable" mask="0x4" values="ASRC_WPMR__WPCREN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="ASRC_WPMR__WPKEY"/>
        </register>
        <register name="ASRC_WPSR" offset="0xE8" rw="RW" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="ASRC_WPSR__WPVS"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="ASRC_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="ASRC_WPSR__SWE"/>
          <bitfield name="WPSRC" caption="Write Protection Source (cleared on read)" mask="0xFFFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0x3000000" values="ASRC_WPSR__SWETYP"/>
        </register>
      </register-group>
      <value-group name="ASRC_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the ASRC." value="1"/>
      </value-group>
      <value-group name="ASRC_MR__ASRCEN">
        <value name="DISABLE" caption="DSPx is disabled." value="0x0"/>
        <value name="ENABLE" caption="DSPx is enabled." value="0x1"/>
      </value-group>
      <value-group name="ASRC_MR__GT96K">
        <value name="DISABLE" caption="Up to 4 DSP with up to 96 kHz as the upper bound limit of the sampling frequency." value="0x0"/>
        <value name="ENABLE" caption="Up to 2 DSP with up to 192 kHz as the upper bound limit of the sampling frequency. The number of enabled DSPs is limited to 2." value="0x1"/>
      </value-group>
      <value-group name="ASRC_VBPS_IN__VBPS_IN">
        <value name="8_BIT" caption="The 8 LSB of THR registers are left aligned on 24-bit data entered to the DSP. The bits [15:7] of the 24-bit data are driven by the 8 LSB of THR registers to increase the dynamic range of the data sent to DSP. The bits [7:0] are driven by 0s." value="0"/>
        <value name="16_BIT" caption="The 16 LSB of THR registers are left aligned on 24-bit data entered to the DSP. The bits [7:0] of the 24-bit data are driven by the bits [15:8] of the THR registers to increase the dynamic range of the data sent to DSP." value="1"/>
        <value name="20_BIT" caption="The 20 LSB of THR registers are left aligned on 24-bit data entered to the DSP. The bits [3:0] of the 24-bit data are driven by the bits [19:16] of the THR registers to increase the dynamic range of the data sent to DSP." value="2"/>
        <value name="24_BIT" caption="The 24 LSB of THR registers are entered to the DSP." value="3"/>
        <value name="32_BIT" caption="The 24 MSB of THR registers are entered to the DSP." value="4"/>
        <value name="10_BIT" caption="The 10 LSB of THR registers are left aligned on 24-bit data entered to the DSP. The bits [13:4] of the 24-bit data are driven by the 10 LSB of THR registers to increase the dynamic range of the data sent to DSP. The bits [3:0] are driven by 0s." value="5"/>
        <value name="12_BIT" caption="The 12 LSB of THR registers are left aligned on 24-bit data entered to the DSP. The bits [11:0] of the 24-bit data are driven by the bits [11:0] of the THR registers to increase the dynamic range of the data sent to DSP." value="6"/>
        <value name="14_BIT" caption="The 14 LSB of THR registers are left aligned on 24-bit data entered to the DSP. The bits [9:0] of the 24-bit data are driven by the bits [13:4] of the THR registers to increase the dynamic range of the data sent to DSP." value="7"/>
        <value name="18_BIT" caption="The 18 LSB of THR registers are left aligned on 24-bit data entered to the DSP. The bits [5:0] of the 24-bit data are driven by the bits [17:12] of the THR registers to increase the dynamic range of the data sent to DSP." value="8"/>
      </value-group>
      <value-group name="ASRC_VBPS_OUT__VBPS_OUT">
        <value name="8_BIT" caption="The 8 MSB of the 24-bit read from the DSP output are right-aligned on RHR." value="0"/>
        <value name="16_BIT" caption="The 16 MSB of the 24-bit read from the DSP output are right-aligned on RHR." value="1"/>
        <value name="20_BIT" caption="The 20 MSB of the 24-bit read from the DSP output are right-aligned on RHR." value="2"/>
        <value name="24_BIT" caption="The 24 LSB of RHR registers are read from the 24-bit DSP output." value="3"/>
        <value name="32_BIT" caption="The 24 MSB of RHR registers are the 24-bit output of the DSP. The 8 LSB of the RHR are driven by bits [23:17] of the DSP output." value="4"/>
        <value name="10_BIT" caption="The 10 MSB of the 24-bit read from the DSP output are right-aligned on RHR." value="5"/>
        <value name="12_BIT" caption="The 12 MSB of the 24-bit read from the DSP output are right-aligned on RHR." value="6"/>
        <value name="14_BIT" caption="The 14 MSB of the 24-bit read from the DSP output are right-aligned on RHR." value="7"/>
        <value name="18_BIT" caption="The 18 MSB of the 24-bit read from the DSP output are right-aligned on RHR." value="8"/>
      </value-group>
      <value-group name="ASRC_CH_CONF__THROPMODE">
        <value name="THRX_UPTO_2CH" caption="The ASRC_THRx can receive up to 2 audio streams (e.g. 1 stereo channel for each ASRC_THR). Each ASRC_THRx is routed on each Stereo DSP x." value="0"/>
        <value name="THR0_UPTO_4CH" caption="The ASRC_THR0 can receive up to 4 audio streams (e.g. up to 2 stereo channels on ASRC_THR0). The ARSC_THR1 can receive up to 2 audio streams (e.g. 1 stereo channel on ASRC_THR1). The ARSC_THR2 can receive up to 2 audio streams (e.g. 1 stereo channel on ASRC_THR2). ASRC_THR3 must not be used." value="1"/>
        <value name="THR01_UPTO_4CH" caption="The ASRC_THR0 can receive up to 4 audio streams (e.g. up to 2 stereo channels on ASRC_THR0). The ASRC_THR1 can receive up to 4 audio streams (e.g. up to 2 stereo channels on ASRC_THR1). ASRC_THR2 and ASRC_THR3 must not be used." value="2"/>
        <value name="THR0_UPTO_6CH" caption="The ASRC_THR0 can receive up to 6 audio streams (e.g. up to 3 stereo channels on ASRC_THR0). The ARSC_THR1 can receive up to 2 audio streams (e.g. 1 stereo channel on ASRC_THR1) ASRC_THR2 and ASRC_THR3 must not be used." value="3"/>
        <value name="THR0_UPTO_8CH" caption="The ASRC_THR0 can receive up to 8 audio streams (e.g. up to 4 stereo channels on ASRC_THR0). ASRC_THR1,ASRC_THR2 and ASRC_RHR3 must not be used." value="4"/>
      </value-group>
      <value-group name="ASRC_CH_CONF__RHROPMODE">
        <value name="RHRX_UPTO_2CH" caption="The ASRC_RHRx can receive up to 2 audio streams (e.g. 1 stereo channel for each ASRC_RHR). Each ASRC_RHRx is routed on each Stereo DSP x." value="0"/>
        <value name="RHR0_UPTO_4CH" caption="The ASRC_RHR0 can receive up to 4 audio streams (e.g. up to 2 stereo channels on ASRC_RHR0). The ARSC_RHR1 can receive up to 2 audio streams (e.g. 1 stereo channel on ASRC_RHR1). The ARSC_RHR2 can receive up to 2 audio streams (e.g. 1 stereo channel on ASRC_RHR2). ASRC_RHR3 must not be used." value="1"/>
        <value name="RHR01_UPTO_4CH" caption="The ASRC_RHR0 can receive up to 4 audio streams (e.g. up to 2 stereo channels on ASRC_RHR0). The ASRC_RHR1 can receive up to 4 audio streams (e.g. up to 2 stereo channels on ASRC_RHR1). ASRC_RHR2 and ASRC_RHR3 must not be used." value="2"/>
        <value name="RHR0_UPTO_6CH" caption="The ASRC_RHR0 can receive up to 6 audio streams (e.g. up to 3 stereo channels on ASRC_RHR0). The ARSC_RHR1 can receive up to 2 audio streams (e.g. 1 stereo channel on ASRC_RHR1) ASRC_RHR2 and ASRC_RHR3 must not be used." value="3"/>
        <value name="RHR0_UPTO_8CH" caption="The ASRC_RHR0 can receive up to 8 audio streams (e.g. up to 4 stereo channels on ASRC_RHR0). ASRC_RHR1,ASRC_RHR2 and ASRC_RHR3 must not be used." value="4"/>
      </value-group>
      <value-group name="ASRC_CH_CONF__MONO">
        <value name="DISABLED" caption="DSP operates in Stereo mode." value="0x0"/>
        <value name="ENABLED" caption="DSP operates in Mono mode." value="0x1"/>
      </value-group>
      <value-group name="ASRC_CH_CONF__CHUNK">
        <value name="1_DATA" caption="The DMA chunk size must be configured to transfer 1 data for each rising edge of the trigger event." value="0"/>
        <value name="2_DATA" caption="The DMA chunk size must be configured to transfer 2 data for each rising edge of the trigger event." value="1"/>
        <value name="4_DATA" caption="The DMA chunk size must be configured to transfer 4 data for each rising edge of the trigger event." value="2"/>
        <value name="8_DATA" caption="The DMA chunk size must be configured to transfer 8 data for each rising edge of the trigger event." value="3"/>
        <value name="16_DATA" caption="The DMA chunk size must be configured to transfer 16 data for each rising edge of the trigger event." value="4"/>
      </value-group>
      <value-group name="ASRC_TRIG__TRIGSELIN">
        <value name="GCLKDIV" caption="Internal trigger event, a configurable division of GCLK (see ASRC_RATIOx for divider)." value="0"/>
        <value name="I2SMCC0_ws" caption="Trigger event from audio peripheral." value="1"/>
        <value name="I2SMCC1_ws" caption="Trigger event from audio peripheral." value="2"/>
        <value name="PDMC0_data_synchro" caption="Trigger event from audio peripheral." value="3"/>
        <value name="PDMC1_data_synchro" caption="Trigger event from audio peripheral." value="4"/>
        <value name="SSC0_RF" caption="Trigger event from audio peripheral." value="5"/>
        <value name="SSC0_TF" caption="Trigger event from audio peripheral." value="6"/>
        <value name="SSC1_RF" caption="Trigger event from audio peripheral." value="7"/>
      </value-group>
      <value-group name="ASRC_TRIG__TRIGSELOUT">
        <value name="GCLKDIV" caption="Internal trigger event, a configurable division of GCLK (see ASRC_RATIOx for divider)." value="0"/>
        <value name="I2SMCC0_ws" caption="Trigger event from audio peripheral." value="1"/>
        <value name="I2SMCC1_ws" caption="Trigger event from audio peripheral." value="2"/>
        <value name="PDMC0_data_synchro" caption="Trigger event from audio peripheral." value="3"/>
        <value name="PDMC1_data_synchro" caption="Trigger event from audio peripheral." value="4"/>
        <value name="SSC0_RF" caption="Trigger event from audio peripheral." value="5"/>
        <value name="SSC0_TF" caption="Trigger event from audio peripheral." value="6"/>
        <value name="SSC1_RF" caption="Trigger event from audio peripheral." value="7"/>
      </value-group>
      <value-group name="ASRC_ISR__SECE">
        <value name="0" caption="No security or safety event has occurred since the last read of ASRC_ISR register" value="0"/>
        <value name="1" caption="One or more safety or security events has occurred since the last read of ASRC_ISR. For details on the event, refer to ASRC_WPSR." value="1"/>
      </value-group>
      <value-group name="ASRC_ESR__INCFGERR">
        <value name="OUTCFG_OK" caption="Correct configuration of ASRC_MR, ASRC_VBPS_OUT, ASRC_CH_CONF." value="0"/>
        <value name="OP0_D0_CHK16_8M" caption="Channel operating mode 0, DSP0: CHUNK0=16 or CHUNK0=8 and MONO0=1 is not supported." value="1"/>
        <value name="OP0_D1_CHK16_8M" caption="Channel operating mode 0, DSP1: CHUNK1=16 or CHUNK1=8 and MONO1=1 is not supported." value="2"/>
        <value name="OP0_D2_CHK16_8M" caption="Channel operating mode 0, DSP2: CHUNK2=16 or CHUNK2=8 and MONO2=1 is not supported." value="3"/>
        <value name="OP0_D3_CHK16_8M" caption="Channel operating mode 0, DSP3: CHUNK3=16 or CHUNK3=8 and MONO3=1 is not supported." value="4"/>
        <value name="OP1_D01_EN" caption="Channel operating mode 1, DSP0/1: enable configuration is not correct (1 DSP is disabled)" value="5"/>
        <value name="OP1_D01_M" caption="Channel operating mode 1, DSP0/1: MONO0=1, MONO1=0 is not supported." value="6"/>
        <value name="OP1_D01_CHK16" caption="Channel operating mode 1, DSP0/1: CHUNK0=16 is not supported." value="7"/>
        <value name="OP1_D2_CHK16_8M" caption="Channel operating mode 1, DSP2: CHUNK2=16 or CHUNK2=8 and MONO2=1 is not supported." value="8"/>
        <value name="OP1_D3_CHK16_8M" caption="Channel operating mode 1, DSP3: CHUNK3=16 or CHUNK3=8 and MONO3=1 is not supported." value="9"/>
        <value name="OP2_D01_EN" caption="Channel operating mode 2, DSP0/1: enable configuration is not correct (1 DSP is disabled)" value="10"/>
        <value name="OP2_D01_M" caption="Channel operating mode 2, DSP0/1: MONO0=1, MONO1=0 is not supported." value="11"/>
        <value name="OP2_D01_CHK16" caption="Channel operating mode 2, DSP0/1: CHUNK0=16 is not supported." value="12"/>
        <value name="OP2_D23_EN" caption="Channel operating mode 2, DSP2/3: enable configuration is not correct (1 DSP is disabled)" value="13"/>
        <value name="OP2_D23_M" caption="Channel operating mode 2, DSP2/3: MONO2=1, MONO3=0 is not supported." value="14"/>
        <value name="OP2_D23_CHK16" caption="Channel operating mode 2, DSP2/3: CHUNK2=16 is not supported." value="15"/>
        <value name="OP3_D012_EN" caption="Channel operating mode 3, DSP0/1/2: enable configuration is not correct (at least 1 DSP is disabled)" value="16"/>
        <value name="OP3_D012_M" caption="Channel operating mode 3, DSP0/1/2: mono configuration is not correct (e.g. MONO0=1, MONO1=0 or MONO2=0 is not supported)." value="17"/>
        <value name="OP3_D012_CHK16" caption="Channel operating mode 3, DSP0/1/2: CHUNK0=16 is not supported." value="18"/>
        <value name="OP3_D3_CHK16_8M" caption="Channel operating mode 3, DSP3: CHUNK3=16 or CHUNK3=8 and MONO3 is not supported." value="19"/>
        <value name="OP4_D0123_EN" caption="Channel operating mode 4, DSP0/1/2/3: enable configuration is not correct (at least 1 DSP is disabled)" value="20"/>
        <value name="OP4_D0123_M" caption="Channel operating mode 4, DSP0/1/2/3: mono configuration is not correct (e.g. MONO0=1, MONO1=0 or MONO2=0 or MONO3=0 is not supported)." value="21"/>
      </value-group>
      <value-group name="ASRC_ESR__OUTCFGERR">
        <value name="OUTCFG_OK" caption="Correct configuration of ASRC_MR, ASRC_VBPS_OUT, ASRC_CH_CONF." value="0"/>
        <value name="OP0_D0_CHK16_8M" caption="Channel operating mode 0, DSP0: CHUNK0=16 or CHUNK0=8 and MONO0=1 is not supported." value="1"/>
        <value name="OP0_D1_CHK16_8M" caption="Channel operating mode 0, DSP1: CHUNK1=16 or CHUNK1=8 and MONO1=1 is not supported." value="2"/>
        <value name="OP0_D2_CHK16_8M" caption="Channel operating mode 0, DSP2: CHUNK2=16 or CHUNK2=8 and MONO2=1 is not supported." value="3"/>
        <value name="OP0_D3_CHK16_8M" caption="Channel operating mode 0, DSP3: CHUNK3=16 or CHUNK3=8 and MONO3=1 is not supported." value="4"/>
        <value name="OP1_D01_EN" caption="Channel operating mode 1, DSP0/1: enable configuration is not correct (1 DSP is disabled)" value="5"/>
        <value name="OP1_D01_M" caption="Channel operating mode 1, DSP0/1: MONO0=1, MONO1=0 is not supported." value="6"/>
        <value name="OP1_D01_CHK16" caption="Channel operating mode 1, DSP0/1: CHUNK0=16 is not supported." value="7"/>
        <value name="OP1_D2_CHK16_8M" caption="Channel operating mode 1, DSP2: CHUNK2=16 or CHUNK2=8 and MONO2=1 is not supported." value="8"/>
        <value name="OP1_D3_CHK16_8M" caption="Channel operating mode 1, DSP3: CHUNK3=16 or CHUNK3=8 and MONO3=1 is not supported." value="9"/>
        <value name="OP2_D01_EN" caption="Channel operating mode 2, DSP0/1: enable configuration is not correct (1 DSP is disabled)" value="10"/>
        <value name="OP2_D01_M" caption="Channel operating mode 2, DSP0/1: MONO0=1, MONO1=0 is not supported." value="11"/>
        <value name="OP2_D01_CHK16" caption="Channel operating mode 2, DSP0/1: CHUNK0=16 is not supported." value="12"/>
        <value name="OP2_D23_EN" caption="Channel operating mode 2, DSP2/3: enable configuration is not correct (1 DSP is disabled)" value="13"/>
        <value name="OP2_D23_M" caption="Channel operating mode 2, DSP2/3: MONO2=1, MONO3=0 is not supported." value="14"/>
        <value name="OP2_D23_CHK16" caption="Channel operating mode 2, DSP2/3: CHUNK2=16 is not supported." value="15"/>
        <value name="OP3_D012_EN" caption="Channel operating mode 3, DSP0/1/2: enable configuration is not correct (at least 1 DSP is disabled)" value="16"/>
        <value name="OP3_D012_M" caption="Channel operating mode 3, DSP0/1/2: mono configuration is not correct (e.g. MONO0=1, MONO1=0 or MONO2=0 is not supported)." value="17"/>
        <value name="OP3_D012_CHK16" caption="Channel operating mode 3, DSP0/1/2: CHUNK0=16 is not supported." value="18"/>
        <value name="OP3_D3_CHK16_8M" caption="Channel operating mode 3, DSP3: CHUNK3=16 or CHUNK3=8 and MONO3 is not supported." value="19"/>
        <value name="OP4_D0123_EN" caption="Channel operating mode 4, DSP0/1/2/3: enable configuration is not correct (at least 1 DSP is disabled)" value="20"/>
        <value name="OP4_D0123_M" caption="Channel operating mode 4, DSP0/1/2/3: mono configuration is not correct (e.g. MONO0=1, MONO1=0 or MONO2=0 or MONO3=0 is not supported)." value="21"/>
      </value-group>
      <value-group name="ASRC_ESR__DERR">
        <value name="0" caption="No DSP overflow error detected." value="0"/>
        <value name="1" caption="The sampling frequency overpasses the value allowed by the configuration." value="1"/>
      </value-group>
      <value-group name="ASRC_WPMR__WPEN">
        <value name="0" caption="The write protection is disabled" value="0"/>
        <value name="1" caption="The write protection is enabled. All write accesses to configuration registers are canceled and generate an error in the ASRC_WPSR register" value="1"/>
      </value-group>
      <value-group name="ASRC_WPMR__WPITEN">
        <value name="0" caption="The write protection of interrupt registers is disabled" value="0"/>
        <value name="1" caption="The write protection of interrupt registers is enabled. Any attempt to modify the interrupt configuration is cancelled and leads to an error in the ASRC_WPSR register." value="1"/>
      </value-group>
      <value-group name="ASRC_WPMR__WPCREN">
        <value name="0" caption="The write protection of interrupts is disabled" value="0"/>
        <value name="1" caption="The write protection of interrupts is enabled. Any attempt to modify the interrupt configuration is cancelled and leads to an error in the ASRC_WPSR register." value="1"/>
      </value-group>
      <value-group name="ASRC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN and WPITEN bits. Always read at 0." value="0x535243"/>
      </value-group>
      <value-group name="ASRC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of ASRC_WPSR" value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of ASRC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported in field WPSRC." value="1"/>
      </value-group>
      <value-group name="ASRC_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of ASRC_WPSR" value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of ASRC_WPSR." value="1"/>
      </value-group>
      <value-group name="ASRC_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of ASRC_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of ASRC_WPSR. The field SWETYP details the type of software error; the associated incorrect software access is reported in the field WPVSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="ASRC_WPSR__SWETYP">
        <value name="READ_WO" caption="A Write-only register has been read." value="0"/>
        <value name="WRITE_RO" caption="A write access has been performed on a Read-only register." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address." value="2"/>
      </value-group>
    </module>
    <module name="BSC" id="11072" version="0" caption="Boot Sequence Controller">
      <register-group name="BSC" caption="Boot Sequence Controller">
        <register name="BSC_CR" offset="0x0" rw="RW" size="4" caption="Boot Sequence Controller Configuration Register">
          <bitfield name="BOOT" caption="Boot Media Sequence" mask="0xFFFF"/>
          <bitfield name="WPKEY" caption="Write Protection Key (Write-only)" mask="0xFFFF0000" values="BSC_CR__WPKEY"/>
        </register>
      </register-group>
      <value-group name="BSC_CR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the BOOT field. Always reads as 0." value="0x6683"/>
      </value-group>
    </module>
    <module name="CHIPID" id="44173" version="101" caption="Chip Identifier">
      <register-group name="CHIPID" caption="Chip Identifier">
        <register name="CHIPID_CIDR" offset="0x0" rw="R" size="4" caption="Chip ID Register">
          <bitfield name="VERSION" caption="Version of the Device" mask="0xF"/>
          <bitfield name="ONE" caption="Must be at '1'" mask="0x10"/>
          <bitfield name="ID" caption="Product ID" mask="0xFFFFFE0"/>
          <bitfield name="EXT" caption="Extension Flag" mask="0x80000000" values="CHIPID_CIDR__EXT"/>
        </register>
        <register name="CHIPID_EXID" offset="0x4" rw="R" size="4" caption="Chip ID Extension Register">
          <bitfield name="EXID" caption="Chip ID Extension" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="CHIPID_CIDR__EXT">
        <value name="0" caption="Chip ID has a single register definition without extension." value="0"/>
        <value name="1" caption="An extended Chip ID exists." value="1"/>
      </value-group>
    </module>
    <module name="CPKCC" id="44163" version="250" caption="Classic Public Key Cryptography Controller">
      <register-group name="CPKCC" caption="Classic Public Key Cryptography Controller">
        <register name="CPKCC_R" offset="0x0" rw="RW" size="4" caption="R Parameter Register">
          <bitfield name="VALUE" caption="CPKCC_R value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CPKCC_X" offset="0x4" rw="RW" size="4" caption="X Parameter Register">
          <bitfield name="VALUE" caption="CPKCC_X value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CPKCC_Y" offset="0x8" rw="RW" size="4" caption="Y Parameter Register">
          <bitfield name="VALUE" caption="CPKCC_Y value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CPKCC_Z" offset="0xC" rw="RW" size="4" caption="Z Parameter Register">
          <bitfield name="VALUE" caption="CPKCC_Z value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CPKCC_J" offset="0x10" rw="RW" size="4" caption="J Parameter Register">
          <bitfield name="VALUE" caption="CPKCC_J value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CPKCC_K" offset="0x14" rw="RW" size="4" caption="K Parameter Register">
          <bitfield name="VALUE" caption="CPKCC_K value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CPKCC_N" offset="0x18" rw="RW" size="4" caption="N Parameter Register">
          <bitfield name="VALUE" caption="CPKCC_N value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CPKCC_SMULA" offset="0x1C" rw="RW" size="4" caption="SMULA Register">
          <bitfield name="VALUE" caption="CPKCC_SMULA value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CPKCC_SMULB" offset="0x20" rw="RW" size="4" caption="SMULB Register">
          <bitfield name="VALUE" caption="CPKCC_SMULB value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CPKCC_SMULRL" offset="0x24" rw="RW" size="4" caption="SMULRL Register">
          <bitfield name="VALUE" caption="CPKCC_SMULRL value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CPKCC_SMULRH" offset="0x28" rw="RW" size="4" caption="SMULRH Register">
          <bitfield name="VALUE" caption="CPKCC_SMULRH value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CPKCC_IDLE" offset="0x2C" rw="RW" size="1" caption="IDLE Register">
          <bitfield name="VALUE" caption="CPKCC_IDLE value" mask="0xFF"/>
        </register>
        <register name="CPKCC_IDLECACHE" offset="0x2D" rw="RW" size="1" caption="IDLECACHE Register">
          <bitfield name="VALUE" caption="CPKCC_IDLECACHE value" mask="0xFF"/>
        </register>
        <register name="CPKCC_CR_C" offset="0x30" rw="RW" size="4" caption="CR_C Register">
          <bitfield name="VALUE" caption="CPKCC_CR_C value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CPKCC_CR_S" offset="0x34" rw="RW" size="4" caption="CR_S Register">
          <bitfield name="VALUE" caption="CPKCC_CR_S value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CPKCC_CR" offset="0x38" rw="RW" size="4" caption="CR Register">
          <bitfield name="GF2N" caption="GF(2n) mode" mask="0x1"/>
          <bitfield name="CARRYIN" caption="CARRYIN value" mask="0x2"/>
          <bitfield name="ONEMUL" caption="ONEMUL value" mask="0x4"/>
          <bitfield name="ABORT" caption="ABORT value" mask="0x8"/>
          <bitfield name="SPILLW" caption="Spill Word register bit" mask="0x10"/>
          <bitfield name="AWAKE" caption="AWAKE value" mask="0x20"/>
          <bitfield name="PKCCIRQ" caption="CPKCC_IRQ value" mask="0x40"/>
          <bitfield name="ITEN" caption="ITEN value" mask="0x80"/>
          <bitfield name="CLRRAM" caption="CLRRAM value" mask="0x100"/>
          <bitfield name="VALUE" caption="CPKCC_CR value" mask="0xFFFFFE00"/>
        </register>
        <register name="CPKCC_OR" offset="0x3C" rw="RW" size="4" caption="Operation Register">
          <bitfield name="CMD0" caption="CMD0 value" mask="0x1"/>
          <bitfield name="CMD1" caption="CMD1 value" mask="0x2"/>
          <bitfield name="CMD2" caption="CMD2 value" mask="0x4"/>
          <bitfield name="CMD3" caption="CMD3 value" mask="0x8"/>
          <bitfield name="OPTM0" caption="OPTM0 value" mask="0x10"/>
          <bitfield name="OPTM1" caption="OPTM1 value" mask="0x20"/>
          <bitfield name="OPTC0" caption="OPTC0 value" mask="0x40"/>
          <bitfield name="OPTC1" caption="OPTC1 value" mask="0x80"/>
          <bitfield name="CARRYMUL" caption="CARRYMUL value" mask="0x400"/>
          <bitfield name="VALUE" caption="CPKCC_OR value" mask="0xFFFFF800"/>
        </register>
        <register name="CPKCC_SR" offset="0x40" rw="RW" size="4" caption="SR Register">
          <bitfield name="BUSY" caption="BUSY value" mask="0x1"/>
          <bitfield name="CACHE" caption="CACHE value" mask="0x2"/>
          <bitfield name="CARRY" caption="CARRY value" mask="0x4"/>
          <bitfield name="ZERO" caption="ZERO value" mask="0x8"/>
          <bitfield name="RAMV" caption="RAM violation" mask="0x10"/>
          <bitfield name="SHAREV" caption="SHAREV value" mask="0x20"/>
          <bitfield name="CLRRAM_BUSY" caption="CLRRAM_BUSY value" mask="0x40"/>
          <bitfield name="VALUE" caption="CPKCC_SR value" mask="0xFFFFFF80"/>
        </register>
        <register name="CPKCC_ADDRSIZE" offset="0xEC" rw="RW" size="4" caption="ADDRSIZE Register">
          <bitfield name="VALUE" caption="CPKCC_ADDRSIZE value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CPKCC_IPNAME" offset="0xF0" rw="RW" size="4" count="2" caption="IPNAME1 Register">
          <bitfield name="VALUE" caption="CPKCC_IPNAME1 value" mask="0xFFFFFFFF"/>
        </register>
        <register name="CPKCC_FEATURES" offset="0xF8" rw="RW" size="4" caption="FEATURES Register">
          <bitfield name="VALUE" caption="CPKCC_FEATURES value" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
    </module>
    <module name="CSI" id="88004" version="1.20a" caption="Camera Serial Interface">
      <register-group name="CSI" caption="Camera Serial Interface">
        <register name="CSI_VERSION" offset="0x0" rw="R" size="4" caption="Read-only register   Contains the version of DWC_mipi_csi2_host coded in 32-bit ASCII code.">
          <bitfield name="VERSION" caption="This field indicates the version of the DWC_mipi_csi2_host." mask="0xFFFFFFFF"/>
        </register>
        <register name="CSI_N_LANES" offset="0x4" rw="RW" size="4" caption="Static read and write register   Configures the number of active lanes that the DWC_mipi_csi2_host uses to receive the camera device data.">
          <bitfield name="N_LANES" caption="Number of active data lanes:   -000: 1 Data Lane  -001: 2 Data Lanes  -010: 3 Data Lanes  -011: 4 Data Lanes - Only on D-PHY  -100: 5 Data Lanes - Only on D-PHY  -101: 6 Data Lanes - Only on D-PHY  -110: 7 Data Lanes - Only on D-PHY  -111: 8 Data Lanes - Only on D-PHY  This can only be updated when the PHY lane is in stopstate." mask="0x7"/>
        </register>
        <register name="CSI_CSI2_RESETN" offset="0x8" rw="RW" size="4" caption="Static read and write register   Controls the DWC_mipi_csi2_host logic reset state. When activated, the internal logic of the controller goes into the reset state. The configuration is not reset to default values with this register, instead, only the internal controller logic is affected.">
          <bitfield name="CSI2_RESETN" caption="DWC_mipi_csi2_host reset output. Active Low." mask="0x1"/>
        </register>
        <register name="CSI_INT_ST_MAIN" offset="0xC" rw="R" size="4" caption="Clear on read register   Contains the status of individual interrupt sources, regardless of the contents of the associated interrupt mask registers, so it is possible to service the interrupt status registers by polling. Reading INT_ST_MAIN register clears the interrupt pin.">
          <bitfield name="STATUS_INT_PHY_FATAL" caption="Status of int_st_phy_fatal." mask="0x1"/>
          <bitfield name="STATUS_INT_PKT_FATAL" caption="Status of int_st_pkt_fatal." mask="0x2"/>
          <bitfield name="STATUS_INT_FRAME_FATAL" caption="Status of int_st_frame_fatal." mask="0x4"/>
          <bitfield name="STATUS_INT_PHY" caption="Status of int_st_phy." mask="0x10000"/>
          <bitfield name="STATUS_INT_PKT" caption="Status of int_st_pkt." mask="0x20000"/>
          <bitfield name="STATUS_INT_LINE" caption="Status of int_st_line" mask="0x40000"/>
        </register>
        <register name="CSI_DATA_IDS_1" offset="0x10" rw="RW" size="4" caption="Static read and write register   Programs the data Ids for matching line error reporting.   Enables up to eight different data Ids that can be identified simultaneously.">
          <bitfield name="DI0_DT" caption="Data type for programmed data Id 0." mask="0x3F"/>
          <bitfield name="DI0_VC" caption="Virtual channel for programmed data Id 0." mask="0xC0"/>
          <bitfield name="DI1_DT" caption="Data type for programmed data Id 1." mask="0x3F00"/>
          <bitfield name="DI1_VC" caption="Virtual channel for programmed data Id 1." mask="0xC000"/>
          <bitfield name="DI2_DT" caption="Data type for programmed Data ID 2." mask="0x3F0000"/>
          <bitfield name="DI2_VC" caption="Virtual channel for programmed data Id 2." mask="0xC00000"/>
          <bitfield name="DI3_DT" caption="Data type for programmed data Id 3." mask="0x3F000000"/>
          <bitfield name="DI3_VC" caption="Virtual channel for programmed data Id 3." mask="0xC0000000"/>
        </register>
        <register name="CSI_DATA_IDS_2" offset="0x14" rw="RW" size="4" caption="Static read and write register   Programs the data Ids for matching line error reporting.   Configures Data ID definition for four additional pairs of data types and virtual channel identifiers.">
          <bitfield name="DI4_DT" caption="Data type for programmed data Id 4." mask="0x3F"/>
          <bitfield name="DI4_VC" caption="Virtual channel for programmed data Id 4." mask="0xC0"/>
          <bitfield name="DI5_DT" caption="Data type for programmed data Id 5." mask="0x3F00"/>
          <bitfield name="DI5_VC" caption="Virtual channel for programmed data Id 5." mask="0xC000"/>
          <bitfield name="DI6_DT" caption="Data type for programmed data Id 6." mask="0x3F0000"/>
          <bitfield name="DI6_VC" caption="Virtual channel for programmed data Id 6." mask="0xC00000"/>
          <bitfield name="DI7_DT" caption="Data type for programmed data Id 7." mask="0x3F000000"/>
          <bitfield name="DI7_VC" caption="Virtual channel for programmed data Id 7." mask="0xC0000000"/>
        </register>
        <register name="CSI_PHY_SHUTDOWNZ" offset="0x40" rw="RW" size="4" caption="Active low   Controls the PHY Shutdown mode. In this state, the PHY sets the analog and digital circuitry in the Reset state.">
          <bitfield name="PHY_SHUTDOWNZ" caption="Shutdown input. This line is used to place the complete macro in power down. All analog blocks are in power down mode and digital logic is cleared. Active Low." mask="0x1"/>
        </register>
        <register name="CSI_DPHY_RSTZ" offset="0x44" rw="RW" size="4" caption="Active low   Controls the PHY Reset mode. in this state, the PHY sets the digital circuitry in the Reset State.">
          <bitfield name="DPHY_RSTZ" caption="PHY reset output. Active Low." mask="0x1"/>
        </register>
        <register name="CSI_PHY_RX" offset="0x48" rw="R" size="4" caption="Read-only register Contains the status of RX-related signals from PHY:  RXULPSESC* RXCLKACTIVEHS (D-PHY)  It contains information such as, if the clock lane is receiving high-speed clock signal, or if the data and clock lanes are in Ultra Low Power Mode (ULPM).">
          <bitfield name="PHY_RXULPSESC_0" caption="Lane module 0 has entered the Ultra Low Power mode." mask="0x1"/>
          <bitfield name="PHY_RXULPSESC_1" caption="Lane module 1 has entered the Ultra Low Power mode" mask="0x2"/>
          <bitfield name="PHY_RXULPSCLKNOT" caption="Active Low. This signal indicates that D-PHY Clock Lane module has entered the Ultra Low Power state" mask="0x10000"/>
          <bitfield name="PHY_RXCLKACTIVEHS" caption="Indicates that D-PHY clock lane is actively receiving a DDR clock" mask="0x20000"/>
        </register>
        <register name="CSI_PHY_STOPSTATE" offset="0x4C" rw="R" size="4" caption="Read-only register   Contains the STOPSTATE signal status from PHY.">
          <bitfield name="PHY_STOPSTATEDATA_0" caption="Data lane 0 in Stop state." mask="0x1"/>
          <bitfield name="PHY_STOPSTATEDATA_1" caption="Data lane 1 in Stop state" mask="0x2"/>
          <bitfield name="PHY_STOPSTATECLK" caption="D-PHY Clock lane in Stop state" mask="0x10000"/>
        </register>
        <register name="CSI_PHY_TEST_CTRL0" offset="0x50" rw="RW" size="4" caption="Dynamic register   Control for vendor specific interface in the PHY.   Controls the Synopsys D-PHY Test and Control interface. This register controls the TESTCLR and TESTCLK signals.">
          <bitfield name="PHY_TESTCLR" caption="When active, performs vendor specific interface initialization. Active High.   Note: This line needs an initial high pulse after power up for analog programmability default values to be preset." mask="0x1"/>
          <bitfield name="PHY_TESTCLK" caption="Clock to capture testdin bus contents into the macro, with testen signal controlling the operation selection." mask="0x2"/>
        </register>
        <register name="CSI_PHY_TEST_CTRL1" offset="0x54" rw="RW" size="4" caption="Dynamic register   Control for vendor specific interface in the PHY.   Controls the Synopsys D-PHY Test and Control interface. This register controls the TESTENABLE signal and the TESTDIN bus. Reading from this register retrieves the value from TESTDOUT.">
          <bitfield name="PHY_TESTDIN" caption="Test interface 8-bit data input for programming internal registers and accessing test functionalities." mask="0xFF"/>
          <bitfield name="PHY_TESTDOUT" caption="Vendor-specific 8-bit data output for reading data and other probing functionalities." mask="0xFF00"/>
          <bitfield name="PHY_TESTEN" caption="When asserted high, it configures an address write operation on the falling edge of testclk. When asserted low, it configures a data write operation on the rising edge of testclk." mask="0x10000"/>
        </register>
        <register name="CSI_IPI_MODE" offset="0x80" rw="RW" size="4" caption="This register selects how the IPI interface generates the video frame">
          <bitfield name="IPI_MODE" caption="This field indicates the video mode transmission type as follows:  - 0: Camera timing - 1: Controller timing" mask="0x1"/>
          <bitfield name="IPI_COLOR_COM" caption="This field indicates if color mode components are delivered as follows:  - 0: 48 bits interface - 1: 16 bits interface" mask="0x100"/>
        </register>
        <register name="CSI_IPI_VCID" offset="0x84" rw="RW" size="4" caption="This register selects the virtual channel processed by IPI">
          <bitfield name="IP_VCID" caption="Virtual channel of data to be processed by pixel interface" mask="0x3"/>
        </register>
        <register name="CSI_IPI_DATA_TYPE" offset="0x88" rw="RW" size="4" caption="This register selects the data type processed by IPI">
          <bitfield name="IPI_DATA_TYPE" caption="Data type of data to be processed by pixel interface" mask="0x3F" values="CSI_IPI_DATA_TYPE__IPI_DATA_TYPE"/>
        </register>
        <register name="CSI_IPI_MEM_FLUSH" offset="0x8C" rw="RW" size="4" caption="This register control the flush of IPI memory">
          <bitfield name="IPI_FLUSH" caption="Flush IPI memory. This bit is auto clear" mask="0x1"/>
          <bitfield name="IPI_AUTO_FLUSH" caption="Memory is automatically flushed at each vsync" mask="0x100"/>
        </register>
        <register name="CSI_IPI_HSA_TIME" offset="0x90" rw="RW" size="4" caption="This register configures the video Horizontal Synchronism Active (HSA) time">
          <bitfield name="IPI_HSA_TIME" caption="This field configures the Horizontal Synchronism Active period in pixclk cycles" mask="0xFFF"/>
        </register>
        <register name="CSI_IPI_HBP_TIME" offset="0x94" rw="RW" size="4" caption="This register configures the video Horizontal Back Porch (HBP) time">
          <bitfield name="IPI_HBP_TIME" caption="This field configures the Horizontal Back Porch period in pixclk cycles" mask="0xFFF"/>
        </register>
        <register name="CSI_IPI_HSD_TIME" offset="0x98" rw="RW" size="4" caption="This register configures the video Horizontal Sync Delay (HSD) time">
          <bitfield name="IPI_HSD_TIME" caption="This field configures the Horizontal Sync Porch delay period in pixclk cycles" mask="0xFFF"/>
        </register>
        <register name="CSI_IPI_HLINE_TIME" offset="0x9C" rw="RW" size="4" caption="This register configures the overall time for each video line">
          <bitfield name="IPI_HLINE_TIME" caption="This field configures the size of the line time counted in pixclk cycles" mask="0x7FFF"/>
        </register>
        <register name="CSI_IPI_VSA_LINES" offset="0xB0" rw="RW" size="4" caption="This register configures the Vertical Synchronism Active (VSA) period">
          <bitfield name="IPI_VSA_LINES" caption="This field configures the Vertical Synchronism Active period measured in number of horizontal lines" mask="0x3FF"/>
        </register>
        <register name="CSI_IPI_VBP_LINES" offset="0xB4" rw="RW" size="4" caption="This register configures the Vertical Back Porch (VBP) period">
          <bitfield name="IPI_VBP_LINES" caption="This field configures the Vertical Back Porch period measured in number of horizontal lines" mask="0x3FF"/>
        </register>
        <register name="CSI_IPI_VFP_LINES" offset="0xB8" rw="RW" size="4" caption="This register configures the Vertical Front Porch (VFP) period">
          <bitfield name="IPI_VFP_LINES" caption="This field configures the Vertical Front Porch period measured in number of horizontal lines" mask="0x3FF"/>
        </register>
        <register name="CSI_IPI_VACTIVE_LINES" offset="0xBC" rw="RW" size="4" caption="This register configures the vertical resolution of the video">
          <bitfield name="IPI_VACTIVE_LINES" caption="This field configures the Vertical Active period measured in number of horizontal lines" mask="0x3FFF"/>
        </register>
        <register name="CSI_PHY_CAL" offset="0xCC" rw="R" size="4" caption="Clear on read register    Contains the CALIBRATION signal status from Synopsys D-PHY.">
          <bitfield name="RXSKEWCALHS" caption="A low-to-high transition on rxskewcalhs signal means that the PHY has initiated the de-skew calibration.." mask="0x1"/>
        </register>
        <register name="CSI_INT_ST_PHY_FATAL" offset="0xE0" rw="R" size="4" caption="Clear on read register   Groups the fatal interruptions caused by PHY Packet discarded.   Stores the source of the error.   Reading INT_ST_PHY_FATAL register does not clear the interrupt pin.">
          <bitfield name="PHY_ERRSOTSYNCHS_0" caption="Start of transmission error on data lane 0 (no synchronization achieved)." mask="0x1"/>
          <bitfield name="PHY_ERRSOTSYNCHS_1" caption="Start of transmission error on data lane 1 (no synchronization achieved)" mask="0x2"/>
        </register>
        <register name="CSI_INT_MSK_PHY_FATAL" offset="0xE4" rw="RW" size="4" caption="Static read and write register    Interrupt mask for INT_ST_PHY_FATAL controls which interrupt status bits will trigger the interrupt pin. Bit at 1 - Enable the interrupt source. Bit at 0 - Interrupt source is masked.">
          <bitfield name="MASK_PHY_ERRSOTSYNCHS_0" caption="Mask for phy_errsotsynchs_0." mask="0x1"/>
          <bitfield name="MASK_PHY_ERRSOTSYNCHS_1" caption="Mask for phy_errsotsynchs_1" mask="0x2"/>
        </register>
        <register name="CSI_INT_FORCE_PHY_FATAL" offset="0xE8" rw="RW" size="4" caption="Static read and write register    Interrupt Force register is used for test purposes, and allows triggering INT_ST_PHY_FATAL interrupt events individually, without the need to activate the conditions that trigger the interrupt sources, since it may be extremely complex to generate stimuli for that purpose.">
          <bitfield name="FORCE_PHY_ERRSOTSYNCHS_0" caption="Force phy_errsotsynchs_0." mask="0x1"/>
          <bitfield name="FORCE_PHY_ERRSOTSYNCHS_1" caption="Force phy_errsotsynchs_1" mask="0x2"/>
        </register>
        <register name="CSI_INT_ST_PKT_FATAL" offset="0xF0" rw="R" size="4" caption="Clear on read register    Groups the fatal interruption related with Packet construction. Packet discarded.   Notifies which interruption bit has caused the interruption.   Stores the source of the error.   Reading INT_ST_PKT_FATAL register does not clear the interrupt pin.">
          <bitfield name="VC0_ERR_CRC" caption="Payload Checksum error detected on virtual channel 0." mask="0x1"/>
          <bitfield name="VC1_ERR_CRC" caption="Payload Checksum error detected on virtual channel 1." mask="0x2"/>
          <bitfield name="VC2_ERR_CRC" caption="Payload Checksum error detected on virtual channel 2." mask="0x4"/>
          <bitfield name="VC3_ERR_CRC" caption="Payload Checksum error detected on virtual channel 3." mask="0x8"/>
          <bitfield name="ERR_ECC_DOUBLE" caption="D-PHY mode : Header ECC contains at least 2 errors, unrecoverable.   C-PHY mode : Header CRC unrecoverable." mask="0x10000"/>
        </register>
        <register name="CSI_INT_MSK_PKT_FATAL" offset="0xF4" rw="RW" size="4" caption="Static read and write register    Interrupt mask for INT_ST_PKT_FATAL controls which interrupt status bits will trigger the interrupt pin. Bit at 1 - Enable the interrupt source. Bit at 0 - Interrupt source is masked.">
          <bitfield name="MASK_VC0_ERR_CRC" caption="Mask for vc0_err_crc." mask="0x1"/>
          <bitfield name="MASK_VC1_ERR_CRC" caption="Mask for vc1_err_crc." mask="0x2"/>
          <bitfield name="MASK_VC2_ERR_CRC" caption="Mask for vc2_err_crc." mask="0x4"/>
          <bitfield name="MASK_VC3_ERR_CRC" caption="Mask for vc3_err_crc." mask="0x8"/>
          <bitfield name="MASK_ERR_ECC_DOUBLE" caption="Mask for err_ecc_double." mask="0x10000"/>
        </register>
        <register name="CSI_INT_FORCE_PKT_FATAL" offset="0xF8" rw="RW" size="4" caption="Static read and write register   Interrupt force register is used for test purposes, and allows triggering INT_ST_PKT_FATAL interrupt events individually, without the need to activate the conditions that trigger the interrupt sources, since it may be extremely complex to generate stimuli for that purpose.">
          <bitfield name="FORCE_VC0_ERR_CRC" caption="Force vc0_err_crc." mask="0x1"/>
          <bitfield name="FORCE_VC1_ERR_CRC" caption="Force vc1_err_crc." mask="0x2"/>
          <bitfield name="FORCE_VC2_ERR_CRC" caption="Force vc2_err_crc." mask="0x4"/>
          <bitfield name="FORCE_VC3_ERR_CRC" caption="Force vc3_err_crc." mask="0x8"/>
          <bitfield name="FORCE_ERR_ECC_DOUBLE" caption="Force err_ecc_double." mask="0x10000"/>
        </register>
        <register name="CSI_INT_ST_FRAME_FATAL" offset="0x100" rw="R" size="4" caption="Clear on read register    Fatal interruption related with Frame construction. Packet discarded.   Groups and notifies which interruption bits caused the interruption.   Stores the source of the error.   Reading INT_ST_FRAME_FATAL register does not clear the interrupt pin.">
          <bitfield name="ERR_F_BNDRY_MATCH_VC0" caption="Error matching Frame Start with Frame End for virtual channel 0." mask="0x1"/>
          <bitfield name="ERR_F_BNDRY_MATCH_VC1" caption="Error matching Frame Start with Frame End for virtual channel 1." mask="0x2"/>
          <bitfield name="ERR_F_BNDRY_MATCH_VC2" caption="Error matching Frame Start with Frame End for virtual channel 2." mask="0x4"/>
          <bitfield name="ERR_F_BNDRY_MATCH_VC3" caption="Error matching Frame Start with Frame End for virtual channel 3." mask="0x8"/>
          <bitfield name="ERR_F_SEQ_VC0" caption="Incorrect Frame sequence detected in Virtual Channel 0." mask="0x100"/>
          <bitfield name="ERR_F_SEQ_VC1" caption="Incorrect Frame sequence detected in Virtual Channel 1." mask="0x200"/>
          <bitfield name="ERR_F_SEQ_VC2" caption="Incorrect Frame sequence detected in Virtual Channel 2." mask="0x400"/>
          <bitfield name="ERR_F_SEQ_VC3" caption="Incorrect Frame sequence detected in Virtual Channel 3." mask="0x800"/>
          <bitfield name="ERR_FRAME_DATA_VC0" caption="Last received Frame in virtual channel 0, had at least one CRC error." mask="0x10000"/>
          <bitfield name="ERR_FRAME_DATA_VC1" caption="Last received Frame in virtual channel 1, had at least one CRC error." mask="0x20000"/>
          <bitfield name="ERR_FRAME_DATA_VC2" caption="Last received Frame in virtual channel 2, had at least one CRC error." mask="0x40000"/>
          <bitfield name="ERR_FRAME_DATA_VC3" caption="Last received Frame in virtual channel 3, had at least one CRC error." mask="0x80000"/>
        </register>
        <register name="CSI_INT_MSK_FRAME_FATAL" offset="0x104" rw="RW" size="4" caption="Static read and write register    Interrupt mask for INT_ST_FRAME_FATAL controls which interrupt status bits will trigger the interrupt pin. Bit at 1 - Enable the interrupt source. Bit at 0 - Interrupt source is masked.">
          <bitfield name="MASK_ERR_F_BNDRY_MATCH_VC0" caption="Mask for err_f_bndry_match_vc0." mask="0x1"/>
          <bitfield name="MASK_ERR_F_BNDRY_MATCH_VC1" caption="Mask for err_f_bndry_match_vc1." mask="0x2"/>
          <bitfield name="MASK_ERR_F_BNDRY_MATCH_VC2" caption="Mask for err_f_bndry_match_vc2." mask="0x4"/>
          <bitfield name="MASK_ERR_F_BNDRY_MATCH_VC3" caption="Mask for err_f_bndry_match_vc3." mask="0x8"/>
          <bitfield name="MASK_ERR_F_SEQ_VC0" caption="Mask for err_f_seq_vc0." mask="0x100"/>
          <bitfield name="MASK_ERR_F_SEQ_VC1" caption="Mask for err_f_seq_vc1." mask="0x200"/>
          <bitfield name="MASK_ERR_F_SEQ_VC2" caption="Mask for err_f_seq_vc2." mask="0x400"/>
          <bitfield name="MASK_ERR_F_SEQ_VC3" caption="Mask for err_f_seq_vc3." mask="0x800"/>
          <bitfield name="MASK_ERR_FRAME_DATA_VC0" caption="Mask for err_frame_data_vc0." mask="0x10000"/>
          <bitfield name="MASK_ERR_FRAME_DATA_VC1" caption="Mask for err_frame_data_vc1." mask="0x20000"/>
          <bitfield name="MASK_ERR_FRAME_DATA_VC2" caption="Mask for err_frame_data_vc2." mask="0x40000"/>
          <bitfield name="MASK_ERR_FRAME_DATA_VC3" caption="Mask for err_frame_data_vc3." mask="0x80000"/>
        </register>
        <register name="CSI_INT_FORCE_FRAME_FATAL" offset="0x108" rw="RW" size="4" caption="Static read and write register    Interrupt force register is used for test purposes, and allows triggering INT_ST_FRAME_FATAL interrupt events individually, without the need to activate the conditions that trigger the interrupt sources, because it may be extremely complex to generate stimuli for that purpose.">
          <bitfield name="FORCE_ERR_F_BNDRY_MATCH_VC0" caption="Force err_f_bndry_match_vc0." mask="0x1"/>
          <bitfield name="FORCE_ERR_F_BNDRY_MATCH_VC1" caption="Force err_f_bndry_match_vc1." mask="0x2"/>
          <bitfield name="FORCE_ERR_F_BNDRY_MATCH_VC2" caption="Force err_f_bndry_match_vc2." mask="0x4"/>
          <bitfield name="FORCE_ERR_F_BNDRY_MATCH_VC3" caption="Force err_f_bndry_match_vc3." mask="0x8"/>
          <bitfield name="FORCE_ERR_F_SEQ_VC0" caption="Force err_f_seq_vc0." mask="0x100"/>
          <bitfield name="FORCE_ERR_F_SEQ_VC1" caption="Force err_f_seq_vc1." mask="0x200"/>
          <bitfield name="FORCE_ERR_F_SEQ_VC2" caption="Force err_f_seq_vc2." mask="0x400"/>
          <bitfield name="FORCE_ERR_F_SEQ_VC3" caption="Force err_f_seq_vc3." mask="0x800"/>
          <bitfield name="FORCE_ERR_FRAME_DATA_VC0" caption="Force err_frame_data_vc0." mask="0x10000"/>
          <bitfield name="FORCE_ERR_FRAME_DATA_VC1" caption="Force err_frame_data_vc1." mask="0x20000"/>
          <bitfield name="FORCE_ERR_FRAME_DATA_VC2" caption="Force err_frame_data_vc2." mask="0x40000"/>
          <bitfield name="FORCE_ERR_FRAME_DATA_VC3" caption="Force err_frame_data_vc3." mask="0x80000"/>
        </register>
        <register name="CSI_INT_ST_PHY" offset="0x110" rw="R" size="4" caption="Clear on read register    Interruption caused by PHY.   Groups and notifies which interruption bits caused the interruption.   Stores the source of the error.   Reading INT_ST_PHY register does not clear the interrupt pin.">
          <bitfield name="PHY_ERRSOTHS_0" caption="Start of transmission error on data lane 0 (synchronization can still be achieved)." mask="0x1"/>
          <bitfield name="PHY_ERRSOTHS_1" caption="Start of transmission error on data lane 1 (synchronization can still be achieved)" mask="0x2"/>
          <bitfield name="PHY_ERRESC_0" caption="Start of Transmission Error on data lane 0 (no synchronization achieved)." mask="0x10000"/>
          <bitfield name="PHY_ERRESC_1" caption="Start of Transmission Error on data lane 1 (no synchronization achieved)" mask="0x20000"/>
        </register>
        <register name="CSI_INT_MSK_PHY" offset="0x114" rw="RW" size="4" caption="Static read and write register    Interrupt mask for INT_ST_PHY controls which interrupt status bits will trigger the interrupt pin. Bit at 1 - Enable the interrupt source. Bit at 0 - Interrupt source is masked.">
          <bitfield name="MASK_PHY_ERRSOTHS_0" caption="Mask for phy_errsoths_0." mask="0x1"/>
          <bitfield name="MASK_PHY_ERRSOTHS_1" caption="Mask for phy_errsoths_1" mask="0x2"/>
          <bitfield name="MASK_PHY_ERRESC_0" caption="Mask for phy_erresc_0." mask="0x10000"/>
          <bitfield name="MASK_PHY_ERRESC_1" caption="Mask for phy_erresc_1" mask="0x20000"/>
        </register>
        <register name="CSI_INT_FORCE_PHY" offset="0x118" rw="RW" size="4" caption="Static read and write register    Interrupt force register is used for test purposes, and allows triggering INT_ST_PHY interrupt events individually, without the need to activate the conditions that trigger the interrupt sources, because it may be extremely complex to generate stimuli for that purpose.">
          <bitfield name="FORCE_PHY_ERRSOTHS_0" caption="Force phy_errsoths_0." mask="0x1"/>
          <bitfield name="FORCE_PHY_ERRSOTHS_1" caption="Force phy_errsoths_1" mask="0x2"/>
          <bitfield name="FORCE_PHY_ERRESC_0" caption="Force phy_erresc_0" mask="0x10000"/>
          <bitfield name="FORCE_PHY_ERRESC_1" caption="Force phy_erresc_1" mask="0x20000"/>
        </register>
        <register name="CSI_INT_ST_PKT" offset="0x120" rw="R" size="4" caption="Clear on read register    Interruption related with Packet construction. Packet discarded.   Groups and notifies which interruption bits caused the interruption.   Stores the source of the error.   Reading INT_ST_PKT register does not clear the interrupt pin.">
          <bitfield name="ERR_ID_VC0" caption="Unrecognized or unimplemented data type detected in virtual channel 0." mask="0x1"/>
          <bitfield name="ERR_ID_VC1" caption="Unrecognized or unimplemented data type detected in virtual channel 1." mask="0x2"/>
          <bitfield name="ERR_ID_VC2" caption="Unrecognized or unimplemented data type detected in virtual channel 2." mask="0x4"/>
          <bitfield name="ERR_ID_VC3" caption="Unrecognized or unimplemented data type detected in virtual channel 3." mask="0x8"/>
          <bitfield name="VC0_ERR_ECC_CORRECTED" caption="D-PHY mode : Header error detected and corrected on virtual channel 0.   C-PHY mode : Header CRC recoverable on virtual channel 0." mask="0x10000"/>
          <bitfield name="VC1_ERR_ECC_CORRECTED" caption="D-PHY mode : Header error detected and corrected on virtual channel 1.   C-PHY mode : Header CRC recoverable on virtual channel 1." mask="0x20000"/>
          <bitfield name="VC2_ERR_ECC_CORRECTED" caption="D-PHY mode : Header error detected and corrected on virtual channel 2.  C-PHY mode : Header CRC recoverable on virtual channel 2." mask="0x40000"/>
          <bitfield name="VC3_ERR_ECC_CORRECTED" caption="D-PHY mode : Header error detected and corrected on virtual channel 3.  C-PHY mode : Header CRC recoverable on virtual channel 3." mask="0x80000"/>
        </register>
        <register name="CSI_INT_MSK_PKT" offset="0x124" rw="RW" size="4" caption="Static read and write register    Interrupt mask for INT_ST_PKT controls which interrupt status bits will trigger the interrupt pin. Bit at 1 - Enable the interrupt source. Bit at 0 - Interrupt source is masked.">
          <bitfield name="MASK_ERR_ID_VC0" caption="Mask for err_id_vc0." mask="0x1"/>
          <bitfield name="MASK_ERR_ID_VC1" caption="Mask for err_id_vc1." mask="0x2"/>
          <bitfield name="MASK_ERR_ID_VC2" caption="Mask for err_id_vc2." mask="0x4"/>
          <bitfield name="MASK_ERR_ID_VC3" caption="Mask for err_id_vc3." mask="0x8"/>
          <bitfield name="MASK_VC0_ERR_ECC_CORRECTED" caption="Mask for vc0_err_ecc_corrected." mask="0x10000"/>
          <bitfield name="MASK_VC1_ERR_ECC_CORRECTED" caption="Mask for vc1_err_ecc_corrected." mask="0x20000"/>
          <bitfield name="MASK_VC2_ERR_ECC_CORRECTED" caption="Mask for vc2_err_ecc_corrected." mask="0x40000"/>
          <bitfield name="MASK_VC3_ERR_ECC_CORRECTED" caption="Mask for vc3_err_ecc_corrected." mask="0x80000"/>
        </register>
        <register name="CSI_INT_FORCE_PKT" offset="0x128" rw="RW" size="4" caption="Static read and write register    Interrupt force register is used for test purposes, and allows triggering INT_ST_PKT interrupt events individually, without the need to activate the conditions that trigger the interrupt sources, because it may be extremely complex to generate stimuli for that purpose.">
          <bitfield name="FORCE_ERR_ID_VC0" caption="Force err_id_vc0." mask="0x1"/>
          <bitfield name="FORCE_ERR_ID_VC1" caption="Force err_id_vc1." mask="0x2"/>
          <bitfield name="FORCE_ERR_ID_VC2" caption="Force err_id_vc2." mask="0x4"/>
          <bitfield name="FORCE_ERR_ID_VC3" caption="Force err_id_vc3." mask="0x8"/>
          <bitfield name="FORCE_VC0_ERR_ECC_CORRECTED" caption="Force vc0_err_ecc_corrected." mask="0x10000"/>
          <bitfield name="FORCE_VC1_ERR_ECC_CORRECTED" caption="Force vc1_err_ecc_corrected." mask="0x20000"/>
          <bitfield name="FORCE_VC2_ERR_ECC_CORRECTED" caption="Force vc2_err_ecc_corrected." mask="0x40000"/>
          <bitfield name="FORCE_VC3_ERR_ECC_CORRECTED" caption="Force vc3_err_ecc_corrected." mask="0x80000"/>
        </register>
        <register name="CSI_INT_ST_LINE" offset="0x130" rw="R" size="4" caption="Clear on read register    Interruption related with Line construction.    Groups and notifies which interruption bits caused the interruption.  Stores the source of the error.   Reading INT_ST_LINE register does not clear the interrupt pin.">
          <bitfield name="ERR_L_BNDRY_MATCH_DI0" caption="Error matching line start with line end for vc0 and dt0" mask="0x1"/>
          <bitfield name="ERR_L_BNDRY_MATCH_DI1" caption="Error matching line start with line end for vc1 and dt1" mask="0x2"/>
          <bitfield name="ERR_L_BNDRY_MATCH_DI2" caption="Error matching line start with line end for vc2 and dt2" mask="0x4"/>
          <bitfield name="ERR_L_BNDRY_MATCH_DI3" caption="Error matching line start with line end for vc3 and dt3" mask="0x8"/>
          <bitfield name="ERR_L_BNDRY_MATCH_DI4" caption="Error matching line start with line end for vc4 and dt4" mask="0x10"/>
          <bitfield name="ERR_L_BNDRY_MATCH_DI5" caption="Error matching line start with line end for vc5 and dt5" mask="0x20"/>
          <bitfield name="ERR_L_BNDRY_MATCH_DI6" caption="Error matching line start with line end for vc6 and dt6" mask="0x40"/>
          <bitfield name="ERR_L_BNDRY_MATCH_DI7" caption="Error matching line start with line end for vc7 and dt7" mask="0x80"/>
          <bitfield name="ERR_L_SEQ_DI0" caption="Error in the sequence of lines for vc0 and dt0" mask="0x10000"/>
          <bitfield name="ERR_L_SEQ_DI1" caption="Error in the sequence of lines for vc1 and dt1" mask="0x20000"/>
          <bitfield name="ERR_L_SEQ_DI2" caption="Error in the sequence of lines for vc2 and dt2" mask="0x40000"/>
          <bitfield name="ERR_L_SEQ_DI3" caption="Error in the sequence of lines for vc3 and dt3" mask="0x80000"/>
          <bitfield name="ERR_L_SEQ_DI4" caption="Error in the sequence of lines for vc4 and dt4" mask="0x100000"/>
          <bitfield name="ERR_L_SEQ_DI5" caption="Error in the sequence of lines for vc5 and dt5" mask="0x200000"/>
          <bitfield name="ERR_L_SEQ_DI6" caption="Error in the sequence of lines for vc6 and dt6" mask="0x400000"/>
          <bitfield name="ERR_L_SEQ_DI7" caption="Error in the sequence of lines for vc7 and dt7" mask="0x800000"/>
        </register>
        <register name="CSI_INT_MSK_LINE" offset="0x134" rw="RW" size="4" caption="Static read and write register    Interrupt mask for INT_ST_LINE controls which interrupt status bits will trigger the interrupt pin. Bit at 1 - Enable the interrupt source. Bit at 0 - Interrupt source is masked.">
          <bitfield name="MASK_ERR_L_BNDRY_MATCH_DI0" caption="Mask for err_l_bndry_match_di0" mask="0x1"/>
          <bitfield name="MASK_ERR_L_BNDRY_MATCH_DI1" caption="Mask for err_l_bndry_match_di1" mask="0x2"/>
          <bitfield name="MASK_ERR_L_BNDRY_MATCH_DI2" caption="Mask for err_l_bndry_match_di2" mask="0x4"/>
          <bitfield name="MASK_ERR_L_BNDRY_MATCH_DI3" caption="Mask for err_l_bndry_match_di3" mask="0x8"/>
          <bitfield name="MASK_ERR_L_BNDRY_MATCH_DI4" caption="Mask for err_l_bndry_match_di4" mask="0x10"/>
          <bitfield name="MASK_ERR_L_BNDRY_MATCH_DI5" caption="Mask for err_l_bndry_match_di5" mask="0x20"/>
          <bitfield name="MASK_ERR_L_BNDRY_MATCH_DI6" caption="Mask for err_l_bndry_match_di6" mask="0x40"/>
          <bitfield name="MASK_ERR_L_BNDRY_MATCH_DI7" caption="Mask for err_l_bndry_match_di7" mask="0x80"/>
          <bitfield name="MASK_ERR_L_SEQ_DI0" caption="Mask for err_l_seq_di0" mask="0x10000"/>
          <bitfield name="MASK_ERR_L_SEQ_DI1" caption="Mask for err_l_seq_di1" mask="0x20000"/>
          <bitfield name="MASK_ERR_L_SEQ_DI2" caption="Mask for err_l_seq_di2" mask="0x40000"/>
          <bitfield name="MASK_ERR_L_SEQ_DI3" caption="Mask for err_l_seq_di3" mask="0x80000"/>
          <bitfield name="MASK_ERR_L_SEQ_DI4" caption="Mask for err_l_seq_di4" mask="0x100000"/>
          <bitfield name="MASK_ERR_L_SEQ_DI5" caption="Mask for err_l_seq_di5" mask="0x200000"/>
          <bitfield name="MASK_ERR_L_SEQ_DI6" caption="Mask for err_l_seq_di6" mask="0x400000"/>
          <bitfield name="MASK_ERR_L_SEQ_DI7" caption="Mask for err_l_seq_di7" mask="0x800000"/>
        </register>
        <register name="CSI_INT_FORCE_LINE" offset="0x138" rw="RW" size="4" caption="Static read and write register    Interrupt force register is used for test purposes, and allows triggering INT_ST_LINE interrupt events individually, without the need to activate the conditions that trigger the interrupt sources, because it may be extremely complex to generate stimuli for that purpose.">
          <bitfield name="FORCE_ERR_L_BNDRY_MATCH_DI0" caption="Force err_l_bndry_match_di0" mask="0x1"/>
          <bitfield name="FORCE_ERR_L_BNDRY_MATCH_DI1" caption="Force err_l_bndry_match_di1" mask="0x2"/>
          <bitfield name="FORCE_ERR_L_BNDRY_MATCH_DI2" caption="Force err_l_bndry_match_di2" mask="0x4"/>
          <bitfield name="FORCE_ERR_L_BNDRY_MATCH_DI3" caption="Force err_l_bndry_match_di3" mask="0x8"/>
          <bitfield name="FORCE_ERR_L_BNDRY_MATCH_DI4" caption="Force err_l_bndry_match_di4" mask="0x10"/>
          <bitfield name="FORCE_ERR_L_BNDRY_MATCH_DI5" caption="Force err_l_bndry_match_di5" mask="0x20"/>
          <bitfield name="FORCE_ERR_L_BNDRY_MATCH_DI6" caption="Force err_l_bndry_match_di6" mask="0x40"/>
          <bitfield name="FORCE_ERR_L_BNDRY_MATCH_DI7" caption="Force err_l_bndry_match_di7" mask="0x80"/>
          <bitfield name="FORCE_ERR_L_SEQ_DI0" caption="Force err_l_seq_di0" mask="0x10000"/>
          <bitfield name="FORCE_ERR_L_SEQ_DI1" caption="Force err_l_seq_di1" mask="0x20000"/>
          <bitfield name="FORCE_ERR_L_SEQ_DI2" caption="Force err_l_seq_di2" mask="0x40000"/>
          <bitfield name="FORCE_ERR_L_SEQ_DI3" caption="Force err_l_seq_di3" mask="0x80000"/>
          <bitfield name="FORCE_ERR_L_SEQ_DI4" caption="Force err_l_seq_di4" mask="0x100000"/>
          <bitfield name="FORCE_ERR_L_SEQ_DI5" caption="Force err_l_seq_di5" mask="0x200000"/>
          <bitfield name="FORCE_ERR_L_SEQ_DI6" caption="Force err_l_seq_di6" mask="0x400000"/>
          <bitfield name="FORCE_ERR_L_SEQ_DI7" caption="Force err_l_seq_di7" mask="0x800000"/>
        </register>
        <register name="CSI_INT_ST_IPI" offset="0x140" rw="R" size="4" caption="Clear on read register Fatal Interruption caused by IPI interface. Groups and notifies which interruption bits caused the interruption. Stores the source of the error. Reading INT_ST_IPI register does not clear the interrupt pin">
          <bitfield name="PIXEL_IF_FIFO_UNDERFLOW" caption="The FIFO has become empty before the expected number of pixels (calculated from the packet's header) could be extracted to the pixel interface" mask="0x1"/>
          <bitfield name="PIXEL_IF_FIFO_OVERFLOW" caption="The FIFO of pixel interface has lost information because some more data arrived when it was full" mask="0x2"/>
          <bitfield name="PIXEL_IF_FRAME_SYNC_ERR" caption="New frame is received but previous has not been completed" mask="0x4"/>
          <bitfield name="PIXEL_IF_FIFO_NEMPTY_FS" caption="The FIFO of pixel interface is not empty at the start of a new frame. If this is expected this interrupt should be masked" mask="0x8"/>
          <bitfield name="PIXEL_IF_HLINE_ERR" caption="Horizontal line time error (only available in controller mode)" mask="0x10"/>
        </register>
        <register name="CSI_INT_MSK_IPI" offset="0x144" rw="RW" size="4" caption="Static read and write register Each bit of this register masks the interruption from INT_ST_IPI from generating an interruption event. Once a bit of the mask is active, the respective error of the INT_ST_ IPI register is masked preventing the error signal from signaling an interruption through the interrupt pin">
          <bitfield name="MSK_PIXEL_IF_FIFO_UNDERFLOW" caption="Mask for pixel_if_fifo_underflow" mask="0x1"/>
          <bitfield name="MSK_PIXEL_IF_FIFO_OVERFLOW" caption="Mask for pixel_if_fifo_overflow" mask="0x2"/>
          <bitfield name="MSK_FRAME_SYNC_ERR" caption="Mask for pixel_if_frame_sync_err" mask="0x4"/>
          <bitfield name="MSK_PIXEL_IF_FIFO_NEMPTY_FS" caption="Mask pixel_if_fifo_nempty_fs" mask="0x8"/>
          <bitfield name="MSK_PIXEL_IF_HLINE_ERR" caption="Mask pixel_if_hline_err" mask="0x10"/>
        </register>
        <register name="CSI_INT_FORCE_IPI" offset="0x148" rw="RW" size="4" caption="Static read and write register Interrupt force register is used for test purposes, and allows triggering INT_ST_IPI interrupt events individually, without the need to activate the conditions that trigger the interrupt sources, because it may be extremely complex to generate stimuli for that purpose">
          <bitfield name="FORCE_PIXEL_IF_FIFO_UNDERFLOW" caption="Force for pixel_if_fifo_underflow" mask="0x1"/>
          <bitfield name="FORCE_PIXEL_IF_FIFO_OVERFLOW" caption="Force for pixel_if_fifo_overflow" mask="0x2"/>
          <bitfield name="FORCE_FRAME_SYNC_ERR" caption="Force for frame_sync_err" mask="0x4"/>
          <bitfield name="FORCE_PIXEL_IF_FIFO_NEMPTY_FS" caption="Force pixel_if_fifo_nempty_fs" mask="0x8"/>
          <bitfield name="FORCE_PIXEL_IF_HLINE_ERR" caption="Force pixel_if_hline_err" mask="0x10"/>
        </register>
        <register name="CSI_SCRAMBLING" offset="0x300" rw="RW" size="4" caption="This register configures the De-scrambler block.">
          <bitfield name="SCRAMBLE_ENABLE" caption="Enables data de-scrambling on the controller side." mask="0x1"/>
        </register>
        <register name="CSI_SCRAMBLING_SEED1" offset="0x304" rw="RW" size="4" caption="This register configures the seed used by De-scrambler block for lane 1">
          <bitfield name="SCRAMBLE_SEED_LANE1" caption="Seed used by De-scrambler block for lane 1" mask="0xFFFF"/>
        </register>
        <register name="CSI_SCRAMBLING_SEED2" offset="0x308" rw="RW" size="4" caption="This register configures the seed used by De-scrambler block for lane 2">
          <bitfield name="SCRAMBLE_SEED_LANE2" caption="Seed used by De-scrambler block for lane 2" mask="0xFFFF"/>
        </register>
      </register-group>
      <value-group name="CSI_IPI_DATA_TYPE__IPI_DATA_TYPE">
        <value name="FS" caption="Frame Start signaling" value="0x00"/>
        <value name="FE" caption="Frame End signaling" value="0x01"/>
        <value name="LS" caption="Line Start signaling" value="0x02"/>
        <value name="LE" caption="Line End signaling" value="0x03"/>
        <value name="BLANK" caption="Blanking packet" value="0x11"/>
        <value name="YUV420_8" caption="YUV420 8-bit data format" value="0x18"/>
        <value name="YUV420_10" caption="YUV420 10-bit data format" value="0x19"/>
        <value name="YUV420_8L" caption="YUV420 8-bit Legacy data format" value="0x1A"/>
        <value name="YUV420_8C" caption="YUV420 8-bit (Chroma Shifted Pixel Sampling) data format" value="0x1C"/>
        <value name="YUV420_10C" caption="YUV420 10-bit (Chroma Shifted Pixel Sampling) data format" value="0x1D"/>
        <value name="YUV422_8" caption="YUV422 8-bit data format" value="0x1E"/>
        <value name="YUV422_10" caption="YUV422 10-bit data format" value="0x1F"/>
        <value name="RGB444" caption="RGB444 data format" value="0x20"/>
        <value name="RGB555" caption="RGB555 data format" value="0x21"/>
        <value name="RGB565" caption="RGB565 data format" value="0x22"/>
        <value name="RGB666" caption="RGB666 data format" value="0x23"/>
        <value name="RGB888" caption="RGB888 data format" value="0x24"/>
        <value name="RAW6" caption="RAW6 data format" value="0x28"/>
        <value name="RAW7" caption="RAW7 data format" value="0x29"/>
        <value name="RAW8" caption="RAW8 data format" value="0x2A"/>
        <value name="RAW10" caption="RAW10 data format" value="0x2B"/>
        <value name="RAW12" caption="RAW12 data format" value="0x2C"/>
        <value name="RAW14" caption="RAW14 data format" value="0x2D"/>
      </value-group>
    </module>
    <module name="CSI2DC" id="44111" version="145" caption="CSI-2 Demultiplexer Controller">
      <register-group name="CSI2DC_IDSEW" size="0x8">
        <register name="CSI2DC_IDSEW0R" offset="0x0" rw="R" size="4" initval="0x00000000" caption="IDS Entry Word 0 Register ">
          <bitfield name="DT" caption="Data Type" mask="0x3F"/>
          <bitfield name="VC" caption="Virtual Channel Identifier" mask="0xC0" values="CSI2DC_IDSEW0R__VC"/>
        </register>
        <register name="CSI2DC_IDSEW1R" offset="0x4" rw="R" size="4" initval="0x00000000" caption="IDS Entry Word 1 Register ">
          <bitfield name="WC" caption="Word Count for Image Data Packet Captured" mask="0xFFFF"/>
          <bitfield name="RC" caption="Row Count for Image Data Packet Captured" mask="0xFFFF0000"/>
        </register>
      </register-group>
      <register-group name="CSI2DC" caption="CSI-2 Demultiplexer Controller">
        <register name="CSI2DC_GCFGR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Global Configuration Register">
          <bitfield name="MIPIFRN" caption="MIPI Interface Free Running Clock" mask="0x1" values="CSI2DC_GCFGR__MIPIFRN"/>
          <bitfield name="GPIOSEL" caption="GPIO Parallel Interface Selection" mask="0x2" values="CSI2DC_GCFGR__GPIOSEL"/>
          <bitfield name="ULC" caption="Use Optional Line Packet Delimiter" mask="0x4" values="CSI2DC_GCFGR__ULC"/>
          <bitfield name="SECDEDN" caption="Single Error Correction Double Error Detection Enable" mask="0x8" values="CSI2DC_GCFGR__SECDEDN"/>
          <bitfield name="HLC" caption="CSI2DC Output Waveform Inter-line Minimum Delay" mask="0xF0"/>
        </register>
        <register name="CSI2DC_GCTLR" offset="0x4" rw="W" size="4" caption="Global Control Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="CSI2DC_GCTLR__SWRST"/>
        </register>
        <register name="CSI2DC_GSR" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Global Status Register">
          <bitfield name="RSTIP" caption="Reset in Progress" mask="0x1" values="CSI2DC_GSR__RSTIP"/>
          <bitfield name="ARSTIP" caption="Asynchronous Reset in Progress" mask="0x2" values="CSI2DC_GSR__ARSTIP"/>
        </register>
        <register name="CSI2DC_GIER" offset="0xC" rw="W" size="4" atomic-op="set:CSI2DC_GIMR" caption="Global Interrupt Enable Register">
          <bitfield name="SSP" caption="Synchronization Short Packet Interrupt Enable" mask="0x1"/>
          <bitfield name="GSP" caption="Generic Short Packet Interrupt Enable" mask="0x2"/>
          <bitfield name="GLP" caption="Generic Long Packet Interrupt Enable" mask="0x4"/>
          <bitfield name="IDS" caption="Image Data Packet Snoop Controller Interrupt Enable" mask="0x8"/>
          <bitfield name="VP" caption="Video Pipe Interrupt Enable" mask="0x10"/>
          <bitfield name="DP" caption="Data Pipe Interrupt Enable" mask="0x20"/>
          <bitfield name="SEC" caption="Packet Header Single Bit Error Corrected Enable" mask="0x40"/>
          <bitfield name="DED" caption="Packet Header Double Bit Error Detected Enable" mask="0x80"/>
        </register>
        <register name="CSI2DC_GIDR" offset="0x10" rw="W" size="4" atomic-op="clear:CSI2DC_GIMR" caption="Global Interrupt Disable Register">
          <bitfield name="SSP" caption="Synchronization Short Packet Interrupt Disable" mask="0x1"/>
          <bitfield name="GSP" caption="Generic Short Packet Interrupt Disable" mask="0x2"/>
          <bitfield name="GLP" caption="Generic Long Packet Interrupt Disable" mask="0x4"/>
          <bitfield name="IDS" caption="Image Data Packet Snoop Controller Interrupt Disable" mask="0x8"/>
          <bitfield name="VP" caption="Video Pipe Interrupt Disable" mask="0x10"/>
          <bitfield name="DP" caption="Data Pipe Interrupt Disable" mask="0x20"/>
          <bitfield name="SEC" caption="Single Bit Error Corrected Interrupt Disable" mask="0x40"/>
          <bitfield name="DED" caption="Double Bit Error Detected Interrupt Disable" mask="0x80"/>
        </register>
        <register name="CSI2DC_GIMR" offset="0x14" rw="R" size="4" initval="0x00000000" caption="Global Interrupt Mask Register">
          <bitfield name="SSP" caption="Synchronization Short Packet Interrupt Mask" mask="0x1"/>
          <bitfield name="GSP" caption="Generic Short Packet Interrupt Mask" mask="0x2"/>
          <bitfield name="GLP" caption="Generic Long Packet Interrupt Mask" mask="0x4"/>
          <bitfield name="IDS" caption="Image Data Packet Snoop Controller Interrupt Mask" mask="0x8"/>
          <bitfield name="VP" caption="Video Pipe Interrupt Disable Interrupt Mask" mask="0x10"/>
          <bitfield name="DP" caption="Data Pipe Interrupt Disable Interrupt Mask" mask="0x20"/>
          <bitfield name="SEC" caption="Single Error Corrected Interrupt Disable Interrupt Mask" mask="0x40"/>
          <bitfield name="DED" caption="Double Error Detected Interrupt Disable Interrupt Mask" mask="0x80"/>
        </register>
        <register name="CSI2DC_GISR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Global Interrupt Status Register">
          <bitfield name="SSP" caption="Synchronization Short Packet Interrupt Status" mask="0x1" values="CSI2DC_GISR__SSP"/>
          <bitfield name="GSP" caption="Generic Short Packet Interrupt Status" mask="0x2" values="CSI2DC_GISR__GSP"/>
          <bitfield name="GLP" caption="Generic Long Packet Interrupt Status" mask="0x4" values="CSI2DC_GISR__GLP"/>
          <bitfield name="IDS" caption="Image Data Packet Snoop Controller Interrupt Status" mask="0x8" values="CSI2DC_GISR__IDS"/>
          <bitfield name="VP" caption="Video Pipe Interrupt Status" mask="0x10" values="CSI2DC_GISR__VP"/>
          <bitfield name="DP" caption="Data Pipe Interrupt Status" mask="0x20" values="CSI2DC_GISR__DP"/>
          <bitfield name="SEC" caption="Single Bit Error Corrected Interrupt Status" mask="0x40" values="CSI2DC_GISR__SEC"/>
          <bitfield name="DED" caption="Double Bit Error Detected Interrupt Status" mask="0x80" values="CSI2DC_GISR__DED"/>
        </register>
        <register name="CSI2DC_SSPIER" offset="0x1C" rw="W" size="4" atomic-op="set:CSI2DC_SSPIMR" caption="SSP Interrupt Enable Register">
          <bitfield name="FS" caption="Frame Start Interrupt Enable" mask="0xF" values="CSI2DC_SSPIER__FS"/>
          <bitfield name="FE" caption="Frame End Interrupt Enable" mask="0xF0" values="CSI2DC_SSPIER__FE"/>
          <bitfield name="LS" caption="Line Start Interrupt Enable" mask="0xF00" values="CSI2DC_SSPIER__LS"/>
          <bitfield name="LE" caption="Line End Interrupt Enable" mask="0xF000" values="CSI2DC_SSPIER__LE"/>
          <bitfield name="RE" caption="Reserved Short Packet Interrupt Enable" mask="0xF0000" values="CSI2DC_SSPIER__RE"/>
        </register>
        <register name="CSI2DC_SSPIDR" offset="0x20" rw="W" size="4" atomic-op="clear:CSI2DC_SSPIMR" caption="SSP Interrupt Disable Register">
          <bitfield name="FS" caption="Frame Start Interrupt Disable" mask="0xF"/>
          <bitfield name="FE" caption="Frame End Interrupt Disable" mask="0xF0"/>
          <bitfield name="LS" caption="Line Start Interrupt Disable" mask="0xF00"/>
          <bitfield name="LE" caption="Line End Interrupt Disable" mask="0xF000"/>
          <bitfield name="RE" caption="Reserved Short Packet Interrupt Disable" mask="0xF0000"/>
        </register>
        <register name="CSI2DC_SSPIMR" offset="0x24" rw="R" size="4" initval="0x00000000" caption="SSP Interrupt Mask Register">
          <bitfield name="FS" caption="Frame Start Interrupt Mask" mask="0xF" values="CSI2DC_SSPIMR__FS"/>
          <bitfield name="FE" caption="Frame End Interrupt Mask" mask="0xF0" values="CSI2DC_SSPIMR__FE"/>
          <bitfield name="LS" caption="Line Start Interrupt Mask" mask="0xF00" values="CSI2DC_SSPIMR__LS"/>
          <bitfield name="LE" caption="Line End Interrupt Mask" mask="0xF000" values="CSI2DC_SSPIMR__LE"/>
          <bitfield name="RE" caption="Reserved Short Packet Interrupt Mask" mask="0xF0000" values="CSI2DC_SSPIMR__RE"/>
        </register>
        <register name="CSI2DC_SSPISR" offset="0x28" rw="R" size="4" initval="0x00000000" caption="SSP Interrupt Status Register">
          <bitfield name="FS" caption="Frame Start Interrupt Mask" mask="0xF" values="CSI2DC_SSPISR__FS"/>
          <bitfield name="FE" caption="Frame End Interrupt Mask" mask="0xF0" values="CSI2DC_SSPISR__FE"/>
          <bitfield name="LS" caption="Line Start Interrupt Mask" mask="0xF00" values="CSI2DC_SSPISR__LS"/>
          <bitfield name="LE" caption="Line End Interrupt Mask" mask="0xF000" values="CSI2DC_SSPISR__LE"/>
          <bitfield name="RE" caption="Reserved Short Packet Interrupt Mask" mask="0xF0000" values="CSI2DC_SSPISR__RE"/>
        </register>
        <register name="CSI2DC_FNVC0R" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="Frame Number VC0 Register">
          <bitfield name="FN" caption="Frame Number for Virtual Channel 0" mask="0xFFFF"/>
        </register>
        <register name="CSI2DC_FNVC1R" offset="0x30" rw="R" size="4" initval="0x00000000" caption="Frame Number VC0 Register">
          <bitfield name="FN" caption="Frame Number for Virtual Channel 0" mask="0xFFFF"/>
        </register>
        <register name="CSI2DC_FNVC2R" offset="0x34" rw="R" size="4" initval="0x00000000" caption="Frame Number VC0 Register">
          <bitfield name="FN" caption="Frame Number for Virtual Channel 0" mask="0xFFFF"/>
        </register>
        <register name="CSI2DC_FNVC3R" offset="0x38" rw="R" size="4" initval="0x00000000" caption="Frame Number VC0 Register">
          <bitfield name="FN" caption="Frame Number for Virtual Channel 0" mask="0xFFFF"/>
        </register>
        <register name="CSI2DC_LNVC0R" offset="0x3C" rw="R" size="4" initval="0x00000000" caption="Line Number VC0 Register">
          <bitfield name="LN" caption="Line Number for Virtual Channel 0" mask="0xFFFF"/>
        </register>
        <register name="CSI2DC_LNVC1R" offset="0x40" rw="R" size="4" initval="0x00000000" caption="Line Number VC0 Register">
          <bitfield name="LN" caption="Line Number for Virtual Channel 0" mask="0xFFFF"/>
        </register>
        <register name="CSI2DC_LNVC2R" offset="0x44" rw="R" size="4" initval="0x00000000" caption="Line Number VC0 Register">
          <bitfield name="LN" caption="Line Number for Virtual Channel 0" mask="0xFFFF"/>
        </register>
        <register name="CSI2DC_LNVC3R" offset="0x48" rw="R" size="4" initval="0x00000000" caption="Line Number VC0 Register">
          <bitfield name="LN" caption="Line Number for Virtual Channel 0" mask="0xFFFF"/>
        </register>
        <register name="CSI2DC_GSPIER" offset="0x5C" rw="W" size="4" atomic-op="set:CSI2DC_GSPIMR" caption="GSP Interrupt Enable Register">
          <bitfield name="GSPRDY" caption="Generic Short Packet Ready Interrupt Enable" mask="0xF" values="CSI2DC_GSPIER__GSPRDY"/>
          <bitfield name="GSPERR" caption="Generic Short Packet Error Interrupt Enable" mask="0xF0" values="CSI2DC_GSPIER__GSPERR"/>
        </register>
        <register name="CSI2DC_GSPIDR" offset="0x60" rw="W" size="4" atomic-op="clear:CSI2DC_GSPIMR" caption="GSP Interrupt Disable Register">
          <bitfield name="GSPRDY" caption="Generic Short Packet Ready Interrupt Disable" mask="0xF" values="CSI2DC_GSPIDR__GSPRDY"/>
          <bitfield name="GSPERR" caption="Generic Short Packet Error Interrupt Disable" mask="0xF0" values="CSI2DC_GSPIDR__GSPERR"/>
        </register>
        <register name="CSI2DC_GSPIMR" offset="0x64" rw="R" size="4" initval="0x00000000" caption="GSP Interrupt Mask Register">
          <bitfield name="GSPRDY" caption="Generic Short Packet Ready Interrupt Mask bit" mask="0xF" values="CSI2DC_GSPIMR__GSPRDY"/>
          <bitfield name="GSPERR" caption="Generic Short Packet Error Interrupt Mask bit" mask="0xF0" values="CSI2DC_GSPIMR__GSPERR"/>
        </register>
        <register name="CSI2DC_GSPISR" offset="0x68" rw="R" size="4" initval="0x00000000" caption="GSP Interrupt Status Register">
          <bitfield name="GSPRDY" caption="Generic Short Packet Ready Interrupt Status Bit" mask="0xF" values="CSI2DC_GSPISR__GSPRDY"/>
          <bitfield name="GSPERR" caption="Generic Short Packet Error Interrupt Status Bit" mask="0xF0" values="CSI2DC_GSPISR__GSPERR"/>
        </register>
        <register name="CSI2DC_GSPS0R" offset="0x6C" rw="R" size="4" initval="0x00000000" caption="GSP Status 0 Register">
          <bitfield name="VALUE" caption="Generic Short Packet 16-bit Data Value for Virtual Channel 0" mask="0xFFFF"/>
          <bitfield name="TYPE" caption="Generic Short Packet Type Value for Virtual Channel 0" mask="0x3F0000"/>
        </register>
        <register name="CSI2DC_GSPS1R" offset="0x70" rw="R" size="4" initval="0x00000000" caption="GSP Status 1 Register">
          <bitfield name="VALUE" caption="Generic Short Packet 16-bit Data Value for Virtual Channel 0" mask="0xFFFF"/>
          <bitfield name="TYPE" caption="Generic Short Packet Type Value for Virtual Channel 0" mask="0x3F0000"/>
        </register>
        <register name="CSI2DC_GSPS2R" offset="0x74" rw="R" size="4" initval="0x00000000" caption="GSP Status 2 Register">
          <bitfield name="VALUE" caption="Generic Short Packet 16-bit Data Value for Virtual Channel 0" mask="0xFFFF"/>
          <bitfield name="TYPE" caption="Generic Short Packet Type Value for Virtual Channel 0" mask="0x3F0000"/>
        </register>
        <register name="CSI2DC_GSPS3R" offset="0x78" rw="R" size="4" initval="0x00000000" caption="GSP Status 3 Register">
          <bitfield name="VALUE" caption="Generic Short Packet 16-bit Data Value for Virtual Channel 0" mask="0xFFFF"/>
          <bitfield name="TYPE" caption="Generic Short Packet Type Value for Virtual Channel 0" mask="0x3F0000"/>
        </register>
        <register name="CSI2DC_GLPIER" offset="0x7C" rw="W" size="4" atomic-op="set:CSI2DC_GLPIMR" caption="GLP Interrupt Enable Register">
          <bitfield name="NU" caption="Null Interrupt Enable Bit" mask="0xF" values="CSI2DC_GLPIER__NU"/>
          <bitfield name="BL" caption="Blanking Data Interrupt Enable Bit" mask="0xF0" values="CSI2DC_GLPIER__BL"/>
          <bitfield name="EB" caption="Embedded 8-bit Non-Image Data Interrupt Enable Bit" mask="0xF00" values="CSI2DC_GLPIER__EB"/>
          <bitfield name="RE" caption="Reserved Packet Interrupt Enable Bit" mask="0xF000" values="CSI2DC_GLPIER__RE"/>
        </register>
        <register name="CSI2DC_GLPIDR" offset="0x80" rw="W" size="4" atomic-op="clear:CSI2DC_GLPIMR" caption="GLP Interrupt Disable Register">
          <bitfield name="NU" caption="Null Interrupt Disable Bit" mask="0xF"/>
          <bitfield name="BL" caption="Blanking Data Interrupt Disable Bit" mask="0xF0"/>
          <bitfield name="EB" caption="Embedded 8-bit Non-Image Data Interrupt Disable Bit" mask="0xF00"/>
          <bitfield name="RE" caption="Reserved Packet Interrupt Disable Bit" mask="0xF000"/>
        </register>
        <register name="CSI2DC_GLPIMR" offset="0x84" rw="R" size="4" initval="0x00000000" caption="GLP Interrupt Mask Register">
          <bitfield name="NU" caption="Null Packet Interrupt Mask Bit" mask="0xF" values="CSI2DC_GLPIMR__NU"/>
          <bitfield name="BL" caption="Blanking Data Packet Interrupt Mask Bit" mask="0xF0" values="CSI2DC_GLPIMR__BL"/>
          <bitfield name="EB" caption="Embedded 8-bit Non-Image Data Packet Interrupt Mask Bit" mask="0xF00" values="CSI2DC_GLPIMR__EB"/>
          <bitfield name="RE" caption="Reserved Packet Interrupt Mask Bit" mask="0xF000" values="CSI2DC_GLPIMR__RE"/>
        </register>
        <register name="CSI2DC_GLPISR" offset="0x88" rw="R" size="4" initval="0x00000000" caption="GLP Interrupt Status Register">
          <bitfield name="NU" caption="Null Generic Long Packet Ready Interrupt Status Bit" mask="0xF" values="CSI2DC_GLPISR__NU"/>
          <bitfield name="BL" caption="Blanking Data Generic Long Packet Ready Interrupt Status Bit" mask="0xF0" values="CSI2DC_GLPISR__BL"/>
          <bitfield name="EB" caption="Embedded 8-bit data Generic Long Packet Ready Interrupt Status Bit" mask="0xF00" values="CSI2DC_GLPISR__EB"/>
          <bitfield name="RE" caption="Reserved Generic Long Packet Ready Interrupt Status Bit" mask="0xF000" values="CSI2DC_GLPISR__RE"/>
        </register>
        <register name="CSI2DC_IDSCR" offset="0x8C" rw="W" size="4" caption="IDS Control Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="CSI2DC_IDSCR__SWRST"/>
        </register>
        <register name="CSI2DC_IDSIER" offset="0x90" rw="W" size="4" atomic-op="set:CSI2DC_IDSIMR" caption="IDS Interrupt Enable Register">
          <bitfield name="IDS" caption="Image Data Snoop Interrupt Enable" mask="0xF" values="CSI2DC_IDSIER__IDS"/>
          <bitfield name="OVF" caption="Image Data Snoop Overflow Interrupt Enable" mask="0x10" values="CSI2DC_IDSIER__OVF"/>
        </register>
        <register name="CSI2DC_IDSIDR" offset="0x94" rw="W" size="4" atomic-op="clear:CSI2DC_IDSIMR" caption="IDS Interrupt Disable Register">
          <bitfield name="IDS" caption="Image Data Snoop Interrupt Disable" mask="0xF" values="CSI2DC_IDSIDR__IDS"/>
          <bitfield name="OVF" caption="Image Data Snoop Overflow Interrupt Disable" mask="0x10" values="CSI2DC_IDSIDR__OVF"/>
        </register>
        <register name="CSI2DC_IDSIMR" offset="0x98" rw="R" size="4" initval="0x00000000" caption="IDS Interrupt Mask Register">
          <bitfield name="IDS" caption="Image Data Snoop Interrupt Mask Bit" mask="0xF" values="CSI2DC_IDSIMR__IDS"/>
          <bitfield name="OVF" caption="Image Data Snoop Overflow Interrupt Mask" mask="0x10" values="CSI2DC_IDSIMR__OVF"/>
        </register>
        <register name="CSI2DC_IDSISR" offset="0x9C" rw="R" size="4" initval="0x00000000" caption="IDS Interrupt Status Register">
          <bitfield name="IDS" caption="Image Data Snoop Interrupt Status Bit" mask="0xF" values="CSI2DC_IDSISR__IDS"/>
          <bitfield name="OVF" caption="Image Data Snoop Overflow Interrupt Status" mask="0x10" values="CSI2DC_IDSISR__OVF"/>
        </register>
        <register-group name="CSI2DC_IDSEW" name-in-module="CSI2DC_IDSEW" offset="0xA0" size="0x8" count="4"/>
        <register name="CSI2DC_PUR" offset="0xC0" rw="W" size="4" caption="Pipe Update Register">
          <bitfield name="VP" caption="Video Pipe Attributes Update" mask="0x1" values="CSI2DC_PUR__VP"/>
          <bitfield name="DP" caption="Data Pipe Attributes Update" mask="0x2" values="CSI2DC_PUR__DP"/>
        </register>
        <register name="CSI2DC_PUSR" offset="0xC4" rw="R" size="4" initval="0x00000000" caption="Pipe Update Status Register">
          <bitfield name="VP" caption="Video Pipe Update" mask="0x1" values="CSI2DC_PUSR__VP"/>
          <bitfield name="DP" caption="Data Pipe Update" mask="0x2" values="CSI2DC_PUSR__DP"/>
          <bitfield name="SIP" caption="Synchronization In Progress" mask="0x80000000" values="CSI2DC_PUSR__SIP"/>
        </register>
        <register name="CSI2DC_DPIER" offset="0xC8" rw="W" size="4" atomic-op="set:CSI2DC_DPIMR" caption="Data Pipe Interrupt Enable Register">
          <bitfield name="CAPTURE" caption="Data Pipe Capture Done Interrupt Enable" mask="0x1"/>
          <bitfield name="RXRDY0" caption="Bank 0, Packet Received Interrupt Enable" mask="0x2"/>
          <bitfield name="RXRDY1" caption="Bank 1, Packet Received Interrupt Enable" mask="0x4"/>
          <bitfield name="RXOVF0" caption="Bank 0, Packet Overflow Interrupt Enable" mask="0x8"/>
          <bitfield name="RXOVF1" caption="Bank 1, Packet Overflow Interrupt Enable" mask="0x10"/>
          <bitfield name="DATOVF" caption="Data Pipe Overflow Interrupt Enable" mask="0x20"/>
          <bitfield name="STE" caption="Shorter Than Expected Packet Received Interrupt Enable" mask="0x40"/>
          <bitfield name="LTE" caption="Longer Than Expected Packet Received Interrupt Enable Bit" mask="0x80"/>
        </register>
        <register name="CSI2DC_DPIDR" offset="0xCC" rw="W" size="4" atomic-op="clear:CSI2DC_DPIMR" caption="Data Pipe Interrupt Disable Register">
          <bitfield name="CAPTURE" caption="Data Pipe Capture Done Interrupt Disable" mask="0x1"/>
          <bitfield name="RXRDY0" caption="Bank 0, Packet Received Interrupt Disable" mask="0x2"/>
          <bitfield name="RXRDY1" caption="Bank 1, Packet Received Interrupt Disable" mask="0x4"/>
          <bitfield name="RXOVF0" caption="Bank 0, Packet Overflow Interrupt Disable" mask="0x8"/>
          <bitfield name="RXOVF1" caption="Bank 1, Packet Overflow Interrupt Disable" mask="0x10"/>
          <bitfield name="DATOVF" caption="Data Pipe Overflow Interrupt Disable" mask="0x20"/>
          <bitfield name="STE" caption="Shorter Than Expected Packet Received Interrupt Disable" mask="0x40"/>
          <bitfield name="LTE" caption="Longer Than Expected Packet Received Interrupt Disable" mask="0x80"/>
        </register>
        <register name="CSI2DC_DPIMR" offset="0xD0" rw="R" size="4" initval="0x00000000" caption="Data Pipe Interrupt Mask Register">
          <bitfield name="CAPTURE" caption="Data Pipe Capture Done Interrupt Mask" mask="0x1"/>
          <bitfield name="RXRDY0" caption="Bank 0, Packet Received Interrupt Mask" mask="0x2"/>
          <bitfield name="RXRDY1" caption="Bank 1, Packet Received Interrupt Mask" mask="0x4"/>
          <bitfield name="RXOVF0" caption="Bank 0, Packet Overflow Interrupt Mask" mask="0x8"/>
          <bitfield name="RXOVF1" caption="Bank 1, Packet Overflow Interrupt Mask" mask="0x10"/>
          <bitfield name="DATOVF" caption="Data Pipe Overflow Interrupt Mask" mask="0x20"/>
          <bitfield name="STE" caption="Shorter Than Expected Packet Received Interrupt Mask" mask="0x40"/>
          <bitfield name="LTE" caption="Longer Than Expected Packet Received Interrupt Mask" mask="0x80"/>
        </register>
        <register name="CSI2DC_DPISR" offset="0xD4" rw="R" size="4" initval="0x00000000" caption="Data Pipe Interrupt Status Register">
          <bitfield name="CAPTURE" caption="Captured Frame" mask="0x1" values="CSI2DC_DPISR__CAPTURE"/>
          <bitfield name="RXRDY0" caption="Bank 0 Packet Received" mask="0x2" values="CSI2DC_DPISR__RXRDY0"/>
          <bitfield name="RXRDY1" caption="Bank 1 Packet Received" mask="0x4" values="CSI2DC_DPISR__RXRDY1"/>
          <bitfield name="RXOVF0" caption="Bank 0 Overflow" mask="0x8" values="CSI2DC_DPISR__RXOVF0"/>
          <bitfield name="RXOVF1" caption="Bank 1 Overflow" mask="0x10" values="CSI2DC_DPISR__RXOVF1"/>
          <bitfield name="DATOVF" caption="Data Overflow" mask="0x20" values="CSI2DC_DPISR__DATOVF"/>
          <bitfield name="STE" caption="Packet Shorter Than Expected" mask="0x40" values="CSI2DC_DPISR__STE"/>
          <bitfield name="LTE" caption="Packet Longer Than Expected" mask="0x80" values="CSI2DC_DPISR__LTE"/>
        </register>
        <register name="CSI2DC_DPICR" offset="0xD8" rw="W" size="4" caption="Data Pipe Interrupt Clear Register">
          <bitfield name="CAPTURE" caption="Captured Frame Interrupt Clear Register" mask="0x1" values="CSI2DC_DPICR__CAPTURE"/>
          <bitfield name="RXRDY0" caption="Bank 0 Packet Received Interrupt Clear Register" mask="0x2" values="CSI2DC_DPICR__RXRDY0"/>
          <bitfield name="RXRDY1" caption="Bank 1 Packet Received Interrupt Clear Register" mask="0x4" values="CSI2DC_DPICR__RXRDY1"/>
          <bitfield name="RXOVF0" caption="Bank 0 Packet Overflow Interrupt Clear Register" mask="0x8" values="CSI2DC_DPICR__RXOVF0"/>
          <bitfield name="RXOVF1" caption="Bank 1 Packet Overflow Interrupt Clear Register" mask="0x10" values="CSI2DC_DPICR__RXOVF1"/>
          <bitfield name="DATOVF" caption="Data Overflow Interrupt Clear Register" mask="0x20" values="CSI2DC_DPICR__DATOVF"/>
          <bitfield name="STE" caption="Packet Shorter Than Expected Interrupt Clear Register" mask="0x40" values="CSI2DC_DPICR__STE"/>
          <bitfield name="LTE" caption="Packet Longer Than Expected Interrupt Clear Register" mask="0x80" values="CSI2DC_DPICR__LTE"/>
        </register>
        <register name="CSI2DC_DPER" offset="0xDC" rw="RW" size="4" initval="0x00000000" caption="Data Pipe Enable Register">
          <bitfield name="ENABLE" caption="Data Pipe Enable" mask="0x1" values="CSI2DC_DPER__ENABLE"/>
        </register>
        <register name="CSI2DC_DPCFGR" offset="0xE0" rw="RW" size="4" initval="0x00000000" caption="Data Pipe Configuration Register">
          <bitfield name="DT" caption="Data Type for Data Pipe" mask="0x3F"/>
          <bitfield name="VC" caption="Virtual Channel for Data Pipe" mask="0xC0"/>
          <bitfield name="BO" caption="Bank Offset" mask="0x7FF0000"/>
        </register>
        <register name="CSI2DC_DPDCR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Data Pipe DMA Configuration Register">
          <bitfield name="DMA" caption="DMA Mode Enabled" mask="0x1" values="CSI2DC_DPDCR__DMA"/>
          <bitfield name="CSIZE" caption="DMA Chunk Size" mask="0x70" values="CSI2DC_DPDCR__CSIZE"/>
          <bitfield name="TC" caption="DMA Transfer Count" mask="0xFFFF0000"/>
        </register>
        <register name="CSI2DC_VPIER" offset="0xE8" rw="W" size="4" atomic-op="set:CSI2DC_VPIMR" caption="Video Pipe Interrupt Enable Register">
          <bitfield name="CAPTURE" caption="Video Pipeline Capture Interrupt Enable" mask="0x1"/>
          <bitfield name="RATEOVF" caption="Rate Buffer Overflow Interrupt Enable" mask="0x2"/>
          <bitfield name="CTLOVF" caption="Control Buffer Overflow Interrupt Enable" mask="0x4"/>
          <bitfield name="STE" caption="Packet Shorter Than Expected Interrupt Enable" mask="0x8"/>
          <bitfield name="LTE" caption="Packet Longer Than Expected Interrupt Enable" mask="0x10"/>
          <bitfield name="PKTOVF" caption="Packet Overflow For Video Pipe Interrupt Enable" mask="0x20"/>
        </register>
        <register name="CSI2DC_VPIDR" offset="0xEC" rw="W" size="4" atomic-op="clear:CSI2DC_VPIMR" caption="Video Pipe Interrupt Disable Register">
          <bitfield name="CAPTURE" caption="Video Pipeline Capture Interrupt Disable" mask="0x1"/>
          <bitfield name="RATEOVF" caption="Rate Buffer Overflow Interrupt Disable" mask="0x2"/>
          <bitfield name="CTLOVF" caption="Control Buffer Overflow Interrupt Disable" mask="0x4"/>
          <bitfield name="STE" caption="Packet Shorter Than Expected Interrupt Disable" mask="0x8"/>
          <bitfield name="LTE" caption="Packet Longer Than Expected Interrupt Disable" mask="0x10"/>
          <bitfield name="PKTOVF" caption="Packet Overflow For Video Pipe Interrupt Disable" mask="0x20"/>
        </register>
        <register name="CSI2DC_VPIMR" offset="0xF0" rw="R" size="4" initval="0x00000000" caption="Video Pipe Interrupt Mask Register">
          <bitfield name="CAPTURE" caption="Video Pipeline Capture Interrupt Mask" mask="0x1"/>
          <bitfield name="RATEOVF" caption="Rate Buffer Overflow Interrupt Mask" mask="0x2"/>
          <bitfield name="CTLOVF" caption="Control Buffer Overflow Interrupt Mask" mask="0x4"/>
          <bitfield name="STE" caption="Packet Shorter Than Expected Interrupt Mask" mask="0x8"/>
          <bitfield name="LTE" caption="Packet Longer Than Expected Interrupt Mask" mask="0x10"/>
          <bitfield name="PKTOVF" caption="Packet Overflow For Video Pipe Interrupt Mask" mask="0x20"/>
        </register>
        <register name="CSI2DC_VPISR" offset="0xF4" rw="R" size="4" initval="0x00000000" caption="Video Pipe Interrupt Status Register">
          <bitfield name="CAPTURE" caption="Video Pipeline Capture Status" mask="0x1" values="CSI2DC_VPISR__CAPTURE"/>
          <bitfield name="RATEOVF" caption="Rate Buffer Overflow Interrupt Mask" mask="0x2" values="CSI2DC_VPISR__RATEOVF"/>
          <bitfield name="CTLOVF" caption="Control Buffer Overflow Interrupt Mask" mask="0x4" values="CSI2DC_VPISR__CTLOVF"/>
          <bitfield name="STE" caption="Packet Shorter Than Expected Interrupt Mask" mask="0x8" values="CSI2DC_VPISR__STE"/>
          <bitfield name="LTE" caption="Packet Longer Than Expected Interrupt Mask" mask="0x10" values="CSI2DC_VPISR__LTE"/>
          <bitfield name="PKTOVF" caption="Packet Overflow For Video Pipe Interrupt Mask" mask="0x20" values="CSI2DC_VPISR__PKTOVF"/>
        </register>
        <register name="CSI2DC_VPER" offset="0xF8" rw="RW" size="4" initval="0x00000000" caption="Video Pipe Enable Register">
          <bitfield name="ENABLE" caption="Video Pipe Enable" mask="0x1" values="CSI2DC_VPER__ENABLE"/>
        </register>
        <register name="CSI2DC_VPCFGR" offset="0xFC" rw="RW" size="4" initval="0x00000000" caption="Video Pipe Configuration Register">
          <bitfield name="DT" caption="Data Type" mask="0x3F"/>
          <bitfield name="VC" caption="Virtual Channel Identifier" mask="0xC0"/>
          <bitfield name="DE" caption="Decompression Enable" mask="0x100" values="CSI2DC_VPCFGR__DE"/>
          <bitfield name="DM" caption="Decoder Mode" mask="0xE00" values="CSI2DC_VPCFGR__DM"/>
          <bitfield name="DP2" caption="Decoder Predictor 2 Selection" mask="0x1000" values="CSI2DC_VPCFGR__DP2"/>
          <bitfield name="RMS" caption="Recommended Memory Storage" mask="0x2000" values="CSI2DC_VPCFGR__RMS"/>
          <bitfield name="PA" caption="ISC Post Adjustment" mask="0x4000" values="CSI2DC_VPCFGR__PA"/>
          <bitfield name="RGB36MAP" caption="RGB Mapping" mask="0x8000" values="CSI2DC_VPCFGR__RGB36MAP"/>
        </register>
        <register name="CSI2DC_VPCOLR" offset="0x100" rw="R" size="4" initval="0x00000000" caption="Video Pipe Column Register">
          <bitfield name="COL" caption="Column Number" mask="0xFFFF"/>
        </register>
        <register name="CSI2DC_VPROWR" offset="0x104" rw="R" size="4" initval="0x00000000" caption="Video Pipe Row Register">
          <bitfield name="ROW" caption="Row Number" mask="0xFFFF"/>
        </register>
        <register name="CSI2DC_VPDTRR" offset="0x108" rw="RW" size="4" initval="0x00000000" caption="Video Pipe Data Type Remap Register">
          <bitfield name="ADT" caption="Alternate Data Type" mask="0x3F"/>
          <bitfield name="DTRE" caption="Data Type Remap Enable" mask="0x40" values="CSI2DC_VPDTRR__DTRE"/>
        </register>
      </register-group>
      <value-group name="CSI2DC_IDSEW0R__VC">
        <value name="VC0" caption="Virtual Channel 0" value="0"/>
        <value name="VC1" caption="Virtual Channel 1" value="1"/>
        <value name="VC2" caption="Virtual Channel 2" value="2"/>
        <value name="VC3" caption="Virtual Channel 3" value="3"/>
      </value-group>
      <value-group name="CSI2DC_GCFGR__MIPIFRN">
        <value name="0" caption="The sensor MIPI clock is free-running." value="0"/>
        <value name="1" caption="The sensor MIPI clock is gated." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GCFGR__GPIOSEL">
        <value name="0" caption="The MIPI CSI-2 serial interface is activated." value="0"/>
        <value name="1" caption="The GPIO parallel interface is selected and internally routed to the Image Signal Processor." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GCFGR__ULC">
        <value name="0" caption="Line packets are not used to define the line boundary." value="0"/>
        <value name="1" caption="Line Start and Line End optional packets are used to activate and deactivate the line." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GCFGR__SECDEDN">
        <value name="0" caption="Packet header error correction is activated." value="0"/>
        <value name="1" caption="Packet header error correction is disabled." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GCTLR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts a software reset operation." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GSR__RSTIP">
        <value name="0" caption="No reset in progress for the synchronous domain." value="0"/>
        <value name="1" caption="Synchronous domain is being reset." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GSR__ARSTIP">
        <value name="0" caption="No reset in progress for the asynchronous domain." value="0"/>
        <value name="1" caption="Asynchronous domain is being reset." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GISR__SSP">
        <value name="0" caption="Either the interrupt source is masked at the SSP level or no interrupt is pending for SSP." value="0"/>
        <value name="1" caption="A Synchronization Short Packet interrupt is pending." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GISR__GSP">
        <value name="0" caption="Either the interrupt source is masked at the GSP level or no interrupt is pending for GSP." value="0"/>
        <value name="1" caption="A Generic Short Packet interrupt is pending." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GISR__GLP">
        <value name="0" caption="Either the interrupt source is masked at the GLP level or no interrupt is pending for GLP." value="0"/>
        <value name="1" caption="A Generic Long Packet interrupt is pending." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GISR__IDS">
        <value name="0" caption="Either the interrupt source is masked at the IDS level or no interrupt is pending for IDS." value="0"/>
        <value name="1" caption="A new Image Data Packet interrupt is pending." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GISR__VP">
        <value name="0" caption="Either the interrupt source is masked at the VP level or no interrupt is pending for VP." value="0"/>
        <value name="1" caption="A Video Pipe interrupt is pending." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GISR__DP">
        <value name="0" caption="Either the interrupt source is masked at the DP level or no interrupt is pending for DP." value="0"/>
        <value name="1" caption="A Data Pipe interrupt is pending." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GISR__SEC">
        <value name="0" caption="No Single Bit Error Corrected interrupt is pending." value="0"/>
        <value name="1" caption="A single bit error has been detected and corrected in the packet header. This bit is reset after the register read operation." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GISR__DED">
        <value name="0" caption="No double bit error detected is pending." value="0"/>
        <value name="1" caption="A double bit error has been detected in the packet header. This bit is reset after the register read operation." value="1"/>
      </value-group>
      <value-group name="CSI2DC_SSPIER__FS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Setting a bit at position i in the FS field will set the interrupt mask bit for virtual channel i, and this virtual channel can generate an interrupt when a Frame Start is detected." value="1"/>
      </value-group>
      <value-group name="CSI2DC_SSPIER__FE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Setting a bit at position i in the FE field will set the interrupt mask bit for virtual channel i, and this virtual channel can generate an interrupt when a Frame End is detected." value="1"/>
      </value-group>
      <value-group name="CSI2DC_SSPIER__LS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Setting a bit at position i in the LS field will set the interrupt mask bit for virtual channel i, and this virtual channel can generate an interrupt when a Line Start is detected. Line Synchronization packets are optional." value="1"/>
      </value-group>
      <value-group name="CSI2DC_SSPIER__LE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Setting a bit at position i in the LE field will set the interrupt mask bit for virtual channel i, and this virtual channel can generate an interrupt when a Line End is detected. Line Synchronization packets are optional." value="1"/>
      </value-group>
      <value-group name="CSI2DC_SSPIER__RE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Setting a bit at position i in the RE field will set the interrupt mask bit for virtual channel i, and this virtual channel can generate an interrupt when a Reserved Short Packet is detected." value="1"/>
      </value-group>
      <value-group name="CSI2DC_SSPIMR__FS">
        <value name="0" caption="A bit cleared at position i in the field FS indicates that the Frame Start interrupt is masked for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in field FS indicates that Frame Start interrupt is activated for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_SSPIMR__FE">
        <value name="0" caption="A bit cleared at position i in the field FE indicates that the Frame End interrupt is masked for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in field FE indicates that Frame End interrupt is activated for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_SSPIMR__LS">
        <value name="0" caption="A bit cleared at position i in the field LS indicates that the Line Start interrupt is masked for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in field LS indicates that Line Start interrupt is activated for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_SSPIMR__LE">
        <value name="0" caption="A bit cleared at position i in the field LE indicates that the Line End interrupt is masked for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in field LE indicates that Line End interrupt is activated for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_SSPIMR__RE">
        <value name="0" caption="A bit cleared at position i in the field RE indicates that the Reserved Packet interrupt is masked for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in field RE indicates that Reserved Packet interrupt is activated for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_SSPISR__FS">
        <value name="0" caption="A bit cleared at position i in the field FS indicates that no Frame Start interrupt is pending for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in the field FS indicates that a Frame Start interrupt is pending for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_SSPISR__FE">
        <value name="0" caption="A bit cleared at position i in the field FE indicates that no Frame End interrupt is pending for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in the field FE indicates that a Frame End interrupt is pending for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_SSPISR__LS">
        <value name="0" caption="A bit cleared at position i in the field LS indicates that no Line Start interrupt is pending for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in the field LS indicates that a Line Start interrupt is pending for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_SSPISR__LE">
        <value name="0" caption="A bit cleared at position i in the field LE indicates that no Line End interrupt is pending for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in the field LE indicates that a Line End interrupt is pending for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_SSPISR__RE">
        <value name="0" caption="A bit cleared at position i in the field RE indicates that no Reserved Short Packet interrupt is pending for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in the field RE indicates that no Reserved Short Packet interrupt is pending for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GSPIER__GSPRDY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Setting a bit at position i in the GSPRDY field will set the interrupt mask bit, and virtual channel i can generate a Generic Short Packet interrupt." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GSPIER__GSPERR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Setting a bit at position i in the GSPERR field will set the interrupt mask bit, and virtual channel i can generate a Generic Short Packet Error interrupt." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GSPIDR__GSPRDY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Setting a bit at position i in the GSPRDY field will clear the interrupt mask bit for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GSPIDR__GSPERR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Setting a bit at position i in the GSPERR field will clear the interrupt mask bit for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GSPIMR__GSPRDY">
        <value name="0" caption="A bit cleared at position i in the field GSPRDY indicates that the GSP Ready interrupt is masked for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in field GSPRDY indicates that the GSP Ready interrupt is activated for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GSPIMR__GSPERR">
        <value name="0" caption="A bit cleared at position i in the field GSPERR indicates that the GSP Error interrupt is masked." value="0"/>
        <value name="1" caption="A bit set at position i in field GSPERR indicates that the GSP Error interrupt is activated." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GSPISR__GSPRDY">
        <value name="0" caption="A bit cleared at position i in the field GSPRDY indicates that no Generic Short Packet Ready interrupt is pending for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in the field GSPRDY indicates that a Generic Short Packet Ready interrupt is pending for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GSPISR__GSPERR">
        <value name="0" caption="A bit cleared at position i in the field GSPERR indicates that no Generic Short Packet Error interrupt is pending for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in the field GSPERR indicates that a Generic Short Packet Error overflow interrupt has occurred since the last read of the status register." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GLPIER__NU">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Setting a bit at position i in the NU field sets the interrupt mask bit for virtual channel i, and this virtual channel can generate an interrupt when a null long packet is detected." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GLPIER__BL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Setting a bit at position i in the BL field sets the interrupt mask bit for virtual channel i, and this virtual channel can generate an interrupt when a Blank packet is detected." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GLPIER__EB">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Setting a bit at position i in the EB field sets the interrupt mask bit for virtual channel i, and this virtual channel can generate an interrupt when a non-image data packet is detected." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GLPIER__RE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Setting a bit at position i in the RE field sets the interrupt mask bit for virtual channel i, and this virtual channel can generate an interrupt when a reserved long packet is detected. A reserved long packet includes data types from 0x13 to 0x17." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GLPIMR__NU">
        <value name="0" caption="A bit cleared at position i in the field NU indicates that the Null Packet interrupt is masked for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in field NU indicates that the Null Packet interrupt is activated for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GLPIMR__BL">
        <value name="0" caption="A bit cleared at position i in the field BL indicates that the Blanking Data Packet interrupt is masked for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in field BL indicates that the Blanking Data Packet interrupt is activated for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GLPIMR__EB">
        <value name="0" caption="A bit cleared at position i in the field EB indicates that the embedded data packet interrupt is masked for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in field EB indicates that the embedded data packet interrupt is activated for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GLPIMR__RE">
        <value name="0" caption="A bit cleared at position i in the field RE indicates that the Reserved Packet interrupt is masked for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in field NU indicates that the Reserved Packet interrupt is activated for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GLPISR__NU">
        <value name="0" caption="A bit cleared at position i in the field NU indicates that no null packet interrupt is pending for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in the field NU indicates that a null packet interrupt is pending for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GLPISR__BL">
        <value name="0" caption="A bit cleared at position i in the field BL indicates that no blanking data packet interrupt is pending for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in the field BL indicates that a blanking packet interrupt is pending for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GLPISR__EB">
        <value name="0" caption="A bit cleared at position i in the field EB indicates that no embedded data packet interrupt is pending for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in the field EB indicates that an embedded data packet interrupt is pending for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_GLPISR__RE">
        <value name="0" caption="A bit cleared at position i in the field BL indicates that no reserved packet interrupt is pending for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in the field BL indicates that a reserved packet interrupt is pending for virtual channel i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_IDSCR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Performs an IDS software reset of the table. Read value when set indicates that the software reset is in progress." value="1"/>
      </value-group>
      <value-group name="CSI2DC_IDSIER__IDS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Setting a bit at position i in the IDS field will set the interrupt mask bit for table entry i, and this entry can generate an interrupt when an image data packet is captured by the snoop controller." value="1"/>
      </value-group>
      <value-group name="CSI2DC_IDSIER__OVF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the Image Data Snoop Overflow interrupt." value="1"/>
      </value-group>
      <value-group name="CSI2DC_IDSIDR__IDS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Setting a bit at position i in the IDS field will clear the interrupt mask bit for table entry i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_IDSIDR__OVF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the Image Data Snoop Overflow interrupt." value="1"/>
      </value-group>
      <value-group name="CSI2DC_IDSIMR__IDS">
        <value name="0" caption="A bit cleared at position i in the field IDS indicates that the Image Data Snoop interrupt is masked for table entry i." value="0"/>
        <value name="1" caption="A bit set at position i in field IDS indicates that Image Data Snoop interrupt is activated for table entry i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_IDSIMR__OVF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Indicates that the Image Data Snoop Overflow interrupt is activated." value="1"/>
      </value-group>
      <value-group name="CSI2DC_IDSISR__IDS">
        <value name="0" caption="A bit cleared at position i in the field IDS indicates that no Image Data Snoop interrupt is pending for virtual channel i." value="0"/>
        <value name="1" caption="A bit set at position i in the field IDS indicates that a new Image Data Snoop entry interrupt is pending for table entry i." value="1"/>
      </value-group>
      <value-group name="CSI2DC_IDSISR__OVF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Indicates that the IDS controller captured more than 4 entries." value="1"/>
      </value-group>
      <value-group name="CSI2DC_PUR__VP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Transfers current configuration to Video Pipe Configuration registers on the next Frame Start Packet detection if the FS packet virtual channel ID matches the CSI2DC_VPCFG.VC field. This field must be set after video pipe configuration, otherwise the settings will not be updated." value="1"/>
      </value-group>
      <value-group name="CSI2DC_PUR__DP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Transfers current configuration to Data Pipe Configuration registers on the next Frame Start Packet detection if the FS packet virtual channel ID matches the CSI2DC_DPCFG.VC field. This field must be set after data pipe configuration, otherwise the settings will not be updated." value="1"/>
      </value-group>
      <value-group name="CSI2DC_PUSR__VP">
        <value name="0" caption="No video pipe in progress." value="0"/>
        <value name="1" caption="Video pipe configuration is in progress. This bit is cleared at the next frame start packet if the virtual channel identifier matches the CSI2DC_VPCFG.VC field." value="1"/>
      </value-group>
      <value-group name="CSI2DC_PUSR__DP">
        <value name="0" caption="No data pipe in progress." value="0"/>
        <value name="1" caption="Data pipe configuration is in progress. This bit is cleared at the next frame start packet if the virtual channel identifier matches the CSI2DC_DPCFG.VC field." value="1"/>
      </value-group>
      <value-group name="CSI2DC_PUSR__SIP">
        <value name="0" caption="No synchronization pending." value="0"/>
        <value name="1" caption="Synchronization across clock domain boundary is in progress. If the MIPI interface clock is gated, the synchronization procedure will wait for the first valid MIPI packet to activate the receiver clock." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPISR__CAPTURE">
        <value name="0" caption="No frame captured on the data pipe interface since the last clear operation of the register." value="0"/>
        <value name="1" caption="A new frame has been captured in the data pipe." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPISR__RXRDY0">
        <value name="0" caption="No packet received in bank 0 since the last clear operation of the register." value="0"/>
        <value name="1" caption="A new packet has been captured in the data pipe." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPISR__RXRDY1">
        <value name="0" caption="No packet received in bank 1 since the last clear operation of the register." value="0"/>
        <value name="1" caption="A new packet has been captured in the data pipe." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPISR__RXOVF0">
        <value name="0" caption="No overflow detected." value="0"/>
        <value name="1" caption="An overflow occurred in bank 0." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPISR__RXOVF1">
        <value name="0" caption="No overflow detected." value="0"/>
        <value name="1" caption="An overflow occurred in bank 1." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPISR__DATOVF">
        <value name="0" caption="No overflow detected." value="0"/>
        <value name="1" caption="Data overflow in the clock domain crossing FIFO." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPISR__STE">
        <value name="0" caption="No STE packet detected." value="0"/>
        <value name="1" caption="A packet has been received but the actual length is shorter that the packet word count value." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPISR__LTE">
        <value name="0" caption="No LTE packet detected." value="0"/>
        <value name="1" caption="A packet has been received but the actual length is longer that the packet word count value." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPICR__CAPTURE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the Captured Frame interrupt." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPICR__RXRDY0">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the Bank 0 Packet Received interrupt." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPICR__RXRDY1">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the Bank 1 Packet Received interrupt." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPICR__RXOVF0">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the Bank 0 Packet Overflow interrupt." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPICR__RXOVF1">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the Bank 1 Packet Overflow interrupt." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPICR__DATOVF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the Data Overflow interrupt." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPICR__STE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the STE interrupt." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPICR__LTE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the LTE interrupt." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPER__ENABLE">
        <value name="0" caption="Data pipe disabled." value="0"/>
        <value name="1" caption="Data pipe enabled." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPDCR__DMA">
        <value name="0" caption="DMA slave interface is disabled." value="0"/>
        <value name="1" caption="DMA slave interface is enabled." value="1"/>
      </value-group>
      <value-group name="CSI2DC_DPDCR__CSIZE">
        <value name="CHK_1" caption="1 data transferred" value="0"/>
        <value name="CHK_2" caption="2 data transferred" value="1"/>
        <value name="CHK_4" caption="4 data transferred" value="2"/>
        <value name="CHK_8" caption="8 data transferred" value="3"/>
        <value name="CHK_16" caption="16 data transferred" value="4"/>
      </value-group>
      <value-group name="CSI2DC_VPISR__CAPTURE">
        <value name="0" caption="No frame capture since the last read of the register." value="0"/>
        <value name="1" caption="A frame has been captured in the video pipeline." value="1"/>
      </value-group>
      <value-group name="CSI2DC_VPISR__RATEOVF">
        <value name="0" caption="No Rate Buffer Overflow since the last read of the register" value="0"/>
        <value name="1" caption="A Rate Buffer Overflow has been detected." value="1"/>
      </value-group>
      <value-group name="CSI2DC_VPISR__CTLOVF">
        <value name="0" caption="No Control Buffer Overflow since the last read of the register." value="0"/>
        <value name="1" caption="A Control Buffer Overflow has been detected." value="1"/>
      </value-group>
      <value-group name="CSI2DC_VPISR__STE">
        <value name="0" caption="No packet shorter than expected since the last read of the register." value="0"/>
        <value name="1" caption="The Packet Shorter Than Expected interrupt is activated." value="1"/>
      </value-group>
      <value-group name="CSI2DC_VPISR__LTE">
        <value name="0" caption="Packet Longer Than Expected interrupt is masked." value="0"/>
        <value name="1" caption="Packet Longer Than Expected interrupt is activated." value="1"/>
      </value-group>
      <value-group name="CSI2DC_VPISR__PKTOVF">
        <value name="0" caption="Packet Overflow For Video Pipe interrupt is masked." value="0"/>
        <value name="1" caption="Packet Overflow For Video Pipe interrupt is activated." value="1"/>
      </value-group>
      <value-group name="CSI2DC_VPER__ENABLE">
        <value name="0" caption="Video pipe disabled." value="0"/>
        <value name="1" caption="Video pipe enabled." value="1"/>
      </value-group>
      <value-group name="CSI2DC_VPCFGR__DE">
        <value name="0" caption="Decompression disabled." value="0"/>
        <value name="1" caption="Decompression enabled." value="1"/>
      </value-group>
      <value-group name="CSI2DC_VPCFGR__DM">
        <value name="DECODER8TO12" caption="Use the 8-bit to 12-bit decoding operation" value="0"/>
        <value name="DECODER7TO12" caption="Use the 7-bit to 12-bit decoding operation" value="1"/>
        <value name="DECODER6TO12" caption="Use the 6-bit to 12-bit decoding operation" value="2"/>
        <value name="DECODER8TO10" caption="Use the 8-bit to 10-bit decoding operation" value="3"/>
        <value name="DECODER7TO10" caption="Use the 7-bit to 10-bit decoding operation" value="4"/>
        <value name="DECODER6TO10" caption="Use the 6-bit to 10-bit decoding operation" value="5"/>
      </value-group>
      <value-group name="CSI2DC_VPCFGR__DP2">
        <value name="0" caption="Predictor 1 is selected." value="0"/>
        <value name="1" caption="Predictor 2 is selected." value="1"/>
      </value-group>
      <value-group name="CSI2DC_VPCFGR__RMS">
        <value name="0" caption="CSI2DC outputs 1 pixel per component per clock cycle, compliant with the ISC processing engine." value="0"/>
        <value name="1" caption="CSI2DC generates a byte stream compliant with the CSI-2 specification memory format." value="1"/>
      </value-group>
      <value-group name="CSI2DC_VPCFGR__PA">
        <value name="0" caption="Post adjustment is disabled. Video pipe output data are LSB aligned (left untouched)." value="0"/>
        <value name="1" caption="Post adjustment is enabled. Video pipe output data are MSB aligned according to 12-bit ISC data bus." value="1"/>
      </value-group>
      <value-group name="CSI2DC_VPCFGR__RGB36MAP">
        <value name="0" caption="RGB data is packed and written to the output bus." value="0"/>
        <value name="1" caption="The RGB pixel is mapped onto the 36-bit bus, using pixel expansion and replication." value="1"/>
      </value-group>
      <value-group name="CSI2DC_VPDTRR__DTRE">
        <value name="0" caption="Data type remap is disabled." value="0"/>
        <value name="1" caption="Data type remap is enabled." value="1"/>
      </value-group>
    </module>
    <module name="DDR3PHY" id="44144" version="150" caption="DDR SDRAM PHY Utility Block Lite">
      <register-group name="DDR3PHY" caption="DDR SDRAM PHY Utility Block Lite">
        <register name="DDR3PHY_RIDR" offset="0x0" rw="R" size="4" caption="Revision Identification Register">
          <bitfield name="PUBMNR" caption="PUB Minor Revision: Indicates minor update of the PUB such as bug fixes. Normally no new features are included." mask="0xF"/>
          <bitfield name="PUBMDR" caption="PUB Moderate Revision: Indicates moderate revision of the PUB such as addition of new features. Normally the new version is still compatible with previous versions." mask="0xF0"/>
          <bitfield name="PUBMJR" caption="PUB Major Revision: Indicates major revision of the PUB such addition of the features that make the new version not compatible with previous versions." mask="0xF00"/>
          <bitfield name="PHYMNR" caption="PHY Minor Revision: Indicates minor update of the PHY such as bug fixes. Normally no new features are included." mask="0xF000"/>
          <bitfield name="PHYMDR" caption="PHY Moderate Revision: Indicates moderate revision of the PHY such as addition of new features. Normally the new version is still compatible with previous versions." mask="0xF0000"/>
          <bitfield name="PHYMJR" caption="PHY Major Revision: Indicates major revision of the PHY such addition of the features that make the new version not compatible with previous versions." mask="0xF00000"/>
          <bitfield name="UDRID" caption="User-Defined Revision ID: General purpose revision identification set by the user." mask="0xFF000000"/>
        </register>
        <register name="DDR3PHY_PIR" offset="0x4" rw="RW" size="4" caption="PHY Initialization Register">
          <bitfield name="INIT" caption="Initialization Trigger: A write of '1' to this bit triggers the DDR system initialization, including PHY initialization, DRAM initialization, and PHY training. The exact initialization steps to be executes are specified in bits 1 to 6 of this register. A bit setting of 1 means the step will be executed as part of the initialization sequence, while a setting of '0' means the step will be bypassed. The initialization trigger bit is self-clearing." mask="0x1"/>
          <bitfield name="DLLSRST" caption="DLL Soft Rest: Soft resets all PHY DLLs by driving the DLL soft reset pin." mask="0x2"/>
          <bitfield name="DLLLOCK" caption="DLL Lock: Waits for the PHY DLLs to lock." mask="0x4"/>
          <bitfield name="ZCAL" caption="Impedance Calibrate: Performs PHY impedance calibration." mask="0x8"/>
          <bitfield name="ITMSRST" caption="Interface Timing Module Soft Reset: Soft resets the interface timing modules for the data and data strobes, i.e., it asserts the ITM soft reset (srstb) signal." mask="0x10"/>
          <bitfield name="DRAMRST" caption="DRAM Reset (DDR3 Only): Issues a reset to the DRAM (by driving the DRAM reset pin low) and wait 200us. This can be triggered in isolation or with the full DRAM initialization (DRAMINIT). For the latter case, the reset is issued and 200us is waited before starting the full initialization sequence." mask="0x20"/>
          <bitfield name="DRAMINIT" caption="DRAM Initialization: Executes the DRAM initialization sequence." mask="0x40"/>
          <bitfield name="QSTRN" caption="Read DQS Training: Executes a PUBL training routine to determine the optimum position of the read data DQS strobe for maximum system timing margins." mask="0x80"/>
          <bitfield name="RVTRN" caption="Read DQS gate training (QSTRN) and RV training (RVTRN) should normally be run together. It is expected RVTRN is normally be set whenever PIR.QSTRN is set." mask="0x100"/>
          <bitfield name="ICPC" caption="Initialization Complete Pin Configuration: Specifies how the DFI 2.1 initialization complete output pin should be used to indicate the status of initialization." mask="0x10000"/>
          <bitfield name="DLLBYP" caption="DLL Bypass: A setting of 1 on this bit will put all PHY DLLs in bypass mode. A bypassed DLL is also powered down (disabled)." mask="0x20000"/>
          <bitfield name="CTLDINIT" caption="Controller DRAM Initialization: Indicates if set that DRAM initialization will be performed by the controller. Otherwise if not set it indicates that DRAM initialization will be performed using the built-in initialization sequence or using software through the configuration port." mask="0x40000"/>
          <bitfield name="CLRSR" caption="Clear Status Registers" mask="0x10000000"/>
          <bitfield name="LOCKBYP" caption="DLL Lock Bypass: Bypasses or stops, if set, the waiting of DLLs to lock. DLL lock wait is automatically triggers after reset. DLL lock wait may be triggered manually using INIT and DLLLOCK bits of the PIR register. This bit is self-clearing." mask="0x20000000"/>
          <bitfield name="ZCALBYP" caption="Impedance Calibration Bypass: Bypasses or stops, if set, impedance calibration of all ZQ control blocks that automatically triggers after reset. Impedance calibration may be triggered manually using INIT and ZCAL bits of the PIR register. This bit is self-clearing." mask="0x40000000"/>
          <bitfield name="INITBYP" caption="Initialization Bypass: Bypasses or stops, if set, all initialization routines currently running, including PHY initialization, DRAM initialization, and PHY training." mask="0x80000000"/>
        </register>
        <register name="DDR3PHY_PGCR" offset="0x8" rw="RW" size="4" caption="PHY General Configuration Register">
          <bitfield name="ITMDMD" caption="ITM DDR Mode: Selects whether ITMS uses DQS and DQS# or it only uses DQS." mask="0x1"/>
          <bitfield name="DQSCFG" caption="DQS Gating Configuration: Selects one of the two DQS gating schemes." mask="0x2"/>
          <bitfield name="DFTCMP" caption="DQS Drift Compensation: Enables or disables DQS drift compensation." mask="0x4"/>
          <bitfield name="DFTLMT" caption="DQS Drift Limit: Specifies the expected limit of drift on read data strobes. A drift of this value or greater is reported as a drift error through the host port error flag." mask="0x18"/>
          <bitfield name="DTOSEL" caption="Digital Test Output Select: Selects the PHY digital test output that should be driven onto PHY digital test output (phy_dto) pin." mask="0x1E0"/>
          <bitfield name="CKEN" caption="CK Enable: Controls whether the CK going to the SDRAM is enabled (toggling) or disabled (static value defined by CKDV). One bit for each of the three CK pairs." mask="0xE00"/>
          <bitfield name="CKDV" caption="CK Disable Value: Specifies the static value that should be driven on CK/CK# pair(s) when the pair(s) is disabled. CKDV[0] specifies the value for CK and CKDV[1] specifies the value for CK#." mask="0x3000"/>
          <bitfield name="CKINV" caption="CK Invert: Specifies if set that CK/CK# should be inverted. Otherwise CK/CK# toggles with normal polarity." mask="0x4000"/>
          <bitfield name="IOLB" caption="I/O Loop-Back Select: Selects where inside the I/O the loop-back of signals happens. Not applicable to D3A I/Os." mask="0x8000"/>
          <bitfield name="IODDRM" caption="I/O DDR Mode (D3F I/O Only): Selects the DDR mode for the I/Os." mask="0x30000"/>
          <bitfield name="RANKEN" caption="Rank Enable: Specifies the ranks that are enabled for data-training. Bit 0 controls rank 0, bit 1 controls rank 1, bit 2 controls rank 2, and bit 3 controls rank 3. Setting the bit to '1' enables the rank, and setting it to '0' disables the rank." mask="0x3C0000"/>
          <bitfield name="ZCKSEL" caption="Impedance Clock Divider Select: Impedance Clock Divider Select: Selects the divide ratio for the clock used by the impedance control logic. The source clock for the divider is the configuration port clock signal (cfg_clk or pclk), depending on which configuration port type used (see 'Impedance Calibration' )." mask="0xC00000"/>
          <bitfield name="PDDISDX" caption="Power Down Disabled Byte: Indicates if set that the DLL and I/Os of a disabled byte should be powered down." mask="0x1000000"/>
          <bitfield name="RFSHDT" caption="Refresh During Training: A non-zero value specifies that a burst of refreshes equal to the number specified in this field should be sent to the SDRAM after training each rank except the last rank." mask="0x1E000000"/>
          <bitfield name="LBDQSS" caption="Loopback DQS Shift: Selects how the read DQS is shifted during loopback to ensure that the read DQS is centered into the read data eye." mask="0x20000000"/>
          <bitfield name="LBGDQS" caption="Loopback DQS Gating: Selects the DQS gating mode that should be used when the PHY is in loopback mode, including BIST loopback mode." mask="0x40000000"/>
          <bitfield name="LBMODE" caption="Loopback Mode: Indicates if set that the PHY/PUB is in loopback mode" mask="0x80000000"/>
        </register>
        <register name="DDR3PHY_PGSR" offset="0xC" rw="R" size="4" caption="PHY General Status Register">
          <bitfield name="IDONE" caption="Initialization Done: Indicates if set that the DDR system initialization has completed. This bit is set after all the selected initialization routines in PIR register have completed." mask="0x1"/>
          <bitfield name="DLDONE" caption="DLL Lock Done: Indicates if set that DLL locking has completed." mask="0x2"/>
          <bitfield name="ZCDONE" caption="Impedance Calibration Done: Indicates if set that impedance calibration has completed." mask="0x4"/>
          <bitfield name="DIDONE" caption="DRAM Initialization Done: Indicates if set that DRAM initialization has completed." mask="0x8"/>
          <bitfield name="DTDONE" caption="Data Training Done: Indicates, if set, that the PHY has finished doing data training." mask="0x10"/>
          <bitfield name="DTERR" caption="DQS GateTraining Error: If set, indicates that a valid DQS gating window could not be found during DQS gate training." mask="0x20"/>
          <bitfield name="DTIERR" caption="DQS Gate Training Intermittent Error: If set, indicates that there was an intermittent error during DQS gate training, such as a pass was followed by a fail then followed by another pass." mask="0x40"/>
          <bitfield name="DFTERR" caption="DQS Drift Error: If set, indicates that at least one of the read data strobes has drifted by more than or equal to the drift limit set in the PHY General Configuration Register (PGCR)." mask="0x80"/>
          <bitfield name="RVERR" caption="Read Valid Training Error: If set, indicates that a valid read valid placement could not be found during read valid training." mask="0x100"/>
          <bitfield name="RVEIRR" caption="Read Valid Training Intermittent Error: If set, indicates that there was an intermittent error during read valid training, such as a pass was followed by a fail then followed by another pass." mask="0x200"/>
          <bitfield name="TQ" caption="Temperature Output (LPDDR Only): Connected to the DRAM TQ pin which is defined to go high when the LPDDR device temperature equals to or exceeds 85oC, otherwise it is low." mask="0x80000000"/>
        </register>
        <register name="DDR3PHY_DLLGCR" offset="0x10" rw="RW" size="4" caption="DLL General Control Register">
          <bitfield name="DRES" caption="Delta Resistor Trim: Used to trim reference current versus resistor value variation." mask="0x3"/>
          <bitfield name="IPUMP" caption="Charge Pump Current Trim: Used to trim charge pump current." mask="0x1C"/>
          <bitfield name="TESTEN" caption="Test Enable: Enables digital and analog test outputs selected by DTC and ATC respectively." mask="0x20"/>
          <bitfield name="DTC" caption="Digital Test Control: Selects the digital signal to be output on the DLL digital test output (test_out_d[1]) when TESTEN is high (Output is '0' when TESTEN is low)." mask="0x1C0"/>
          <bitfield name="ATC" caption="Analog Test Control: Selects the analog signal to be output on the DLL analog test output (test_out_a) when TESTEN is high (Output is Vss when TESTEN is low). The test output either comes from the master DLL or the slave DLL, depending on the setting of the test switch (TESTSW). Both master DLL and slave DLL output similar analog test signals." mask="0x600"/>
          <bitfield name="TESTSW" caption="Test Switch: Selects the test signals of either the master DLL, set to 0, or the slave DLL, set to 1." mask="0x800"/>
          <bitfield name="MBIAS" caption="Master Bias Trim: Used to trim the bias for the master DLL." mask="0xFF000"/>
          <bitfield name="SBIAS_2_0" caption="Slave Bias Trim: Used to trim the bias for the slave DLL." mask="0x700000"/>
          <bitfield name="BPS200" caption="Bypass Mode Frequency Range" mask="0x800000"/>
          <bitfield name="SBIAS_5_3" caption="Slave Bias Trim: Used to trim the bias for the slave DLL." mask="0x7000000"/>
          <bitfield name="FDTRM_SL" caption="Slave Bypass Fixed Delay Trim" mask="0x18000000"/>
          <bitfield name="LOCKDET" caption="Master lock detector enable." mask="0x20000000"/>
          <bitfield name="DLLRSVD2" caption="DLL Reserved Control: This bit is connected to the DLL control bus and is reserved for future use." mask="0xC0000000"/>
        </register>
        <register name="DDR3PHY_ACDLLCR" offset="0x14" rw="RW" size="4" caption="AC DLL Control Register">
          <bitfield name="MFBDLY" caption="Master Feed-Back Delay Trim: Used to trim the delay in the master DLL feedback path." mask="0x1C0"/>
          <bitfield name="MFWDLY" caption="Master Feed-Forward Delay Trim: Used to trim the delay in the master DLL feedforward path." mask="0xE00"/>
          <bitfield name="ATESTEN" caption="Analog Test Enable: Enables the analog test signal to be output on the DLL analog test output (test_out_a). The DLL analog test output is tri-stated when this bit is '0'." mask="0x40000"/>
          <bitfield name="DLLSRST" caption="DLL Soft Rest: Soft resets the AC DLL by driving the DLL soft reset pin." mask="0x40000000"/>
          <bitfield name="DLLDIS" caption="DLL Disable: A disabled DLL is bypassed. Default ('0') is DLL enabled." mask="0x80000000"/>
        </register>
        <register name="DDR3PHY_PTR0" offset="0x18" rw="RW" size="4" caption="PHY Timing Register 0">
          <bitfield name="TDLLSRST" caption="DLL Soft Reset Time: Number of configuration clock cycles that the DLL soft reset pin must remain asserted when the soft reset is triggered through the PHY" mask="0x3F"/>
          <bitfield name="TDLLLOCK" caption="DLL Lock Time: Number of configuration clock cycles for the DLL to stabilize and lock, i.e. number of clock cycles from when the DLL reset pin is de-asserted to when the DLL has locked and is ready for use. Refer to the PHY databook for the DLL lock time. Default value corresponds to 5.12us at 533MHz." mask="0x3FFC0"/>
          <bitfield name="TITMSRST" caption="ITM Soft Reset Time: Number of configuration clock cycles that the ITM soft reset pin must remain asserted when the soft reset is applied to the ITMs. This must correspond to a value that is equal to or more than 8 controller clock cycles. Default value corresponds to 8 controller clock cycles." mask="0x3C0000"/>
        </register>
        <register name="DDR3PHY_PTR1" offset="0x1C" rw="RW" size="4" caption="PHY Timing Register 1">
          <bitfield name="TDINIT0" caption="DRAM Initialization Time 0." mask="0x7FFFF"/>
          <bitfield name="TDINIT1" caption="DRAM Initialization Time 1." mask="0x7F80000"/>
        </register>
        <register name="DDR3PHY_PTR2" offset="0x20" rw="RW" size="4" caption="PHY Timing Register 2">
          <bitfield name="TDINIT2" caption="DRAM Initialization Time 2." mask="0x1FFFF"/>
          <bitfield name="TDINIT3" caption="DRAM Initialization Time 3." mask="0x7FE0000"/>
        </register>
        <register name="DDR3PHY_ACIOCR" offset="0x24" rw="RW" size="4" caption="AC I/O Configuration Register">
          <bitfield name="ACIOM" caption="Address/Command I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for all address and command pins, as well as the optional DIMM PAR_IN pin and LPDDR TPD pin." mask="0x1"/>
          <bitfield name="ACOE" caption="Address/Command Output Enable: Enables, when set, the output driver on the I/O for all address and command pins, as well as the optional DIMM PAR_IN pin and LPDDR TPD pin." mask="0x2"/>
          <bitfield name="ACODT" caption="Address/Command On-Die Termination: Enables, when set, the on-die termination on the I/O for RAS#, CAS#, WE#, BA[2:0], and A[15:0] pins, as well as the optional DIMM PAR_IN pin and LPDDR TPD pin." mask="0x4"/>
          <bitfield name="ACPDD" caption="AC Power Down Driver: Powers down, when set, the output driver on the I/O for RAS#, CAS#, WE#, BA[2:0], and A[15:0] pins, as well as the optional DIMM PAR_IN pin." mask="0x8"/>
          <bitfield name="ACPDR" caption="AC Power Down Receiver: Powers down, when set, the input receiver on the I/O for RAS#, CAS#, WE#, BA[2:0], and A[15:0] pins, as well as the optional DIMM PAR_IN pin and LPDDR TPD pin." mask="0x10"/>
          <bitfield name="CKODT" caption="CK On-Die Termination: Enables, when set, the on-die termination on the I/O for CK[0], CK[1], and CK[2] pins, respectively." mask="0xE0"/>
          <bitfield name="CKPDD" caption="CK Power Down Driver: Powers down, when set, the output driver on the I/O for CK[0], CK[1], and CK[2] pins, respectively." mask="0x700"/>
          <bitfield name="CKPDR" caption="CK Power Down Receiver: Powers down, when set, the input receiver on the I/O for CK[0], CK[1], and CK[2] pins, respectively." mask="0x3800"/>
          <bitfield name="RANKODT" caption="Rank On-Die Termination: Enables, when set, the on-die termination on the I/O for CKE[3:0], ODT[3:0], and CS#[3:0] pins. RANKODT[0] controls the on-die termination for CKE[0], ODT[0], and CS#[0], RANKODT[1] controls the on-die termination for CKE[1], ODT[1], and CS#[1], and so on." mask="0x3C000"/>
          <bitfield name="CSPDD" caption="CS# Power Down Driver: Powers down, when set, the output driver on the I/O for CS#[3:0] pins. PDD[0] controls the power down for CS#[0], PDD[1] controls the power down for CS#[1], and so on. CKE and ODT driver power down is controlled by DSGCR register." mask="0x3C0000"/>
          <bitfield name="RANKPDR" caption="Rank Power Down Receiver: Powers down, when set, the input receiver on the I/O" mask="0x3C00000"/>
          <bitfield name="RSTODT" caption="SDRAM Reset On-Die Termination: Enables, when set, the on-die termination on the I/O for SDRAM RST# pin." mask="0x4000000"/>
          <bitfield name="RSTPDD" caption="SDRAM Reset Power Down Driver: Powers down, when set, the output driver on the I/O for SDRAM RST# pin." mask="0x8000000"/>
          <bitfield name="RSTPDR" caption="SDRAM Reset Power Down Receiver: Powers down, when set, the input receiver on the I/O for SDRAM RST# pin." mask="0x10000000"/>
          <bitfield name="RSTIOM" caption="SDRAM Reset I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for SDRAM Reset." mask="0x20000000"/>
          <bitfield name="ACSR" caption="Address/Command Slew Rate (D3F I/O Only): Selects slew rate of the I/O for all address and command pins, as well as the optional DIMM PAR_IN pin and LPDDR TPD pin." mask="0xC0000000"/>
        </register>
        <register name="DDR3PHY_DXCCR" offset="0x28" rw="RW" size="4" caption="DATX8 I/O Configuration Register">
          <bitfield name="DXODT" caption="Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the ODT configuration bit of the individual DATX8" mask="0x1"/>
          <bitfield name="DXIOM" caption="Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the IOM configuration bit of the individual DATX8" mask="0x2"/>
          <bitfield name="DXPDD" caption="Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the PDD configuration bit of the individual DATX8" mask="0x4"/>
          <bitfield name="DXPDR" caption="Data Power Down Receiver: Powers down, when set, the input receiver on I/O for" mask="0x8"/>
          <bitfield name="DQSRES" caption="DQS Resistor: Selects the on-die pull-down/pull-up resistor for DQS pins." mask="0xF0"/>
          <bitfield name="DQSNRES" caption="DQS# Resistor: Selects the on-die pull-up/pull-down resistor for DQS# pins. Same encoding as DQSRES." mask="0xF00"/>
          <bitfield name="DXSR" caption="Data Slew Rate (D3F I/O Only): Selects slew rate of the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros." mask="0x3000"/>
          <bitfield name="DQSNRST" caption="DQS# Reset: Indicates, if set, that the ITMS of DQS# should always be put in reset such that its output enable is always '1' and its data output is always '0'. This is done by driving the oe_set_b and do_rst_b pins of this ITMS to '0' in order to force the unused DQS# PAD to a known state of '0' in applications that don't use DQS# such as in LPDDR mode." mask="0x4000"/>
          <bitfield name="RVSEL" caption="ITMD Read Valid Select: Selects the scheme used for ITMD read valid." mask="0x8000"/>
          <bitfield name="AWDT" caption="Active Window Data Train: Indicates if set that data training (DQS gate training and read valid training) should be performed with active DQS gate window. This is just for debug purposes. The default is to perform training with passive windowing." mask="0x10000"/>
        </register>
        <register name="DDR3PHY_DSGCR" offset="0x2C" rw="RW" size="4" caption="DFI Configuration Register">
          <bitfield name="PUREN" caption="PHY Update Request Enable: Specifies if set, that the PHY should issue PHYinitiated DFI update request when there is DQS drift of more than 3/4 of a clock cycle within one continuous (back-to-back) read burst. By default the PHY issues PHYinitiated update requests and the controller should respond otherwise the PHY may return erroneous values. The option to disable it is provided only for silicon evaluation and testing." mask="0x1"/>
          <bitfield name="BDISEN" caption="Byte Disable Enable: Specifies if set that the PHY should respond to DFI byte disable request. Otherwise the byte disable from the DFI is ignored in which case bytes can only be disabled using the DXnGCR register." mask="0x2"/>
          <bitfield name="ZUEN" caption="Impedance Update Enable: Specifies if set that the PHY should perform impedance calibration (update) whenever there is a controller initiated DFI update request." mask="0x4"/>
          <bitfield name="LPIOPD" caption="Low Power I/O Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the I/Os of the PHY." mask="0x8"/>
          <bitfield name="LPDLLPD" caption="Low Power DLL Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the DLL of the PHY if the wakeup time request satisfies the DLL lock time." mask="0x10"/>
          <bitfield name="DQSGX" caption="DQS Gate Extension: Specifies the number of clock cycles for which the DQS gating must be extended beyond the normal burst length width. Only applicable when using PDQSR I/O cell, passive DQS gating and no drift compensation. This field is recommended to be set to zero for all DDR types other than" mask="0xE0"/>
          <bitfield name="DQSGE" caption="DQS Gate Early: Specifies the number of clock cycles for which the DQS gating must be enabled earlier than its normal position. Only applicable when using PDQSR I/O cell, passive DQS gating and no drift compensation. This field is recommended to be set to zero for all DDR types other than" mask="0x700"/>
          <bitfield name="NOBUB" caption="No Bubbles: Specified whether reads should be returned to the controller with no bubbles. Enabling no-bubble reads increases the read latency." mask="0x800"/>
          <bitfield name="FXDLAT" caption="Fixed Latency: Specified whether all reads should be returned to the controller with a fixed read latency. Enabling fixed read latency increases the read latency." mask="0x1000"/>
          <bitfield name="CKEPDD" caption="CKE Power Down Driver: Powers down, when set, the output driver on the I/O for CKE[3:0] pins. CKEPDD[0] controls the power down for CKE[0], CKEPDD[1] controls the power down for CKE[1], and so on." mask="0xF0000"/>
          <bitfield name="ODTPDD" caption="ODT Power Down Driver: Powers down, when set, the output driver on the I/O for ODT[3:0] pins. ODTPDD[0] controls the power down for ODT[0], ODTPDD[1] controls the power down for ODT[1], and so on." mask="0xF00000"/>
          <bitfield name="NL2PD" caption="Non-LPDDR2/LPDDR3 Power Down: Powers down, when set, the output driver and the input receiver on the I/O for non-LPDDR2/LPDDR3 (ODT, RAS#, CAS#, WE#," mask="0x1000000"/>
          <bitfield name="NL2OE" caption="Non-LPDDR2/LPDDR3 Output Enable: Enables, when set, the output driver on the I/O for non-LPDDR2/LPDDR3 (ODT, RAS#, CAS#, WE#, and BA) pins. This may be used when a chip that is designed for both LPDDR2/LPDDR3 and other DDR modes is being used in LPDDR2/LPDDR3 mode. For these pins, the I/O output enable signal (OE) is an AND of this bit and the respective output enable bit in ACIOCR or DSGCR registers." mask="0x2000000"/>
          <bitfield name="TPDPD" caption="SDRAM TPD Power Down Driver (LPDDR Only): Powers down, when set, the output driver on the I/O for SDRAM TPD pin. Note that the power down of the receiver on the I/O for SDRAM TPD pin is controlled by ACIOCR[ACPDR] register bit." mask="0x4000000"/>
          <bitfield name="TPDOE" caption="SDRAM TPD Output Enable (LPDDR Only): Enables, when set, the output driver on the I/O for SDRAM TPD pin." mask="0x8000000"/>
          <bitfield name="CKOE" caption="SDRAM CK Output Enable: Enables, when set, the output driver on the I/O for SDRAM CK/CK# pins." mask="0x10000000"/>
          <bitfield name="ODTOE" caption="SDRAM ODT Output Enable: Enables, when set, the output driver on the I/O for SDRAM ODT pins." mask="0x20000000"/>
          <bitfield name="RSTOE" caption="SDRAM Reset Output Enable: Enables, when set, the output driver on the I/O for SDRAM RST# pin." mask="0x40000000"/>
          <bitfield name="CKEOE" caption="SDRAM CKE Output Enable: Enables, when set, the output driver on the I/O for SDRAM CKE pins." mask="0x80000000"/>
        </register>
        <register name="DDR3PHY_DCR" offset="0x30" rw="RW" size="4" caption="DRAM Configuration Register">
          <bitfield name="DDRMD" caption="DDR Mode: SDRAM DDR mode." mask="0x7"/>
          <bitfield name="DDR8BNK" caption="DDR 8-Bank: Indicates if set that the SDRAM used has 8 banks. tRPA = tRP+1 and tFAW are used for 8-bank DRAMs, other tRPA = tRP and no tFAW is used. Note that" mask="0x8"/>
          <bitfield name="PDQ" caption="Primary DQ (DDR3 Only): Specifies the DQ pin in a byte that is designated as a primary pin for Multi-Purpose Register (MPR) reads. Valid values are 0 to 7 for DQ[0] to DQ[7], respectively." mask="0x70"/>
          <bitfield name="MPRDQ" caption="Multi-Purpose Register (MPR) DQ (DDR3 Only): Specifies the value that is driven on non-primary DQ pins during MPR reads." mask="0x80"/>
          <bitfield name="DDRTYPE" caption="DDR Type: Selects the DDR type for the specified LPDDR mode." mask="0x300"/>
          <bitfield name="NOSRA" caption="No Simultaneous Rank Access: Specifies if set that simultaneous rank access on the same clock cycle is not allowed. This means that multiple chip select signals should not be asserted at the same time. This may be required on some DIMM systems." mask="0x8000000"/>
          <bitfield name="DDR2T" caption="DDR 2T Timing: Indicates if set that 2T timing should be used by PUB internally generated SDRAM transactions." mask="0x10000000"/>
          <bitfield name="UDIMM" caption="Un-buffered DIMM Address Mirroring: Indicates if set that there is address mirroring on the second rank of an un-buffered DIMM (the rank connected to CS#[1]). In this case, the PUB re-scrambles the bank and address when sending mode register commands to the second rank. This only applies to PUB internal SDRAM transactions. Transactions generated by the controller must make its own adjustments when using an un-buffered DIMM. DCR[NOSRA] must be set if address mirroring is enabled." mask="0x20000000"/>
          <bitfield name="RDIMM" caption="Registered DIMM: Indicates if set that a registered DIMM is used. In this case, the PUB increases the SDRAM write and read latencies (WL/RL) by 1. This only applies to PUB internal SDRAM transactions. Transactions generated by the controller must make its own adjustments to WL/RL when using a registered DIMM." mask="0x40000000"/>
          <bitfield name="TPD" caption="Test Power Down (LPDDR Only): If set will place the DRAM in deep power down mode." mask="0x80000000"/>
        </register>
        <register name="DDR3PHY_DTPR0" offset="0x34" rw="RW" size="4" caption="SDRAM Timing Parameters Register 0">
          <bitfield name="TMRD" caption="Load mode cycle time: The minimum time between a load mode register command and any other command. For DDR3 this is the minimum time between two load mode register commands. Valid values for DDR2 are 2 to 3. For DDR3, the value used for tMRD is 4 plus the value programmed in these bits, i.e. tMRD value for DDR3 ranges from 4 to 7. For LPDDR3, the value used for tMRD is 8 plus the value programmed in these bits." mask="0x3"/>
          <bitfield name="TRTP" caption="Internal read to precharge command delay. Valid values are 2 to 6. Note that even though RTP does not apply to JEDEC DDR devices, this parameter must still be set to a minimum value of 2 for DDR because the Controller always uses the DDR2 equation, AL + BL/2 + max(RTP,2) - 2, to compute the read to precharge timing (which is BL/2 for JEDEC DDR)." mask="0x1C"/>
          <bitfield name="TWTR" caption="Internal write to read command delay. Valid values are 1 to 6." mask="0xE0"/>
          <bitfield name="TRP" caption="Precharge command period: The minimum time between a precharge command and any other command. Note that the Controller automatically derives tRPA for 8bank DDR2 devices by adding 1 to tRP. Valid values are 2 to 11." mask="0xF00"/>
          <bitfield name="TRCD" caption="Activate to read or write delay. Minimum time from when an activate command is issued to when a read or write to the activated row can be issued. Valid values are 2 to 11." mask="0xF000"/>
          <bitfield name="TRAS" caption="Activate to precharge command delay. Valid values are 2 to 31." mask="0x1F0000"/>
          <bitfield name="TRRD" caption="Activate to activate command delay (different banks). Valid values are 1 to 8." mask="0x1E00000"/>
          <bitfield name="TRC" caption="Activate to activate command delay (same bank). Valid values are 2 to 42." mask="0x7E000000"/>
          <bitfield name="TCCD" caption="Read to read and write to write command delay." mask="0x80000000"/>
        </register>
        <register name="DDR3PHY_DTPR1" offset="0x38" rw="RW" size="4" caption="SDRAM Timing Parameters Register 1">
          <bitfield name="TAOND" caption="ODT turn-on/turn-off delays (DDR2 only). The delays are in clock cycles. Valid values are: 00 = 2/2.5" mask="0x3"/>
          <bitfield name="TRTW" caption="Read to Write command delay." mask="0x4"/>
          <bitfield name="TFAW" caption="4-bank activate period. No more than 4-bank activate commands may be issued in a given tFAW period. Only applies to 8-bank devices. Valid values are 2 to 31." mask="0x1F8"/>
          <bitfield name="TMOD" caption="Load mode update delay (DDR3 only). The minimum time between a load mode register command and a non-load mode register command." mask="0x600"/>
          <bitfield name="TRTODT" caption="Read to ODT delay (DDR3 only). Specifies whether ODT can be enabled immediately after the read post-amble or one clock delay has to be added." mask="0x800"/>
          <bitfield name="TRFC" caption="Refresh-to-Refresh: Indicates the minimum time, in clock cycles, between two refresh commands or between a refresh and an active command. This is derived from the minimum refresh interval from the datasheet, tRFC(min), divided by the clock cycle time. The default number of clock cycles is for the largest JEDEC tRFC(min parameter value supported." mask="0xFF0000"/>
          <bitfield name="TDQSCKMIN" caption="DQS output access time from CK/CK# (LPDDR2/3 only). This value is used for computing the read latency. Valid values are 0 to 7. This value is derived from the corresponding parameter in the SDRAM datasheet divided by the clock cycle time without rounding up. The fractional remainder is automatically adjusted for by data training in quarter clock cycle units. If data training is not performed then this fractional remainder must be converted to quarter clock cycle units and the gating registers (DXnDQSTR) adjusted accordingly." mask="0x7000000"/>
          <bitfield name="TDQSCKMAX" caption="Maximum DQS output access time from CK/CK# (LPDDR2 only). This value is used for implementing read-to-write spacing. Valid values are 1 to 7." mask="0x38000000"/>
        </register>
        <register name="DDR3PHY_DTPR2" offset="0x3C" rw="RW" size="4" caption="SDRAM Timing Parameters Register 2">
          <bitfield name="TXS" caption="Self refresh exit delay. The minimum time between a self refresh exit command and any other command. This parameter must be set to the maximum of the various minimum self refresh exit delay parameters specified in the SDRAM datasheet, i.e. max(tXSNR, tXSRD) for DDR2 and max(tXS, tXSDLL) for DDR3. Valid values are 2 to 1023." mask="0x3FF"/>
          <bitfield name="TXP" caption="Power down exit delay. The minimum time between a power down exit command and any other command. This parameter must be set to the maximum of the various minimum power down exit delay parameters specified in the SDRAM datasheet, i.e. max(tXP, tXARD, tXARDS) for DDR2 and max(tXP, tXPDLL) for DDR3. Valid values are 2 to 31." mask="0x7C00"/>
          <bitfield name="TCKE" caption="CKE minimum pulse width. Also specifies the minimum time that the SDRAM must remain in power down or self refresh mode. For DDR3 this parameter must be set to the value of tCKESR which is usually bigger than the value of tCKE. Valid values are 2 to 15." mask="0x78000"/>
          <bitfield name="TDLLK" caption="DLL locking time. Valid values are 2 to 1023." mask="0x1FF80000"/>
        </register>
        <register name="DDR3PHY_MR0" offset="0x40" rw="RW" size="4" caption="Mode Register">
        </register>
        <register name="DDR3PHY_MR1" offset="0x44" rw="RW" size="4" caption="Extended Mode Register">
        </register>
        <register name="DDR3PHY_MR2" offset="0x48" rw="RW" size="4" caption="Extended Mode Register 2">
        </register>
        <register name="DDR3PHY_MR3" offset="0x4C" rw="RW" size="4" caption="Extended Mode Register 3">
        </register>
        <register name="DDR3PHY_ODTCR" offset="0x50" rw="RW" size="4" caption="ODT Configuration Register">
          <bitfield name="RDODT0" caption="" mask="0xF"/>
          <bitfield name="RDODT1" caption="" mask="0xF0"/>
          <bitfield name="RDODT2" caption="" mask="0xF00"/>
          <bitfield name="RDODT3" caption="" mask="0xF000"/>
          <bitfield name="WRODT0" caption="Write ODT: Specifies whether ODT should be enabled ('1') or disabled ('0') on each of the up to four ranks when a write command is sent to rank n. WRODT0," mask="0xF0000"/>
          <bitfield name="WRODT1" caption="" mask="0xF00000"/>
          <bitfield name="WRODT2" caption="" mask="0xF000000"/>
          <bitfield name="WRODT3" caption="" mask="0xF0000000"/>
        </register>
        <register name="DDR3PHY_DTAR" offset="0x54" rw="RW" size="4" caption="Data Training Address Register">
          <bitfield name="DTCOL" caption="Data Training Column Address: Selects the SDRAM column address to be used during data training. The lower four bits of this address must always be &quot;0000&quot;." mask="0xFFF"/>
          <bitfield name="DTROW" caption="Data Training Row Address: Selects the SDRAM row address to be used during data training." mask="0xFFFF000"/>
          <bitfield name="DTBANK" caption="Data Training Bank Address: Selects the SDRAM bank address to be used during data training." mask="0x70000000"/>
          <bitfield name="DTMPR" caption="Data Training Using MPR (DDR3 Only): Specifies, if set, that data-training should use the SDRAM Multi-Purpose Register (MPR) register. Otherwise data-training is performed by first writing to some locations in the SDRAM and then reading them back." mask="0x80000000"/>
        </register>
        <register name="DDR3PHY_DTDR0" offset="0x58" rw="RW" size="4" caption="Data Training Data Register 0">
          <bitfield name="DTBYTE1" caption="Data Training Data: The first 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle." mask="0xFF00"/>
          <bitfield name="DTBYTE2" caption="Data Training Data: The first 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle." mask="0xFF0000"/>
          <bitfield name="DTBYTE3" caption="Data Training Data: The first 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle." mask="0xFF000000"/>
        </register>
        <register name="DDR3PHY_DTDR1" offset="0x5C" rw="RW" size="4" caption="Data Training Data Register 1">
          <bitfield name="DTBYTE4" caption="Data Training Data: The second 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle." mask="0xFF"/>
          <bitfield name="DTBYTE5" caption="Data Training Data: The second 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle." mask="0xFF00"/>
          <bitfield name="DTBYTE6" caption="Data Training Data: The second 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle." mask="0xFF0000"/>
          <bitfield name="DTBYTE7" caption="Data Training Data: The second 4 bytes of data used during data training. This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle." mask="0xFF000000"/>
        </register>
        <register name="DDR3PHY_DTPSL" offset="0x60" rw="R" size="4" caption="Data Training Phase shift Log">
        </register>
        <register name="DDR3PHY_ACODLY" offset="0x64" rw="RW" size="4" caption="Data Training AC Ouput delay">
        </register>
        <register name="DDR3PHY_DCUAR" offset="0xC0" rw="RW" size="4" caption="DCU Address Register">
          <bitfield name="CWADDR" caption="Cache Word Address: Address of the cache word to be accessed." mask="0xF"/>
          <bitfield name="CSADDR" caption="Cache Slice Address: Address of the cache slice to be accessed." mask="0xF0"/>
          <bitfield name="CSEL" caption="Cache Select: Selects the cache to be accessed." mask="0x300"/>
          <bitfield name="INCA" caption="Increment Address: Specifies, if set, that the cache address specified in WADDR and SADDR should be automatically incremented after each access of the cache. The increment happens in such a way that all the slices of a selected word are first accessed before going to the next word." mask="0x400"/>
          <bitfield name="ATYPE" caption="Access Type: Specifies the type of access to be performed using this address. Valid values are: 0 = Write access" mask="0x800"/>
        </register>
        <register name="DDR3PHY_DCUDR" offset="0xC4" rw="RW" size="4" caption="DCU Data Register">
          <bitfield name="CDATA" caption="Cache Data: Data to be written to or read from a cache. This data corresponds to the cache word slice specified by the DCU Address Register." mask="0xFFFFFFFF"/>
        </register>
        <register name="DDR3PHY_DCURR" offset="0xC8" rw="RW" size="4" caption="DCU Run Register">
          <bitfield name="DINST" caption="DCU Instruction: Selects the DCU command to be executed." mask="0xF"/>
          <bitfield name="SADDR" caption="Start Address: Cache word address where the execution of commands should begin." mask="0xF0"/>
          <bitfield name="EADDR" caption="End Address: Cache word address where the execution of command should end." mask="0xF00"/>
          <bitfield name="NFAIL" caption="Number of Failures: Specifies the number of failures after which the execution of commands and the capture of read data should stop if SONF bit of this register is set. Execution of commands and the capture of read data will stop after (NFAIL+1) failures if SONF is set." mask="0xFF000"/>
          <bitfield name="SONF" caption="Stop On Nth Fail: Specifies if set that the execution of commands and the capture of read data should stop when there are N read data failures. The number of failures is specified by NFAIL. Otherwise commands execute until the end of the program or until manually stopped using a STOP command." mask="0x100000"/>
          <bitfield name="SCOF" caption="Stop Capture On Full: Specifies if set that the capture of read data should stop when the capture cache is full." mask="0x200000"/>
          <bitfield name="RCEN" caption="Read Capture Enable: Indicates if set that read data coming back from the SDRAM should be captured into the read data cache." mask="0x400000"/>
          <bitfield name="XCEN" caption="Expected Compare Enable: Indicates if set that read data coming back from the SDRAM should be should be compared with the expected data." mask="0x800000"/>
        </register>
        <register name="DDR3PHY_DCULR" offset="0xCC" rw="RW" size="4" caption="DCU Loop Register">
          <bitfield name="LSADDR" caption="Loop Start Address: Command cache word address where the loop should start." mask="0xF"/>
          <bitfield name="LEADDR" caption="Loop End Address: Command cache word address where the loop should end." mask="0xF0"/>
          <bitfield name="LCNT" caption="Loop Count: The number of times that the loop should be executed if LINF is not set." mask="0xFF00"/>
          <bitfield name="LINF" caption="Loop Infinite: Indicates if set that the loop should be executed indefinitely until stopped by the STOP command. Otherwise the loop is execute LCNT times." mask="0x10000"/>
          <bitfield name="IDA" caption="Increment DRAM Address: Indicates if set that DRAM addresses should be incremented every time a DRAM read/write command inside the loop is executed." mask="0x20000"/>
          <bitfield name="XLEADDR" caption="Expected Data Loop End Address: The last expected data cache word address that contains valid expected data. Expected data should looped between 0 and this address." mask="0xF0000000"/>
        </register>
        <register name="DDR3PHY_DCUGCR" offset="0xD0" rw="RW" size="4" caption="DCU General Configuration Register">
          <bitfield name="RCSW" caption="Read Capture Start Word: The capture and compare of read data should start after Nth word. For example setting this value to 12 will skip the first 12 read data." mask="0xFFFF"/>
        </register>
        <register name="DDR3PHY_DCUTPR" offset="0xD4" rw="RW" size="4" caption="DCU Timing Parameter Register">
          <bitfield name="TDCUT0" caption="DCU Generic Timing Parameter 0." mask="0xFF"/>
          <bitfield name="TDCUT1" caption="DCU Generic Timing Parameter 1." mask="0xFF00"/>
          <bitfield name="TDCUT2" caption="DCU Generic Timing Parameter 2." mask="0xFF0000"/>
          <bitfield name="TDCUT3" caption="DCU Generic Timing Parameter 3." mask="0xFF000000"/>
        </register>
        <register name="DDR3PHY_DCUSR0" offset="0xD8" rw="RW" size="4" caption="DCU Status-0 Register">
          <bitfield name="RDONE" caption="Run Done: Indicates if set that the DCU has finished executing the commands in the command cache. This bit is also set to indicate that a STOP command has successfully been executed and command execution has stopped." mask="0x1"/>
          <bitfield name="CFAIL" caption="Capture Fail: Indicates if set that at least one read data word has failed." mask="0x2"/>
          <bitfield name="CFULL" caption="Capture Full: Indicates if set that the capture cache is full." mask="0x4"/>
        </register>
        <register name="DDR3PHY_DCUSR1" offset="0xDC" rw="RW" size="4" caption="DCU Status-1 Register">
          <bitfield name="RDCNT" caption="Read Count: Number of read words returned from the SDRAM." mask="0xFFFF"/>
          <bitfield name="FLCND" caption="Fail Count: Number of read words that have failed." mask="0xFF0000"/>
          <bitfield name="LPCNT" caption="Loop Count: Indicates the value of the loop count. This is useful when the program has stooped because of failures to assess how many reads were executed before first fail." mask="0xFF000000"/>
        </register>
        <register name="DDR3PHY_BISTRR" offset="0x100" rw="RW" size="4" caption="BIST Run Register">
        </register>
        <register name="DDR3PHY_BISTMSKR0" offset="0x104" rw="RW" size="4" caption="BIST Mask 0 Register">
        </register>
        <register name="DDR3PHY_BISTMSKR1" offset="0x108" rw="RW" size="4" caption="BIST Mask 1 Register">
        </register>
        <register name="DDR3PHY_BISTWCR" offset="0x10C" rw="RW" size="4" caption="BIST Word Count Register">
        </register>
        <register name="DDR3PHY_BISTLSR" offset="0x110" rw="RW" size="4" caption="BIST LFSR Seed Register">
        </register>
        <register name="DDR3PHY_BISTAR0" offset="0x114" rw="RW" size="4" caption="BIST Address 0 Register">
        </register>
        <register name="DDR3PHY_BISTAR1" offset="0x118" rw="RW" size="4" caption="BIST Address 1 Register">
        </register>
        <register name="DDR3PHY_BISTAR2" offset="0x11C" rw="RW" size="4" caption="BIST Address 2 Register">
        </register>
        <register name="DDR3PHY_BISTUDPR" offset="0x120" rw="RW" size="4" caption="BIST User Data Pattern Register">
        </register>
        <register name="DDR3PHY_BISTGSR" offset="0x124" rw="RW" size="4" caption="BIST General Status Register">
        </register>
        <register name="DDR3PHY_BISTWER" offset="0x128" rw="RW" size="4" caption="BIST Word Error Register">
        </register>
        <register name="DDR3PHY_BISTBER0" offset="0x12C" rw="RW" size="4" caption="BIST Bit Error 0 Register">
        </register>
        <register name="DDR3PHY_BISTBER1" offset="0x130" rw="RW" size="4" caption="BIST Bit Error 1 Register">
        </register>
        <register name="DDR3PHY_BISTBER2" offset="0x134" rw="RW" size="4" caption="BIST Bit Error 2 Register">
        </register>
        <register name="DDR3PHY_BISTWCSR" offset="0x138" rw="RW" size="4" caption="BIST Word Count Status Register">
        </register>
        <register name="DDR3PHY_BISTFWR0" offset="0x13C" rw="RW" size="4" caption="BIST Fail Word 0 Register">
        </register>
        <register name="DDR3PHY_BISTFWR1" offset="0x140" rw="RW" size="4" caption="BIST Fail Word 1 Register">
        </register>
        <register name="DDR3PHY_GPR0" offset="0x178" rw="RW" size="4" caption="General Purpose Register 0">
        </register>
        <register name="DDR3PHY_GPR1" offset="0x17C" rw="RW" size="4" caption="General Purpose Register 1">
        </register>
        <register name="DDR3PHY_ZQ0CR0" offset="0x180" rw="RW" size="4" caption="ZQ Impedence Control Register 0">
        </register>
        <register name="DDR3PHY_ZQ0CR1" offset="0x184" rw="RW" size="4" caption="ZQ Impedence Control Register 1">
        </register>
        <register name="DDR3PHY_ZQ0SR0" offset="0x188" rw="R" size="4" caption="ZQ Impedence Control Status Register 0">
        </register>
        <register name="DDR3PHY_ZQ0SR1" offset="0x18C" rw="R" size="4" caption="ZQ Impedence Control Status Register 1">
        </register>
        <register name="DDR3PHY_ZQ1CR0" offset="0x190" rw="RW" size="4" caption="ZQ Impedence Control Register 0">
        </register>
        <register name="DDR3PHY_ZQ1CR1" offset="0x194" rw="RW" size="4" caption="ZQ Impedence Control Register 1">
        </register>
        <register name="DDR3PHY_ZQ1SR0" offset="0x198" rw="R" size="4" caption="ZQ Impedence Control Status Register 0">
        </register>
        <register name="DDR3PHY_ZQ1SR1" offset="0x19C" rw="R" size="4" caption="ZQ Impedence Control Status Register 1">
        </register>
        <register name="DDR3PHY_ZQ2CR0" offset="0x1A0" rw="RW" size="4" caption="ZQ Impedence Control Register 0">
        </register>
        <register name="DDR3PHY_ZQ2CR1" offset="0x1A4" rw="RW" size="4" caption="ZQ Impedence Control Register 1">
        </register>
        <register name="DDR3PHY_ZQ2SR0" offset="0x1A8" rw="R" size="4" caption="ZQ Impedence Control Status Register 0">
        </register>
        <register name="DDR3PHY_ZQ2SR1" offset="0x1AC" rw="R" size="4" caption="ZQ Impedence Control Status Register 1">
        </register>
        <register name="DDR3PHY_ZQ3CR0" offset="0x1B0" rw="RW" size="4" caption="ZQ Impedence Control Register 0">
        </register>
        <register name="DDR3PHY_ZQ3CR1" offset="0x1B4" rw="RW" size="4" caption="ZQ Impedence Control Register 1">
        </register>
        <register name="DDR3PHY_ZQ3SR0" offset="0x1B8" rw="R" size="4" caption="ZQ Impedence Control Status Register 0">
        </register>
        <register name="DDR3PHY_ZQ3SR1" offset="0x1BC" rw="R" size="4" caption="ZQ Impedence Control Status Register 1">
        </register>
        <register name="DDR3PHY_DX0GCR" offset="0x1C0" rw="RW" size="4" caption="DATX8 General Configuration Register">
        </register>
        <register name="DDR3PHY_DX0GSR0" offset="0x1C4" rw="R" size="4" caption="DATX8 General Status Register 0">
        </register>
        <register name="DDR3PHY_DX0GSR1" offset="0x1C8" rw="R" size="4" caption="DATX8 General Status Register 1">
        </register>
        <register name="DDR3PHY_DX0DLLCR" offset="0x1CC" rw="RW" size="4" caption="DATX8 DLL Control Register">
        </register>
        <register name="DDR3PHY_DX0DQTR" offset="0x1D0" rw="RW" size="4" caption="DATX8 DQ Timing Register">
        </register>
        <register name="DDR3PHY_DX0DQSTR" offset="0x1D4" rw="RW" size="4" caption="DATX8 DQS Timing Register">
        </register>
        <register name="DDR3PHY_DX0DQIDLY" offset="0x1D8" rw="RW" size="4" caption="DATX8 DQ  Input  Delay">
        </register>
        <register name="DDR3PHY_DX0DQODLY" offset="0x1DC" rw="RW" size="4" caption="DATX8 DQ  Output Delay">
        </register>
        <register name="DDR3PHY_DX0DQSIDLY" offset="0x1E0" rw="RW" size="4" caption="DATX8 DQS Input  Delay">
        </register>
        <register name="DDR3PHY_DX0DQSODLY" offset="0x1E4" rw="RW" size="4" caption="DATX8 DQS Output Delay">
        </register>
        <register name="DDR3PHY_DX1GCR" offset="0x200" rw="RW" size="4" caption="DATX8 General Configuration Register">
        </register>
        <register name="DDR3PHY_DX1GSR0" offset="0x204" rw="R" size="4" caption="DATX8 General Status Register 0">
        </register>
        <register name="DDR3PHY_DX1GSR1" offset="0x208" rw="R" size="4" caption="DATX8 General Status Register 1">
        </register>
        <register name="DDR3PHY_DX1DLLCR" offset="0x20C" rw="RW" size="4" caption="DATX8 DLL Control Register">
        </register>
        <register name="DDR3PHY_DX1DQTR" offset="0x210" rw="RW" size="4" caption="DATX8 DQ Timing Register">
        </register>
        <register name="DDR3PHY_DX1DQSTR" offset="0x214" rw="RW" size="4" caption="DATX8 DQS Timing Register">
        </register>
        <register name="DDR3PHY_DX1DQIDLY" offset="0x218" rw="RW" size="4" caption="DATX8 DQ  Input  Delay">
        </register>
        <register name="DDR3PHY_DX1DQODLY" offset="0x21C" rw="RW" size="4" caption="DATX8 DQ  Output Delay">
        </register>
        <register name="DDR3PHY_DX1DQSIDLY" offset="0x220" rw="RW" size="4" caption="DATX8 DQS Input  Delay">
        </register>
        <register name="DDR3PHY_DX1DQSODLY" offset="0x224" rw="RW" size="4" caption="DATX8 DQS Output Delay">
        </register>
        <register name="DDR3PHY_DX2GCR" offset="0x240" rw="RW" size="4" caption="DATX8 General Configuration Register">
        </register>
        <register name="DDR3PHY_DX2GSR0" offset="0x244" rw="R" size="4" caption="DATX8 General Status Register 0">
        </register>
        <register name="DDR3PHY_DX2GSR1" offset="0x248" rw="R" size="4" caption="DATX8 General Status Register 1">
        </register>
        <register name="DDR3PHY_DX2DLLCR" offset="0x24C" rw="RW" size="4" caption="DATX8 DLL Control Register">
        </register>
        <register name="DDR3PHY_DX2DQTR" offset="0x250" rw="RW" size="4" caption="DATX8 DQ Timing Register">
        </register>
        <register name="DDR3PHY_DX2DQSTR" offset="0x254" rw="RW" size="4" caption="DATX8 DQS Timing Register">
        </register>
        <register name="DDR3PHY_DX2DQIDLY" offset="0x258" rw="RW" size="4" caption="DATX8 DQ  Input  Delay">
        </register>
        <register name="DDR3PHY_DX2DQODLY" offset="0x25C" rw="RW" size="4" caption="DATX8 DQ  Output Delay">
        </register>
        <register name="DDR3PHY_DX2DQSIDLY" offset="0x260" rw="RW" size="4" caption="DATX8 DQS Input  Delay">
        </register>
        <register name="DDR3PHY_DX2DQSODLY" offset="0x264" rw="RW" size="4" caption="DATX8 DQS Output Delay">
        </register>
        <register name="DDR3PHY_DX3GCR" offset="0x280" rw="RW" size="4" caption="DATX8 General Configuration Register">
        </register>
        <register name="DDR3PHY_DX3GSR0" offset="0x284" rw="R" size="4" caption="DATX8 General Status Register 0">
        </register>
        <register name="DDR3PHY_DX3GSR1" offset="0x288" rw="R" size="4" caption="DATX8 General Status Register 1">
        </register>
        <register name="DDR3PHY_DX3DLLCR" offset="0x28C" rw="RW" size="4" caption="DATX8 DLL Control Register">
        </register>
        <register name="DDR3PHY_DX3DQTR" offset="0x290" rw="RW" size="4" caption="DATX8 DQ Timing Register">
        </register>
        <register name="DDR3PHY_DX3DQSTR" offset="0x294" rw="RW" size="4" caption="DATX8 DQS Timing Register">
        </register>
        <register name="DDR3PHY_DX3DQIDLY" offset="0x298" rw="RW" size="4" caption="DATX8 DQ  Input  Delay">
        </register>
        <register name="DDR3PHY_DX3DQODLY" offset="0x29C" rw="RW" size="4" caption="DATX8 DQ  Output Delay">
        </register>
        <register name="DDR3PHY_DX3DQSIDLY" offset="0x2A0" rw="RW" size="4" caption="DATX8 DQS Input  Delay">
        </register>
        <register name="DDR3PHY_DX3DQSODLY" offset="0x2A4" rw="RW" size="4" caption="DATX8 DQS Output Delay">
        </register>
        <register name="DDR3PHY_DX4GCR" offset="0x2C0" rw="RW" size="4" caption="DATX8 General Configuration Register">
        </register>
        <register name="DDR3PHY_DX4GSR0" offset="0x2C4" rw="R" size="4" caption="DATX8 General Status Register 0">
        </register>
        <register name="DDR3PHY_DX4GSR1" offset="0x2C8" rw="R" size="4" caption="DATX8 General Status Register 1">
        </register>
        <register name="DDR3PHY_DX4DLLCR" offset="0x2CC" rw="RW" size="4" caption="DATX8 DLL Control Register">
        </register>
        <register name="DDR3PHY_DX4DQTR" offset="0x2D0" rw="RW" size="4" caption="DATX8 DQ Timing Register">
        </register>
        <register name="DDR3PHY_DX4DQSTR" offset="0x2D4" rw="RW" size="4" caption="DATX8 DQS Timing Register">
        </register>
        <register name="DDR3PHY_DX4DQIDLY" offset="0x2D8" rw="RW" size="4" caption="DATX8 DQ  Input  Delay">
        </register>
        <register name="DDR3PHY_DX4DQODLY" offset="0x2DC" rw="RW" size="4" caption="DATX8 DQ  Output Delay">
        </register>
        <register name="DDR3PHY_DX4DQSIDLY" offset="0x2E0" rw="RW" size="4" caption="DATX8 DQS Input  Delay">
        </register>
        <register name="DDR3PHY_DX4DQSODLY" offset="0x2E4" rw="RW" size="4" caption="DATX8 DQS Output Delay">
        </register>
        <register name="DDR3PHY_DX5GCR" offset="0x300" rw="RW" size="4" caption="DATX8 General Configuration Register">
        </register>
        <register name="DDR3PHY_DX5GSR0" offset="0x304" rw="R" size="4" caption="DATX8 General Status Register 0">
        </register>
        <register name="DDR3PHY_DX5GSR1" offset="0x308" rw="R" size="4" caption="DATX8 General Status Register 1">
        </register>
        <register name="DDR3PHY_DX5DLLCR" offset="0x30C" rw="RW" size="4" caption="DATX8 DLL Control Register">
        </register>
        <register name="DDR3PHY_DX5DQTR" offset="0x310" rw="RW" size="4" caption="DATX8 DQ Timing Register">
        </register>
        <register name="DDR3PHY_DX5DQSTR" offset="0x314" rw="RW" size="4" caption="DATX8 DQS Timing Register">
        </register>
        <register name="DDR3PHY_DX5DQIDLY" offset="0x318" rw="RW" size="4" caption="DATX8 DQ  Input  Delay">
        </register>
        <register name="DDR3PHY_DX5DQODLY" offset="0x31C" rw="RW" size="4" caption="DATX8 DQ  Output Delay">
        </register>
        <register name="DDR3PHY_DX5DQSIDLY" offset="0x320" rw="RW" size="4" caption="DATX8 DQS Input  Delay">
        </register>
        <register name="DDR3PHY_DX5DQSODLY" offset="0x324" rw="RW" size="4" caption="DATX8 DQS Output Delay">
        </register>
        <register name="DDR3PHY_DX6GCR" offset="0x340" rw="RW" size="4" caption="DATX8 General Configuration Register">
        </register>
        <register name="DDR3PHY_DX6GSR0" offset="0x344" rw="R" size="4" caption="DATX8 General Status Register 0">
        </register>
        <register name="DDR3PHY_DX6GSR1" offset="0x348" rw="R" size="4" caption="DATX8 General Status Register 1">
        </register>
        <register name="DDR3PHY_DX6DLLCR" offset="0x34C" rw="RW" size="4" caption="DATX8 DLL Control Register">
        </register>
        <register name="DDR3PHY_DX6DQTR" offset="0x350" rw="RW" size="4" caption="DATX8 DQ Timing Register">
        </register>
        <register name="DDR3PHY_DX6DQSTR" offset="0x354" rw="RW" size="4" caption="DATX8 DQS Timing Register">
        </register>
        <register name="DDR3PHY_DX6DQIDLY" offset="0x358" rw="RW" size="4" caption="DATX8 DQ  Input  Delay">
        </register>
        <register name="DDR3PHY_DX6DQODLY" offset="0x35C" rw="RW" size="4" caption="DATX8 DQ  Output Delay">
        </register>
        <register name="DDR3PHY_DX6DQSIDLY" offset="0x360" rw="RW" size="4" caption="DATX8 DQS Input  Delay">
        </register>
        <register name="DDR3PHY_DX6DQSODLY" offset="0x364" rw="RW" size="4" caption="DATX8 DQS Output Delay">
        </register>
        <register name="DDR3PHY_DX7GCR" offset="0x380" rw="RW" size="4" caption="DATX8 General Configuration Register">
        </register>
        <register name="DDR3PHY_DX7GSR0" offset="0x384" rw="R" size="4" caption="DATX8 General Status Register 0">
        </register>
        <register name="DDR3PHY_DX7GSR1" offset="0x388" rw="R" size="4" caption="DATX8 General Status Register 1">
        </register>
        <register name="DDR3PHY_DX7DLLCR" offset="0x38C" rw="RW" size="4" caption="DATX8 DLL Control Register">
        </register>
        <register name="DDR3PHY_DX7DQTR" offset="0x390" rw="RW" size="4" caption="DATX8 DQ Timing Register">
        </register>
        <register name="DDR3PHY_DX7DQSTR" offset="0x394" rw="RW" size="4" caption="DATX8 DQS Timing Register">
        </register>
        <register name="DDR3PHY_DX7DQIDLY" offset="0x398" rw="RW" size="4" caption="DATX8 DQ  Input  Delay">
        </register>
        <register name="DDR3PHY_DX7DQODLY" offset="0x39C" rw="RW" size="4" caption="DATX8 DQ  Output Delay">
        </register>
        <register name="DDR3PHY_DX7DQSIDLY" offset="0x3A0" rw="RW" size="4" caption="DATX8 DQS Input  Delay">
        </register>
        <register name="DDR3PHY_DX7DQSODLY" offset="0x3A4" rw="RW" size="4" caption="DATX8 DQS Output Delay">
        </register>
        <register name="DDR3PHY_DX8GCR" offset="0x3C0" rw="RW" size="4" caption="DATX8 General Configuration Register">
        </register>
        <register name="DDR3PHY_DX8GSR0" offset="0x3C4" rw="R" size="4" caption="DATX8 General Status Register 0">
        </register>
        <register name="DDR3PHY_DX8GSR1" offset="0x3C8" rw="R" size="4" caption="DATX8 General Status Register 1">
        </register>
        <register name="DDR3PHY_DX8DLLCR" offset="0x3CC" rw="RW" size="4" caption="DATX8 DLL Control Register">
        </register>
        <register name="DDR3PHY_DX8DQTR" offset="0x3D0" rw="RW" size="4" caption="DATX8 DQ Timing Register">
        </register>
        <register name="DDR3PHY_DX8DQSTR" offset="0x3D4" rw="RW" size="4" caption="DATX8 DQS Timing Register">
        </register>
        <register name="DDR3PHY_DX8DQIDLY" offset="0x3D8" rw="RW" size="4" caption="DATX8 DQ  Input  Delay">
        </register>
        <register name="DDR3PHY_DX8DQODLY" offset="0x3DC" rw="RW" size="4" caption="DATX8 DQ  Output Delay">
        </register>
        <register name="DDR3PHY_DX8DQSIDLY" offset="0x3E0" rw="RW" size="4" caption="DATX8 DQS Input  Delay">
        </register>
        <register name="DDR3PHY_DX8DQSODLY" offset="0x3E4" rw="RW" size="4" caption="DATX8 DQS Output Delay">
        </register>
      </register-group>
    </module>
    <module name="DWDT" id="44149" version="0" caption="Dual Watchdog Timer">
      <register-group name="DWDT" caption="Dual Watchdog Timer">
        <register name="NS_WDT_CR" offset="0x0" rw="W" size="4" caption="Never Secure Control Register">
          <bitfield name="WDRSTT" caption="Watchdog Restart" mask="0x1" values="NS_WDT_CR__WDRSTT"/>
          <bitfield name="LOCKMR" caption="Lock Mode Register Write Access" mask="0x10" values="NS_WDT_CR__LOCKMR"/>
          <bitfield name="KEY" caption="Password" mask="0xFF000000" values="NS_WDT_CR__KEY"/>
        </register>
        <register name="NS_WDT_MR" offset="0x4" rw="RW" size="4" initval="0x00000030" caption="Never Secure Mode Register">
          <bitfield name="RPTHALM" caption="Repeat Threshold Alarm" mask="0x20" values="NS_WDT_MR__RPTHALM"/>
          <bitfield name="WDDIS" caption="Watchdog Disable" mask="0x1000" values="NS_WDT_MR__WDDIS"/>
          <bitfield name="WDDBGHLT" caption="Watchdog Debug Halt" mask="0x10000000" values="NS_WDT_MR__WDDBGHLT"/>
          <bitfield name="WDIDLEHLT" caption="Watchdog Idle Halt" mask="0x20000000" values="NS_WDT_MR__WDIDLEHLT"/>
        </register>
        <register name="NS_WDT_VR" offset="0x8" rw="R" size="4" initval="0x00000FFF" caption="Never Secure Value Register">
          <bitfield name="COUNTER" caption="Watchdog Down Counter Value" mask="0xFFF"/>
        </register>
        <register name="NS_WDT_WL" offset="0xC" rw="RW" size="4" initval="0x00000FFF" caption="Never Secure Window Level Register">
          <bitfield name="PERIOD" caption="Watchdog Period" mask="0xFFF"/>
          <bitfield name="RPTH" caption="Repeat Threshold" mask="0xFFF0000"/>
        </register>
        <register name="NS_WDT_IL" offset="0x10" rw="RW" size="4" initval="0x00000FFF" caption="Never Secure Interrupt Level Register">
          <bitfield name="LVLTH" caption="Level Threshold" mask="0xFFF"/>
        </register>
        <register name="NS_WDT_IER" offset="0x14" rw="W" size="4" atomic-op="set:NS_WDT_IMR" caption="Never Secure Interrupt Enable Register">
          <bitfield name="PERINT" caption="Period Interrupt Enable" mask="0x1" values="NS_WDT_IER__PERINT"/>
          <bitfield name="RPTHINT" caption="Repeat Threshold Interrupt Enable" mask="0x2" values="NS_WDT_IER__RPTHINT"/>
          <bitfield name="LVLINT" caption="Interrupt Level Threshold Interrupt Enable" mask="0x4" values="NS_WDT_IER__LVLINT"/>
        </register>
        <register name="NS_WDT_IDR" offset="0x18" rw="W" size="4" atomic-op="clear:NS_WDT_IMR" caption="Never Secure Interrupt Disable Register">
          <bitfield name="PERINT" caption="Period Interrupt Disable" mask="0x1" values="NS_WDT_IDR__PERINT"/>
          <bitfield name="RPTHINT" caption="Repeat Threshold Interrupt Disable" mask="0x2" values="NS_WDT_IDR__RPTHINT"/>
          <bitfield name="LVLINT" caption="Interrupt Level Threshold Interrupt Disable" mask="0x4" values="NS_WDT_IDR__LVLINT"/>
        </register>
        <register name="NS_WDT_ISR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Never Secure Interrupt Status Register">
          <bitfield name="PERINT" caption="Period Interrupt Status" mask="0x1" values="NS_WDT_ISR__PERINT"/>
          <bitfield name="RPTHINT" caption="Repeat Threshold Interrupt Enable" mask="0x2" values="NS_WDT_ISR__RPTHINT"/>
          <bitfield name="LVLINT" caption="Interrupt Level Threshold Interrupt Enable" mask="0x4" values="NS_WDT_ISR__LVLINT"/>
        </register>
        <register name="NS_WDT_IMR" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Never Secure Interrupt Mask Register">
          <bitfield name="PERINT" caption="Period Interrupt Mask" mask="0x1" values="NS_WDT_IMR__PERINT"/>
          <bitfield name="RPTHINT" caption="Repeat Threshold Interrupt Mask" mask="0x2" values="NS_WDT_IMR__RPTHINT"/>
          <bitfield name="LVLINT" caption="Interrupt Level Threshold Interrupt Mask" mask="0x4" values="NS_WDT_IMR__LVLINT"/>
        </register>
        <register name="PS_WDT_CR" offset="0x1180" rw="W" size="4" caption="Programmable Secure Control Register">
          <bitfield name="WDRSTT" caption="Watchdog Restart" mask="0x1" values="PS_WDT_CR__WDRSTT"/>
          <bitfield name="LOCKMR" caption="Lock Mode Register Write Access" mask="0x10" values="PS_WDT_CR__LOCKMR"/>
          <bitfield name="KEY" caption="Password" mask="0xFF000000" values="PS_WDT_CR__KEY"/>
        </register>
        <register name="PS_WDT_MR" offset="0x1184" rw="RW" size="4" initval="0x00000030" caption="Programmable Secure Mode Register">
          <bitfield name="PERIODRST" caption="Period Reset" mask="0x10" values="PS_WDT_MR__PERIODRST"/>
          <bitfield name="RPTHRST" caption="Repeat Threshold Reset" mask="0x20" values="PS_WDT_MR__RPTHRST"/>
          <bitfield name="WDDIS" caption="Watchdog Disable" mask="0x1000" values="PS_WDT_MR__WDDIS"/>
          <bitfield name="WDDBGHLT" caption="Watchdog Debug Halt" mask="0x10000000" values="PS_WDT_MR__WDDBGHLT"/>
          <bitfield name="WDIDLEHLT" caption="Watchdog Idle Halt" mask="0x20000000" values="PS_WDT_MR__WDIDLEHLT"/>
        </register>
        <register name="PS_WDT_VR" offset="0x1188" rw="R" size="4" initval="0x00000000" caption="Programmable Secure Value Register">
          <bitfield name="COUNTER" caption="Watchdog Down Counter Value" mask="0xFFF"/>
        </register>
        <register name="PS_WDT_WL" offset="0x118C" rw="RW" size="4" initval="0x00000FFF" caption="Programmable Secure Window Level">
          <bitfield name="PERIOD" caption="Watchdog Period" mask="0xFFF"/>
          <bitfield name="RPTH" caption="Repeat Threshold" mask="0xFFF0000"/>
        </register>
        <register name="PS_WDT_IL" offset="0x1190" rw="RW" size="4" initval="0x00000FFF" caption="Programmable Secure Interrupt Level">
          <bitfield name="LVLTH" caption="Level Threshold" mask="0xFFF"/>
        </register>
        <register name="PS_WDT_IER" offset="0x1194" rw="W" size="4" atomic-op="set:PS_WDT_IMR" caption="Programmable Secure Interrupt Enable Register">
          <bitfield name="PERINT" caption="Period Interrupt Enable" mask="0x1" values="PS_WDT_IER__PERINT"/>
          <bitfield name="RPTHINT" caption="Repeat Threshold Interrupt Enable" mask="0x2" values="PS_WDT_IER__RPTHINT"/>
          <bitfield name="LVLINT" caption="Interrupt Level Threshold Interrupt Enable" mask="0x4" values="PS_WDT_IER__LVLINT"/>
          <bitfield name="NSPERINT" caption="Never Secure Period Interrupt Enable" mask="0x8" values="PS_WDT_IER__NSPERINT"/>
          <bitfield name="NSRPTHINT" caption="Never Secure Repeat Threshold Interrupt Enable" mask="0x10" values="PS_WDT_IER__NSRPTHINT"/>
        </register>
        <register name="PS_WDT_IDR" offset="0x1198" rw="W" size="4" atomic-op="clear:PS_WDT_IMR" caption="Programmable Secure Interrupt Disable Register">
          <bitfield name="PERINT" caption="Period Interrupt Disable" mask="0x1" values="PS_WDT_IDR__PERINT"/>
          <bitfield name="RPTHINT" caption="Repeat Threshold Interrupt Disable" mask="0x2" values="PS_WDT_IDR__RPTHINT"/>
          <bitfield name="LVLINT" caption="Interrupt Level Threshold Interrupt Disable" mask="0x4" values="PS_WDT_IDR__LVLINT"/>
          <bitfield name="NSPERINT" caption="Never Secure Period Interrupt Disable" mask="0x8" values="PS_WDT_IDR__NSPERINT"/>
          <bitfield name="NSRPTHINT" caption="Never Secure Repeat Threshold Interrupt Disable" mask="0x10" values="PS_WDT_IDR__NSRPTHINT"/>
        </register>
        <register name="PS_WDT_ISR" offset="0x119C" rw="R" size="4" initval="0x00000000" caption="Programmable Secure Interrupt Status Register">
          <bitfield name="PERINT" caption="Period Interrupt Status" mask="0x1" values="PS_WDT_ISR__PERINT"/>
          <bitfield name="RPTHINT" caption="Repeat Threshold Interrupt Status" mask="0x2" values="PS_WDT_ISR__RPTHINT"/>
          <bitfield name="LVLINT" caption="Interrupt Level Threshold Interrupt Status" mask="0x4" values="PS_WDT_ISR__LVLINT"/>
          <bitfield name="NSPERINT" caption="Never Secure Period Interrupt Status" mask="0x8" values="PS_WDT_ISR__NSPERINT"/>
          <bitfield name="NSRPTHINT" caption="Never Secure Repeat Threshold Interrupt Status" mask="0x10" values="PS_WDT_ISR__NSRPTHINT"/>
        </register>
        <register name="PS_WDT_IMR" offset="0x11A0" rw="R" size="4" initval="0x00000000" caption="Programmable Secure Interrupt Mask Register">
          <bitfield name="PERINT" caption="Period Interrupt Mask" mask="0x1" values="PS_WDT_IMR__PERINT"/>
          <bitfield name="RPTHINT" caption="Repeat Threshold Interrupt Mask" mask="0x2" values="PS_WDT_IMR__RPTHINT"/>
          <bitfield name="LVLINT" caption="Interrupt Level Threshold Interrupt Mask" mask="0x4" values="PS_WDT_IMR__LVLINT"/>
          <bitfield name="NSPERINT" caption="Never Secure Period Interrupt Mask" mask="0x8" values="PS_WDT_IMR__NSPERINT"/>
          <bitfield name="NSRPTHINT" caption="Never Secure Repeat Threshold Interrupt Mask" mask="0x10" values="PS_WDT_IMR__NSRPTHINT"/>
        </register>
        <register name="NS_WDT_LVLLIM" offset="0x11A4" rw="RW" size="4" initval="0x0FFF0000" caption="Never Secure Level Limits Register">
          <bitfield name="LVLMIN" caption="Level Minimum" mask="0xFFF"/>
          <bitfield name="LVLMAX" caption="Level Maximum" mask="0xFFF0000"/>
        </register>
        <register name="NS_WDT_RLIM" offset="0x11A8" rw="RW" size="4" initval="0x0FFF0000" caption="Never Secure Repeat Limits Register">
          <bitfield name="RPTHMIN" caption="Repeat Threshold Minimum" mask="0xFFF"/>
          <bitfield name="RPTHMAX" caption="Repeat Threshold Maximum" mask="0xFFF0000"/>
        </register>
        <register name="NS_WDT_PLIM" offset="0x11AC" rw="RW" size="4" initval="0x0FFF0000" caption="Never Secure Period Limits Register">
          <bitfield name="PERMIN" caption="Period Minimum" mask="0xFFF"/>
          <bitfield name="PERMAX" caption="Period Maximum" mask="0xFFF0000"/>
        </register>
      </register-group>
      <value-group name="NS_WDT_CR__WDRSTT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Restarts the watchdog if KEY is written to 0xA5." value="1"/>
      </value-group>
      <value-group name="NS_WDT_CR__LOCKMR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Locks the configuration registers if KEY is written to 0xA5. Write accesses to NS_WDT_MR, NS_WDT_VR, NS_WDT_WL and NS_WDT_IL have no effect." value="1"/>
      </value-group>
      <value-group name="NS_WDT_CR__KEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation." value="0xA5"/>
      </value-group>
      <value-group name="NS_WDT_MR__RPTHALM">
        <value name="0" caption="No alarm is sent to the security module if the watchdog is restarted before the RPTH threshold" value="0"/>
        <value name="1" caption="An alarm is sent to the security module if the watchdog is restarted before the RPTH threshold" value="1"/>
      </value-group>
      <value-group name="NS_WDT_MR__WDDIS">
        <value name="0" caption="Enables the Watchdog Timer." value="0"/>
        <value name="1" caption="Disables the Watchdog Timer." value="1"/>
      </value-group>
      <value-group name="NS_WDT_MR__WDDBGHLT">
        <value name="0" caption="The watchdog runs when the processor is in Debug state." value="0"/>
        <value name="1" caption="The watchdog stops when the processor is in Debug state." value="1"/>
      </value-group>
      <value-group name="NS_WDT_MR__WDIDLEHLT">
        <value name="0" caption="The watchdog runs when the system is in Idle state." value="0"/>
        <value name="1" caption="The watchdog stops when the system is in Idle state." value="1"/>
      </value-group>
      <value-group name="NS_WDT_IER__PERINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The never secure period failure interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="NS_WDT_IER__RPTHINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The never secure repeat threshold failure interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="NS_WDT_IER__LVLINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The never secure interrupt threshold failure interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="NS_WDT_IDR__PERINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The never secure period failure interrupt is disabled." value="1"/>
      </value-group>
      <value-group name="NS_WDT_IDR__RPTHINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The never secure repeat threshold failure interrupt is disabled." value="1"/>
      </value-group>
      <value-group name="NS_WDT_IDR__LVLINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The never secure interrupt threshold failure interrupt is disabled." value="1"/>
      </value-group>
      <value-group name="NS_WDT_ISR__PERINT">
        <value name="0" caption="No period failure has occurred in the never secure watchdog since the last read of NS_WDT_ISR." value="0"/>
        <value name="1" caption="At least one period failure has occurred in the never secure watchdog since the last read of NS_WDT_ISR." value="1"/>
      </value-group>
      <value-group name="NS_WDT_ISR__RPTHINT">
        <value name="0" caption="No repeat threshold failure has occurred in the never secure watchdog since the last read of NS_WDT_ISR." value="0"/>
        <value name="1" caption="At least one repeat threshold failure has occurred in the never secure watchdog since the last read of NS_WDT_ISR." value="1"/>
      </value-group>
      <value-group name="NS_WDT_ISR__LVLINT">
        <value name="0" caption="No level threshold failure has occurred in the never secure watchdog since the last read of NS_WDT_ISR." value="0"/>
        <value name="1" caption="At least one level threshold failure has occurred in the never secure watchdog since the last read of NS_WDT_ISR." value="1"/>
      </value-group>
      <value-group name="NS_WDT_IMR__PERINT">
        <value name="0" caption="Interrupt on PERINT is disabled." value="0"/>
        <value name="1" caption="Interrupt on PERINT is enabled." value="1"/>
      </value-group>
      <value-group name="NS_WDT_IMR__RPTHINT">
        <value name="0" caption="Interrupt on RPTHINT is disabled." value="0"/>
        <value name="1" caption="Interrupt on RPTHINT is enabled." value="1"/>
      </value-group>
      <value-group name="NS_WDT_IMR__LVLINT">
        <value name="0" caption="Interrupt on LVLINT is disabled." value="0"/>
        <value name="1" caption="Interrupt on LVLINT is enabled." value="1"/>
      </value-group>
      <value-group name="PS_WDT_CR__WDRSTT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Restarts the watchdog if KEY is written to 0xA5." value="1"/>
      </value-group>
      <value-group name="PS_WDT_CR__LOCKMR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Locks the configuration registers if KEY is written to 0xA5. Write accesses to PS_WDT_MR, PS_WDT_VR, PS_WDT_WL and PS_WDT_IL have no effect." value="1"/>
      </value-group>
      <value-group name="PS_WDT_CR__KEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation." value="0xA5"/>
      </value-group>
      <value-group name="PS_WDT_MR__PERIODRST">
        <value name="0" caption="No reset is generated if the watchdog down counter reaches 0" value="0"/>
        <value name="1" caption="A reset is generated once the watchdog down counter reaches 0" value="1"/>
      </value-group>
      <value-group name="PS_WDT_MR__RPTHRST">
        <value name="0" caption="No reset is generated if the watchdog is restarted before the RPTH threshold" value="0"/>
        <value name="1" caption="A reset is generated if the watchdog is restarted before the RPTH threshold" value="1"/>
      </value-group>
      <value-group name="PS_WDT_MR__WDDIS">
        <value name="0" caption="Enables the Watchdog Timer." value="0"/>
        <value name="1" caption="Disables the Watchdog Timer." value="1"/>
      </value-group>
      <value-group name="PS_WDT_MR__WDDBGHLT">
        <value name="0" caption="The watchdog runs when the processor is in Debug state." value="0"/>
        <value name="1" caption="The watchdog stops when the processor is in Debug state." value="1"/>
      </value-group>
      <value-group name="PS_WDT_MR__WDIDLEHLT">
        <value name="0" caption="The watchdog runs when the system is in Idle state." value="0"/>
        <value name="1" caption="The watchdog stops when the system is in Idle state." value="1"/>
      </value-group>
      <value-group name="PS_WDT_IER__PERINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The programmable secure period failure interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="PS_WDT_IER__RPTHINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The programmable secure repeat threshold failure interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="PS_WDT_IER__LVLINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The programmable secure interrupt threshold failure interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="PS_WDT_IER__NSPERINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="A never secure period failure generates an interrupt in the programmable secure area." value="1"/>
      </value-group>
      <value-group name="PS_WDT_IER__NSRPTHINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="A never secure repeat threshold failure generates an interrupt in the programmable secure area." value="1"/>
      </value-group>
      <value-group name="PS_WDT_IDR__PERINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The Programmable secure period failure interrupt is disabled." value="1"/>
      </value-group>
      <value-group name="PS_WDT_IDR__RPTHINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The Programmable secure repeat threshold failure interrupt is disabled." value="1"/>
      </value-group>
      <value-group name="PS_WDT_IDR__LVLINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The Programmable secure interrupt threshold failure interrupt is disabled." value="1"/>
      </value-group>
      <value-group name="PS_WDT_IDR__NSPERINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="A never secure period failure does not generate an interrupt in the programmable secure area." value="1"/>
      </value-group>
      <value-group name="PS_WDT_IDR__NSRPTHINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="A never secure repeat threshold failure does not generate an interrupt in the programmable secure area." value="1"/>
      </value-group>
      <value-group name="PS_WDT_ISR__PERINT">
        <value name="0" caption="No period failure has occurred in the Programmable secure watchdog since the last read of PS_WDT_ISR." value="0"/>
        <value name="1" caption="At least one period failure has occurred in the Programmable secure watchdog since the last read of PS_WDT_ISR." value="1"/>
      </value-group>
      <value-group name="PS_WDT_ISR__RPTHINT">
        <value name="0" caption="No repeat threshold failure has occurred in the Programmable secure watchdog since the last read of PS_WDT_ISR." value="0"/>
        <value name="1" caption="At least one repeat threshold failure has occurred in the Programmable secure watchdog since the last read of PS_WDT_ISR." value="1"/>
      </value-group>
      <value-group name="PS_WDT_ISR__LVLINT">
        <value name="0" caption="No level threshold failure has occurred in the Programmable secure watchdog since the last read of PS_WDT_ISR." value="0"/>
        <value name="1" caption="At least one level threshold failure has occurred in the Programmable secure watchdog since the last read of PS_WDT_ISR." value="1"/>
      </value-group>
      <value-group name="PS_WDT_ISR__NSPERINT">
        <value name="0" caption="No never secure period failure has occurred in the programmable secure watchdog since the last read of PS_WDT_ISR." value="0"/>
        <value name="1" caption="At least one never secure period failure occurred in the programmable secure watchdog since the last read of PS_WDT_ISR." value="1"/>
      </value-group>
      <value-group name="PS_WDT_ISR__NSRPTHINT">
        <value name="0" caption="No never secure repeat threshold failure has occurred in the programmable secure watchdog since the last read of PS_WDT_ISR." value="0"/>
        <value name="1" caption="At least one never secure repeat threshold failure occurred in the programmable secure watchdog since the last read of PS_WDT_ISR." value="1"/>
      </value-group>
      <value-group name="PS_WDT_IMR__PERINT">
        <value name="0" caption="Interrupt on PERINT is disabled." value="0"/>
        <value name="1" caption="Interrupt on PERINT is enabled." value="1"/>
      </value-group>
      <value-group name="PS_WDT_IMR__RPTHINT">
        <value name="0" caption="Interrupt on RPTHINT is disabled." value="0"/>
        <value name="1" caption="Interrupt on RPTHINT is enabled." value="1"/>
      </value-group>
      <value-group name="PS_WDT_IMR__LVLINT">
        <value name="0" caption="Interrupt on LVLINT is disabled." value="0"/>
        <value name="1" caption="Interrupt on LVLINT is enabled." value="1"/>
      </value-group>
      <value-group name="PS_WDT_IMR__NSPERINT">
        <value name="0" caption="Programmable secure interrupt on never secure PERINT interrupt is disabled." value="0"/>
        <value name="1" caption="Programmable secure interrupt on never secure PERINT interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="PS_WDT_IMR__NSRPTHINT">
        <value name="0" caption="Programmable secure interrupt on never secure RPTHINT interrupt is disabled." value="0"/>
        <value name="1" caption="Programmable secure interrupt on never secure RPTHINT interrupt is enabled." value="1"/>
      </value-group>
    </module>
    <module name="EBI" id="0" version="0" caption="">
    </module>
    <module name="EIC" id="44139" version="101" caption="External Interrupt Controller">
      <register-group name="EIC" caption="External Interrupt Controller">
        <register name="EIC_GFCS" offset="0x0" rw="R" size="4" initval="0x00000000" caption="Glitch Filter Configuration Status Register">
          <bitfield name="RDY0" caption="Filter 0 Configuration Ready" mask="0x1" values="EIC_GFCS__RDY"/>
          <bitfield name="RDY1" caption="Filter 1 Configuration Ready" mask="0x2" values="EIC_GFCS__RDY"/>
        </register>
        <register name="EIC_SCFG0R" offset="0x4" rw="RW" size="4" caption="Source Configuration Register 0">
          <bitfield name="GFSEL" caption="Glitch Filter Selector" mask="0x3"/>
          <bitfield name="GFEN" caption="Glitch Filter Enable" mask="0x10" values="EIC_SCFGxR__GFEN"/>
          <bitfield name="POL" caption="Polarity" mask="0x100" values="EIC_SCFGxR__POL"/>
          <bitfield name="LVL" caption="Level Detection" mask="0x200" values="EIC_SCFGxR__LVL"/>
          <bitfield name="EN" caption="Source Enable" mask="0x10000" values="EIC_SCFGxR__EN"/>
          <bitfield name="FRZ" caption="Interrupt Line Freeze" mask="0x80000000" values="EIC_SCFGxR__FRZ"/>
        </register>
        <register name="EIC_SCFG1R" offset="0x8" rw="RW" size="4" caption="Source Configuration Register 1">
          <bitfield name="GFSEL" caption="Glitch Filter Selector" mask="0x3"/>
          <bitfield name="GFEN" caption="Glitch Filter Enable" mask="0x10" values="EIC_SCFGxR__GFEN"/>
          <bitfield name="POL" caption="Polarity" mask="0x100" values="EIC_SCFGxR__POL"/>
          <bitfield name="LVL" caption="Level Detection" mask="0x200" values="EIC_SCFGxR__LVL"/>
          <bitfield name="EN" caption="Source Enable" mask="0x10000" values="EIC_SCFGxR__EN"/>
          <bitfield name="FRZ" caption="Interrupt Line Freeze" mask="0x80000000" values="EIC_SCFGxR__FRZ"/>
        </register>
        <register name="EIC_WPMR" offset="0xE4" rw="RW" size="4" initval="0x0" caption="Write Protection Mode Register">
          <bitfield name="WPCFEN" caption="Write Protection Configuration Enable" mask="0x1" values="EIC_WPMR__WPCFEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="EIC_WPMR__WPKEY"/>
        </register>
        <register name="EIC_WPSR" offset="0xE8" rw="R" size="4" initval="0x0" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Register Violation Status" mask="0x1" values="EIC_WPSR__WPVS"/>
          <bitfield name="FZWVS" caption="Frozen Register Write Violation Status" mask="0x2" values="EIC_WPSR__FZWVS"/>
          <bitfield name="BSWVS" caption="Busy Register Write Violation Status" mask="0x4" values="EIC_WPSR__BSWVS"/>
          <bitfield name="WVSRC" caption="Write Violation Source" mask="0xFF00"/>
        </register>
      </register-group>
      <value-group name="EIC_GFCS__RDY">
        <value name="0" caption="The interrupt line x glitch filter is not yet ready for use due to a previous write to IP_Acronym_SCFGxR, or the glitch filter is not implemented for this interrupt line. The glitch filter must not be reprogrammed in EIC_SCFGxR." value="0"/>
        <value name="1" caption="The interrupt line x glitch filter configuration is done and the glitch filter is active. The glitch filter can be programmed in EIC_SCFGxR." value="1"/>
      </value-group>
      <value-group name="EIC_SCFGxR__GFEN">
        <value name="0" caption="The glitch filter is disabled or not implemented for EIC source x. Any source x change is forwarded as is to the source detection logic." value="0"/>
        <value name="1" caption="The glitch filter is enabled for EIC source x. The EIC source x glitches are filtered according to Section 7.1 &quot;Interrupt Line Characteristics&quot;." value="1"/>
      </value-group>
      <value-group name="EIC_SCFGxR__POL">
        <value name="0" caption="The EIC source x is active low if LVL is set, or active on falling edge if LVL is cleared." value="0"/>
        <value name="1" caption="The EIC source x is active high if LVL is set, or active on rising edge if LVL is cleared." value="1"/>
      </value-group>
      <value-group name="EIC_SCFGxR__LVL">
        <value name="0" caption="The EIC source x interrupt status is set on a valid source edge." value="0"/>
        <value name="1" caption="The EIC source x interrupt status is set on a valid source level." value="1"/>
      </value-group>
      <value-group name="EIC_SCFGxR__EN">
        <value name="0" caption="The EIC source x is disabled. Any source edge or level detection is discarded." value="0"/>
        <value name="1" caption="The EIC source x is enabled." value="1"/>
      </value-group>
      <value-group name="EIC_SCFGxR__FRZ">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="EIC_SCFGxR is frozen until hardware reset." value="1"/>
      </value-group>
      <value-group name="EIC_WPMR__WPCFEN">
        <value name="0" caption="Disables the write protection of the configuration registers if WPKEY corresponds to 0x454943 (&quot;EIC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the configuration registers if WPKEY corresponds to 0x454943 (&quot;EIC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="EIC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPCFEN and WPITEN bit. Always reads as 0." value="0x454943"/>
      </value-group>
      <value-group name="EIC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of the EIC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of the EIC_WPSR. The associated violation is reported into field WVSRC." value="1"/>
      </value-group>
      <value-group name="EIC_WPSR__FZWVS">
        <value name="0" caption="No write access violation of a frozen register has occurred since the last read of the EIC_WPSR." value="0"/>
        <value name="1" caption="A write access violation of a frozen register has occurred since the last read of the EIC_WPSR. The associated violation is reported into field WVSRC." value="1"/>
      </value-group>
      <value-group name="EIC_WPSR__BSWVS">
        <value name="0" caption="No write access violation of a busy register has occurred since the last read of the EIC_WPSR." value="0"/>
        <value name="1" caption="A write access violation of a busy register has occurred since the last read of the EIC_WPSR. The associated violation is reported into field WVSRC." value="1"/>
      </value-group>
    </module>
    <module name="FLEXCOM" id="11268" version="237" caption="Flexible Serial Communication">
      <register-group name="FLEXCOM" caption="Flexible Serial Communication">
        <register name="FLEX_MR" offset="0x0" rw="RW" size="4" initval="0x1" caption="FLEXCOM Mode Register">
          <bitfield name="OPMODE" caption="FLEXCOM Operating Mode" mask="0x3" values="FLEX_MR__OPMODE"/>
        </register>
        <register name="FLEX_RHR" offset="0x10" rw="R" size="4" initval="0x0" caption="FLEXCOM Receive Holding Register">
          <bitfield name="RXDATA" caption="Receive Data" mask="0xFFFF"/>
        </register>
        <register name="FLEX_THR" offset="0x20" rw="RW" size="4" initval="0x0" caption="FLEXCOM Transmit Holding Register">
          <bitfield name="TXDATA" caption="Transmit Data" mask="0xFFFF"/>
        </register>
        <register name="FLEX_US_CR" offset="0x200" rw="W" size="4" caption="USART Control Register">
          <bitfield name="RSTRX" caption="Reset Receiver" mask="0x4" values="FLEX_US_CR__RSTRX"/>
          <bitfield name="RSTTX" caption="Reset Transmitter" mask="0x8" values="FLEX_US_CR__RSTTX"/>
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x10" values="FLEX_US_CR__RXEN"/>
          <bitfield name="RXDIS" caption="Receiver Disable" mask="0x20" values="FLEX_US_CR__RXDIS"/>
          <bitfield name="TXEN" caption="Transmitter Enable" mask="0x40" values="FLEX_US_CR__TXEN"/>
          <bitfield name="TXDIS" caption="Transmitter Disable" mask="0x80" values="FLEX_US_CR__TXDIS"/>
          <bitfield name="RSTSTA" caption="Reset Status Bits" mask="0x100" values="FLEX_US_CR__RSTSTA"/>
          <bitfield name="STTBRK" caption="Start Break" mask="0x200" values="FLEX_US_CR__STTBRK"/>
          <bitfield name="STPBRK" caption="Stop Break" mask="0x400" values="FLEX_US_CR__STPBRK"/>
          <bitfield name="STTTO" caption="Clear TIMEOUT Flag and Start Timeout After Next Character Received" mask="0x800" values="FLEX_US_CR__STTTO"/>
          <bitfield name="SENDA" caption="Send Address" mask="0x1000" values="FLEX_US_CR__SENDA"/>
          <bitfield name="RSTIT" caption="Reset Iterations" mask="0x2000" values="FLEX_US_CR__RSTIT"/>
          <bitfield name="RSTNACK" caption="Reset Non Acknowledge" mask="0x4000" values="FLEX_US_CR__RSTNACK"/>
          <bitfield name="RETTO" caption="Start Timeout Immediately" mask="0x8000" values="FLEX_US_CR__RETTO"/>
          <bitfield name="RTSEN" caption="Request to Send Enable" mask="0x40000" values="FLEX_US_CR__RTSEN"/>
          <bitfield name="RTSDIS" caption="Request to Send Disable" mask="0x80000" values="FLEX_US_CR__RTSDIS"/>
          <bitfield name="LINABT" caption="Abort LIN Transmission" mask="0x100000" values="FLEX_US_CR__LINABT"/>
          <bitfield name="LINWKUP" caption="Send LIN Wakeup Signal" mask="0x200000" values="FLEX_US_CR__LINWKUP"/>
          <bitfield name="TXFCLR" caption="Transmit FIFO Clear" mask="0x1000000" values="FLEX_US_CR__TXFCLR"/>
          <bitfield name="RXFCLR" caption="Receive FIFO Clear" mask="0x2000000" values="FLEX_US_CR__RXFCLR"/>
          <bitfield name="TXFLCLR" caption="Transmit FIFO Lock CLEAR" mask="0x4000000" values="FLEX_US_CR__TXFLCLR"/>
          <bitfield name="REQCLR" caption="Request to Clear the Comparison Trigger" mask="0x10000000" values="FLEX_US_CR__REQCLR"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x40000000" values="FLEX_US_CR__FIFOEN"/>
          <bitfield name="FIFODIS" caption="FIFO Disable" mask="0x80000000" values="FLEX_US_CR__FIFODIS"/>
        </register>
        <register name="FLEX_US_MR" offset="0x204" rw="RW" size="4" initval="0xC0000000" caption="USART Mode Register">
          <bitfield name="USART_MODE" caption="USART Mode of Operation" mask="0xF" values="FLEX_US_MR__USART_MODE"/>
          <bitfield name="USCLKS" caption="Clock Selection" mask="0x30" values="FLEX_US_MR__USCLKS"/>
          <bitfield name="CHRL" caption="Character Length" mask="0xC0" values="FLEX_US_MR__CHRL"/>
          <bitfield name="SYNC" caption="Synchronous Mode Select" mask="0x100" values="FLEX_US_MR__SYNC"/>
          <bitfield name="PAR" caption="Parity Type" mask="0xE00" values="FLEX_US_MR__PAR"/>
          <bitfield name="NBSTOP" caption="Number of Stop Bits" mask="0x3000" values="FLEX_US_MR__NBSTOP"/>
          <bitfield name="CHMODE" caption="Channel Mode" mask="0xC000" values="FLEX_US_MR__CHMODE"/>
          <bitfield name="MSBF" caption="Bit Order" mask="0x10000" values="FLEX_US_MR__MSBF"/>
          <bitfield name="MODE9" caption="9-bit Character Length" mask="0x20000" values="FLEX_US_MR__MODE9"/>
          <bitfield name="CLKO" caption="Clock Output Select" mask="0x40000" values="FLEX_US_MR__CLKO"/>
          <bitfield name="OVER" caption="Oversampling Mode" mask="0x80000" values="FLEX_US_MR__OVER"/>
          <bitfield name="INACK" caption="Inhibit Non Acknowledge" mask="0x100000" values="FLEX_US_MR__INACK"/>
          <bitfield name="DSNACK" caption="Disable Successive NACK" mask="0x200000" values="FLEX_US_MR__DSNACK"/>
          <bitfield name="VAR_SYNC" caption="Variable Synchronization of Command/Data Sync Start Frame Delimiter" mask="0x400000" values="FLEX_US_MR__VAR_SYNC"/>
          <bitfield name="INVDATA" caption="Inverted Data" mask="0x800000" values="FLEX_US_MR__INVDATA"/>
          <bitfield name="MAX_ITERATION" caption="Maximum Number of Automatic Iteration" mask="0x7000000"/>
          <bitfield name="FILTER" caption="Receive Line Filter" mask="0x10000000" values="FLEX_US_MR__FILTER"/>
          <bitfield name="MAN" caption="Manchester Encoder/Decoder Enable" mask="0x20000000" values="FLEX_US_MR__MAN"/>
          <bitfield name="MODSYNC" caption="Manchester Synchronization Mode" mask="0x40000000" values="FLEX_US_MR__MODSYNC"/>
          <bitfield name="ONEBIT" caption="Start Frame Delimiter Selector" mask="0x80000000" values="FLEX_US_MR__ONEBIT"/>
        </register>
        <register name="FLEX_US_IER" offset="0x208" rw="W" size="4" atomic-op="set:FLEX_US_IMR" caption="USART Interrupt Enable Register">
          <mode name="DEFAULT"/>
          <mode name="LIN"/>
          <bitfield name="RXRDY" caption="RXRDY Interrupt Enable" mask="0x1"/>
          <bitfield name="TXRDY" caption="TXRDY Interrupt Enable" mask="0x2"/>
          <bitfield modes="DEFAULT" name="RXBRK" caption="Receiver Break Interrupt Enable" mask="0x4"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Enable" mask="0x20"/>
          <bitfield name="FRAME" caption="Framing Error Interrupt Enable" mask="0x40"/>
          <bitfield name="PARE" caption="Parity Error Interrupt Enable" mask="0x80"/>
          <bitfield name="TIMEOUT" caption="Timeout Interrupt Enable" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="TXEMPTY Interrupt Enable" mask="0x200"/>
          <bitfield modes="DEFAULT" name="ITER" caption="Max number of Repetitions Reached Interrupt Enable" mask="0x400"/>
          <bitfield modes="LIN" name="LINBK" caption="LIN Break Sent or LIN Break Received Interrupt Enable" mask="0x2000"/>
          <bitfield modes="DEFAULT" name="NACK" caption="Non Acknowledge Interrupt Enable" mask="0x2000"/>
          <bitfield modes="LIN" name="LINID" caption="LIN Identifier Sent or LIN Identifier Received Interrupt Enable" mask="0x4000"/>
          <bitfield modes="LIN" name="LINTC" caption="LIN Transfer Completed Interrupt Enable" mask="0x8000"/>
          <bitfield modes="DEFAULT" name="CTSIC" caption="Clear to Send Input Change Interrupt Enable" mask="0x80000"/>
          <bitfield modes="DEFAULT" name="CMP" caption="Comparison Interrupt Enable" mask="0x400000"/>
          <bitfield modes="DEFAULT" name="MANE" caption="Manchester Error Interrupt Enable" mask="0x1000000"/>
          <bitfield modes="LIN" name="LINBE" caption="LIN Bus Error Interrupt Enable" mask="0x2000000"/>
          <bitfield modes="LIN" name="LINISFE" caption="LIN Inconsistent Synch Field Error Interrupt Enable" mask="0x4000000"/>
          <bitfield modes="LIN" name="LINIPE" caption="LIN Identifier Parity Interrupt Enable" mask="0x8000000"/>
          <bitfield modes="LIN" name="LINCE" caption="LIN Checksum Error Interrupt Enable" mask="0x10000000"/>
          <bitfield modes="LIN" name="LINSNRE" caption="LIN Slave Not Responding Error Interrupt Enable" mask="0x20000000"/>
          <bitfield modes="LIN" name="LINSTE" caption="LIN Synch Tolerance Error Interrupt Enable" mask="0x40000000"/>
          <bitfield modes="LIN" name="LINHTE" caption="LIN Header Timeout Error Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="FLEX_US_IDR" offset="0x20C" rw="W" size="4" atomic-op="clear:FLEX_US_IMR" caption="USART Interrupt Disable Register">
          <mode name="DEFAULT"/>
          <mode name="LIN"/>
          <bitfield name="RXRDY" caption="RXRDY Interrupt Disable" mask="0x1"/>
          <bitfield name="TXRDY" caption="TXRDY Interrupt Disable" mask="0x2"/>
          <bitfield modes="DEFAULT" name="RXBRK" caption="Receiver Break Interrupt Disable" mask="0x4"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Disable" mask="0x20"/>
          <bitfield name="FRAME" caption="Framing Error Interrupt Disable" mask="0x40"/>
          <bitfield name="PARE" caption="Parity Error Interrupt Disable" mask="0x80"/>
          <bitfield name="TIMEOUT" caption="Timeout Interrupt Disable" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="TXEMPTY Interrupt Disable" mask="0x200"/>
          <bitfield modes="DEFAULT" name="ITER" caption="Max Number of Repetitions Reached Interrupt Disable" mask="0x400"/>
          <bitfield modes="LIN" name="LINBK" caption="LIN Break Sent or LIN Break Received Interrupt Disable" mask="0x2000"/>
          <bitfield modes="DEFAULT" name="NACK" caption="Non Acknowledge Interrupt Disable" mask="0x2000"/>
          <bitfield modes="LIN" name="LINID" caption="LIN Identifier Sent or LIN Identifier Received Interrupt Disable" mask="0x4000"/>
          <bitfield modes="LIN" name="LINTC" caption="LIN Transfer Completed Interrupt Disable" mask="0x8000"/>
          <bitfield modes="DEFAULT" name="CTSIC" caption="Clear to Send Input Change Interrupt Disable" mask="0x80000"/>
          <bitfield modes="DEFAULT" name="CMP" caption="Comparison Interrupt Disable" mask="0x400000"/>
          <bitfield modes="DEFAULT" name="MANE" caption="Manchester Error Interrupt Disable" mask="0x1000000"/>
          <bitfield modes="LIN" name="LINBE" caption="LIN Bus Error Interrupt Disable" mask="0x2000000"/>
          <bitfield modes="LIN" name="LINISFE" caption="LIN Inconsistent Synch Field Error Interrupt Disable" mask="0x4000000"/>
          <bitfield modes="LIN" name="LINIPE" caption="LIN Identifier Parity Interrupt Disable" mask="0x8000000"/>
          <bitfield modes="LIN" name="LINCE" caption="LIN Checksum Error Interrupt Disable" mask="0x10000000"/>
          <bitfield modes="LIN" name="LINSNRE" caption="LIN Slave Not Responding Error Interrupt Disable" mask="0x20000000"/>
          <bitfield modes="LIN" name="LINSTE" caption="LIN Synch Tolerance Error Interrupt Disable" mask="0x40000000"/>
          <bitfield modes="LIN" name="LINHTE" caption="LIN Header Timeout Error Interrupt Disable" mask="0x80000000"/>
        </register>
        <register name="FLEX_US_IMR" offset="0x210" rw="R" size="4" initval="0x0" caption="USART Interrupt Mask Register">
          <mode name="DEFAULT"/>
          <mode name="LIN"/>
          <bitfield name="RXRDY" caption="RXRDY Interrupt Mask" mask="0x1"/>
          <bitfield name="TXRDY" caption="TXRDY Interrupt Mask" mask="0x2"/>
          <bitfield modes="DEFAULT" name="RXBRK" caption="Receiver Break Interrupt Mask" mask="0x4"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Mask" mask="0x20"/>
          <bitfield name="FRAME" caption="Framing Error Interrupt Mask" mask="0x40"/>
          <bitfield name="PARE" caption="Parity Error Interrupt Mask" mask="0x80"/>
          <bitfield name="TIMEOUT" caption="Timeout Interrupt Mask" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="TXEMPTY Interrupt Mask" mask="0x200"/>
          <bitfield modes="DEFAULT" name="ITER" caption="Max Number of Repetitions Reached Interrupt Mask" mask="0x400"/>
          <bitfield modes="LIN" name="LINBK" caption="LIN Break Sent or LIN Break Received Interrupt Mask" mask="0x2000"/>
          <bitfield modes="DEFAULT" name="NACK" caption="Non Acknowledge Interrupt Mask" mask="0x2000"/>
          <bitfield modes="LIN" name="LINID" caption="LIN Identifier Sent or LIN Identifier Received Interrupt Mask" mask="0x4000"/>
          <bitfield modes="LIN" name="LINTC" caption="LIN Transfer Completed Interrupt Mask" mask="0x8000"/>
          <bitfield modes="DEFAULT" name="CTSIC" caption="Clear to Send Input Change Interrupt Mask" mask="0x80000"/>
          <bitfield modes="DEFAULT" name="CMP" caption="Comparison Interrupt Mask" mask="0x400000"/>
          <bitfield modes="DEFAULT" name="MANE" caption="Manchester Error Interrupt Mask" mask="0x1000000"/>
          <bitfield modes="LIN" name="LINBE" caption="LIN Bus Error Interrupt Mask" mask="0x2000000"/>
          <bitfield modes="LIN" name="LINISFE" caption="LIN Inconsistent Synch Field Error Interrupt Mask" mask="0x4000000"/>
          <bitfield modes="LIN" name="LINIPE" caption="LIN Identifier Parity Interrupt Mask" mask="0x8000000"/>
          <bitfield modes="LIN" name="LINCE" caption="LIN Checksum Error Interrupt Mask" mask="0x10000000"/>
          <bitfield modes="LIN" name="LINSNRE" caption="LIN Slave Not Responding Error Interrupt Mask" mask="0x20000000"/>
          <bitfield modes="LIN" name="LINSTE" caption="LIN Synch Tolerance Error Interrupt Mask" mask="0x40000000"/>
          <bitfield modes="LIN" name="LINHTE" caption="LIN Header Timeout Error Interrupt Mask" mask="0x80000000"/>
        </register>
        <register name="FLEX_US_CSR" offset="0x214" rw="R" size="4" caption="USART Channel Status Register">
          <mode name="DEFAULT"/>
          <mode name="LIN"/>
          <bitfield modes="LIN" name="RXRDY" caption="Receiver Ready (cleared by reading FLEX_US_RHR)" mask="0x1" values="FLEX_US_CSR_LIN__RXRDY"/>
          <bitfield modes="DEFAULT" name="RXRDY" caption="Receiver Ready (cleared by reading FLEX_US_RHR)" mask="0x1" values="FLEX_US_CSR__RXRDY"/>
          <bitfield modes="DEFAULT" name="TXRDY" caption="Transmitter Ready (cleared by writing FLEX_US_THR)" mask="0x2" values="FLEX_US_CSR__TXRDY"/>
          <bitfield modes="LIN" name="TXRDY" caption="Transmitter Ready (cleared by writing FLEX_US_THR)" mask="0x2" values="FLEX_US_CSR_LIN__TXRDY"/>
          <bitfield modes="DEFAULT" name="RXBRK" caption="Break Received/End of Break" mask="0x4" values="FLEX_US_CSR__RXBRK"/>
          <bitfield name="OVRE" caption="Overrun Error" mask="0x20" values="FLEX_US_CSR__OVRE"/>
          <bitfield name="FRAME" caption="Framing Error" mask="0x40" values="FLEX_US_CSR__FRAME"/>
          <bitfield name="PARE" caption="Parity Error" mask="0x80" values="FLEX_US_CSR__PARE"/>
          <bitfield modes="DEFAULT" name="TIMEOUT" caption="Receiver Timeout" mask="0x100" values="FLEX_US_CSR__TIMEOUT"/>
          <bitfield modes="LIN" name="TIMEOUT" caption="Receiver Timeout" mask="0x100" values="FLEX_US_CSR_LIN__TIMEOUT"/>
          <bitfield name="TXEMPTY" caption="Transmitter Empty (cleared by writing FLEX_US_THR)" mask="0x200" values="FLEX_US_CSR__TXEMPTY"/>
          <bitfield modes="DEFAULT" name="ITER" caption="Max Number of Repetitions Reached" mask="0x400" values="FLEX_US_CSR__ITER"/>
          <bitfield modes="LIN" name="LINBK" caption="LIN Break Sent or LIN Break Received" mask="0x2000" values="FLEX_US_CSR__LINBK"/>
          <bitfield modes="DEFAULT" name="NACK" caption="Non Acknowledge Interrupt" mask="0x2000" values="FLEX_US_CSR__NACK"/>
          <bitfield modes="LIN" name="LINID" caption="LIN Identifier Sent or LIN Identifier Received" mask="0x4000" values="FLEX_US_CSR__LINID"/>
          <bitfield modes="LIN" name="LINTC" caption="LIN Transfer Completed" mask="0x8000" values="FLEX_US_CSR__LINTC"/>
          <bitfield modes="DEFAULT" name="CTSIC" caption="Clear to Send Input Change Flag" mask="0x80000" values="FLEX_US_CSR__CTSIC"/>
          <bitfield modes="DEFAULT" name="CMP" caption="Comparison Status" mask="0x400000" values="FLEX_US_CSR__CMP"/>
          <bitfield modes="DEFAULT" name="CTS" caption="Image of CTS Input" mask="0x800000" values="FLEX_US_CSR__CTS"/>
          <bitfield modes="LIN" name="LINBLS" caption="LIN Bus Line Status" mask="0x800000" values="FLEX_US_CSR__LINBLS"/>
          <bitfield modes="DEFAULT" name="MANE" caption="Manchester Error" mask="0x1000000" values="FLEX_US_CSR__MANE"/>
          <bitfield modes="LIN" name="LINBE" caption="LIN Bit Error" mask="0x2000000" values="FLEX_US_CSR__LINBE"/>
          <bitfield modes="LIN" name="LINISFE" caption="LIN Inconsistent Synch Field Error" mask="0x4000000" values="FLEX_US_CSR__LINISFE"/>
          <bitfield modes="LIN" name="LINIPE" caption="LIN Identifier Parity Error" mask="0x8000000" values="FLEX_US_CSR__LINIPE"/>
          <bitfield modes="LIN" name="LINCE" caption="LIN Checksum Error" mask="0x10000000" values="FLEX_US_CSR__LINCE"/>
          <bitfield modes="LIN" name="LINSNRE" caption="LIN Slave Not Responding Error" mask="0x20000000" values="FLEX_US_CSR__LINSNRE"/>
          <bitfield modes="LIN" name="LINSTE" caption="LIN Synch Tolerance Error" mask="0x40000000" values="FLEX_US_CSR__LINSTE"/>
          <bitfield modes="LIN" name="LINHTE" caption="LIN Header Timeout Error" mask="0x80000000" values="FLEX_US_CSR__LINHTE"/>
        </register>
        <register name="FLEX_US_RHR" offset="0x218" rw="R" size="4" initval="0x0" caption="USART Receive Holding Register">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield modes="FIFO_MULTI_DATA" name="RXCHR0" caption="Received Characters" mask="0xFF"/>
          <bitfield modes="DEFAULT" name="RXCHR" caption="Received Character" mask="0x1FF"/>
          <bitfield modes="DEFAULT" name="RXSYNH" caption="Received Sync" mask="0x8000" values="FLEX_US_RHR__RXSYNH"/>
          <bitfield modes="FIFO_MULTI_DATA" name="RXCHR1" caption="Received Characters" mask="0xFF00"/>
          <bitfield modes="FIFO_MULTI_DATA" name="RXCHR2" caption="Received Characters" mask="0xFF0000"/>
          <bitfield modes="FIFO_MULTI_DATA" name="RXCHR3" caption="Received Characters" mask="0xFF000000"/>
        </register>
        <register name="FLEX_US_THR" offset="0x21C" rw="W" size="4" caption="USART Transmit Holding Register">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield modes="FIFO_MULTI_DATA" name="TXCHR0" caption="Character to be Transmitted" mask="0xFF"/>
          <bitfield modes="DEFAULT" name="TXCHR" caption="Character to be Transmitted" mask="0x1FF"/>
          <bitfield modes="DEFAULT" name="TXSYNH" caption="Sync Field to be Transmitted" mask="0x8000" values="FLEX_US_THR__TXSYNH"/>
          <bitfield modes="FIFO_MULTI_DATA" name="TXCHR1" caption="Character to be Transmitted" mask="0xFF00"/>
          <bitfield modes="FIFO_MULTI_DATA" name="TXCHR2" caption="Character to be Transmitted" mask="0xFF0000"/>
          <bitfield modes="FIFO_MULTI_DATA" name="TXCHR3" caption="Character to be Transmitted" mask="0xFF000000"/>
        </register>
        <register name="FLEX_US_BRGR" offset="0x220" rw="RW" size="4" initval="0x0" caption="USART Baud Rate Generator Register">
          <bitfield name="CD" caption="Clock Divider" mask="0xFFFF"/>
          <bitfield name="FP" caption="Fractional Part" mask="0x70000" values="FLEX_US_BRGR__FP"/>
        </register>
        <register name="FLEX_US_RTOR" offset="0x224" rw="RW" size="4" initval="0x0" caption="USART Receiver Timeout Register">
          <bitfield name="TO" caption="Timeout Value" mask="0x1FFFF" values="FLEX_US_RTOR__TO"/>
        </register>
        <register name="FLEX_US_TTGR" offset="0x228" rw="RW" size="4" initval="0x0" caption="USART Transmitter Timeguard Register">
          <bitfield name="TG" caption="Timeguard Value" mask="0xFF" values="FLEX_US_TTGR__TG"/>
        </register>
        <register name="FLEX_US_FIDI" offset="0x240" rw="RW" size="4" initval="0x174" caption="USART FI DI Ratio Register">
          <bitfield name="FI_DI_RATIO" caption="FI Over DI Ratio Value" mask="0xFFFF" values="FLEX_US_FIDI__FI_DI_RATIO"/>
        </register>
        <register name="FLEX_US_NER" offset="0x244" rw="R" size="4" initval="0x0" caption="USART Number of Errors Register">
          <bitfield name="NB_ERRORS" caption="Number of Errors" mask="0xFF"/>
        </register>
        <register name="FLEX_US_IF" offset="0x24C" rw="RW" size="4" initval="0x0" caption="USART IrDA Filter Register">
          <bitfield name="IRDA_FILTER" caption="IrDA Filter" mask="0xFF"/>
        </register>
        <register name="FLEX_US_MAN" offset="0x250" rw="RW" size="4" initval="0xB0011004" caption="USART Manchester Configuration Register">
          <bitfield name="TX_PL" caption="Transmitter Preamble Length" mask="0xF" values="FLEX_US_MAN__TX_PL"/>
          <bitfield name="TX_PP" caption="Transmitter Preamble Pattern" mask="0x300" values="FLEX_US_MAN__TX_PP"/>
          <bitfield name="TX_MPOL" caption="Transmitter Manchester Polarity" mask="0x1000" values="FLEX_US_MAN__TX_MPOL"/>
          <bitfield name="RX_PL" caption="Receiver Preamble Length" mask="0xF0000" values="FLEX_US_MAN__RX_PL"/>
          <bitfield name="RX_PP" caption="Receiver Preamble Pattern detected" mask="0x3000000" values="FLEX_US_MAN__RX_PP"/>
          <bitfield name="RX_MPOL" caption="Receiver Manchester Polarity" mask="0x10000000" values="FLEX_US_MAN__RX_MPOL"/>
          <bitfield name="ONE" caption="Must Be Set to 1" mask="0x20000000"/>
          <bitfield name="DRIFT" caption="Drift Compensation" mask="0x40000000" values="FLEX_US_MAN__DRIFT"/>
          <bitfield name="RXIDLEV" caption="Receiver Idle Value" mask="0x80000000" values="FLEX_US_MAN__RXIDLEV"/>
        </register>
        <register name="FLEX_US_LINMR" offset="0x254" rw="RW" size="4" initval="0x0" caption="USART LIN Mode Register">
          <bitfield name="NACT" caption="LIN Node Action" mask="0x3" values="FLEX_US_LINMR__NACT"/>
          <bitfield name="PARDIS" caption="Parity Disable" mask="0x4" values="FLEX_US_LINMR__PARDIS"/>
          <bitfield name="CHKDIS" caption="Checksum Disable" mask="0x8" values="FLEX_US_LINMR__CHKDIS"/>
          <bitfield name="CHKTYP" caption="Checksum Type" mask="0x10" values="FLEX_US_LINMR__CHKTYP"/>
          <bitfield name="DLM" caption="Data Length Mode" mask="0x20" values="FLEX_US_LINMR__DLM"/>
          <bitfield name="FSDIS" caption="Frame Slot Mode Disable" mask="0x40" values="FLEX_US_LINMR__FSDIS"/>
          <bitfield name="WKUPTYP" caption="Wakeup Signal Type" mask="0x80" values="FLEX_US_LINMR__WKUPTYP"/>
          <bitfield name="DLC" caption="Data Length Control" mask="0xFF00"/>
          <bitfield name="PDCM" caption="DMAC Mode" mask="0x10000" values="FLEX_US_LINMR__PDCM"/>
          <bitfield name="SYNCDIS" caption="Synchronization Disable" mask="0x20000" values="FLEX_US_LINMR__SYNCDIS"/>
        </register>
        <register name="FLEX_US_LINIR" offset="0x258" rw="RW" size="4" initval="0x0" caption="USART LIN Identifier Register">
          <bitfield name="IDCHR" caption="Identifier Character" mask="0xFF"/>
        </register>
        <register name="FLEX_US_LINBRR" offset="0x25C" rw="R" size="4" initval="0x0" caption="USART LIN Baud Rate Register">
          <bitfield name="LINCD" caption="Clock Divider after Synchronization" mask="0xFFFF"/>
          <bitfield name="LINFP" caption="Fractional Part after Synchronization" mask="0x70000"/>
        </register>
        <register name="FLEX_US_CMPR" offset="0x290" rw="RW" size="4" initval="0x0" caption="USART Comparison Register">
          <bitfield name="VAL1" caption="First Comparison Value for Received Character" mask="0x1FF"/>
          <bitfield name="CMPMODE" caption="Comparison Mode" mask="0x3000" values="FLEX_US_CMPR__CMPMODE"/>
          <bitfield name="CMPPAR" caption="Compare Parity" mask="0x4000" values="FLEX_US_CMPR__CMPPAR"/>
          <bitfield name="VAL2" caption="Second Comparison Value for Received Character" mask="0x1FF0000"/>
        </register>
        <register name="FLEX_US_FMR" offset="0x2A0" rw="RW" size="4" initval="0x0" caption="USART FIFO Mode Register">
          <bitfield name="TXRDYM" caption="Transmitter Ready Mode" mask="0x3" values="FLEX_US_FMR__TXRDYM"/>
          <bitfield name="RXRDYM" caption="Receiver Ready Mode" mask="0x30" values="FLEX_US_FMR__RXRDYM"/>
          <bitfield name="FRTSC" caption="FIFO RTS Pin Control enable (Hardware Handshaking mode only)" mask="0x80" values="FLEX_US_FMR__FRTSC"/>
          <bitfield name="TXFTHRES" caption="Transmit FIFO Threshold" mask="0x3F00"/>
          <bitfield name="RXFTHRES" caption="Receive FIFO Threshold" mask="0x3F0000"/>
          <bitfield name="RXFTHRES2" caption="Receive FIFO Threshold 2" mask="0x3F000000"/>
        </register>
        <register name="FLEX_US_FLR" offset="0x2A4" rw="R" size="4" initval="0x0" caption="USART FIFO Level Register">
          <bitfield name="TXFL" caption="Transmit FIFO Level" mask="0x3F" values="FLEX_US_FLR__TXFL"/>
          <bitfield name="RXFL" caption="Receive FIFO Level" mask="0x3F0000" values="FLEX_US_FLR__RXFL"/>
        </register>
        <register name="FLEX_US_FIER" offset="0x2A8" rw="W" size="4" atomic-op="set:FLEX_US_FIMR" caption="USART FIFO Interrupt Enable Register">
          <bitfield name="TXFEF" caption="TXFEF Interrupt Enable" mask="0x1"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Enable" mask="0x2"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Enable" mask="0x4"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Enable" mask="0x8"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Enable" mask="0x10"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Enable" mask="0x20"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Enable" mask="0x40"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Enable" mask="0x80"/>
          <bitfield name="RXFTHF2" caption="RXFTHF2 Interrupt Enable" mask="0x200"/>
        </register>
        <register name="FLEX_US_FIDR" offset="0x2AC" rw="W" size="4" atomic-op="clear:FLEX_US_FIMR" caption="USART FIFO Interrupt Disable Register">
          <bitfield name="TXFEF" caption="TXFEF Interrupt Disable" mask="0x1"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Disable" mask="0x2"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Disable" mask="0x4"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Disable" mask="0x8"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Disable" mask="0x10"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Disable" mask="0x20"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Disable" mask="0x40"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Disable" mask="0x80"/>
          <bitfield name="RXFTHF2" caption="RXFTHF2 Interrupt Disable" mask="0x200"/>
        </register>
        <register name="FLEX_US_FIMR" offset="0x2B0" rw="R" size="4" initval="0x0" caption="USART FIFO Interrupt Mask Register">
          <bitfield name="TXFEF" caption="TXFEF Interrupt Mask" mask="0x1"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Mask" mask="0x2"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Mask" mask="0x4"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Mask" mask="0x8"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Mask" mask="0x10"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Mask" mask="0x20"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Mask" mask="0x40"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Mask" mask="0x80"/>
          <bitfield name="RXFTHF2" caption="RXFTHF2 Interrupt Mask" mask="0x200"/>
        </register>
        <register name="FLEX_US_FESR" offset="0x2B4" rw="R" size="4" initval="0x0" caption="USART FIFO Event Status Register">
          <bitfield name="TXFEF" caption="Transmit FIFO Empty Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x1" values="FLEX_US_FESR__TXFEF"/>
          <bitfield name="TXFFF" caption="Transmit FIFO Full Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x2" values="FLEX_US_FESR__TXFFF"/>
          <bitfield name="TXFTHF" caption="Transmit FIFO Threshold Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x4" values="FLEX_US_FESR__TXFTHF"/>
          <bitfield name="RXFEF" caption="Receive FIFO Empty Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x8" values="FLEX_US_FESR__RXFEF"/>
          <bitfield name="RXFFF" caption="Receive FIFO Full Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x10" values="FLEX_US_FESR__RXFFF"/>
          <bitfield name="RXFTHF" caption="Receive FIFO Threshold Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x20" values="FLEX_US_FESR__RXFTHF"/>
          <bitfield name="TXFPTEF" caption="Transmit FIFO Pointer Error Flag" mask="0x40" values="FLEX_US_FESR__TXFPTEF"/>
          <bitfield name="RXFPTEF" caption="Receive FIFO Pointer Error Flag" mask="0x80" values="FLEX_US_FESR__RXFPTEF"/>
          <bitfield name="TXFLOCK" caption="Transmit FIFO Lock" mask="0x100" values="FLEX_US_FESR__TXFLOCK"/>
          <bitfield name="RXFTHF2" caption="Receive FIFO Threshold Flag 2 (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x200" values="FLEX_US_FESR__RXFTHF2"/>
        </register>
        <register name="FLEX_US_WPMR" offset="0x2E4" rw="RW" size="4" initval="0x0" caption="USART Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="FLEX_US_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="FLEX_US_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="FLEX_US_WPMR__WPCREN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="FLEX_US_WPMR__WPKEY"/>
        </register>
        <register name="FLEX_US_WPSR" offset="0x2E8" rw="R" size="4" initval="0x0" caption="USART Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="FLEX_US_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
        </register>
        <register name="FLEX_SPI_CR" offset="0x400" rw="W" size="4" caption="SPI Control Register">
          <bitfield name="SPIEN" caption="SPI Enable" mask="0x1" values="FLEX_SPI_CR__SPIEN"/>
          <bitfield name="SPIDIS" caption="SPI Disable" mask="0x2" values="FLEX_SPI_CR__SPIDIS"/>
          <bitfield name="SWRST" caption="SPI Software Reset" mask="0x80" values="FLEX_SPI_CR__SWRST"/>
          <bitfield name="REQCLR" caption="Request to Clear the Comparison Trigger" mask="0x1000" values="FLEX_SPI_CR__REQCLR"/>
          <bitfield name="TXFCLR" caption="Transmit FIFO Clear" mask="0x10000" values="FLEX_SPI_CR__TXFCLR"/>
          <bitfield name="RXFCLR" caption="Receive FIFO Clear" mask="0x20000" values="FLEX_SPI_CR__RXFCLR"/>
          <bitfield name="LASTXFER" caption="Last Transfer" mask="0x1000000" values="FLEX_SPI_CR__LASTXFER"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x40000000" values="FLEX_SPI_CR__FIFOEN"/>
          <bitfield name="FIFODIS" caption="FIFO Disable" mask="0x80000000" values="FLEX_SPI_CR__FIFODIS"/>
        </register>
        <register name="FLEX_SPI_MR" offset="0x404" rw="RW" size="4" initval="0x0" caption="SPI Mode Register">
          <bitfield name="MSTR" caption="Master/Slave Mode" mask="0x1" values="FLEX_SPI_MR__MSTR"/>
          <bitfield name="PS" caption="Peripheral Select" mask="0x2" values="FLEX_SPI_MR__PS"/>
          <bitfield name="PCSDEC" caption="Chip Select Decode" mask="0x4" values="FLEX_SPI_MR__PCSDEC"/>
          <bitfield name="BRSRCCLK" caption="Bit Rate Source Clock" mask="0x8" values="FLEX_SPI_MR__BRSRCCLK"/>
          <bitfield name="MODFDIS" caption="Mode Fault Detection" mask="0x10" values="FLEX_SPI_MR__MODFDIS"/>
          <bitfield name="WDRBT" caption="Wait Data Read Before Transfer" mask="0x20" values="FLEX_SPI_MR__WDRBT"/>
          <bitfield name="LLB" caption="Local Loopback Enable" mask="0x80" values="FLEX_SPI_MR__LLB"/>
          <bitfield name="CMPMODE" caption="Comparison Mode" mask="0x1000" values="FLEX_SPI_MR__CMPMODE"/>
          <bitfield name="PCS" caption="Peripheral Chip Select" mask="0xF0000"/>
          <bitfield name="DLYBCS" caption="Delay Between Chip Selects" mask="0xFF000000"/>
        </register>
        <register name="FLEX_SPI_RDR" offset="0x408" rw="R" size="4" initval="0x0" caption="SPI Receive Data Register">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA_16"/>
          <mode name="FIFO_MULTI_DATA_8"/>
          <bitfield modes="FIFO_MULTI_DATA_8" name="RD0" caption="Receive Data" mask="0xFF"/>
          <bitfield modes="FIFO_MULTI_DATA_8" name="RD1" caption="Receive Data" mask="0xFF00"/>
          <bitfield modes="DEFAULT" name="RD" caption="Receive Data" mask="0xFFFF"/>
          <bitfield modes="FIFO_MULTI_DATA_16" name="RD0" caption="Receive Data" mask="0xFFFF"/>
          <bitfield modes="DEFAULT" name="PCS" caption="Peripheral Chip Select" mask="0xF0000"/>
          <bitfield modes="FIFO_MULTI_DATA_8" name="RD2" caption="Receive Data" mask="0xFF0000"/>
          <bitfield modes="FIFO_MULTI_DATA_8" name="RD3" caption="Receive Data" mask="0xFF000000"/>
          <bitfield modes="FIFO_MULTI_DATA_16" name="RD1" caption="Receive Data" mask="0xFFFF0000"/>
        </register>
        <register name="FLEX_SPI_TDR" offset="0x40C" rw="W" size="4" caption="SPI Transmit Data Register">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield modes="DEFAULT" name="TD" caption="Transmit Data" mask="0xFFFF"/>
          <bitfield modes="FIFO_MULTI_DATA" name="TD0" caption="Transmit Data" mask="0xFFFF"/>
          <bitfield modes="DEFAULT" name="PCS" caption="Peripheral Chip Select" mask="0xF0000"/>
          <bitfield modes="DEFAULT" name="LASTXFER" caption="Last Transfer" mask="0x1000000" values="FLEX_SPI_TDR__LASTXFER"/>
          <bitfield modes="FIFO_MULTI_DATA" name="TD1" caption="Transmit Data" mask="0xFFFF0000"/>
        </register>
        <register name="FLEX_SPI_SR" offset="0x410" rw="R" size="4" initval="0x0" caption="SPI Status Register">
          <bitfield name="RDRF" caption="Receive Data Register Full (cleared by reading FLEX_SPI_RDR)" mask="0x1" values="FLEX_SPI_SR__RDRF"/>
          <bitfield name="TDRE" caption="Transmit Data Register Empty (cleared by writing FLEX_SPI_TDR)" mask="0x2" values="FLEX_SPI_SR__TDRE"/>
          <bitfield name="MODF" caption="Mode Fault Error (cleared on read)" mask="0x4" values="FLEX_SPI_SR__MODF"/>
          <bitfield name="OVRES" caption="Overrun Error Status (cleared on read)" mask="0x8" values="FLEX_SPI_SR__OVRES"/>
          <bitfield name="NSSR" caption="NSS Rising (cleared on read)" mask="0x100" values="FLEX_SPI_SR__NSSR"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty (cleared by writing FLEX_SPI_TDR)" mask="0x200" values="FLEX_SPI_SR__TXEMPTY"/>
          <bitfield name="UNDES" caption="Underrun Error Status (Slave mode only) (cleared on read)" mask="0x400" values="FLEX_SPI_SR__UNDES"/>
          <bitfield name="CMP" caption="Comparison Status (cleared on read)" mask="0x800" values="FLEX_SPI_SR__CMP"/>
          <bitfield name="SFERR" caption="Slave Frame Error (cleared on read)" mask="0x1000" values="FLEX_SPI_SR__SFERR"/>
          <bitfield name="SPIENS" caption="SPI Enable Status" mask="0x10000" values="FLEX_SPI_SR__SPIENS"/>
          <bitfield name="TXFEF" caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x1000000" values="FLEX_SPI_SR__TXFEF"/>
          <bitfield name="TXFFF" caption="Transmit FIFO Full Flag (cleared on read)" mask="0x2000000" values="FLEX_SPI_SR__TXFFF"/>
          <bitfield name="TXFTHF" caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x4000000" values="FLEX_SPI_SR__TXFTHF"/>
          <bitfield name="RXFEF" caption="Receive FIFO Empty Flag" mask="0x8000000" values="FLEX_SPI_SR__RXFEF"/>
          <bitfield name="RXFFF" caption="Receive FIFO Full Flag" mask="0x10000000" values="FLEX_SPI_SR__RXFFF"/>
          <bitfield name="RXFTHF" caption="Receive FIFO Threshold Flag" mask="0x20000000" values="FLEX_SPI_SR__RXFTHF"/>
          <bitfield name="TXFPTEF" caption="Transmit FIFO Pointer Error Flag" mask="0x40000000" values="FLEX_SPI_SR__TXFPTEF"/>
          <bitfield name="RXFPTEF" caption="Receive FIFO Pointer Error Flag" mask="0x80000000" values="FLEX_SPI_SR__RXFPTEF"/>
        </register>
        <register name="FLEX_SPI_IER" offset="0x414" rw="W" size="4" atomic-op="set:FLEX_SPI_IMR" caption="SPI Interrupt Enable Register">
          <bitfield name="RDRF" caption="Receive Data Register Full Interrupt Enable" mask="0x1"/>
          <bitfield name="TDRE" caption="SPI Transmit Data Register Empty Interrupt Enable" mask="0x2"/>
          <bitfield name="MODF" caption="Mode Fault Error Interrupt Enable" mask="0x4"/>
          <bitfield name="OVRES" caption="Overrun Error Interrupt Enable" mask="0x8"/>
          <bitfield name="NSSR" caption="NSS Rising Interrupt Enable" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty Enable" mask="0x200"/>
          <bitfield name="UNDES" caption="Underrun Error Interrupt Enable" mask="0x400"/>
          <bitfield name="CMP" caption="Comparison Interrupt Enable" mask="0x800"/>
          <bitfield name="TXFEF" caption="TXFEF Interrupt Enable" mask="0x1000000"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Enable" mask="0x2000000"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Enable" mask="0x4000000"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Enable" mask="0x8000000"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Enable" mask="0x10000000"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Enable" mask="0x20000000"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Enable" mask="0x40000000"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="FLEX_SPI_IDR" offset="0x418" rw="W" size="4" atomic-op="clear:FLEX_SPI_IMR" caption="SPI Interrupt Disable Register">
          <bitfield name="RDRF" caption="Receive Data Register Full Interrupt Disable" mask="0x1"/>
          <bitfield name="TDRE" caption="SPI Transmit Data Register Empty Interrupt Disable" mask="0x2"/>
          <bitfield name="MODF" caption="Mode Fault Error Interrupt Disable" mask="0x4"/>
          <bitfield name="OVRES" caption="Overrun Error Interrupt Disable" mask="0x8"/>
          <bitfield name="NSSR" caption="NSS Rising Interrupt Disable" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty Disable" mask="0x200"/>
          <bitfield name="UNDES" caption="Underrun Error Interrupt Disable" mask="0x400"/>
          <bitfield name="CMP" caption="Comparison Interrupt Disable" mask="0x800"/>
          <bitfield name="TXFEF" caption="TXFEF Interrupt Disable" mask="0x1000000"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Disable" mask="0x2000000"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Disable" mask="0x4000000"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Disable" mask="0x8000000"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Disable" mask="0x10000000"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Disable" mask="0x20000000"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Disable" mask="0x40000000"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Disable" mask="0x80000000"/>
        </register>
        <register name="FLEX_SPI_IMR" offset="0x41C" rw="R" size="4" initval="0x0" caption="SPI Interrupt Mask Register">
          <bitfield name="RDRF" caption="Receive Data Register Full Interrupt Mask" mask="0x1"/>
          <bitfield name="TDRE" caption="SPI Transmit Data Register Empty Interrupt Mask" mask="0x2"/>
          <bitfield name="MODF" caption="Mode Fault Error Interrupt Mask" mask="0x4"/>
          <bitfield name="OVRES" caption="Overrun Error Interrupt Mask" mask="0x8"/>
          <bitfield name="NSSR" caption="NSS Rising Interrupt Mask" mask="0x100"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty Mask" mask="0x200"/>
          <bitfield name="UNDES" caption="Underrun Error Interrupt Mask" mask="0x400"/>
          <bitfield name="CMP" caption="Comparison Interrupt Mask" mask="0x800"/>
          <bitfield name="TXFEF" caption="TXFEF Interrupt Mask" mask="0x1000000"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Mask" mask="0x2000000"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Mask" mask="0x4000000"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Mask" mask="0x8000000"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Mask" mask="0x10000000"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Mask" mask="0x20000000"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Mask" mask="0x40000000"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Mask" mask="0x80000000"/>
        </register>
        <register name="FLEX_SPI_CSR" offset="0x430" rw="RW" size="4" count="4" initval="0x0" caption="SPI Chip Select Register x">
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x1" values="FLEX_SPI_CSR__CPOL"/>
          <bitfield name="NCPHA" caption="Clock Phase" mask="0x2" values="FLEX_SPI_CSR__NCPHA"/>
          <bitfield name="CSNAAT" caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x4" values="FLEX_SPI_CSR__CSNAAT"/>
          <bitfield name="CSAAT" caption="Chip Select Active After Transfer" mask="0x8" values="FLEX_SPI_CSR__CSAAT"/>
          <bitfield name="BITS" caption="Bits Per Transfer" mask="0xF0" values="FLEX_SPI_CSR__BITS"/>
          <bitfield name="SCBR" caption="Serial Clock Bit Rate" mask="0xFF00"/>
          <bitfield name="DLYBS" caption="Delay Before SPCK" mask="0xFF0000"/>
          <bitfield name="DLYBCT" caption="Delay Between Consecutive Transfers" mask="0xFF000000"/>
        </register>
        <register name="FLEX_SPI_FMR" offset="0x440" rw="RW" size="4" initval="0x0" caption="SPI FIFO Mode Register">
          <bitfield name="TXRDYM" caption="Transmit Data Register Empty Mode" mask="0x3" values="FLEX_SPI_FMR__TXRDYM"/>
          <bitfield name="RXRDYM" caption="Receive Data Register Full Mode" mask="0x30" values="FLEX_SPI_FMR__RXRDYM"/>
          <bitfield name="TXFTHRES" caption="Transmit FIFO Threshold" mask="0x3F0000"/>
          <bitfield name="RXFTHRES" caption="Receive FIFO Threshold" mask="0x3F000000"/>
        </register>
        <register name="FLEX_SPI_FLR" offset="0x444" rw="R" size="4" initval="0x0" caption="SPI FIFO Level Register">
          <bitfield name="TXFL" caption="Transmit FIFO Level" mask="0x3F" values="FLEX_SPI_FLR__TXFL"/>
          <bitfield name="RXFL" caption="Receive FIFO Level" mask="0x3F0000" values="FLEX_SPI_FLR__RXFL"/>
        </register>
        <register name="FLEX_SPI_CMPR" offset="0x448" rw="RW" size="4" initval="0x0" caption="SPI Comparison Register">
          <bitfield name="VAL1" caption="First Comparison Value for Received Character" mask="0xFFFF"/>
          <bitfield name="VAL2" caption="Second Comparison Value for Received Character" mask="0xFFFF0000"/>
        </register>
        <register name="FLEX_SPI_WPMR" offset="0x4E4" rw="RW" size="4" initval="0x0" caption="SPI Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="FLEX_SPI_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="FLEX_SPI_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="FLEX_SPI_WPMR__WPCREN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="FLEX_SPI_WPMR__WPKEY"/>
        </register>
        <register name="FLEX_SPI_WPSR" offset="0x4E8" rw="R" size="4" initval="0x0" caption="SPI Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="FLEX_SPI_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFF00"/>
        </register>
        <register name="FLEX_TWI_CR" offset="0x600" rw="W" size="4" caption="TWI Control Register">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield name="START" caption="Send a START Condition" mask="0x1" values="FLEX_TWI_CR__START"/>
          <bitfield name="STOP" caption="Send a STOP Condition" mask="0x2" values="FLEX_TWI_CR__STOP"/>
          <bitfield name="MSEN" caption="TWI Master Mode Enabled" mask="0x4" values="FLEX_TWI_CR__MSEN"/>
          <bitfield name="MSDIS" caption="TWI Master Mode Disabled" mask="0x8" values="FLEX_TWI_CR__MSDIS"/>
          <bitfield name="SVEN" caption="TWI Slave Mode Enabled" mask="0x10" values="FLEX_TWI_CR__SVEN"/>
          <bitfield name="SVDIS" caption="TWI Slave Mode Disabled" mask="0x20" values="FLEX_TWI_CR__SVDIS"/>
          <bitfield name="QUICK" caption="SMBus Quick Command" mask="0x40" values="FLEX_TWI_CR__QUICK"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x80" values="FLEX_TWI_CR__SWRST"/>
          <bitfield name="HSEN" caption="TWI High-Speed Mode Enabled" mask="0x100" values="FLEX_TWI_CR__HSEN"/>
          <bitfield name="HSDIS" caption="TWI High-Speed Mode Disabled" mask="0x200" values="FLEX_TWI_CR__HSDIS"/>
          <bitfield name="SMBEN" caption="SMBus Mode Enabled" mask="0x400" values="FLEX_TWI_CR__SMBEN"/>
          <bitfield name="SMBDIS" caption="SMBus Mode Disabled" mask="0x800" values="FLEX_TWI_CR__SMBDIS"/>
          <bitfield name="PECEN" caption="Packet Error Checking Enable" mask="0x1000" values="FLEX_TWI_CR__PECEN"/>
          <bitfield name="PECDIS" caption="Packet Error Checking Disable" mask="0x2000" values="FLEX_TWI_CR__PECDIS"/>
          <bitfield name="PECRQ" caption="PEC Request" mask="0x4000" values="FLEX_TWI_CR__PECRQ"/>
          <bitfield name="CLEAR" caption="Bus CLEAR Command" mask="0x8000" values="FLEX_TWI_CR__CLEAR"/>
          <bitfield name="ACMEN" caption="Alternative Command Mode Enable" mask="0x10000" values="FLEX_TWI_CR__ACMEN"/>
          <bitfield name="ACMDIS" caption="Alternative Command Mode Disable" mask="0x20000" values="FLEX_TWI_CR__ACMDIS"/>
          <bitfield modes="DEFAULT" name="THRCLR" caption="Transmit Holding Register Clear" mask="0x1000000" values="FLEX_TWI_CR__THRCLR"/>
          <bitfield modes="FIFO_ENABLED" name="TXFCLR" caption="Transmit FIFO Clear" mask="0x1000000" values="FLEX_TWI_CR__TXFCLR"/>
          <bitfield modes="FIFO_ENABLED" name="RXFCLR" caption="Receive FIFO Clear" mask="0x2000000" values="FLEX_TWI_CR__RXFCLR"/>
          <bitfield modes="DEFAULT" name="LOCKCLR" caption="Lock Clear" mask="0x4000000" values="FLEX_TWI_CR__LOCKCLR"/>
          <bitfield modes="FIFO_ENABLED" name="TXFLCLR" caption="Transmit FIFO Lock CLEAR" mask="0x4000000" values="FLEX_TWI_CR__TXFLCLR"/>
          <bitfield modes="DEFAULT" name="FIFOEN" caption="FIFO Enable" mask="0x10000000" values="FLEX_TWI_CR__FIFOEN"/>
          <bitfield modes="FIFO_ENABLED" name="FIFOEN" caption="FIFO Enable" mask="0x10000000" values="FLEX_TWI_CR_FIFO_ENABLED__FIFOEN"/>
          <bitfield modes="DEFAULT" name="FIFODIS" caption="FIFO Disable" mask="0x20000000" values="FLEX_TWI_CR__FIFODIS"/>
          <bitfield modes="FIFO_ENABLED" name="FIFODIS" caption="FIFO Disable" mask="0x20000000" values="FLEX_TWI_CR_FIFO_ENABLED__FIFODIS"/>
        </register>
        <register name="FLEX_TWI_MMR" offset="0x604" rw="RW" size="4" initval="0x00000000" caption="TWI Master Mode Register">
          <bitfield name="IADRSZ" caption="Internal Device Address Size" mask="0x300" values="FLEX_TWI_MMR__IADRSZ"/>
          <bitfield name="MREAD" caption="Master Read Direction" mask="0x1000" values="FLEX_TWI_MMR__MREAD"/>
          <bitfield name="SCLRBL" caption="SCL Rise Boost Level" mask="0x6000"/>
          <bitfield name="DADR" caption="Device Address" mask="0x7F0000"/>
          <bitfield name="NOAP" caption="No Auto-Stop On NACK Error" mask="0x1000000" values="FLEX_TWI_MMR__NOAP"/>
        </register>
        <register name="FLEX_TWI_SMR" offset="0x608" rw="RW" size="4" initval="0x00000000" caption="TWI Slave Mode Register">
          <bitfield name="NACKEN" caption="Slave Receiver Data Phase NACK Enable" mask="0x1" values="FLEX_TWI_SMR__NACKEN"/>
          <bitfield name="SMDA" caption="SMBus Default Address" mask="0x4" values="FLEX_TWI_SMR__SMDA"/>
          <bitfield name="SMHH" caption="SMBus Host Header" mask="0x8" values="FLEX_TWI_SMR__SMHH"/>
          <bitfield name="SADAT" caption="Slave Address Treated as Data" mask="0x10" values="FLEX_TWI_SMR__SADAT"/>
          <bitfield name="BSEL" caption="TWI Bus Selection" mask="0x20" values="FLEX_TWI_SMR__BSEL"/>
          <bitfield name="SCLWSDIS" caption="Clock Wait State Disable" mask="0x40" values="FLEX_TWI_SMR__SCLWSDIS"/>
          <bitfield name="SNIFF" caption="Slave Sniffer Mode" mask="0x80" values="FLEX_TWI_SMR__SNIFF"/>
          <bitfield name="MASK" caption="Slave Address Mask" mask="0x7F00"/>
          <bitfield name="SADR" caption="Slave Address" mask="0x7F0000"/>
          <bitfield name="SADR1EN" caption="Slave Address 1 Enable" mask="0x10000000" values="FLEX_TWI_SMR__SADR1EN"/>
          <bitfield name="SADR2EN" caption="Slave Address 2 Enable" mask="0x20000000" values="FLEX_TWI_SMR__SADR2EN"/>
          <bitfield name="SADR3EN" caption="Slave Address 3 Enable" mask="0x40000000" values="FLEX_TWI_SMR__SADR3EN"/>
          <bitfield name="DATAMEN" caption="Data Matching Enable" mask="0x80000000" values="FLEX_TWI_SMR__DATAMEN"/>
        </register>
        <register name="FLEX_TWI_IADR" offset="0x60C" rw="RW" size="4" initval="0x00000000" caption="TWI Internal Address Register">
          <bitfield name="IADR" caption="Internal Address" mask="0xFFFFFF"/>
        </register>
        <register name="FLEX_TWI_CWGR" offset="0x610" rw="RW" size="4" initval="0x00000000" caption="TWI Clock Waveform Generator Register">
          <bitfield name="CLDIV" caption="Clock Low Divider" mask="0xFF"/>
          <bitfield name="CHDIV" caption="Clock High Divider" mask="0xFF00"/>
          <bitfield name="CKDIV" caption="Clock Divider" mask="0x70000"/>
          <bitfield name="BRSRCCLK" caption="Bit Rate Source Clock" mask="0x100000" values="FLEX_TWI_CWGR__BRSRCCLK"/>
          <bitfield name="HOLD" caption="TWD Hold Time Versus TWCK Falling" mask="0x3F000000"/>
        </register>
        <register name="FLEX_TWI_SR" offset="0x620" rw="R" size="4" initval="0x0300F009" caption="TWI Status Register">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield modes="FIFO_ENABLED" name="TXCOMP" caption="Transmission Completed (cleared by writing FLEX_TWI_THR)" mask="0x1" values="FLEX_TWI_SR_FIFO_ENABLED__TXCOMP"/>
          <bitfield modes="DEFAULT" name="TXCOMP" caption="Transmission Completed (cleared by writing FLEX_TWI_THR)" mask="0x1" values="FLEX_TWI_SR__TXCOMP"/>
          <bitfield modes="DEFAULT" name="RXRDY" caption="Receive Holding Register Ready (cleared when reading FLEX_TWI_RHR)" mask="0x2" values="FLEX_TWI_SR__RXRDY"/>
          <bitfield modes="FIFO_ENABLED" name="RXRDY" caption="Receive Holding Register Ready (cleared when reading FLEX_TWI_RHR)" mask="0x2" values="FLEX_TWI_SR_FIFO_ENABLED__RXRDY"/>
          <bitfield modes="DEFAULT" name="TXRDY" caption="Transmit Holding Register Ready (cleared by writing FLEX_TWI_THR)" mask="0x4" values="FLEX_TWI_SR__TXRDY"/>
          <bitfield modes="FIFO_ENABLED" name="TXRDY" caption="Transmit Holding Register Ready (cleared by writing FLEX_TWI_THR)" mask="0x4" values="FLEX_TWI_SR_FIFO_ENABLED__TXRDY"/>
          <bitfield name="SVREAD" caption="Slave Read" mask="0x8" values="FLEX_TWI_SR__SVREAD"/>
          <bitfield name="SVACC" caption="Slave Access" mask="0x10" values="FLEX_TWI_SR__SVACC"/>
          <bitfield name="GACC" caption="General Call Access (cleared on read)" mask="0x20" values="FLEX_TWI_SR__GACC"/>
          <bitfield name="OVRE" caption="Overrun Error (cleared on read)" mask="0x40" values="FLEX_TWI_SR__OVRE"/>
          <bitfield name="UNRE" caption="Underrun Error (cleared on read)" mask="0x80" values="FLEX_TWI_SR__UNRE"/>
          <bitfield modes="FIFO_ENABLED" name="NACK" caption="Not Acknowledged (cleared on read)" mask="0x100" values="FLEX_TWI_SR_FIFO_ENABLED__NACK"/>
          <bitfield modes="DEFAULT" name="NACK" caption="Not Acknowledged (cleared on read)" mask="0x100" values="FLEX_TWI_SR__NACK"/>
          <bitfield name="ARBLST" caption="Arbitration Lost (cleared on read)" mask="0x200" values="FLEX_TWI_SR__ARBLST"/>
          <bitfield name="SCLWS" caption="Clock Wait State" mask="0x400" values="FLEX_TWI_SR__SCLWS"/>
          <bitfield name="EOSACC" caption="End Of Slave Access (cleared on read)" mask="0x800" values="FLEX_TWI_SR__EOSACC"/>
          <bitfield name="MCACK" caption="Master Code Acknowledge (cleared on read)" mask="0x10000" values="FLEX_TWI_SR__MCACK"/>
          <bitfield name="SMBAF" caption="SMBus Alert Flag" mask="0x20000" values="FLEX_TWI_SR__SMBAF"/>
          <bitfield name="TOUT" caption="Timeout Error (cleared on read)" mask="0x40000" values="FLEX_TWI_SR__TOUT"/>
          <bitfield name="PECERR" caption="PEC Error (cleared on read)" mask="0x80000" values="FLEX_TWI_SR__PECERR"/>
          <bitfield name="SMBDAM" caption="SMBus Default Address Match (cleared on read)" mask="0x100000" values="FLEX_TWI_SR__SMBDAM"/>
          <bitfield name="SMBHHM" caption="SMBus Host Header Address Match (cleared on read)" mask="0x200000" values="FLEX_TWI_SR__SMBHHM"/>
          <bitfield modes="DEFAULT" name="LOCK" caption="TWI Lock Due to Frame Errors" mask="0x800000" values="FLEX_TWI_SR__LOCK"/>
          <bitfield modes="FIFO_ENABLED" name="TXFLOCK" caption="Transmit FIFO Lock" mask="0x800000" values="FLEX_TWI_SR__TXFLOCK"/>
          <bitfield name="SCL" caption="SCL Line Value" mask="0x1000000" values="FLEX_TWI_SR__SCL"/>
          <bitfield name="SDA" caption="SDA Line Value" mask="0x2000000" values="FLEX_TWI_SR__SDA"/>
          <bitfield name="SR" caption="Start Repeated" mask="0x4000000" values="FLEX_TWI_SR__SR"/>
        </register>
        <register name="FLEX_TWI_IER" offset="0x624" rw="W" size="4" atomic-op="set:FLEX_TWI_IMR" caption="TWI Interrupt Enable Register">
          <bitfield name="TXCOMP" caption="Transmission Completed Interrupt Enable" mask="0x1"/>
          <bitfield name="RXRDY" caption="Receive Holding Register Ready Interrupt Enable" mask="0x2"/>
          <bitfield name="TXRDY" caption="Transmit Holding Register Ready Interrupt Enable" mask="0x4"/>
          <bitfield name="SVACC" caption="Slave Access Interrupt Enable" mask="0x10"/>
          <bitfield name="GACC" caption="General Call Access Interrupt Enable" mask="0x20"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Enable" mask="0x40"/>
          <bitfield name="UNRE" caption="Underrun Error Interrupt Enable" mask="0x80"/>
          <bitfield name="NACK" caption="Not Acknowledge Interrupt Enable" mask="0x100"/>
          <bitfield name="ARBLST" caption="Arbitration Lost Interrupt Enable" mask="0x200"/>
          <bitfield name="SCL_WS" caption="Clock Wait State Interrupt Enable" mask="0x400"/>
          <bitfield name="EOSACC" caption="End Of Slave Access Interrupt Enable" mask="0x800"/>
          <bitfield name="ENDRX" caption="End of Receive Buffer Interrupt Enable" mask="0x1000"/>
          <bitfield name="ENDTX" caption="End of Transmit Buffer Interrupt Enable" mask="0x2000"/>
          <bitfield name="RXBUFF" caption="Receive Buffer Full Interrupt Enable" mask="0x4000"/>
          <bitfield name="TXBUFE" caption="Transmit Buffer Empty Interrupt Enable" mask="0x8000"/>
          <bitfield name="MCACK" caption="Master Code Acknowledge Interrupt Enable" mask="0x10000"/>
          <bitfield name="TOUT" caption="Timeout Error Interrupt Enable" mask="0x40000"/>
          <bitfield name="PECERR" caption="PEC Error Interrupt Enable" mask="0x80000"/>
          <bitfield name="SMBDAM" caption="SMBus Default Address Match Interrupt Enable" mask="0x100000"/>
          <bitfield name="SMBHHM" caption="SMBus Host Header Address Match Interrupt Enable" mask="0x200000"/>
        </register>
        <register name="FLEX_TWI_IDR" offset="0x628" rw="W" size="4" atomic-op="clear:FLEX_TWI_IMR" caption="TWI Interrupt Disable Register">
          <bitfield name="TXCOMP" caption="Transmission Completed Interrupt Disable" mask="0x1"/>
          <bitfield name="RXRDY" caption="Receive Holding Register Ready Interrupt Disable" mask="0x2"/>
          <bitfield name="TXRDY" caption="Transmit Holding Register Ready Interrupt Disable" mask="0x4"/>
          <bitfield name="SVACC" caption="Slave Access Interrupt Disable" mask="0x10"/>
          <bitfield name="GACC" caption="General Call Access Interrupt Disable" mask="0x20"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Disable" mask="0x40"/>
          <bitfield name="UNRE" caption="Underrun Error Interrupt Disable" mask="0x80"/>
          <bitfield name="NACK" caption="Not Acknowledge Interrupt Disable" mask="0x100"/>
          <bitfield name="ARBLST" caption="Arbitration Lost Interrupt Disable" mask="0x200"/>
          <bitfield name="SCL_WS" caption="Clock Wait State Interrupt Disable" mask="0x400"/>
          <bitfield name="EOSACC" caption="End Of Slave Access Interrupt Disable" mask="0x800"/>
          <bitfield name="ENDRX" caption="End of Receive Buffer Interrupt Disable" mask="0x1000"/>
          <bitfield name="ENDTX" caption="End of Transmit Buffer Interrupt Disable" mask="0x2000"/>
          <bitfield name="RXBUFF" caption="Receive Buffer Full Interrupt Disable" mask="0x4000"/>
          <bitfield name="TXBUFE" caption="Transmit Buffer Empty Interrupt Disable" mask="0x8000"/>
          <bitfield name="MCACK" caption="Master Code Acknowledge Interrupt Disable" mask="0x10000"/>
          <bitfield name="TOUT" caption="Timeout Error Interrupt Disable" mask="0x40000"/>
          <bitfield name="PECERR" caption="PEC Error Interrupt Disable" mask="0x80000"/>
          <bitfield name="SMBDAM" caption="SMBus Default Address Match Interrupt Disable" mask="0x100000"/>
          <bitfield name="SMBHHM" caption="SMBus Host Header Address Match Interrupt Disable" mask="0x200000"/>
        </register>
        <register name="FLEX_TWI_IMR" offset="0x62C" rw="R" size="4" initval="0x00000000" caption="TWI Interrupt Mask Register">
          <bitfield name="TXCOMP" caption="Transmission Completed Interrupt Mask" mask="0x1"/>
          <bitfield name="RXRDY" caption="Receive Holding Register Ready Interrupt Mask" mask="0x2"/>
          <bitfield name="TXRDY" caption="Transmit Holding Register Ready Interrupt Mask" mask="0x4"/>
          <bitfield name="SVACC" caption="Slave Access Interrupt Mask" mask="0x10"/>
          <bitfield name="GACC" caption="General Call Access Interrupt Mask" mask="0x20"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Mask" mask="0x40"/>
          <bitfield name="UNRE" caption="Underrun Error Interrupt Mask" mask="0x80"/>
          <bitfield name="NACK" caption="Not Acknowledge Interrupt Mask" mask="0x100"/>
          <bitfield name="ARBLST" caption="Arbitration Lost Interrupt Mask" mask="0x200"/>
          <bitfield name="SCL_WS" caption="Clock Wait State Interrupt Mask" mask="0x400"/>
          <bitfield name="EOSACC" caption="End Of Slave Access Interrupt Mask" mask="0x800"/>
          <bitfield name="ENDRX" caption="End of Receive Buffer Interrupt Mask" mask="0x1000"/>
          <bitfield name="ENDTX" caption="End of Transmit Buffer Interrupt Mask" mask="0x2000"/>
          <bitfield name="RXBUFF" caption="Receive Buffer Full Interrupt Mask" mask="0x4000"/>
          <bitfield name="TXBUFE" caption="Transmit Buffer Empty Interrupt Mask" mask="0x8000"/>
          <bitfield name="MCACK" caption="Master Code Acknowledge Interrupt Mask" mask="0x10000"/>
          <bitfield name="TOUT" caption="Timeout Error Interrupt Mask" mask="0x40000"/>
          <bitfield name="PECERR" caption="PEC Error Interrupt Mask" mask="0x80000"/>
          <bitfield name="SMBDAM" caption="SMBus Default Address Match Interrupt Mask" mask="0x100000"/>
          <bitfield name="SMBHHM" caption="SMBus Host Header Address Match Interrupt Mask" mask="0x200000"/>
        </register>
        <register name="FLEX_TWI_RHR" offset="0x630" rw="R" size="4" initval="0x00000000" caption="TWI Receive Holding Register">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield modes="DEFAULT" name="RXDATA" caption="Master or Slave Receive Holding Data" mask="0xFF"/>
          <bitfield modes="FIFO_ENABLED" name="RXDATA0" caption="Master or Slave Receive Holding Data 0" mask="0xFF"/>
          <bitfield modes="DEFAULT" name="SSTATE" caption="Start State (Slave Sniffer Mode only)" mask="0x300" values="FLEX_TWI_RHR__SSTATE"/>
          <bitfield modes="DEFAULT" name="PSTATE" caption="Stop State (Slave Sniffer Mode only)" mask="0x400" values="FLEX_TWI_RHR__PSTATE"/>
          <bitfield modes="DEFAULT" name="ASTATE" caption="Acknowledge State (Slave Sniffer Mode only)" mask="0x1800" values="FLEX_TWI_RHR__ASTATE"/>
          <bitfield modes="FIFO_ENABLED" name="RXDATA1" caption="Master or Slave Receive Holding Data 1" mask="0xFF00"/>
          <bitfield modes="FIFO_ENABLED" name="RXDATA2" caption="Master or Slave Receive Holding Data 2" mask="0xFF0000"/>
          <bitfield modes="FIFO_ENABLED" name="RXDATA3" caption="Master or Slave Receive Holding Data 3" mask="0xFF000000"/>
        </register>
        <register name="FLEX_TWI_THR" offset="0x634" rw="W" size="4" caption="TWI Transmit Holding Register">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield modes="DEFAULT" name="TXDATA" caption="Master or Slave Transmit Holding Data" mask="0xFF"/>
          <bitfield modes="FIFO_ENABLED" name="TXDATA0" caption="Master or Slave Transmit Holding Data 0" mask="0xFF"/>
          <bitfield modes="FIFO_ENABLED" name="TXDATA1" caption="Master or Slave Transmit Holding Data 1" mask="0xFF00"/>
          <bitfield modes="FIFO_ENABLED" name="TXDATA2" caption="Master or Slave Transmit Holding Data 2" mask="0xFF0000"/>
          <bitfield modes="FIFO_ENABLED" name="TXDATA3" caption="Master or Slave Transmit Holding Data 3" mask="0xFF000000"/>
        </register>
        <register name="FLEX_TWI_SMBTR" offset="0x638" rw="RW" size="4" initval="0x00000000" caption="TWI SMBus Timing Register">
          <bitfield name="PRESC" caption="SMBus Clock Prescaler" mask="0xF"/>
          <bitfield name="TLOWS" caption="Slave Clock Stretch Maximum Cycles" mask="0xFF00" values="FLEX_TWI_SMBTR__TLOWS"/>
          <bitfield name="TLOWM" caption="Master Clock Stretch Maximum Cycles" mask="0xFF0000" values="FLEX_TWI_SMBTR__TLOWM"/>
          <bitfield name="THMAX" caption="Clock High Maximum Cycles" mask="0xFF000000"/>
        </register>
        <register name="FLEX_TWI_HSR" offset="0x63C" rw="RW" size="4" initval="0x00000000" caption="TWI High Speed Register">
          <bitfield name="MCODE" caption="TWI High Speed Master Code" mask="0xFF"/>
        </register>
        <register name="FLEX_TWI_ACR" offset="0x640" rw="RW" size="4" initval="0x0" caption="TWI Alternative Command Register">
          <bitfield name="DATAL" caption="Data Length" mask="0xFF" values="FLEX_TWI_ACR__DATAL"/>
          <bitfield name="DIR" caption="Transfer Direction" mask="0x100" values="FLEX_TWI_ACR__DIR"/>
          <bitfield name="PEC" caption="PEC Request (SMBus Mode only)" mask="0x200" values="FLEX_TWI_ACR__PEC"/>
          <bitfield name="NDATAL" caption="Next Data Length" mask="0xFF0000" values="FLEX_TWI_ACR__NDATAL"/>
          <bitfield name="NDIR" caption="Next Transfer Direction" mask="0x1000000" values="FLEX_TWI_ACR__NDIR"/>
          <bitfield name="NPEC" caption="Next PEC Request (SMBus Mode only)" mask="0x2000000" values="FLEX_TWI_ACR__NPEC"/>
        </register>
        <register name="FLEX_TWI_FILTR" offset="0x644" rw="RW" size="4" initval="0x00000000" caption="TWI Filter Register">
          <bitfield name="FILT" caption="RX Digital Filter" mask="0x1" values="FLEX_TWI_FILTR__FILT"/>
          <bitfield name="PADFEN" caption="PAD Filter Enable" mask="0x2" values="FLEX_TWI_FILTR__PADFEN"/>
          <bitfield name="THRES" caption="Digital Filter Threshold" mask="0x700" values="FLEX_TWI_FILTR__THRES"/>
        </register>
        <register name="FLEX_TWI_HSCWGR" offset="0x648" rw="RW" size="4" initval="0x00000000" caption="TWI High Speed Clock Waveform Generator Register">
          <bitfield name="HSCLDIV" caption="High Speed Clock Low Divider" mask="0xFF"/>
          <bitfield name="HSCHDIV" caption="High Speed Clock High Divider" mask="0xFF00"/>
          <bitfield name="HSCKDIV" caption="High Speed Clock Divider" mask="0x70000"/>
        </register>
        <register name="FLEX_TWI_SWMR" offset="0x64C" rw="RW" size="4" initval="0x00000000" caption="TWI Matching Register">
          <bitfield name="SADR1" caption="Slave Address 1" mask="0x7F"/>
          <bitfield name="SADR2" caption="Slave Address 2" mask="0x7F00"/>
          <bitfield name="SADR3" caption="Slave Address 3" mask="0x7F0000"/>
          <bitfield name="DATAM" caption="Data Match" mask="0xFF000000"/>
        </register>
        <register name="FLEX_TWI_FMR" offset="0x650" rw="RW" size="4" initval="0x0" caption="TWI FIFO Mode Register">
          <bitfield name="TXRDYM" caption="Transmitter Ready Mode" mask="0x3" values="FLEX_TWI_FMR__TXRDYM"/>
          <bitfield name="RXRDYM" caption="Receiver Ready Mode" mask="0x30" values="FLEX_TWI_FMR__RXRDYM"/>
          <bitfield name="TXFTHRES" caption="Transmit FIFO Threshold" mask="0x3F0000"/>
          <bitfield name="RXFTHRES" caption="Receive FIFO Threshold" mask="0x3F000000"/>
        </register>
        <register name="FLEX_TWI_FLR" offset="0x654" rw="R" size="4" initval="0x0" caption="TWI FIFO Level Register">
          <bitfield name="TXFL" caption="Transmit FIFO Level" mask="0x3F" values="FLEX_TWI_FLR__TXFL"/>
          <bitfield name="RXFL" caption="Receive FIFO Level" mask="0x3F0000" values="FLEX_TWI_FLR__RXFL"/>
        </register>
        <register name="FLEX_TWI_FSR" offset="0x660" rw="R" size="4" initval="0x0" caption="TWI FIFO Status Register">
          <bitfield name="TXFEF" caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x1" values="FLEX_TWI_FSR__TXFEF"/>
          <bitfield name="TXFFF" caption="Transmit FIFO Full Flag (cleared on read)" mask="0x2" values="FLEX_TWI_FSR__TXFFF"/>
          <bitfield name="TXFTHF" caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x4" values="FLEX_TWI_FSR__TXFTHF"/>
          <bitfield name="RXFEF" caption="Receive FIFO Empty Flag" mask="0x8" values="FLEX_TWI_FSR__RXFEF"/>
          <bitfield name="RXFFF" caption="Receive FIFO Full Flag" mask="0x10" values="FLEX_TWI_FSR__RXFFF"/>
          <bitfield name="RXFTHF" caption="Receive FIFO Threshold Flag" mask="0x20" values="FLEX_TWI_FSR__RXFTHF"/>
          <bitfield name="TXFPTEF" caption="Transmit FIFO Pointer Error Flag" mask="0x40" values="FLEX_TWI_FSR__TXFPTEF"/>
          <bitfield name="RXFPTEF" caption="Receive FIFO Pointer Error Flag" mask="0x80" values="FLEX_TWI_FSR__RXFPTEF"/>
        </register>
        <register name="FLEX_TWI_FIER" offset="0x664" rw="W" size="4" atomic-op="set:FLEX_TWI_FIMR" caption="TWI FIFO Interrupt Enable Register">
          <bitfield name="TXFEF" caption="TXFEF Interrupt Enable" mask="0x1"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Enable" mask="0x2"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Enable" mask="0x4"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Enable" mask="0x8"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Enable" mask="0x10"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Enable" mask="0x20"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Enable" mask="0x40"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Enable" mask="0x80"/>
        </register>
        <register name="FLEX_TWI_FIDR" offset="0x668" rw="W" size="4" atomic-op="clear:FLEX_TWI_FIMR" caption="TWI FIFO Interrupt Disable Register">
          <bitfield name="TXFEF" caption="TXFEF Interrupt Disable" mask="0x1"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Disable" mask="0x2"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Disable" mask="0x4"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Disable" mask="0x8"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Disable" mask="0x10"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Disable" mask="0x20"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Disable" mask="0x40"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Disable" mask="0x80"/>
        </register>
        <register name="FLEX_TWI_FIMR" offset="0x66C" rw="R" size="4" initval="0x0" caption="TWI FIFO Interrupt Mask Register">
          <bitfield name="TXFEF" caption="TXFEF Interrupt Mask" mask="0x1"/>
          <bitfield name="TXFFF" caption="TXFFF Interrupt Mask" mask="0x2"/>
          <bitfield name="TXFTHF" caption="TXFTHF Interrupt Mask" mask="0x4"/>
          <bitfield name="RXFEF" caption="RXFEF Interrupt Mask" mask="0x8"/>
          <bitfield name="RXFFF" caption="RXFFF Interrupt Mask" mask="0x10"/>
          <bitfield name="RXFTHF" caption="RXFTHF Interrupt Mask" mask="0x20"/>
          <bitfield name="TXFPTEF" caption="TXFPTEF Interrupt Mask" mask="0x40"/>
          <bitfield name="RXFPTEF" caption="RXFPTEF Interrupt Mask" mask="0x80"/>
        </register>
        <register name="FLEX_TWI_WPMR" offset="0x6E4" rw="RW" size="4" initval="0x00000000" caption="TWI Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="FLEX_TWI_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="FLEX_TWI_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="FLEX_TWI_WPMR__WPCREN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="FLEX_TWI_WPMR__WPKEY"/>
        </register>
        <register name="FLEX_TWI_WPSR" offset="0x6E8" rw="R" size="4" initval="0x00000000" caption="TWI Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protect Violation Status" mask="0x1" values="FLEX_TWI_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFFFF00"/>
        </register>
      </register-group>
      <value-group name="FLEX_MR__OPMODE">
        <value name="NO_COM" caption="No communication" value="0"/>
        <value name="USART" caption="All UART related protocols are selected (RS232, RS485, IrDA, ISO7816, LIN,) SPI/TWI related registers are not accessible and have no impact on IOs." value="1"/>
        <value name="SPI" caption="SPI operating mode is selected. USART/TWI related registers are not accessible and have no impact on IOs." value="2"/>
        <value name="TWI" caption="All TWI related protocols are selected (TWI, SMBus). USART/SPI related registers are not accessible and have no impact on IOs." value="3"/>
      </value-group>
      <value-group name="FLEX_US_CR__RSTRX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the receiver." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RSTTX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the transmitter." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RXEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the receiver, if RXDIS is 0." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RXDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the receiver." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__TXEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the transmitter if TXDIS is 0." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__TXDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the transmitter." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RSTSTA">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the status bits PARE, FRAME, OVRE, MANE, LINBE, LINISFE, LINIPE, LINCE, LINSNRE, LINSTE, LINHTE, LINID, LINTC, LINBK, CMP and RXBRK in FLEX_US_CSR. Also resets the status bits TXFEF, TXFFF, TXFTHF, RXFEF, RXFFF, RXFTHF, TXFPTEF, RXFPTEF in FLEX_US_FESR." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__STTBRK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts transmission of a break after the characters present in FLEX_US_THR and the Transmit Shift Register have been transmitted. No effect if a break is already being transmitted." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__STPBRK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Stops transmission of the break after a minimum of one character length and transmits a high level during 12-bit periods. No effect if no break is being transmitted." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__STTTO">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts waiting for a character before clocking the timeout counter. Immediately disables a timeout period in progress. Resets the FLEX_US_CSR.TIMEOUT status bit." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__SENDA">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="In Multidrop mode only, the next character written to FLEX_US_THR is sent with the address bit set." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RSTIT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets FLEX_US_CSR.ITER. No effect if the ISO7816 is not enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RSTNACK">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Resets FLEX_US_CSR.NACK." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RETTO">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Immediately restarts timeout period." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RTSEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Drives the RTS pin to 1 if FLEX_US_MR.USART_MODE field = 2, else drives the RTS pin to 0 if FLEX_US_MR.USART_MODE field = 0." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RTSDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Drives the RTS pin to 0 if FLEX_US_MR.USART_MODE field = 2, else drives the RTS pin to 1 if FLEX_US_MR.USART_MODE field = 0." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__LINABT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Aborts the current LIN transmission." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__LINWKUP">
        <value name="0" caption="No effect:" value="0"/>
        <value name="1" caption="Sends a wakeup signal on the LIN bus." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__TXFCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Empties the Transmit FIFO." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__RXFCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Empties the Receive FIFO." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__TXFLCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the Transmit FIFO Lock" value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__REQCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the potential clock request currently issued by USART, thus the potential system wakeup is cancelled." value="1"/>
        <value name="1" caption="Restarts the comparison trigger to enable FLEX_US_RHR loading." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__FIFOEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the Transmit and Receive FIFOs." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CR__FIFODIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the Transmit and Receive FIFOs." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__USART_MODE">
        <value name="NORMAL" caption="Normal mode" value="0x0"/>
        <value name="RS485" caption="RS485" value="0x1"/>
        <value name="HW_HANDSHAKING" caption="Hardware handshaking" value="0x2"/>
        <value name="IS07816_T_0" caption="IS07816 Protocol: T = 0" value="0x4"/>
        <value name="IS07816_T_1" caption="IS07816 Protocol: T = 1" value="0x6"/>
        <value name="IRDA" caption="IrDA" value="0x8"/>
        <value name="LIN_MASTER" caption="LIN Master mode" value="0xA"/>
        <value name="LIN_SLAVE" caption="LIN Slave mode" value="0xB"/>
        <value name="DATA16BIT_MASTER" caption="16-bit data master" value="0xC"/>
        <value name="DATA16BIT_SLAVE" caption="16-bit data slave" value="0xD"/>
      </value-group>
      <value-group name="FLEX_US_MR__USCLKS">
        <value name="MCK" caption="Peripheral clock is selected" value="0"/>
        <value name="DIV" caption="Peripheral clock divided (DIV = 8) is selected" value="1"/>
        <value name="GCLK" caption="PMC generic clock is selected. If the SCK pin is driven (CLKO = 1), the CD field must be greater than 1." value="2"/>
        <value name="SCK" caption="External pin SCK is selected" value="3"/>
      </value-group>
      <value-group name="FLEX_US_MR__CHRL">
        <value name="5_BIT" caption="Character length is 5 bits" value="0"/>
        <value name="6_BIT" caption="Character length is 6 bits" value="1"/>
        <value name="7_BIT" caption="Character length is 7 bits" value="2"/>
        <value name="8_BIT" caption="Character length is 8 bits" value="3"/>
      </value-group>
      <value-group name="FLEX_US_MR__SYNC">
        <value name="0" caption="USART operates in Asynchronous mode (UART)." value="0"/>
        <value name="1" caption="USART operates in Synchronous mode." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__PAR">
        <value name="EVEN" caption="Even parity" value="0"/>
        <value name="ODD" caption="Odd parity" value="1"/>
        <value name="SPACE" caption="Parity forced to 0 (Space)" value="2"/>
        <value name="MARK" caption="Parity forced to 1 (Mark)" value="3"/>
        <value name="NO" caption="No parity" value="4"/>
        <value name="MULTIDROP" caption="Multidrop mode" value="6"/>
      </value-group>
      <value-group name="FLEX_US_MR__NBSTOP">
        <value name="1_BIT" caption="1 stop bit" value="0"/>
        <value name="1_5_BIT" caption="1.5 stop bit (SYNC = 0) or reserved (SYNC = 1)" value="1"/>
        <value name="2_BIT" caption="2 stop bits" value="2"/>
      </value-group>
      <value-group name="FLEX_US_MR__CHMODE">
        <value name="NORMAL" caption="Normal mode" value="0"/>
        <value name="AUTOMATIC" caption="Automatic Echo. Receiver input is connected to the TXD pin." value="1"/>
        <value name="LOCAL_LOOPBACK" caption="Local Loopback. Transmitter output is connected to the Receiver Input." value="2"/>
        <value name="REMOTE_LOOPBACK" caption="Remote Loopback. RXD pin is internally connected to the TXD pin." value="3"/>
      </value-group>
      <value-group name="FLEX_US_MR__MSBF">
        <value name="0" caption="Least significant bit is sent/received first." value="0"/>
        <value name="1" caption="Most significant bit is sent/received first." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__MODE9">
        <value name="0" caption="CHRL defines character length." value="0"/>
        <value name="1" caption="9-bit character length." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__CLKO">
        <value name="0" caption="The USART does not drive the SCK pin (Synchronous Slave mode or Asynchronous mode with external baud rate clock source)." value="0"/>
        <value name="1" caption="The USART drives the SCK pin if USCLKS does not select the external clock SCK (USART Synchronous Master mode)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__OVER">
        <value name="0" caption="16x Oversampling." value="0"/>
        <value name="1" caption="8x Oversampling." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__INACK">
        <value name="0" caption="The NACK is generated." value="0"/>
        <value name="1" caption="The NACK is not generated." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__DSNACK">
        <value name="0" caption="NACK is sent on the ISO line as soon as a parity error occurs in the received character (unless INACK is set)." value="0"/>
        <value name="1" caption="Successive parity errors are counted up to the value specified in the MAX_ITERATION field. These parity errors generate a NACK on the ISO line. As soon as this value is reached, no additional NACK is sent on the ISO line. The flag ITER is asserted." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__VAR_SYNC">
        <value name="0" caption="User defined configuration of command or data sync field depending on MODSYNC value." value="0"/>
        <value name="1" caption="The sync field is updated when a character is written into FLEX_US_THR." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__INVDATA">
        <value name="0" caption="The data field transmitted on TXD line is the same as the one written in FLEX_US_THR or the content read in FLEX_US_RHR is the same as RXD line. Normal mode of operation." value="0"/>
        <value name="1" caption="The data field transmitted on TXD line is inverted (voltage polarity only) compared to the value written in FLEX_US_THR or the content read in FLEX_US_RHR is inverted compared to what is received on RXD line (or ISO7816 IO line). Inverted mode of operation, useful for contactless card application. To be used with configuration bit MSBF." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__FILTER">
        <value name="0" caption="The USART does not filter the receive line." value="0"/>
        <value name="1" caption="The USART filters the receive line using a three-sample filter (1/16-bit clock) (2 over 3 majority)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__MAN">
        <value name="0" caption="Manchester encoder/decoder are disabled." value="0"/>
        <value name="1" caption="Manchester encoder/decoder are enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__MODSYNC">
        <value name="0" caption="The Manchester start bit is a 0 to 1 transition" value="0"/>
        <value name="1" caption="The Manchester start bit is a 1 to 0 transition." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MR__ONEBIT">
        <value name="0" caption="Start frame delimiter is COMMAND or DATA SYNC." value="0"/>
        <value name="1" caption="Start frame delimiter is one bit." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR_LIN__RXRDY">
        <value name="0" caption="No complete character has been received since the last read of FLEX_US_RHR or the receiver is disabled. If characters were being received when the receiver was disabled, RXRDY changes to 1 when the receiver is enabled." value="0"/>
        <value name="1" caption="At least one complete character has been received and FLEX_US_RHR has not yet been read." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__RXRDY">
        <value name="0" caption="No complete character has been received since the last read of FLEX_US_RHR or the receiver is disabled. If characters were received when the receiver was disabled, RXRDY changes to 1 when the receiver is enabled." value="0"/>
        <value name="0" caption="Receive FIFO is empty; no data to read" value="0"/>
        <value name="1" caption="At least one complete character has been received and FLEX_US_RHR has not yet been read." value="1"/>
        <value name="1" caption="At least one unread data is in the Receive FIFO" value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__TXRDY">
        <value name="0" caption="A character in FLEX_US_THR is waiting to be transferred to the Transmit Shift Register, or an STTBRK command has been requested, or the transmitter is disabled. As soon as the transmitter is enabled, TXRDY becomes 1." value="0"/>
        <value name="0" caption="Transmit FIFO is full and cannot accept more data" value="0"/>
        <value name="1" caption="There is no character in FLEX_US_THR." value="1"/>
        <value name="1" caption="Transmit FIFO is not full; one or more data can be written according to TXRDYM field configuration" value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR_LIN__TXRDY">
        <value name="0" caption="A character in FLEX_US_THR is waiting to be transferred to the Transmit Shift Register, or the transmitter is disabled. As soon as the transmitter is enabled, TXRDY becomes 1." value="0"/>
        <value name="1" caption="There is no character in FLEX_US_THR." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__RXBRK">
        <value name="0" caption="No break received or end of break detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="Break received or end of break detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__OVRE">
        <value name="0" caption="No overrun error has occurred since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one overrun error has occurred since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__FRAME">
        <value name="0" caption="No stop bit has been detected low since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one stop bit has been detected low since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__PARE">
        <value name="0" caption="No parity error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one parity error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__TIMEOUT">
        <value name="0" caption="There has not been a timeout since the last Start Timeout command (FLEX_US_CR.STTTO) or the Timeout Register is 0." value="0"/>
        <value name="1" caption="There has been a timeout since the last Start Timeout command (FLEX_US_CR.STTTO)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR_LIN__TIMEOUT">
        <value name="0" caption="There has not been a timeout since the last start timeout command (FLEX_US_CR.STTTO) or the Timeout Register is 0." value="0"/>
        <value name="1" caption="There has been a timeout since the last start timeout command (FLEX_US_CR.STTTO)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__TXEMPTY">
        <value name="0" caption="There are characters in either FLEX_US_THR or the Transmit Shift Register, or the transmitter is disabled." value="0"/>
        <value name="1" caption="There are no characters in FLEX_US_THR, nor in the Transmit Shift Register." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__ITER">
        <value name="0" caption="Maximum number of repetitions has not been reached since the last RSTIT command was issued." value="0"/>
        <value name="1" caption="Maximum number of repetitions has been reached since the last RSTIT command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINBK">
        <value name="0" caption="No LIN break has been sent since the last RSTSTA command was issued." value="0"/>
        <value name="0" caption="No LIN break has received sent since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one LIN break has been sent since the last RSTSTA." value="1"/>
        <value name="1" caption="At least one LIN break has been received since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__NACK">
        <value name="0" caption="Non acknowledge has not been detected since the last RSTNACK." value="0"/>
        <value name="1" caption="At least one non acknowledge has been detected since the last RSTNACK." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINID">
        <value name="0" caption="No LIN identifier has been sent since the last RSTSTA command was issued." value="0"/>
        <value name="0" caption="No LIN identifier has been received since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one LIN identifier has been sent since the last RSTSTA command was issued." value="1"/>
        <value name="1" caption="At least one LIN identifier has been received since the last RSTSTA." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINTC">
        <value name="0" caption="The USART is idle or a LIN transfer is ongoing." value="0"/>
        <value name="1" caption="A LIN transfer has been completed since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__CTSIC">
        <value name="0" caption="No input change has been detected on the CTS pin since the last read of FLEX_US_CSR." value="0"/>
        <value name="1" caption="At least one input change has been detected on the CTS pin since the last read of FLEX_US_CSR." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__CMP">
        <value name="0" caption="No received character matched the comparison criteria programmed in VAL1, VAL2 fields and CMPPAR bit in since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="A received character matched the comparison criteria since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__CTS">
        <value name="0" caption="CTS input is driven low." value="0"/>
        <value name="1" caption="CTS input is driven high." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINBLS">
        <value name="0" caption="LIN bus line is set to 0." value="0"/>
        <value name="1" caption="LIN bus line is set to 1." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__MANE">
        <value name="0" caption="No Manchester error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="At least one Manchester error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINBE">
        <value name="0" caption="No bit error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="A bit error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINISFE">
        <value name="0" caption="No LIN inconsistent synch field error has been detected since the last RSTSTA" value="0"/>
        <value name="1" caption="The USART is configured as a slave node and a LIN Inconsistent synch field error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINIPE">
        <value name="0" caption="No LIN identifier parity error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="A LIN identifier parity error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINCE">
        <value name="0" caption="No LIN checksum error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="A LIN checksum error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINSNRE">
        <value name="0" caption="No LIN slave not responding error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="A LIN slave not responding error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINSTE">
        <value name="0" caption="No LIN synch tolerance error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="A LIN synch tolerance error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CSR__LINHTE">
        <value name="0" caption="No LIN header timeout error has been detected since the last RSTSTA command was issued." value="0"/>
        <value name="1" caption="A LIN header timeout error has been detected since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_RHR__RXSYNH">
        <value name="0" caption="Last character received is a data." value="0"/>
        <value name="1" caption="Last character received is a command." value="1"/>
      </value-group>
      <value-group name="FLEX_US_THR__TXSYNH">
        <value name="0" caption="The next character sent is encoded as a data. Start frame delimiter is DATA SYNC." value="0"/>
        <value name="1" caption="The next character sent is encoded as a command. Start frame delimiter is COMMAND SYNC." value="1"/>
      </value-group>
      <value-group name="FLEX_US_BRGR__FP">
        <value name="0" caption="Fractional divider is disabled." value="0"/>
      </value-group>
      <value-group name="FLEX_US_RTOR__TO">
        <value name="0" caption="The receiver timeout is disabled." value="0"/>
      </value-group>
      <value-group name="FLEX_US_TTGR__TG">
        <value name="0" caption="The transmitter timeguard is disabled." value="0"/>
      </value-group>
      <value-group name="FLEX_US_FIDI__FI_DI_RATIO">
        <value name="0" caption="If ISO7816 mode is selected, the baud rate generator generates no signal." value="0"/>
      </value-group>
      <value-group name="FLEX_US_MAN__TX_PL">
        <value name="0" caption="The transmitter preamble pattern generation is disabled" value="0"/>
      </value-group>
      <value-group name="FLEX_US_MAN__TX_PP">
        <value name="ALL_ONE" caption="The preamble is composed of '1's" value="0"/>
        <value name="ALL_ZERO" caption="The preamble is composed of '0's" value="1"/>
        <value name="ZERO_ONE" caption="The preamble is composed of '01's" value="2"/>
        <value name="ONE_ZERO" caption="The preamble is composed of '10's" value="3"/>
      </value-group>
      <value-group name="FLEX_US_MAN__TX_MPOL">
        <value name="0" caption="Logic zero is coded as a zero-to-one transition, Logic one is coded as a one-to-zero transition." value="0"/>
        <value name="1" caption="Logic zero is coded as a one-to-zero transition, Logic one is coded as a zero-to-one transition." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MAN__RX_PL">
        <value name="0" caption="The receiver preamble pattern detection is disabled" value="0"/>
      </value-group>
      <value-group name="FLEX_US_MAN__RX_PP">
        <value name="ALL_ONE" caption="The preamble is composed of '1's" value="0"/>
        <value name="ALL_ZERO" caption="The preamble is composed of '0's" value="1"/>
        <value name="ZERO_ONE" caption="The preamble is composed of '01's" value="2"/>
        <value name="ONE_ZERO" caption="The preamble is composed of '10's" value="3"/>
      </value-group>
      <value-group name="FLEX_US_MAN__RX_MPOL">
        <value name="0" caption="Logic zero is coded as a zero-to-one transition, Logic one is coded as a one-to-zero transition." value="0"/>
        <value name="1" caption="Logic zero is coded as a one-to-zero transition, Logic one is coded as a zero-to-one transition." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MAN__DRIFT">
        <value name="0" caption="The USART cannot recover from an important clock drift" value="0"/>
        <value name="1" caption="The USART can recover from clock drift. The 16X Clock mode must be enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_US_MAN__RXIDLEV">
        <value name="0" caption="Receiver line idle value is 0." value="0"/>
        <value name="1" caption="Receiver line idle value is 1." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__NACT">
        <value name="PUBLISH" caption="The USART transmits the response." value="0"/>
        <value name="SUBSCRIBE" caption="The USART receives the response." value="1"/>
        <value name="IGNORE" caption="The USART does not transmit and does not receive the response." value="2"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__PARDIS">
        <value name="0" caption="In master node configuration, the identifier parity is computed and sent automatically. In master node and slave node configuration, the parity is checked automatically." value="0"/>
        <value name="1" caption="Whatever the node configuration is, the Identifier parity is not computed/sent and it is not checked." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__CHKDIS">
        <value name="0" caption="In master node configuration, the checksum is computed and sent automatically. In slave node configuration, the checksum is checked automatically." value="0"/>
        <value name="1" caption="Whatever the node configuration is, the checksum is not computed/sent and it is not checked." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__CHKTYP">
        <value name="0" caption="LIN 2.0 &quot;enhanced&quot; checksum" value="0"/>
        <value name="1" caption="LIN 1.3 &quot;classic&quot; checksum" value="1"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__DLM">
        <value name="0" caption="The response data length is defined by the DLC field of this register." value="0"/>
        <value name="1" caption="The response data length is defined by the bits 5 and 6 of the identifier (FLEX_US_LINIR.IDCHR)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__FSDIS">
        <value name="0" caption="The Frame Slot mode is enabled." value="0"/>
        <value name="1" caption="The Frame Slot mode is disabled." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__WKUPTYP">
        <value name="0" caption="Setting the LINWKUP bit in the control register sends a LIN 2.0 wakeup signal." value="0"/>
        <value name="1" caption="Setting the LINWKUP bit in the control register sends a LIN 1.3 wakeup signal." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__PDCM">
        <value name="0" caption="The LIN mode register FLEX_US_LINMR is not written by the DMAC." value="0"/>
        <value name="1" caption="The LIN mode register FLEX_US_LINMR (excepting that flag) is written by the DMAC." value="1"/>
      </value-group>
      <value-group name="FLEX_US_LINMR__SYNCDIS">
        <value name="0" caption="The synchronization procedure is performed in LIN slave node configuration." value="0"/>
        <value name="1" caption="The synchronization procedure is not performed in LIN slave node configuration." value="1"/>
      </value-group>
      <value-group name="FLEX_US_CMPR__CMPMODE">
        <value name="FLAG_ONLY" caption="Any character is received and comparison function drives CMP flag." value="0"/>
        <value name="START_CONDITION" caption="Comparison condition must be met to start reception." value="1"/>
        <value name="FILTER" caption="Comparison must be met to receive the current data only" value="2"/>
      </value-group>
      <value-group name="FLEX_US_CMPR__CMPPAR">
        <value name="0" caption="The parity is not checked and a bad parity cannot prevent from waking up the system." value="0"/>
        <value name="1" caption="The parity is checked and a matching condition on data can be cancelled by an error on parity bit, so no wakeup is performed." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FMR__TXRDYM">
        <value name="ONE_DATA" caption="TXRDY will be at level '1' when at least one data can be written in the Transmit FIFO." value="0"/>
        <value name="TWO_DATA" caption="TXRDY will be at level '1' when at least two data can be written in the Transmit FIFO." value="1"/>
        <value name="FOUR_DATA" caption="TXRDY will be at level '1' when at least four data can be written in the Transmit FIFO." value="2"/>
      </value-group>
      <value-group name="FLEX_US_FMR__RXRDYM">
        <value name="ONE_DATA" caption="RXRDY will be at level '1' when at least one unread data is in the Receive FIFO." value="0"/>
        <value name="TWO_DATA" caption="RXRDY will be at level '1' when at least two unread data are in the Receive FIFO." value="1"/>
        <value name="FOUR_DATA" caption="RXRDY will be at level '1' when at least four unread data are in the Receive FIFO." value="2"/>
      </value-group>
      <value-group name="FLEX_US_FMR__FRTSC">
        <value name="0" caption="RTS pin is not controlled by Receive FIFO thresholds." value="0"/>
        <value name="1" caption="RTS pin is controlled by Receive FIFO thresholds." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FLR__TXFL">
        <value name="0" caption="There is no data in the Transmit FIFO" value="0"/>
      </value-group>
      <value-group name="FLEX_US_FLR__RXFL">
        <value name="0" caption="There is no unread data in the Receive FIFO" value="0"/>
      </value-group>
      <value-group name="FLEX_US_FESR__TXFEF">
        <value name="0" caption="Transmit FIFO is not empty." value="0"/>
        <value name="1" caption="Transmit FIFO has been emptied since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__TXFFF">
        <value name="0" caption="Transmit FIFO is not full." value="0"/>
        <value name="1" caption="Transmit FIFO has been filled since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__TXFTHF">
        <value name="0" caption="Number of data in Transmit FIFO is above TXFTHRES threshold." value="0"/>
        <value name="1" caption="Number of data in Transmit FIFO has reached TXFTHRES threshold since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__RXFEF">
        <value name="0" caption="Receive FIFO is not empty." value="0"/>
        <value name="1" caption="Receive FIFO has been emptied since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__RXFFF">
        <value name="0" caption="Receive FIFO is not empty." value="0"/>
        <value name="1" caption="Receive FIFO has been filled since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__RXFTHF">
        <value name="0" caption="Number of unread data in Receive FIFO is below RXFTHRES threshold." value="0"/>
        <value name="1" caption="Number of unread data in Receive FIFO has reached RXFTHRES threshold since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__TXFPTEF">
        <value name="0" caption="No Transmit FIFO pointer occurred" value="0"/>
        <value name="1" caption="Transmit FIFO pointer error occurred. Transceiver must be reset" value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__RXFPTEF">
        <value name="0" caption="No Receive FIFO pointer occurred" value="0"/>
        <value name="1" caption="Receive FIFO pointer error occurred. Receiver must be reset" value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__TXFLOCK">
        <value name="0" caption="The Transmit FIFO is not locked." value="0"/>
        <value name="1" caption="The Transmit FIFO is locked." value="1"/>
      </value-group>
      <value-group name="FLEX_US_FESR__RXFTHF2">
        <value name="0" caption="Number of unread data in Receive FIFO is above RXFTHRES threshold." value="0"/>
        <value name="1" caption="Number of unread data in Receive FIFO has reached RXFTHRES2 threshold since the last RSTSTA command was issued." value="1"/>
      </value-group>
      <value-group name="FLEX_US_WPMR__WPEN">
        <value name="0" caption="Disables the write protection on configuration registers if WPKEY corresponds to 0x555341 (&quot;USA&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on configuration registers if WPKEY corresponds to 0x555341 (&quot;USA&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x555341 (&quot;USA&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x555341 (&quot;USA&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x555341 (&quot;USA&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x555341 (&quot;USA&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="FLEX_US_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0." value="0x555341"/>
      </value-group>
      <value-group name="FLEX_US_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of FLEX_US_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of FLEX_US_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__SPIEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the SPI to transfer and receive data." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__SPIDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the SPI." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Reset the SPI. A software-triggered hardware reset of the SPI interface is performed." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__REQCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the potential clock request currently issued by SPI, thus the potential system wakeup is cancelled." value="1"/>
        <value name="1" caption="Restarts the comparison trigger to enable FLEX_SPI_RDR loading." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__TXFCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Empties the Transmit FIFO." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__RXFCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Empties the Receive FIFO." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__LASTXFER">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The current NPCS will be de-asserted after the character written in TD has been transferred. When CSAAT is set, the communication with the current serial peripheral can be closed by raising the corresponding NPCS line as soon as TD transfer is completed." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__FIFOEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the Transmit and Receive FIFOs" value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CR__FIFODIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the Transmit and Receive FIFOs" value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__MSTR">
        <value name="0" caption="SPI is in Slave mode." value="0"/>
        <value name="1" caption="SPI is in Master mode." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__PS">
        <value name="0" caption="Fixed Peripheral Select" value="0"/>
        <value name="1" caption="Variable Peripheral Select" value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__PCSDEC">
        <value name="0" caption="The chip selects are directly connected to a peripheral device." value="0"/>
        <value name="1" caption="The four NPCS chip select lines are connected to a 4- to 16-bit decoder." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__BRSRCCLK">
        <value name="PERIPH_CLK" caption="The peripheral clock is the source clock for the bit rate generation." value="0x0"/>
        <value name="GCLK" caption="GCLK is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock." value="0x1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__MODFDIS">
        <value name="0" caption="Mode fault detection is enabled." value="0"/>
        <value name="1" caption="Mode fault detection is disabled." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__WDRBT">
        <value name="0" caption="No Effect. In Master mode, a transfer can be initiated regardless of the FLEX_SPI_RDR state." value="0"/>
        <value name="1" caption="In Master mode, a transfer can start only if FLEX_SPI_RDR is empty, i.e., does not contain any unread data. This mode prevents overrun error in reception." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__LLB">
        <value name="0" caption="Local loopback path disabled." value="0"/>
        <value name="1" caption="Local loopback path enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_MR__CMPMODE">
        <value name="FLAG_ONLY" caption="Any character is received and comparison function drives CMP flag." value="0x0"/>
        <value name="START_CONDITION" caption="Comparison condition must be met to start reception of all incoming characters until REQCLR is set." value="0x1"/>
      </value-group>
      <value-group name="FLEX_SPI_TDR__LASTXFER">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The current NPCS is de-asserted after the transfer of the character written in TD. When FLEX_SPI_CSRx.CSAAT is set, the communication with the current serial peripheral can be closed by raising the corresponding NPCS line as soon as TD transfer is completed." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__RDRF">
        <value name="0" caption="No data has been received since the last read of FLEX_SPI_RDR." value="0"/>
        <value name="0" caption="Receive FIFO is empty; no data to read" value="0"/>
        <value name="1" caption="Data has been received and the received data has been transferred from the internal shift register to FLEX_SPI_RDR since the last read of FLEX_SPI_RDR." value="1"/>
        <value name="1" caption="At least one unread data is in the Receive FIFO" value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__TDRE">
        <value name="0" caption="Data has been written to FLEX_SPI_TDR and not yet transferred to the internal shift register." value="0"/>
        <value name="0" caption="Transmit FIFO cannot accept more data." value="0"/>
        <value name="1" caption="The last data written to FLEX_SPI_TDR has been transferred to the internal shift register." value="1"/>
        <value name="1" caption="Transmit FIFO can accept data; one or more data can be written according to TXRDYM field configuration." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__MODF">
        <value name="0" caption="No mode fault has been detected since the last read of FLEX_SPI_SR." value="0"/>
        <value name="1" caption="A mode fault occurred since the last read of FLEX_SPI_SR." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__OVRES">
        <value name="0" caption="No overrun has been detected since the last read of FLEX_SPI_SR." value="0"/>
        <value name="1" caption="An overrun has occurred since the last read of FLEX_SPI_SR." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__NSSR">
        <value name="0" caption="No rising edge detected on NSS pin since the last read of FLEX_SPI_SR." value="0"/>
        <value name="1" caption="A rising edge occurred on NSS pin since the last read of FLEX_SPI_SR." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__TXEMPTY">
        <value name="0" caption="As soon as data is written in FLEX_SPI_TDR." value="0"/>
        <value name="1" caption="FLEX_SPI_TDR and internal shift register are empty. If a transfer delay has been defined, TXEMPTY is set after the end of this delay." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__UNDES">
        <value name="0" caption="No underrun has been detected since the last read of FLEX_SPI_SR." value="0"/>
        <value name="1" caption="A transfer starts whereas no data has been loaded in FLEX_SPI_TDR, cleared when FLEX_SPI_SR is read." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__CMP">
        <value name="0" caption="No received character matched the comparison criteria programmed in VAL1 and VAL2 fields in FLEX_SPI_CMPR since the last read of FLEX_SPI_SR." value="0"/>
        <value name="1" caption="A received character matched the comparison criteria since the last read of FLEX_SPI_SR." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__SFERR">
        <value name="0" caption="There is no frame error detected for a slave access since the last read of FLEX_SPI_SR." value="0"/>
        <value name="1" caption="In Slave mode, the chip select raised while the character defined in FLEX_SPI_CSR0.BITS was not complete." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__SPIENS">
        <value name="0" caption="SPI is disabled." value="0"/>
        <value name="1" caption="SPI is enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__TXFEF">
        <value name="0" caption="Transmit FIFO is not empty." value="0"/>
        <value name="1" caption="Transmit FIFO has been emptied since the last read of FLEX_SPI_SR." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__TXFFF">
        <value name="0" caption="Transmit FIFO is not full or TXFF flag has been cleared." value="0"/>
        <value name="1" caption="Transmit FIFO has been filled since the last read of FLEX_SPI_SR." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__TXFTHF">
        <value name="0" caption="Number of data in Transmit FIFO is above TXFTHRES threshold." value="0"/>
        <value name="1" caption="Number of data in Transmit FIFO has reached TXFTHRES threshold since the last read of FLEX_SPI_SR." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__RXFEF">
        <value name="0" caption="Receive FIFO is not empty or RXFE flag has been cleared." value="0"/>
        <value name="1" caption="Receive FIFO has been emptied (changing states from &quot;not empty&quot; to &quot;empty&quot;)." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__RXFFF">
        <value name="0" caption="Receive FIFO is not empty or RXFE flag has been cleared." value="0"/>
        <value name="1" caption="Receive FIFO has been filled (changing states from &quot;not full&quot; to &quot;full&quot;)." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__RXFTHF">
        <value name="0" caption="Number of unread data in Receive FIFO is below RXFTHRES threshold or RXFTH flag has been cleared." value="0"/>
        <value name="1" caption="Number of unread data in Receive FIFO has reached RXFTHRES threshold (changing states from &quot;below threshold&quot; to &quot;equal to or above threshold&quot;)." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__TXFPTEF">
        <value name="0" caption="No Transmit FIFO pointer occurred" value="0"/>
        <value name="1" caption="Transmit FIFO pointer error occurred. Transceiver must be reset" value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_SR__RXFPTEF">
        <value name="0" caption="No Receive FIFO pointer occurred" value="0"/>
        <value name="1" caption="Receive FIFO pointer error occurred. Receiver must be reset" value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CSR__CPOL">
        <value name="0" caption="The inactive state value of SPCK is logic level zero." value="0"/>
        <value name="1" caption="The inactive state value of SPCK is logic level one." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CSR__NCPHA">
        <value name="0" caption="Data are changed on the leading edge of SPCK and captured on the following edge of SPCK." value="0"/>
        <value name="1" caption="Data are captured on the leading edge of SPCK and changed on the following edge of SPCK." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CSR__CSNAAT">
        <value name="0" caption="The Peripheral Chip Select does not rise between two transfers if the FLEX_SPI_TDR is reloaded before the end of the first transfer and if the two transfers occur on the same Chip Select." value="0"/>
        <value name="1" caption="The Peripheral Chip Select rises systematically after each transfer performed on the same slave. It remains inactive after the end of transfer for a minimal duration of:" value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CSR__CSAAT">
        <value name="0" caption="The Peripheral Chip Select Line rises as soon as the last transfer is achieved." value="0"/>
        <value name="1" caption="The Peripheral Chip Select does not rise after the last transfer is achieved. It remains active until a new transfer is requested on a different chip select." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_CSR__BITS">
        <value name="8_BIT" caption="8 bits for transfer" value="0"/>
        <value name="9_BIT" caption="9 bits for transfer" value="1"/>
        <value name="10_BIT" caption="10 bits for transfer" value="2"/>
        <value name="11_BIT" caption="11 bits for transfer" value="3"/>
        <value name="12_BIT" caption="12 bits for transfer" value="4"/>
        <value name="13_BIT" caption="13 bits for transfer" value="5"/>
        <value name="14_BIT" caption="14 bits for transfer" value="6"/>
        <value name="15_BIT" caption="15 bits for transfer" value="7"/>
        <value name="16_BIT" caption="16 bits for transfer" value="8"/>
      </value-group>
      <value-group name="FLEX_SPI_FMR__TXRDYM">
        <value name="ONE_DATA" caption="TDRE will be at level '1' when at least one data can be written in the Transmit FIFO." value="0"/>
        <value name="TWO_DATA" caption="TDRE will be at level '1' when at least two data can be written in the Transmit FIFO." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_FMR__RXRDYM">
        <value name="ONE_DATA" caption="RDRF will be at level '1' when at least one unread data is in the Receive FIFO." value="0"/>
        <value name="TWO_DATA" caption="RDRF will be at level '1' when at least two unread data are in the Receive FIFO." value="1"/>
        <value name="FOUR_DATA" caption="RDRF will be at level '1' when at least four unread data are in the Receive FIFO." value="2"/>
      </value-group>
      <value-group name="FLEX_SPI_FLR__TXFL">
        <value name="0" caption="There is no data in the Transmit FIFO" value="0"/>
      </value-group>
      <value-group name="FLEX_SPI_FLR__RXFL">
        <value name="0" caption="There is no unread data in the Receive FIFO" value="0"/>
      </value-group>
      <value-group name="FLEX_SPI_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x535049 (&quot;SPI&quot; in ASCII)" value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x535049 (&quot;SPI&quot; in ASCII)" value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x535049 (&quot;SPI&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x535049 (&quot;SPI&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x535049 (&quot;SPI&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x535049 (&quot;SPI&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="FLEX_SPI_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0" value="0x535049"/>
      </value-group>
      <value-group name="FLEX_SPI_WPSR__WPVS">
        <value name="0" caption="No write protect violation has occurred since the last read of FLEX_SPI_WPSR." value="0"/>
        <value name="1" caption="A write protect violation has occurred since the last read of FLEX_SPI_WPSR. If this violation is an unauthorized" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__START">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="A frame beginning with a START bit is transmitted according to the features defined in the TWI Master Mode Register (FLEX_TWI_MMR)." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__STOP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="STOP condition is sent just after completing the current byte transmission in Master Read mode." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__MSEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the Master mode (MSDIS must be written to 0)." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__MSDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The Master mode is disabled, all pending data is transmitted. The shifter and holding characters (if it contains data) are transmitted in case of write operation. In read operation, the character being transferred must be completely received before disabling." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__SVEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the Slave mode (SVDIS must be written to 0)." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__SVDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The Slave mode is disabled. The shifter and holding characters (if it contains data) are transmitted in case of read operation. In write operation, the character being transferred must be completely received before disabling." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__QUICK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="If Master mode is enabled, a SMBus Quick Command is sent." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Equivalent to a system reset." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__HSEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="High-speed mode enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__HSDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="High-speed mode disabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__SMBEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="If SMBDIS = 0, SMBus mode enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__SMBDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="SMBus mode disabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__PECEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="SMBus PEC (CRC) generation and check enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__PECDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="SMBus PEC (CRC) generation and check disabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__PECRQ">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="A PEC check or transmission is requested." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__CLEAR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="If Master mode is enabled, send a bus clear command." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__ACMEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Alternative Command mode enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__ACMDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Alternative Command mode disabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__THRCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the Transmit Holding Register and set TXRDY, TXCOMP flags." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__TXFCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Empties the Transmit FIFO." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__RXFCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Empties the Receive FIFO." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__LOCKCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the TWI FSM lock." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__TXFLCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the Transmit FIFO Lock." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__FIFOEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable the Transmit and Receive FIFOs" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR_FIFO_ENABLED__FIFOEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable the Transmit and Receive FIFOs." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR__FIFODIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable the Transmit and Receive FIFOs" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CR_FIFO_ENABLED__FIFODIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable the Transmit and Receive FIFOs." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_MMR__IADRSZ">
        <value name="NONE" caption="No internal device address" value="0"/>
        <value name="1_BYTE" caption="One-byte internal device address" value="1"/>
        <value name="2_BYTE" caption="Two-byte internal device address" value="2"/>
        <value name="3_BYTE" caption="Three-byte internal device address" value="3"/>
      </value-group>
      <value-group name="FLEX_TWI_MMR__MREAD">
        <value name="0" caption="Master write direction." value="0"/>
        <value name="1" caption="Master read direction." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_MMR__NOAP">
        <value name="0" caption="A stop condition is sent automatically upon Not-Acknowledge error detection." value="0"/>
        <value name="1" caption="No automatic action is performed upon Not-Acknowledge error detection." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__NACKEN">
        <value name="0" caption="Normal value to be returned in the ACK cycle of the data phase in Slave Receiver mode." value="0"/>
        <value name="1" caption="NACK value to be returned in the ACK cycle of the data phase in Slave Receiver mode." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__SMDA">
        <value name="0" caption="Acknowledge of the SMBus Default Address disabled." value="0"/>
        <value name="1" caption="Acknowledge of the SMBus Default Address enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__SMHH">
        <value name="0" caption="Acknowledge of the SMBus Host Header disabled." value="0"/>
        <value name="1" caption="Acknowledge of the SMBus Host Header enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__SADAT">
        <value name="0" caption="Slave address is handled normally (will not trig RXRDY flag and will not fill FLEX_TWI_RHR upon reception)." value="0"/>
        <value name="1" caption="Slave address is handled as data field, RXRDY will be set and FLEX_TWI_RHR filled upon slave address reception." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__BSEL">
        <value name="0" caption="TWI analyzes the TWCK and TWD pins from its TWI bus." value="0"/>
        <value name="1" caption="TWI analyzes the TWCK pins TWD from consecutive index TWI peripheral of the product." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__SCLWSDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clock stretching disabled in Slave mode, OVRE and UNRE will indicate overrun and underrun." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__SNIFF">
        <value name="0" caption="Slave Sniffer mode is disabled." value="0"/>
        <value name="1" caption="Slave Sniffer mode is enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__SADR1EN">
        <value name="0" caption="Slave address 1 matching is disabled." value="0"/>
        <value name="1" caption="Slave address 1 matching is enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__SADR2EN">
        <value name="0" caption="Slave address 2 matching is disabled." value="0"/>
        <value name="1" caption="Slave address 2 matching is enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__SADR3EN">
        <value name="0" caption="Slave address 3 matching is disabled." value="0"/>
        <value name="1" caption="Slave address 3 matching is enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SMR__DATAMEN">
        <value name="0" caption="Data matching on first received data is disabled." value="0"/>
        <value name="1" caption="Data matching on first received data is enabled." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_CWGR__BRSRCCLK">
        <value name="PERIPH_CLK" caption="The peripheral clock is the source clock for the bit rate generation." value="0x0"/>
        <value name="GCLK" caption="GCLK is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock." value="0x1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR_FIFO_ENABLED__TXCOMP">
        <value name="0" caption="During the length of the current frame." value="0"/>
        <value name="0" caption="As soon as a Start is detected." value="0"/>
        <value name="1" caption="When both holding register and internal shifter are empty and STOP condition has been sent." value="1"/>
        <value name="1" caption="After a Stop or a Repeated Start + an address different from SADR is detected." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__TXCOMP">
        <value name="0" caption="During the length of the current frame." value="0"/>
        <value name="0" caption="As soon as a Start is detected." value="0"/>
        <value name="1" caption="When both the holding register and the internal shifter are empty and STOP condition has been sent." value="1"/>
        <value name="1" caption="After a Stop or a Repeated Start + an address different from SADR is detected." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__RXRDY">
        <value name="0" caption="No character has been received since the last FLEX_TWI_RHR read operation." value="0"/>
        <value name="0" caption="Receive FIFO is empty; no data to read" value="0"/>
        <value name="1" caption="A byte has been received in FLEX_TWI_RHR since the last read." value="1"/>
        <value name="1" caption="At least one unread data is in the Receive FIFO" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR_FIFO_ENABLED__RXRDY">
        <value name="0" caption="No character has been received since the last FLEX_TWI_RHR read operation." value="0"/>
        <value name="0" caption="Receive FIFO is empty; no data to read." value="0"/>
        <value name="1" caption="A byte has been received in FLEX_TWI_RHR since the last read." value="1"/>
        <value name="1" caption="At least one unread data is in the Receive FIFO." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__TXRDY">
        <value name="0" caption="The transmit holding register has not been transferred into the internal shifter. Set to 0 when writing into FLEX_TWI_THR." value="0"/>
        <value name="0" caption="As soon as data is written in FLEX_TWI_THR, until this data has been transmitted and acknowledged (ACK or NACK)." value="0"/>
        <value name="0" caption="Transmit FIFO is full and cannot accept more data" value="0"/>
        <value name="1" caption="As soon as a data byte is transferred from FLEX_TWI_THR to internal shifter or if a NACK error is detected, TXRDY is set at the same time as TXCOMP and NACK. TXRDY is also set when MSEN is set (enables TWI)." value="1"/>
        <value name="1" caption="Indicates that FLEX_TWI_THR is empty and that data has been transmitted and acknowledged." value="1"/>
        <value name="1" caption="Transmit FIFO is not full; one or more data can be written according to TXRDYM field configuration" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR_FIFO_ENABLED__TXRDY">
        <value name="0" caption="The transmit holding register has not been transferred into the internal shifter. Set to 0 when writing into FLEX_TWI_THR." value="0"/>
        <value name="0" caption="As soon as data is written in FLEX_TWI_THR, until this data has been transmitted and acknowledged (ACK or NACK)." value="0"/>
        <value name="0" caption="Transmit FIFO is full and cannot accept more data." value="0"/>
        <value name="1" caption="As soon as a data byte is transferred from FLEX_TWI_THR to internal shifter or if a NACK error is detected, TXRDY is set at the same time as TXCOMP and NACK. TXRDY is also set when MSEN is set (enables TWI)." value="1"/>
        <value name="1" caption="Indicates that FLEX_TWI_THR is empty and that data has been transmitted and acknowledged." value="1"/>
        <value name="1" caption="Transmit FIFO is not full; one or more data can be written according to TXRDYM field configuration." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SVREAD">
        <value name="0" caption="Indicates that a write access is performed by a master." value="0"/>
        <value name="1" caption="Indicates that a read access is performed by a master." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SVACC">
        <value name="0" caption="TWI is not addressed. SVACC is automatically cleared after a NACK or a STOP condition is detected." value="0"/>
        <value name="1" caption="Indicates that the address decoding sequence has matched (a master has sent SADR). SVACC remains high until a NACK or a STOP condition is detected." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__GACC">
        <value name="0" caption="No general call has been detected." value="0"/>
        <value name="1" caption="A general call has been detected. After the detection of general call, if need be, the user may acknowledge this access and decode the following bytes and respond according to the value of the bytes." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__OVRE">
        <value name="0" caption="FLEX_TWI_RHR has not been loaded while RXRDY was set." value="0"/>
        <value name="1" caption="FLEX_TWI_RHR has been loaded while RXRDY was set. Reset by read in FLEX_TWI_SR when TXCOMP is set." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__UNRE">
        <value name="0" caption="FLEX_TWI_THR has been filled on time." value="0"/>
        <value name="1" caption="FLEX_TWI_THR has not been filled on time." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR_FIFO_ENABLED__NACK">
        <value name="0" caption="Each data byte has been correctly received by the far-end side TWI slave component." value="0"/>
        <value name="0" caption="Each data byte has been correctly received by the master." value="0"/>
        <value name="1" caption="A data or address byte has not been acknowledged by the slave component. Set at the same time as TXCOMP." value="1"/>
        <value name="1" caption="In Read mode, a data byte has not been acknowledged by the master. When NACK is set the user must not fill FLEX_TWI_THR even if TXRDY is set, because it means that the master will stop the data transfer or re initiate it." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__NACK">
        <value name="0" caption="Each data byte has been correctly received by the far-end side TWI slave component." value="0"/>
        <value name="0" caption="Each data byte has been correctly received by the master." value="0"/>
        <value name="1" caption="A data or address byte has not been acknowledged by the slave component. Set at the same time as TXCOMP." value="1"/>
        <value name="1" caption="In Read mode, a data byte has not been acknowledged by the master. When NACK is set, the user must not fill FLEX_TWI_THR even if TXRDY is set, because it means that the master will stop the data transfer or reinitiate it." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__ARBLST">
        <value name="0" caption="Arbitration won." value="0"/>
        <value name="1" caption="Arbitration lost. Another master of the TWI bus has won the multi-master arbitration. TXCOMP is set at the same time." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SCLWS">
        <value name="0" caption="The clock is not stretched." value="0"/>
        <value name="1" caption="The clock is stretched. FLEX_TWI_THR / FLEX_TWI_RHR buffer is not filled / emptied before the transmission / reception of a new character." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__EOSACC">
        <value name="0" caption="A slave access is being performing." value="0"/>
        <value name="1" caption="The Slave Access is finished. End Of Slave Access is automatically set as soon as SVACC is reset." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__MCACK">
        <value name="0" caption="No master code has been received." value="0"/>
        <value name="1" caption="A master code has been received." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SMBAF">
        <value name="0" caption="No SMBus slave drives the SMBALERT line." value="0"/>
        <value name="1" caption="At least one SMBus slave drives the SMBALERT line." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__TOUT">
        <value name="0" caption="No SMBus timeout occurred." value="0"/>
        <value name="1" caption="SMBus timeout occurred." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__PECERR">
        <value name="0" caption="No SMBus PEC error occurred." value="0"/>
        <value name="1" caption="A SMBus PEC error occurred." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SMBDAM">
        <value name="0" caption="No SMBus Default Address received." value="0"/>
        <value name="1" caption="A SMBus Default Address was received." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SMBHHM">
        <value name="0" caption="No SMBus Host Header Address received." value="0"/>
        <value name="1" caption="A SMBus Host Header Address was received." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__LOCK">
        <value name="0" caption="The TWI is not locked." value="0"/>
        <value name="1" caption="The TWI is locked due to frame errors (see Section 10.3.14 &quot;Handling Errors in Alternative Command&quot; and Section 10.6 &quot;TWI FIFOs&quot;)." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__TXFLOCK">
        <value name="0" caption="The Transmit FIFO is not locked." value="0"/>
        <value name="1" caption="The Transmit FIFO is locked." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SCL">
        <value name="0" caption="SCL line sampled value is '0'." value="0"/>
        <value name="1" caption="SCL line sampled value is '1.'" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SDA">
        <value name="0" caption="SDA line sampled value is '0'." value="0"/>
        <value name="1" caption="SDA line sampled value is '1'." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_SR__SR">
        <value name="0" caption="No repeated start has been detected since last FLEX_TWI_SR read." value="0"/>
        <value name="1" caption="At least one repeated start has been detected since last FLEX_TWI_SR read." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_RHR__SSTATE">
        <value name="NOSTART" caption="No START detected with the logged data" value="0"/>
        <value name="START" caption="START (S) detected with the logged data" value="1"/>
        <value name="RSTART" caption="Repeated START (Sr) detected with the logged data" value="2"/>
        <value name="UNDEF" caption="Not defined" value="3"/>
      </value-group>
      <value-group name="FLEX_TWI_RHR__PSTATE">
        <value name="0" caption="No STOP (P) detected after previous logged data." value="0"/>
        <value name="1" caption="Stop detected (P) after previous logged data." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_RHR__ASTATE">
        <value name="NONE" caption="No Acknowledge or Nacknowledge detected after previously logged data" value="0"/>
        <value name="ACK" caption="Acknowledge (A) detected after previously logged data" value="1"/>
        <value name="NACK" caption="Nacknowledge (NA) detected after previously logged data" value="2"/>
        <value name="UNDEF" caption="Not defined" value="3"/>
      </value-group>
      <value-group name="FLEX_TWI_SMBTR__TLOWS">
        <value name="0" caption="TLOW:SEXT timeout check disabled." value="0"/>
      </value-group>
      <value-group name="FLEX_TWI_SMBTR__TLOWM">
        <value name="0" caption="TLOW:MEXT timeout check disabled." value="0"/>
      </value-group>
      <value-group name="FLEX_TWI_ACR__DATAL">
        <value name="0" caption="No data to send (see Section 10.3.11 &quot;SMBus Quick Command (Master Mode Only)&quot;)." value="0"/>
      </value-group>
      <value-group name="FLEX_TWI_ACR__DIR">
        <value name="0" caption="Write direction." value="0"/>
        <value name="1" caption="Read direction." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_ACR__PEC">
        <value name="0" caption="The transfer does not use a PEC byte." value="0"/>
        <value name="1" caption="The transfer uses a PEC byte." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_ACR__NDATAL">
        <value name="0" caption="No data to send (see Section 10.3.11 &quot;SMBus Quick Command (Master Mode Only)&quot;)." value="0"/>
      </value-group>
      <value-group name="FLEX_TWI_ACR__NDIR">
        <value name="0" caption="Write direction." value="0"/>
        <value name="1" caption="Read direction." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_ACR__NPEC">
        <value name="0" caption="The next transfer does not use a PEC byte." value="0"/>
        <value name="1" caption="The next transfer uses a PEC byte." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FILTR__FILT">
        <value name="0" caption="No filtering applied on TWI inputs." value="0"/>
        <value name="1" caption="TWI input filtering is active. (Only in Standard and Fast modes)" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FILTR__PADFEN">
        <value name="0" caption="PAD analog filter is disabled." value="0"/>
        <value name="1" caption="PAD analog filter is enabled. (The analog filter must be enabled if High-speed mode is enabled.)" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FILTR__THRES">
        <value name="0" caption="No filtering applied on TWI inputs." value="0"/>
      </value-group>
      <value-group name="FLEX_TWI_FMR__TXRDYM">
        <value name="ONE_DATA" caption="TXRDY will be at level '1' when at least one data can be written in the Transmit FIFO." value="0"/>
        <value name="TWO_DATA" caption="TXRDY will be at level '1' when at least two data can be written in the Transmit FIFO." value="1"/>
        <value name="FOUR_DATA" caption="TXRDY will be at level '1' when at least four data can be written in the Transmit FIFO." value="2"/>
      </value-group>
      <value-group name="FLEX_TWI_FMR__RXRDYM">
        <value name="ONE_DATA" caption="RXRDY will be at level '1' when at least one unread data is in the Receive FIFO." value="0"/>
        <value name="TWO_DATA" caption="RXRDY will be at level '1' when at least two unread data are in the Receive FIFO." value="1"/>
        <value name="FOUR_DATA" caption="RXRDY will be at level '1' when at least four unread data are in the Receive FIFO." value="2"/>
      </value-group>
      <value-group name="FLEX_TWI_FLR__TXFL">
        <value name="0" caption="There is no data in the Transmit FIFO" value="0"/>
      </value-group>
      <value-group name="FLEX_TWI_FLR__RXFL">
        <value name="0" caption="There is no unread data in the Receive FIFO" value="0"/>
      </value-group>
      <value-group name="FLEX_TWI_FSR__TXFEF">
        <value name="0" caption="Transmit FIFO is not empty." value="0"/>
        <value name="1" caption="Transmit FIFO has been emptied since the last read of FLEX_TWI_FSR." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FSR__TXFFF">
        <value name="0" caption="Transmit FIFO is not full." value="0"/>
        <value name="1" caption="Transmit FIFO has been filled since the last read of FLEX_TWI_FSR." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FSR__TXFTHF">
        <value name="0" caption="Number of data in Transmit FIFO is above TXFTHRES threshold." value="0"/>
        <value name="1" caption="Number of data in Transmit FIFO has reached TXFTHRES threshold since the last read of FLEX_TWI_FSR." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FSR__RXFEF">
        <value name="0" caption="Receive FIFO is not empty." value="0"/>
        <value name="1" caption="Receive FIFO has been emptied since the last read of FLEX_TWI_FSR." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FSR__RXFFF">
        <value name="0" caption="Receive FIFO is not empty." value="0"/>
        <value name="1" caption="Receive FIFO has been filled since the last read of FLEX_TWI_FSR." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FSR__RXFTHF">
        <value name="0" caption="Number of unread data in Receive FIFO is below RXFTHRES threshold." value="0"/>
        <value name="1" caption="Number of unread data in Receive FIFO has reached RXFTHRES threshold since the last read of FLEX_TWI_FSR." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FSR__TXFPTEF">
        <value name="0" caption="No Transmit FIFO pointer occurred" value="0"/>
        <value name="1" caption="Transmit FIFO pointer error occurred. Transceiver must be reset" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_FSR__RXFPTEF">
        <value name="0" caption="No Receive FIFO pointer occurred" value="0"/>
        <value name="1" caption="Receive FIFO pointer error occurred. Receiver must be reset" value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x545749 (&quot;TWI&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x545749 (&quot;TWI&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x545749 (&quot;TWI&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x545749 (&quot;TWI&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x545749 (&quot;TWI&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x545749 (&quot;TWI&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="FLEX_TWI_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0" value="0x545749"/>
      </value-group>
      <value-group name="FLEX_TWI_WPSR__WPVS">
        <value name="0" caption="No Write Protection Violation has occurred since the last read of FLEX_TWI_WPSR." value="0"/>
        <value name="1" caption="A Write Protection Violation has occurred since the last read of FLEX_TWI_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
    </module>
    <module name="GMAC" id="44114" version="r1p09" caption="Gigabit Ethernet MAC">
      <register-group name="GMAC_ST2CW" size="0x08">
        <register name="GMAC_ST2CW0R" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Screening Type 2 Compare Word 0 Register ">
          <bitfield name="MASKVAL" caption="Mask Value" mask="0xFFFF"/>
          <bitfield name="COMPVAL" caption="Compare Value" mask="0xFFFF0000"/>
        </register>
        <register name="GMAC_ST2CW1R" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Screening Type 2 Compare Word 1 Register ">
          <bitfield name="OFFSVAL" caption="Offset Value in Bytes" mask="0x7F"/>
          <bitfield name="OFFSSTRT" caption="Ethernet Frame Offset Start" mask="0x180" values="GMAC_ST2CW1R__OFFSSTRT"/>
          <bitfield name="DISMASK" caption="Disable Mask" mask="0x200" values="GMAC_ST2CW1R__DISMASK"/>
        </register>
      </register-group>
      <register-group name="GMAC" caption="Gigabit Ethernet MAC">
        <register name="GMAC_NCR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Network Control Register">
          <bitfield name="LBL" caption="Loop Back Local" mask="0x2"/>
          <bitfield name="RXEN" caption="Receive Enable" mask="0x4"/>
          <bitfield name="TXEN" caption="Transmit Enable" mask="0x8"/>
          <bitfield name="MPE" caption="Management Port Enable" mask="0x10"/>
          <bitfield name="CLRSTAT" caption="Clear Statistics Registers" mask="0x20"/>
          <bitfield name="INCSTAT" caption="Increment Statistics Registers" mask="0x40"/>
          <bitfield name="WESTAT" caption="Write Enable for Statistics Registers" mask="0x80"/>
          <bitfield name="BP" caption="Back pressure" mask="0x100"/>
          <bitfield name="TSTART" caption="Start Transmission" mask="0x200"/>
          <bitfield name="THALT" caption="Transmit Halt" mask="0x400"/>
          <bitfield name="TXPF" caption="Transmit Pause Frame" mask="0x800"/>
          <bitfield name="TXZQPF" caption="Transmit Zero Quantum Pause Frame" mask="0x1000"/>
          <bitfield name="SRTSM" caption="Store Receive Timestamp to Memory" mask="0x8000" values="GMAC_NCR__SRTSM"/>
          <bitfield name="ENPBPR" caption="Enable PFC Priority-based Pause Reception" mask="0x10000"/>
          <bitfield name="TXPBPF" caption="Transmit PFC Priority-based Pause Frame" mask="0x20000"/>
          <bitfield name="FNP" caption="Flush Next Packet" mask="0x40000"/>
          <bitfield name="TXLPIEN" caption="Enable LPI Transmission" mask="0x80000"/>
          <bitfield name="PTPUNIENA" caption="Detection of Unicast PTP Frames Enable" mask="0x100000"/>
          <bitfield name="STUDPOFFSET" caption="Store UDP Offset" mask="0x400000" values="GMAC_NCR__STUDPOFFSET"/>
          <bitfield name="OSSMODE" caption="One Step Sync Mode" mask="0x1000000" values="GMAC_NCR__OSSMODE"/>
          <bitfield name="PFCCTL" caption="Multiple PFC Pause quantum Enable" mask="0x2000000" values="GMAC_NCR__PFCCTL"/>
          <bitfield name="EXTSELRQEN" caption="External Selection of Receive Queue Enable" mask="0x4000000"/>
          <bitfield name="OSSCORR" caption="OSS Correction Field" mask="0x8000000" values="GMAC_NCR__OSSCORR"/>
          <bitfield name="MIIONRGMII" caption="" mask="0x10000000"/>
          <bitfield name="IFGQAVCRED" caption="IFG Eats QAV Credit" mask="0x40000000"/>
        </register>
        <register name="GMAC_NCFGR" offset="0x4" rw="RW" size="4" initval="0x00080000" caption="Network Configuration Register">
          <bitfield name="SPD" caption="Speed" mask="0x1"/>
          <bitfield name="FD" caption="Full Duplex" mask="0x2"/>
          <bitfield name="DNVLAN" caption="Discard Non-VLAN FRAMES" mask="0x4"/>
          <bitfield name="JFRAME" caption="Jumbo Frame Size" mask="0x8"/>
          <bitfield name="CAF" caption="Copy All Frames" mask="0x10"/>
          <bitfield name="NBC" caption="No Broadcast" mask="0x20"/>
          <bitfield name="MTIHEN" caption="Multicast Hash Enable" mask="0x40"/>
          <bitfield name="UNIHEN" caption="Unicast Hash Enable" mask="0x80"/>
          <bitfield name="MAXFS" caption="1536 Maximum Frame Size" mask="0x100"/>
          <bitfield name="GBE" caption="Gigabit Mode Enable" mask="0x400" values="GMAC_NCFGR__GBE"/>
          <bitfield name="RTY" caption="Retry Test" mask="0x1000"/>
          <bitfield name="PEN" caption="Pause Enable" mask="0x2000"/>
          <bitfield name="RXBUFO" caption="Receive Buffer Offset" mask="0xC000"/>
          <bitfield name="LFERD" caption="Length Field Error Frame Discard" mask="0x10000"/>
          <bitfield name="RFCS" caption="Remove FCS" mask="0x20000"/>
          <bitfield name="CLK" caption="MDC CLock Division" mask="0x1C0000" values="GMAC_NCFGR__CLK"/>
          <bitfield name="DBW" caption="Data Bus Width" mask="0x600000"/>
          <bitfield name="DCPF" caption="Disable Copy of Pause Frames" mask="0x800000"/>
          <bitfield name="RXCOEN" caption="Receive Checksum Offload Enable" mask="0x1000000"/>
          <bitfield name="EFRHD" caption="Enable Frames Received in Half Duplex" mask="0x2000000"/>
          <bitfield name="IRXFCS" caption="Ignore RX FCS" mask="0x4000000"/>
          <bitfield name="IPGSEN" caption="IP Stretch Enable" mask="0x10000000"/>
          <bitfield name="RXBP" caption="Receive Bad Preamble" mask="0x20000000"/>
          <bitfield name="IRXER" caption="Ignore IPG GRXER" mask="0x40000000"/>
        </register>
        <register name="GMAC_NSR" offset="0x8" rw="R" size="4" initval="0x00000004" caption="Network Status Register">
          <bitfield name="MDIO" caption="MDIO Input Status" mask="0x2"/>
          <bitfield name="IDLE" caption="PHY Management Logic Idle" mask="0x4"/>
          <bitfield name="PFCPAUSN" caption="PFC Pause Negotiated" mask="0x40"/>
          <bitfield name="RXLPIS" caption="LPI Indication" mask="0x80"/>
        </register>
        <register name="GMAC_UR" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="User Register">
          <bitfield name="MIM" caption="Media Interface Mode" mask="0x3" values="GMAC_UR__MIM"/>
          <bitfield name="REFCLK" caption="Reference Clock Selection" mask="0x4" values="GMAC_UR__REFCLK"/>
          <bitfield name="HDFLCTLEN" caption="Half Duplex Flow Control Enable" mask="0x40" values="GMAC_UR__HDFLCTLEN"/>
        </register>
        <register name="GMAC_DCFGR" offset="0x10" rw="RW" size="4" initval="0x00020004" caption="DMA Configuration Register">
          <bitfield name="FBLDO" caption="Fixed Burst Length for DMA Data Operations:" mask="0x1F" values="GMAC_DCFGR__FBLDO"/>
          <bitfield name="ESMA" caption="Endian Swap Mode Enable for Management Descriptor Accesses" mask="0x40"/>
          <bitfield name="ESPA" caption="Endian Swap Mode Enable for Packet Data Accesses" mask="0x80"/>
          <bitfield name="RXBMS" caption="Receiver Packet Buffer Memory Size Select" mask="0x300" values="GMAC_DCFGR__RXBMS"/>
          <bitfield name="TXPBMS" caption="Transmitter Packet Buffer Memory Size Select" mask="0x400" values="GMAC_DCFGR__TXPBMS"/>
          <bitfield name="TXCOEN" caption="Transmitter Checksum Generation Offload Enable" mask="0x800"/>
          <bitfield name="INFLASTEN" caption="Infinite Size for Last Buffer Enable" mask="0x1000"/>
          <bitfield name="CRCERRREP" caption="CRC Errors Report" mask="0x2000" values="GMAC_DCFGR__CRCERRREP"/>
          <bitfield name="DRBS" caption="DMA Receive Buffer Size" mask="0xFF0000" values="GMAC_DCFGR__DRBS"/>
          <bitfield name="DDRP" caption="DMA Discard Receive Packets" mask="0x1000000"/>
          <bitfield name="RXBD_EXTENDED" caption="Receive Buffer Descriptor Extended Mode" mask="0x10000000" values="GMAC_DCFGR__RXBD_EXTENDED"/>
          <bitfield name="TXBD_EXTENDED" caption="Transmit Buffer Descriptor Extended Mode" mask="0x20000000" values="GMAC_DCFGR__TXBD_EXTENDED"/>
        </register>
        <register name="GMAC_TSR" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Transmit Status Register">
          <bitfield name="UBR" caption="Used Bit Read" mask="0x1"/>
          <bitfield name="COL" caption="Collision Occurred" mask="0x2"/>
          <bitfield name="RLE" caption="Retry Limit Exceeded" mask="0x4"/>
          <bitfield name="TXGO" caption="Transmit Go" mask="0x8"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to AHB Error" mask="0x10"/>
          <bitfield name="TXCOMP" caption="Transmit Complete" mask="0x20"/>
          <bitfield name="LCO" caption="Late Collision Occurred" mask="0x80"/>
          <bitfield name="HRESP" caption="HRESP Not OK" mask="0x100"/>
        </register>
        <register name="GMAC_RBQB" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Receive Buffer Queue Base Address Register">
          <bitfield name="RXQDIS" caption="Receive Queue Disable" mask="0x1" values="GMAC_RBQB__RXQDIS"/>
          <bitfield name="ADDR" caption="Receive Buffer Queue Base Address" mask="0xFFFFFFFC"/>
        </register>
        <register name="GMAC_TBQB" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="Transmit Buffer Queue Base Address Register">
          <bitfield name="TXQDIS" caption="" mask="0x1"/>
          <bitfield name="ADDR" caption="Transmit Buffer Queue Base Address" mask="0xFFFFFFFC" values="GMAC_TBQB__ADDR"/>
        </register>
        <register name="GMAC_RSR" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Receive Status Register">
          <bitfield name="BNA" caption="Buffer Not Available" mask="0x1"/>
          <bitfield name="REC" caption="Frame Received" mask="0x2"/>
          <bitfield name="RXOVR" caption="Receive Overrun" mask="0x4"/>
          <bitfield name="HNO" caption="HRESP Not OK" mask="0x8"/>
        </register>
        <register name="GMAC_ISR" offset="0x24" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="MFS" caption="Management Frame Sent" mask="0x1"/>
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="TXUBR" caption="TX Used Bit Read" mask="0x8"/>
          <bitfield name="TUR" caption="Transmit Underrun" mask="0x10"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to AHB Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="ROVR" caption="Receive Overrun" mask="0x400"/>
          <bitfield name="HRESP" caption="HRESP Not OK" mask="0x800"/>
          <bitfield name="PFNZ" caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x1000"/>
          <bitfield name="PTZ" caption="Pause Time Zero" mask="0x2000"/>
          <bitfield name="PFTR" caption="Pause Frame Transmitted" mask="0x4000"/>
          <bitfield name="DRQFR" caption="PTP Delay Request Frame Received" mask="0x40000"/>
          <bitfield name="SFR" caption="PTP Sync Frame Received" mask="0x80000"/>
          <bitfield name="DRQFT" caption="PTP Delay Request Frame Transmitted" mask="0x100000"/>
          <bitfield name="SFT" caption="PTP Sync Frame Transmitted" mask="0x200000"/>
          <bitfield name="PDRQFR" caption="PDelay Request Frame Received" mask="0x400000"/>
          <bitfield name="PDRSFR" caption="PDelay Response Frame Received" mask="0x800000"/>
          <bitfield name="PDRQFT" caption="PDelay Request Frame Transmitted" mask="0x1000000"/>
          <bitfield name="PDRSFT" caption="PDelay Response Frame Transmitted" mask="0x2000000"/>
          <bitfield name="SRI" caption="TSU Seconds Register Increment" mask="0x4000000"/>
          <bitfield name="RXLPISBC" caption="Receive LPI indication Status Bit Change" mask="0x8000000"/>
          <bitfield name="WOL" caption="Wake On LAN" mask="0x10000000"/>
          <bitfield name="TSUTIMCOMP" caption="TSU Timer Comparison" mask="0x20000000"/>
        </register>
        <register name="GMAC_IER" offset="0x28" rw="W" size="4" atomic-op="set:GMAC_IMR" caption="Interrupt Enable Register">
          <bitfield name="MFS" caption="Management Frame Sent" mask="0x1"/>
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="TXUBR" caption="TX Used Bit Read" mask="0x8"/>
          <bitfield name="TUR" caption="Transmit Underrun" mask="0x10"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to AHB Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="ROVR" caption="Receive Overrun" mask="0x400"/>
          <bitfield name="HRESP" caption="HRESP Not OK" mask="0x800"/>
          <bitfield name="PFNZ" caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x1000"/>
          <bitfield name="PTZ" caption="Pause Time Zero" mask="0x2000"/>
          <bitfield name="PFTR" caption="Pause Frame Transmitted" mask="0x4000"/>
          <bitfield name="EXINT" caption="External Interrupt" mask="0x8000"/>
          <bitfield name="DRQFR" caption="PTP Delay Request Frame Received" mask="0x40000"/>
          <bitfield name="SFR" caption="PTP Sync Frame Received" mask="0x80000"/>
          <bitfield name="DRQFT" caption="PTP Delay Request Frame Transmitted" mask="0x100000"/>
          <bitfield name="SFT" caption="PTP Sync Frame Transmitted" mask="0x200000"/>
          <bitfield name="PDRQFR" caption="PDelay Request Frame Received" mask="0x400000"/>
          <bitfield name="PDRSFR" caption="PDelay Response Frame Received" mask="0x800000"/>
          <bitfield name="PDRQFT" caption="PDelay Request Frame Transmitted" mask="0x1000000"/>
          <bitfield name="PDRSFT" caption="PDelay Response Frame Transmitted" mask="0x2000000"/>
          <bitfield name="SRI" caption="TSU Seconds Register Increment" mask="0x4000000"/>
          <bitfield name="RXLPISBC" caption="Enable RX LPI Indication" mask="0x8000000"/>
          <bitfield name="WOL" caption="Wake On LAN" mask="0x10000000"/>
          <bitfield name="TSUTIMCOMP" caption="TSU Timer Comparison" mask="0x20000000"/>
        </register>
        <register name="GMAC_IDR" offset="0x2C" rw="W" size="4" atomic-op="clear:GMAC_IMR" caption="Interrupt Disable Register">
          <bitfield name="MFS" caption="Management Frame Sent" mask="0x1"/>
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="TXUBR" caption="TX Used Bit Read" mask="0x8"/>
          <bitfield name="TUR" caption="Transmit Underrun" mask="0x10"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to AHB Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="ROVR" caption="Receive Overrun" mask="0x400"/>
          <bitfield name="HRESP" caption="HRESP Not OK" mask="0x800"/>
          <bitfield name="PFNZ" caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x1000"/>
          <bitfield name="PTZ" caption="Pause Time Zero" mask="0x2000"/>
          <bitfield name="PFTR" caption="Pause Frame Transmitted" mask="0x4000"/>
          <bitfield name="EXINT" caption="External Interrupt" mask="0x8000"/>
          <bitfield name="DRQFR" caption="PTP Delay Request Frame Received" mask="0x40000"/>
          <bitfield name="SFR" caption="PTP Sync Frame Received" mask="0x80000"/>
          <bitfield name="DRQFT" caption="PTP Delay Request Frame Transmitted" mask="0x100000"/>
          <bitfield name="SFT" caption="PTP Sync Frame Transmitted" mask="0x200000"/>
          <bitfield name="PDRQFR" caption="PDelay Request Frame Received" mask="0x400000"/>
          <bitfield name="PDRSFR" caption="PDelay Response Frame Received" mask="0x800000"/>
          <bitfield name="PDRQFT" caption="PDelay Request Frame Transmitted" mask="0x1000000"/>
          <bitfield name="PDRSFT" caption="PDelay Response Frame Transmitted" mask="0x2000000"/>
          <bitfield name="SRI" caption="TSU Seconds Register Increment" mask="0x4000000"/>
          <bitfield name="RXLPISBC" caption="Enable RX LPI Indication" mask="0x8000000"/>
          <bitfield name="WOL" caption="Wake On LAN" mask="0x10000000"/>
          <bitfield name="TSUTIMCOMP" caption="TSU Timer Comparison" mask="0x20000000"/>
        </register>
        <register name="GMAC_IMR" offset="0x30" rw="RW" size="4" initval="0x07FFFFFF" caption="Interrupt Mask Register">
          <bitfield name="MFS" caption="Management Frame Sent" mask="0x1"/>
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="TXUBR" caption="TX Used Bit Read" mask="0x8"/>
          <bitfield name="TUR" caption="Transmit Underrun" mask="0x10"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to AHB Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="ROVR" caption="Receive Overrun" mask="0x400"/>
          <bitfield name="HRESP" caption="HRESP Not OK" mask="0x800"/>
          <bitfield name="PFNZ" caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x1000"/>
          <bitfield name="PTZ" caption="Pause Time Zero" mask="0x2000"/>
          <bitfield name="PFTR" caption="Pause Frame Transmitted" mask="0x4000"/>
          <bitfield name="EXINT" caption="External Interrupt" mask="0x8000"/>
          <bitfield name="DRQFR" caption="PTP Delay Request Frame Received" mask="0x40000"/>
          <bitfield name="SFR" caption="PTP Sync Frame Received" mask="0x80000"/>
          <bitfield name="DRQFT" caption="PTP Delay Request Frame Transmitted" mask="0x100000"/>
          <bitfield name="SFT" caption="PTP Sync Frame Transmitted" mask="0x200000"/>
          <bitfield name="PDRQFR" caption="PDelay Request Frame Received" mask="0x400000"/>
          <bitfield name="PDRSFR" caption="PDelay Response Frame Received" mask="0x800000"/>
          <bitfield name="PDRQFT" caption="PDelay Request Frame Transmitted" mask="0x1000000"/>
          <bitfield name="PDRSFT" caption="PDelay Response Frame Transmitted" mask="0x2000000"/>
          <bitfield name="SRI" caption="TSU Seconds Register Increment" mask="0x4000000"/>
          <bitfield name="RXLPISBC" caption="Enable RX LPI Indication" mask="0x8000000"/>
          <bitfield name="WOL" caption="Wake On LAN" mask="0x10000000"/>
          <bitfield name="TSUTIMCOMP" caption="TSU Timer Comparison" mask="0x20000000"/>
        </register>
        <register name="GMAC_MAN" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="PHY Maintenance Register">
          <bitfield name="DATA" caption="PHY Data" mask="0xFFFF"/>
          <bitfield name="WTN" caption="Write Ten" mask="0x30000"/>
          <bitfield name="REGA" caption="Register Address" mask="0x7C0000"/>
          <bitfield name="PHYA" caption="PHY Address" mask="0xF800000"/>
          <bitfield name="OP" caption="Operation" mask="0x30000000" values="GMAC_MAN__OP"/>
          <bitfield name="CLTTO" caption="Clause 22 Operation" mask="0x40000000" values="GMAC_MAN__CLTTO"/>
          <bitfield name="WZO" caption="Write ZERO" mask="0x80000000"/>
        </register>
        <register name="GMAC_RPQ" offset="0x38" rw="R" size="4" initval="0x00000000" caption="Received Pause Quantum Register">
          <bitfield name="RPQ" caption="Received Pause Quantum" mask="0xFFFF"/>
        </register>
        <register name="GMAC_TPQ" offset="0x3C" rw="RW" size="4" initval="0x0000FFFF" caption="Transmit Pause Quantum Register">
          <bitfield name="TPQ" caption="Transmit Pause Quantum" mask="0xFFFF"/>
          <bitfield name="P1TPQ" caption="Priority 1 Transmit Pause Quantum" mask="0xFFFF0000"/>
        </register>
        <register name="GMAC_TPSF" offset="0x40" rw="RW" size="4" initval="0x00000FFF" caption="TX Partial Store and Forward Register">
          <bitfield name="TPB1ADR" caption="Transmit Partial Store and Forward Address" mask="0xFFF"/>
          <bitfield name="ENTXP" caption="Enable TX Partial Store and Forward Operation" mask="0x80000000"/>
        </register>
        <register name="GMAC_RPSF" offset="0x44" rw="RW" size="4" initval="0x00000FFF" caption="RX Partial Store and Forward Register">
          <bitfield name="RPB1ADR" caption="Receive Partial Store and Forward Address" mask="0x7FF"/>
          <bitfield name="ENRXP" caption="Enable RX Partial Store and Forward Operation" mask="0x80000000"/>
        </register>
        <register name="GMAC_RJFML" offset="0x48" rw="RW" size="4" initval="0x00003FFF" caption="RX Jumbo Frame Max Length Register">
          <bitfield name="FML" caption="Frame Max Length" mask="0x3FFF"/>
        </register>
        <register name="GMAC_AMP" offset="0x54" rw="RW" size="4" initval="0x00000000" caption="AXI Max Pipeline">
          <bitfield name="AR2R_MAX_PIPELINE" caption="AR to R Max Pipeline" mask="0xFF"/>
          <bitfield name="AW2W_MAX_PIPELINE" caption="AW to W Max Pipeline" mask="0xFF00"/>
          <bitfield name="USE_FROM" caption="Use AW to W or to B" mask="0x10000" values="GMAC_AMP__USE_FROM"/>
        </register>
        <register name="GMAC_INTM" offset="0x5C" rw="RW" size="4" initval="0x00000000" caption="GMAC Interrupt Moderation Register">
          <bitfield name="RXINTMOD" caption="Receive Interrupt Moderation" mask="0xFF"/>
          <bitfield name="TXINTMOD" caption="Transmit Interrupt Moderation" mask="0xFF0000"/>
        </register>
        <register name="GMAC_SYSWT" offset="0x60" rw="RW" size="4" initval="0x00000000" caption="GMAC System Wake-Up Time Register">
          <bitfield name="SYSWKUPTIME" caption="System Wake-up Time" mask="0xFFFF"/>
        </register>
        <register name="GMAC_HRB" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="Hash Register Bottom">
          <bitfield name="ADDR" caption="Hash Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_HRT" offset="0x84" rw="RW" size="4" initval="0x00000000" caption="Hash Register Top">
          <bitfield name="ADDR" caption="Hash Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_SAB1" offset="0x88" rw="RW" size="4" initval="0x00000000" caption="Specific Address 1 Bottom Register">
          <bitfield name="ADDR" caption="Specific Address 1" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_SAT1" offset="0x8C" rw="RW" size="4" initval="0x00000000" caption="Specific Address 1 Top Register">
          <bitfield name="ADDR" caption="Specific Address 1" mask="0xFFFF"/>
          <bitfield name="FILTSORD" caption="Filter Source or Destination MAC Address" mask="0x10000" values="GMAC_SAT1__FILTSORD"/>
        </register>
        <register name="GMAC_SAB2" offset="0x90" rw="RW" size="4" initval="0x00000000" caption="Specific Address 2 Bottom Register">
          <bitfield name="ADDR" caption="Specific Address 2" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_SAT2" offset="0x94" rw="RW" size="4" initval="0x00000000" caption="Specific Address 2 Top Register">
          <bitfield name="ADDR" caption="Specific Address 2" mask="0xFFFF"/>
          <bitfield name="FILTSORD" caption="Filter Source or Destination MAC Address" mask="0x10000" values="GMAC_SAT2__FILTSORD"/>
          <bitfield name="FILTBMSK" caption="Filter Bytes Mask" mask="0x3F000000" values="GMAC_SAT2__FILTBMSK"/>
        </register>
        <register name="GMAC_SAB3" offset="0x98" rw="RW" size="4" initval="0x00000000" caption="Specific Address 3 Bottom Register">
          <bitfield name="ADDR" caption="Specific Address 3" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_SAT3" offset="0x9C" rw="RW" size="4" initval="0x00000000" caption="Specific Address 3 Top Register">
          <bitfield name="ADDR" caption="Specific Address 3" mask="0xFFFF"/>
          <bitfield name="FILTSORD" caption="Filter Source or Destination MAC Address" mask="0x10000" values="GMAC_SAT3__FILTSORD"/>
          <bitfield name="FILTBMSK" caption="Filter Bytes Mask" mask="0x3F000000" values="GMAC_SAT3__FILTBMSK"/>
        </register>
        <register name="GMAC_SAB4" offset="0xA0" rw="RW" size="4" initval="0x00000000" caption="Specific Address 4 Bottom Register">
          <bitfield name="ADDR" caption="Specific Address 4" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_SAT4" offset="0xA4" rw="RW" size="4" initval="0x00000000" caption="Specific Address 4 Top Register">
          <bitfield name="ADDR" caption="Specific Address 4" mask="0xFFFF"/>
          <bitfield name="FILTSORD" caption="Filter Source or Destination MAC Address" mask="0x10000" values="GMAC_SAT4__FILTSORD"/>
          <bitfield name="FILTBMSK" caption="Filter Bytes Mask" mask="0x3F000000" values="GMAC_SAT4__FILTBMSK"/>
        </register>
        <register name="GMAC_TIDM1" offset="0xA8" rw="RW" size="4" initval="0x00000000" caption="Type ID Match 1 Register">
          <bitfield name="TID" caption="Type ID Match 1" mask="0xFFFF"/>
          <bitfield name="ENID1" caption="Enable Copying of TID Matched Frames" mask="0x80000000" values="GMAC_TIDM1__ENID1"/>
        </register>
        <register name="GMAC_TIDM2" offset="0xAC" rw="RW" size="4" initval="0x00000000" caption="Type ID Match 2 Register">
          <bitfield name="TID" caption="Type ID Match 2" mask="0xFFFF"/>
          <bitfield name="ENID2" caption="Enable Copying of TID Matched Frames" mask="0x80000000" values="GMAC_TIDM2__ENID2"/>
        </register>
        <register name="GMAC_TIDM3" offset="0xB0" rw="RW" size="4" initval="0x00000000" caption="Type ID Match 3 Register">
          <bitfield name="TID" caption="Type ID Match 3" mask="0xFFFF"/>
          <bitfield name="ENID3" caption="Enable Copying of TID Matched Frames" mask="0x80000000" values="GMAC_TIDM3__ENID3"/>
        </register>
        <register name="GMAC_TIDM4" offset="0xB4" rw="RW" size="4" initval="0x00000000" caption="Type ID Match 4 Register">
          <bitfield name="TID" caption="Type ID Match 4" mask="0xFFFF"/>
          <bitfield name="ENID4" caption="Enable Copying of TID Matched Frames" mask="0x80000000" values="GMAC_TIDM4__ENID4"/>
        </register>
        <register name="GMAC_WOL" offset="0xB8" rw="RW" size="4" initval="0x00000000" caption="Wake on LAN Register">
          <bitfield name="IP" caption="ARP Request IP Address" mask="0xFFFF"/>
          <bitfield name="MAG" caption="Magic Packet Event Enable" mask="0x10000"/>
          <bitfield name="ARP" caption="ARP Request Event Enable" mask="0x20000"/>
          <bitfield name="SA1" caption="Specific Address Register 1 Event Enable" mask="0x40000"/>
          <bitfield name="MTI" caption="Multicast Hash Event Enable" mask="0x80000"/>
        </register>
        <register name="GMAC_IPGS" offset="0xBC" rw="RW" size="4" initval="0x00000000" caption="IPG Stretch Register">
          <bitfield name="FL" caption="Frame Length" mask="0xFFFF"/>
        </register>
        <register name="GMAC_SVLAN" offset="0xC0" rw="RW" size="4" initval="0x00000000" caption="Stacked VLAN Register">
          <bitfield name="VLAN_TYPE" caption="User Defined VLAN_TYPE Field" mask="0xFFFF"/>
          <bitfield name="ESVLAN" caption="Enable Stacked VLAN Processing Mode" mask="0x80000000" values="GMAC_SVLAN__ESVLAN"/>
        </register>
        <register name="GMAC_TPFCP" offset="0xC4" rw="RW" size="4" initval="0x00000000" caption="Transmit PFC Pause Register">
          <bitfield name="PEV" caption="Priority Enable Vector" mask="0xFF"/>
          <bitfield name="PQ" caption="Pause Quantum" mask="0xFF00"/>
        </register>
        <register name="GMAC_SAMB1" offset="0xC8" rw="RW" size="4" initval="0x00000000" caption="Specific Address 1 Mask Bottom Register">
          <bitfield name="ADDR" caption="Specific Address 1 Mask" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_SAMT1" offset="0xCC" rw="RW" size="4" initval="0x00000000" caption="Specific Address 1 Mask Top Register">
          <bitfield name="ADDR" caption="Specific Address 1 Mask" mask="0xFFFF"/>
        </register>
        <register name="GMAC_AMRX" offset="0xD0" rw="RW" size="4" initval="0x00000000" caption="AHB Address Mask for RX Data Buffer Accesses Register">
          <bitfield name="MSBADDRMSK" caption="Mask of the Receive Data Buffer AHB/AXI Address" mask="0xF"/>
          <bitfield name="MSBADDR" caption="MSB of the Receive Data Buffer AHB/AXI Address" mask="0xF0000000"/>
        </register>
        <register name="GMAC_RXUDAR" offset="0xD4" rw="RW" size="4" initval="0x00000000" caption="PTP RX Unicast IP Destination Address Register">
          <bitfield name="RXUDA" caption="Receive Unicast Destination Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TXUDAR" offset="0xD8" rw="RW" size="4" initval="0x00000000" caption="PTP TX Unicast IP Destination Address Register">
          <bitfield name="TXUDA" caption="Transmit Unicast Destination Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_NSC" offset="0xDC" rw="RW" size="4" initval="0x00000000" caption="1588 Timer Nanosecond Comparison Register">
          <bitfield name="NANOSEC" caption="1588 Timer Nanosecond Comparison Value" mask="0x3FFFFF"/>
        </register>
        <register name="GMAC_SCL" offset="0xE0" rw="RW" size="4" initval="0x00000000" caption="1588 Timer Second Comparison Low Register">
          <bitfield name="SEC" caption="1588 Timer Second Comparison Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_SCH" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="1588 Timer Second Comparison High Register">
          <bitfield name="SEC" caption="1588 Timer Second Comparison Value" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EFTSH" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="PTP Event Frame Transmitted Seconds High Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFF"/>
        </register>
        <register name="GMAC_EFRSH" offset="0xEC" rw="R" size="4" initval="0x00000000" caption="PTP Event Frame Received Seconds High Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFF"/>
        </register>
        <register name="GMAC_PEFTSH" offset="0xF0" rw="R" size="4" initval="0x00000000" caption="PTP Peer Event Frame Transmitted Seconds High Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFF"/>
        </register>
        <register name="GMAC_PEFRSH" offset="0xF4" rw="R" size="4" initval="0x00000000" caption="PTP Peer Event Frame Received Seconds High Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFF"/>
        </register>
        <register name="GMAC_OTLO" offset="0x100" rw="R" size="4" initval="0x00000000" caption="Octets Transmitted Low Register">
          <bitfield name="TXO" caption="Transmitted Octets" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_OTHI" offset="0x104" rw="R" size="4" initval="0x00000000" caption="Octets Transmitted High Register">
          <bitfield name="TXO" caption="Transmitted Octets" mask="0xFFFF"/>
        </register>
        <register name="GMAC_FT" offset="0x108" rw="R" size="4" initval="0x00000000" caption="Frames Transmitted Register">
          <bitfield name="FTX" caption="Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_BCFT" offset="0x10C" rw="R" size="4" initval="0x00000000" caption="Broadcast Frames Transmitted Register">
          <bitfield name="BFTX" caption="Broadcast Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_MFT" offset="0x110" rw="R" size="4" initval="0x00000000" caption="Multicast Frames Transmitted Register">
          <bitfield name="MFTX" caption="Multicast Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_PFT" offset="0x114" rw="R" size="4" initval="0x00000000" caption="Pause Frames Transmitted Register">
          <bitfield name="PFTX" caption="Pause Frames Transmitted Register" mask="0xFFFF"/>
        </register>
        <register name="GMAC_BFT64" offset="0x118" rw="R" size="4" initval="0x00000000" caption="64 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="64 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFT127" offset="0x11C" rw="R" size="4" initval="0x00000000" caption="65 to 127 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="65 to 127 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFT255" offset="0x120" rw="R" size="4" initval="0x00000000" caption="128 to 255 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="128 to 255 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFT511" offset="0x124" rw="R" size="4" initval="0x00000000" caption="256 to 511 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="256 to 511 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFT1023" offset="0x128" rw="R" size="4" initval="0x00000000" caption="512 to 1023 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="512 to 1023 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFT1518" offset="0x12C" rw="R" size="4" initval="0x00000000" caption="1024 to 1518 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="1024 to 1518 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_GTBFT1518" offset="0x130" rw="R" size="4" initval="0x00000000" caption="Greater Than 1518 Byte Frames Transmitted Register">
          <bitfield name="NFTX" caption="Greater than 1518 Byte Frames Transmitted without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TUR" offset="0x134" rw="R" size="4" initval="0x00000000" caption="Transmit Underruns Register">
          <bitfield name="TXUNR" caption="Transmit Underruns" mask="0x3FF"/>
        </register>
        <register name="GMAC_SCF" offset="0x138" rw="R" size="4" initval="0x00000000" caption="Single Collision Frames Register">
          <bitfield name="SCOL" caption="Single Collision" mask="0x3FFFF"/>
        </register>
        <register name="GMAC_MCF" offset="0x13C" rw="R" size="4" initval="0x00000000" caption="Multiple Collision Frames Register">
          <bitfield name="MCOL" caption="Multiple Collision" mask="0x3FFFF"/>
        </register>
        <register name="GMAC_EC" offset="0x140" rw="R" size="4" initval="0x00000000" caption="Excessive Collisions Register">
          <bitfield name="XCOL" caption="Excessive Collisions" mask="0x3FF"/>
        </register>
        <register name="GMAC_LC" offset="0x144" rw="R" size="4" initval="0x00000000" caption="Late Collisions Register">
          <bitfield name="LCOL" caption="Late Collisions" mask="0x3FF"/>
        </register>
        <register name="GMAC_DTF" offset="0x148" rw="R" size="4" initval="0x00000000" caption="Deferred Transmission Frames Register">
          <bitfield name="DEFT" caption="Deferred Transmission" mask="0x3FFFF"/>
        </register>
        <register name="GMAC_CSE" offset="0x14C" rw="R" size="4" initval="0x00000000" caption="Carrier Sense Errors Register">
          <bitfield name="CSR" caption="Carrier Sense Error" mask="0x3FF"/>
        </register>
        <register name="GMAC_ORLO" offset="0x150" rw="R" size="4" initval="0x00000000" caption="Octets Received Low Received Register">
          <bitfield name="RXO" caption="Received Octets" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_ORHI" offset="0x154" rw="R" size="4" initval="0x00000000" caption="Octets Received High Received Register">
          <bitfield name="RXO" caption="Received Octets" mask="0xFFFF"/>
        </register>
        <register name="GMAC_FR" offset="0x158" rw="R" size="4" initval="0x00000000" caption="Frames Received Register">
          <bitfield name="FRX" caption="Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_BCFR" offset="0x15C" rw="R" size="4" initval="0x00000000" caption="Broadcast Frames Received Register">
          <bitfield name="BFRX" caption="Broadcast Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_MFR" offset="0x160" rw="R" size="4" initval="0x00000000" caption="Multicast Frames Received Register">
          <bitfield name="MFRX" caption="Multicast Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_PFR" offset="0x164" rw="R" size="4" initval="0x00000000" caption="Pause Frames Received Register">
          <bitfield name="PFRX" caption="Pause Frames Received Register" mask="0xFFFF"/>
        </register>
        <register name="GMAC_BFR64" offset="0x168" rw="R" size="4" initval="0x00000000" caption="64 Byte Frames Received Register">
          <bitfield name="NFRX" caption="64 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFR127" offset="0x16C" rw="R" size="4" initval="0x00000000" caption="65 to 127 Byte Frames Received Register">
          <bitfield name="NFRX" caption="65 to 127 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFR255" offset="0x170" rw="R" size="4" initval="0x00000000" caption="128 to 255 Byte Frames Received Register">
          <bitfield name="NFRX" caption="128 to 255 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFR511" offset="0x174" rw="R" size="4" initval="0x00000000" caption="256 to 511 Byte Frames Received Register">
          <bitfield name="NFRX" caption="256 to 511 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFR1023" offset="0x178" rw="R" size="4" initval="0x00000000" caption="512 to 1023 Byte Frames Received Register">
          <bitfield name="NFRX" caption="512 to 1023 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TBFR1518" offset="0x17C" rw="R" size="4" initval="0x00000000" caption="1024 to 1518 Byte Frames Received Register">
          <bitfield name="NFRX" caption="1024 to 1518 Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TMXBFR" offset="0x180" rw="R" size="4" initval="0x00000000" caption="1519 to Maximum Byte Frames Received Register">
          <bitfield name="NFRX" caption="1519 to Maximum Byte Frames Received without Error" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_UFR" offset="0x184" rw="R" size="4" initval="0x00000000" caption="Undersize Frames Received Register">
          <bitfield name="UFRX" caption="Undersize Frames Received" mask="0x3FF"/>
        </register>
        <register name="GMAC_OFR" offset="0x188" rw="R" size="4" initval="0x00000000" caption="Oversize Frames Received Register">
          <bitfield name="OFRX" caption="Oversized Frames Received" mask="0x3FF"/>
        </register>
        <register name="GMAC_JR" offset="0x18C" rw="R" size="4" initval="0x00000000" caption="Jabbers Received Register">
          <bitfield name="JRX" caption="Jabbers Received" mask="0x3FF"/>
        </register>
        <register name="GMAC_FCSE" offset="0x190" rw="R" size="4" initval="0x00000000" caption="Frame Check Sequence Errors Register">
          <bitfield name="FCKR" caption="Frame Check Sequence Errors" mask="0x3FF"/>
        </register>
        <register name="GMAC_LFFE" offset="0x194" rw="R" size="4" initval="0x00000000" caption="Length Field Frame Errors Register">
          <bitfield name="LFER" caption="Length Field Frame Errors" mask="0x3FF"/>
        </register>
        <register name="GMAC_RSE" offset="0x198" rw="R" size="4" initval="0x00000000" caption="Receive Symbol Errors Register">
          <bitfield name="RXSE" caption="Receive Symbol Errors" mask="0x3FF"/>
        </register>
        <register name="GMAC_AE" offset="0x19C" rw="R" size="4" initval="0x00000000" caption="Alignment Errors Register">
          <bitfield name="AER" caption="Alignment Errors" mask="0x3FF"/>
        </register>
        <register name="GMAC_RRE" offset="0x1A0" rw="R" size="4" initval="0x00000000" caption="Receive Resource Errors Register">
          <bitfield name="RXRER" caption="Receive Resource Errors" mask="0x3FFFF"/>
        </register>
        <register name="GMAC_ROE" offset="0x1A4" rw="R" size="4" initval="0x00000000" caption="Receive Overrun Register">
          <bitfield name="RXOVR" caption="Receive Overruns" mask="0x3FF"/>
        </register>
        <register name="GMAC_IHCE" offset="0x1A8" rw="R" size="4" initval="0x00000000" caption="IP Header Checksum Errors Register">
          <bitfield name="HCKER" caption="IP Header Checksum Errors" mask="0xFF"/>
        </register>
        <register name="GMAC_TCE" offset="0x1AC" rw="R" size="4" initval="0x00000000" caption="TCP Checksum Errors Register">
          <bitfield name="TCKER" caption="TCP Checksum Errors" mask="0xFF"/>
        </register>
        <register name="GMAC_UCE" offset="0x1B0" rw="R" size="4" initval="0x00000000" caption="UDP Checksum Errors Register">
          <bitfield name="UCKER" caption="UDP Checksum Errors" mask="0xFF"/>
        </register>
        <register name="GMAC_TISUBN" offset="0x1BC" rw="RW" size="4" initval="0x00000000" caption="1588 Timer Increment Sub-nanoseconds Register">
          <bitfield name="MSBTIR" caption="Most Significant Bits of Timer Increment Register" mask="0xFFFF"/>
          <bitfield name="LSBTIR" caption="Lower Significant Bits of Timer Increment Register" mask="0xFF000000"/>
        </register>
        <register name="GMAC_TSH" offset="0x1C0" rw="RW" size="4" initval="0x00000000" caption="1588 Timer Seconds High Register">
          <bitfield name="TCS" caption="Timer Count in Seconds" mask="0xFFFF"/>
        </register>
        <register name="GMAC_TSL" offset="0x1D0" rw="RW" size="4" initval="0x00000000" caption="1588 Timer Seconds Low Register">
          <bitfield name="TCS" caption="Timer Count in Seconds" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TN" offset="0x1D4" rw="RW" size="4" initval="0x00000000" caption="1588 Timer Nanoseconds Register">
          <bitfield name="TNS" caption="Timer Count in Nanoseconds" mask="0x3FFFFFFF"/>
        </register>
        <register name="GMAC_TA" offset="0x1D8" rw="W" size="4" caption="1588 Timer Adjust Register">
          <bitfield name="ITDT" caption="Increment/Decrement" mask="0x3FFFFFFF"/>
          <bitfield name="ADJ" caption="Adjust 1588 Timer" mask="0x80000000"/>
        </register>
        <register name="GMAC_TI" offset="0x1DC" rw="RW" size="4" initval="0x00000000" caption="1588 Timer Increment Register">
          <bitfield name="CNS" caption="Count Nanoseconds" mask="0xFF"/>
          <bitfield name="ACNS" caption="Alternative Count Nanoseconds" mask="0xFF00"/>
          <bitfield name="NIT" caption="Number of Increments" mask="0xFF0000"/>
        </register>
        <register name="GMAC_EFTSL" offset="0x1E0" rw="R" size="4" initval="0x00000000" caption="PTP Event Frame Transmitted Seconds Low Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EFTN" offset="0x1E4" rw="R" size="4" initval="0x00000000" caption="PTP Event Frame Transmitted Nanoseconds Register">
          <bitfield name="RUD" caption="Register Update" mask="0x3FFFFFFF"/>
        </register>
        <register name="GMAC_EFRSL" offset="0x1E8" rw="R" size="4" initval="0x00000000" caption="PTP Event Frame Received Seconds Low Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_EFRN" offset="0x1EC" rw="R" size="4" initval="0x00000000" caption="PTP Event Frame Received Nanoseconds Register">
          <bitfield name="RUD" caption="Register Update" mask="0x3FFFFFFF"/>
        </register>
        <register name="GMAC_PEFTSL" offset="0x1F0" rw="R" size="4" initval="0x00000000" caption="PTP Peer Event Frame Transmitted Seconds Low Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_PEFTN" offset="0x1F4" rw="R" size="4" initval="0x00000000" caption="PTP Peer Event Frame Transmitted Nanoseconds Register">
          <bitfield name="RUD" caption="Register Update" mask="0x3FFFFFFF"/>
        </register>
        <register name="GMAC_PEFRSL" offset="0x1F8" rw="R" size="4" initval="0x00000000" caption="PTP Peer Event Frame Received Seconds Low Register">
          <bitfield name="RUD" caption="Register Update" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_PEFRN" offset="0x1FC" rw="R" size="4" initval="0x00000000" caption="PTP Peer Event Frame Received Nanoseconds Register">
          <bitfield name="RUD" caption="Register Update" mask="0x3FFFFFFF"/>
        </register>
        <register name="GMAC_TXPQUANT1" offset="0x260" rw="RW" size="4" initval="0xFFFFFFFF" caption="GMAC Transmit Pause Quantum 1 Register">
          <bitfield name="QUANT_P2" caption="Transmit Pause Quantum for Priority 2" mask="0xFFFF"/>
          <bitfield name="QUANT_P3" caption="Transmit Pause Quantum for Priority 3" mask="0xFFFF0000"/>
        </register>
        <register name="GMAC_TXPQUANT2" offset="0x264" rw="RW" size="4" initval="0xFFFFFFFF" caption="GMAC Transmit Pause Quantum 2 Register">
          <bitfield name="QUANT_P4" caption="Transmit Pause Quantum for Priority 4" mask="0xFFFF"/>
          <bitfield name="QUANT_P5" caption="Transmit Pause Quantum for Priority 5" mask="0xFFFF0000"/>
        </register>
        <register name="GMAC_TXPQUANT3" offset="0x268" rw="RW" size="4" initval="0xFFFFFFFF" caption="GMAC Transmit Pause Quantum 3 Register">
          <bitfield name="QUANT_P6" caption="Transmit Pause Quantum for Priority 6" mask="0xFFFF"/>
          <bitfield name="QUANT_P7" caption="Transmit Pause Quantum for Priority 7" mask="0xFFFF0000"/>
        </register>
        <register name="GMAC_RXLPI" offset="0x270" rw="R" size="4" initval="0x00000000" caption="Received LPI Transitions">
          <bitfield name="COUNT" caption="Count of RX LPI transitions (cleared on read)" mask="0xFFFF"/>
        </register>
        <register name="GMAC_RXLPITIME" offset="0x274" rw="R" size="4" initval="0x00000000" caption="Received LPI Time">
          <bitfield name="LPITIME" caption="Time in LPI (cleared on read)" mask="0xFFFFFF"/>
        </register>
        <register name="GMAC_TXLPI" offset="0x278" rw="R" size="4" initval="0x00000000" caption="Transmit LPI Transitions">
          <bitfield name="COUNT" caption="Count of LPI transitions (cleared on read)" mask="0xFFFF"/>
        </register>
        <register name="GMAC_TXLPITIME" offset="0x27C" rw="R" size="4" initval="0x00000000" caption="Transmit LPI Time">
          <bitfield name="LPITIME" caption="Time in LPI (cleared on read)" mask="0xFFFFFF"/>
        </register>
        <register name="GMAC_ISRPQ" offset="0x400" rw="R" size="4" count="5" initval="0x00000000" caption="Interrupt Status Register Priority Queue (index = 1)">
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to AHB Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="ROVR" caption="Receive Overrun" mask="0x400"/>
          <bitfield name="HRESP" caption="HRESP Not OK" mask="0x800"/>
        </register>
        <register name="GMAC_TBQBAPQ" offset="0x440" rw="RW" size="4" count="5" initval="0x00000000" caption="Transmit Buffer Queue Base Address Register Priority Queue (index = 1)">
          <bitfield name="TXBQBA" caption="Transmit Buffer Queue Base Address" mask="0xFFFFFFFC"/>
        </register>
        <register name="GMAC_RBQBAPQ" offset="0x480" rw="RW" size="4" count="5" initval="0x00000000" caption="Receive Buffer Queue Base Address Register Priority Queue (index = 1)">
          <bitfield name="RXBQBA" caption="Receive Buffer Queue Base Address" mask="0xFFFFFFFC"/>
        </register>
        <register name="GMAC_RBSRPQ" offset="0x4A0" rw="RW" size="4" count="5" initval="0x00000002" caption="Receive Buffer Size Register Priority Queue (index = 1)">
          <bitfield name="RBS" caption="Receive Buffer Size" mask="0xFF" values="GMAC_RBSRPQ__RBS"/>
        </register>
        <register name="GMAC_CBSCR" offset="0x4BC" rw="RW" size="4" initval="0x00000000" caption="Credit-Based Shaping Control Register">
          <bitfield name="QBE" caption="Queue B CBS Enable" mask="0x1" values="GMAC_CBSCR__QBE"/>
          <bitfield name="QAE" caption="Queue A CBS Enable" mask="0x2" values="GMAC_CBSCR__QAE"/>
        </register>
        <register name="GMAC_CBSISQA" offset="0x4C0" rw="RW" size="4" initval="0x00000000" caption="Credit-Based Shaping IdleSlope Register for Queue A">
          <bitfield name="IS" caption="IdleSlope" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_CBSISQB" offset="0x4C4" rw="RW" size="4" initval="0x00000000" caption="Credit-Based Shaping IdleSlope Register for Queue B">
          <bitfield name="IS" caption="IdleSlope" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TQUBA" offset="0x4C8" rw="RW" size="4" initval="0x00000000" caption="Transmit Queue Upper Base Address Register">
          <bitfield name="TQUBA" caption="Transmit Queue Upper Base Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_TXBDCTRL" offset="0x4CC" rw="RW" size="4" initval="0x00000000" caption="Transmit BD Control Register">
          <bitfield name="TSMODE" caption="TX Descriptor Timestamp Insertion Mode" mask="0x30" values="GMAC_TXBDCTRL__TSMODE"/>
        </register>
        <register name="GMAC_RXBDCTRL" offset="0x4D0" rw="RW" size="4" initval="0x00000000" caption="Receive BD Control Register">
          <bitfield name="TSMODE" caption="RX Descriptor Timestamp Insertion Mode" mask="0x30" values="GMAC_RXBDCTRL__TSMODE"/>
        </register>
        <register name="GMAC_RQUBA" offset="0x4D4" rw="RW" size="4" initval="0x00000000" caption="Receive Queue Upper Base Address Register">
          <bitfield name="RQUBA" caption="Receive Queue Upper Base Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="GMAC_ST1RPQ" offset="0x500" rw="RW" size="4" count="4" initval="0x00000000" caption="Screening Type 1 Register Priority Queue (index = 0)">
          <bitfield name="QNB" caption="Queue Number (0-5)" mask="0x7"/>
          <bitfield name="DSTCM" caption="Differentiated Services or Traffic Class Match" mask="0xFF0"/>
          <bitfield name="UDPM" caption="UDP Port Match" mask="0xFFFF000"/>
          <bitfield name="DSTCE" caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000"/>
          <bitfield name="UDPE" caption="UDP Port Match Enable" mask="0x20000000"/>
        </register>
        <register name="GMAC_ST2RPQ" offset="0x540" rw="RW" size="4" count="8" initval="0x00000000" caption="Screening Type 2 Register Priority Queue (index = 0)">
          <bitfield name="QNB" caption="Queue Number (0-5)" mask="0x7"/>
          <bitfield name="VLANP" caption="VLAN Priority" mask="0x70"/>
          <bitfield name="VLANE" caption="VLAN Enable" mask="0x100" values="GMAC_ST2RPQ__VLANE"/>
          <bitfield name="I2ETH" caption="Index of Screening Type 2 EtherType register" mask="0xE00"/>
          <bitfield name="ETHE" caption="EtherType Enable" mask="0x1000" values="GMAC_ST2RPQ__ETHE"/>
          <bitfield name="COMPA" caption="Index of Screening Type 2 Compare Word 0/Word 1 register" mask="0x3E000"/>
          <bitfield name="COMPAE" caption="Compare A Enable" mask="0x40000" values="GMAC_ST2RPQ__COMPAE"/>
          <bitfield name="COMPB" caption="Index of Screening Type 2 Compare Word 0/Word 1 register" mask="0xF80000"/>
          <bitfield name="COMPBE" caption="Compare B Enable" mask="0x1000000" values="GMAC_ST2RPQ__COMPBE"/>
          <bitfield name="COMPC" caption="Index of Screening Type 2 Compare Word 0/Word 1 register" mask="0x3E000000"/>
          <bitfield name="COMPCE" caption="Compare C Enable" mask="0x40000000" values="GMAC_ST2RPQ__COMPCE"/>
        </register>
        <register name="GMAC_TSCTL" offset="0x580" rw="RW" size="4" initval="0x00000000" caption="GMAC Transmit Schedule Control Register">
          <bitfield name="TXSQ0" caption="Transmit Schedule for Qx" mask="0x3" values="GMAC_TSCTL__TXSQ"/>
          <bitfield name="TXSQ1" caption="Transmit Schedule for Qx" mask="0xC" values="GMAC_TSCTL__TXSQ"/>
          <bitfield name="TXSQ2" caption="Transmit Schedule for Qx" mask="0x30" values="GMAC_TSCTL__TXSQ"/>
          <bitfield name="TXSQ3" caption="Transmit Schedule for Qx" mask="0xC0" values="GMAC_TSCTL__TXSQ"/>
          <bitfield name="TXSQ4" caption="Transmit Schedule for Qx" mask="0x300" values="GMAC_TSCTL__TXSQ"/>
          <bitfield name="TXSQ5" caption="Transmit Schedule for Qx" mask="0xC00" values="GMAC_TSCTL__TXSQ"/>
        </register>
        <register name="GMAC_TQBWRL0" offset="0x590" rw="RW" size="4" initval="0x00000000" caption="GMAC Transmit Queue Bandwidth Rate Limit 0 Register">
          <bitfield name="ALLOCQ0" caption="DWRR Weighting or ETS Bandwidth Allocation for Qx" mask="0xFF"/>
          <bitfield name="ALLOCQ1" caption="DWRR Weighting or ETS Bandwidth Allocation for Qx" mask="0xFF00"/>
          <bitfield name="ALLOCQ2" caption="DWRR Weighting or ETS Bandwidth Allocation for Qx" mask="0xFF0000"/>
          <bitfield name="ALLOCQ3" caption="DWRR Weighting or ETS Bandwidth Allocation for Qx" mask="0xFF000000"/>
        </register>
        <register name="GMAC_TQBWRL1" offset="0x594" rw="RW" size="4" initval="0x00000000" caption="GMAC Transmit Queue Bandwidth Rate Limit 1 Register">
          <bitfield name="ALLOCQ4" caption="DWRR Weighting or ETS Bandwidth Allocation for Qx" mask="0xFF"/>
          <bitfield name="ALLOCQ5" caption="DWRR Weighting or ETS Bandwidth Allocation for Qx" mask="0xFF00"/>
        </register>
        <register name="GMAC_TQSA" offset="0x5A0" rw="RW" size="4" initval="0x00000000" caption="GMAC Transmit Queue Segment Allocation Register">
          <bitfield name="SEGALLOCQ0" caption="Segment Allocation for Qx" mask="0x7"/>
          <bitfield name="SEGALLOCQ1" caption="Segment Allocation for Qx" mask="0x70"/>
          <bitfield name="SEGALLOCQ2" caption="Segment Allocation for Qx" mask="0x700"/>
          <bitfield name="SEGALLOCQ3" caption="Segment Allocation for Qx" mask="0x7000"/>
          <bitfield name="SEGALLOCQ4" caption="Segment Allocation for Qx" mask="0x70000"/>
          <bitfield name="SEGALLOCQ5" caption="Segment Allocation for Qx" mask="0x700000"/>
        </register>
        <register name="GMAC_IERPQ" offset="0x600" rw="W" size="4" atomic-op="set:GMAC_IMRPQ" count="5" caption="Interrupt Enable Register Priority Queue (index = 1)">
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to AHB Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="HRESP" caption="HRESP Not OK" mask="0x800"/>
        </register>
        <register name="GMAC_IDRPQ" offset="0x620" rw="W" size="4" atomic-op="clear:GMAC_IMRPQ" count="5" caption="Interrupt Disable Register Priority Queue (index = 1)">
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="TFC" caption="Transmit Frame Corruption Due to AHB Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="HRESP" caption="HRESP Not OK" mask="0x800"/>
        </register>
        <register name="GMAC_IMRPQ" offset="0x640" rw="RW" size="4" count="5" initval="0x00000000" caption="Interrupt Mask Register Priority Queue (index = 1)">
          <bitfield name="RCOMP" caption="Receive Complete" mask="0x2"/>
          <bitfield name="RXUBR" caption="RX Used Bit Read" mask="0x4"/>
          <bitfield name="RLEX" caption="Retry Limit Exceeded or Late Collision" mask="0x20"/>
          <bitfield name="AHB" caption="AHB Error" mask="0x40"/>
          <bitfield name="TCOMP" caption="Transmit Complete" mask="0x80"/>
          <bitfield name="HRESP" caption="HRESP Not OK" mask="0x800"/>
        </register>
        <register name="GMAC_ST2ER" offset="0x6E0" rw="RW" size="4" count="4" initval="0x00000000" caption="Screening Type 2 Ethertype Register (index = 0)">
          <bitfield name="COMPVAL" caption="Ethertype Compare Value" mask="0xFFFF"/>
        </register>
        <register-group name="GMAC_ST2CW" name-in-module="GMAC_ST2CW" offset="0x700" size="0x08" count="24"/>
      </register-group>
      <value-group name="GMAC_ST2CW1R__OFFSSTRT">
        <value name="FRAMESTART" caption="Offset from the start of the frame" value="0"/>
        <value name="ETHERTYPE" caption="Offset from the byte after the EtherType field" value="1"/>
        <value name="IP" caption="Offset from the byte after the IP header field" value="2"/>
        <value name="TCP_UDP" caption="Offset from the byte after the TCP/UDP header field" value="3"/>
      </value-group>
      <value-group name="GMAC_ST2CW1R__DISMASK">
        <value name="0" caption="GMAC_ST2CW0x contains a 2-byte compare value with a 2-byte mask value." value="0"/>
        <value name="1" caption="GMAC_ST2CW0x contains a 4-byte compare value." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__SRTSM">
        <value name="0" caption="Normal operation." value="0"/>
        <value name="1" caption="Causes the CRC of every received frame to be replaced with the value of the nanoseconds field of the 1588 timer that was captured as the receive frame passed the message timestamp point. Note that bit RFCS in register GMAC_NCFGR may not be set to 1 when the timer should be captured." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__STUDPOFFSET">
        <value name="0" caption="Normal operations." value="0"/>
        <value name="1" caption="The upper 16 bits of the CRC of every received frame are replaced with the offset from start of frame to the beginning of the UDP or TCP header. The lower 16 bits of the CRC are replaced with zero and reserved for future use. The offset is measured in units of 2 bytes." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__OSSMODE">
        <value name="0" caption="1588 One Step Sync Mode is disabled." value="0"/>
        <value name="1" caption="1588 One Step Sync Mode is enabled. Replaces timestamp field in the 1588 header for TX Sync Frames with the current TSU timer value." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__PFCCTL">
        <value name="0" caption="Disables multiple PFC pause quantums." value="0"/>
        <value name="1" caption="Enables multiple PFC pause quantums, one per pause priority." value="1"/>
      </value-group>
      <value-group name="GMAC_NCR__OSSCORR">
        <value name="0" caption="MII on RGMII is not used." value="0"/>
        <value name="1" caption="MII operations are used on RGMII physical interface." value="1"/>
      </value-group>
      <value-group name="GMAC_NCFGR__GBE">
        <value name="0" caption="10/100 operation using MII interface." value="0"/>
        <value name="1" caption="Gigabit operation using GMII interface." value="1"/>
      </value-group>
      <value-group name="GMAC_NCFGR__CLK">
        <value name="MCK_8" caption="MCK divided by 8 (MCK up to 20 MHz)" value="0"/>
        <value name="MCK_16" caption="MCK divided by 16 (MCK up to 40 MHz)" value="1"/>
        <value name="MCK_32" caption="MCK divided by 32 (MCK up to 80 MHz)" value="2"/>
        <value name="MCK_48" caption="MCK divided by 48 (MCK up to 120 MHz)" value="3"/>
        <value name="MCK_64" caption="MCK divided by 64 (MCK up to 160 MHz)" value="4"/>
        <value name="MCK_96" caption="MCK divided by 96 (MCK up to 240 MHz)" value="5"/>
      </value-group>
      <value-group name="GMAC_UR__MIM">
        <value name="MII" caption="MII mode is selected." value="0"/>
        <value name="RMII" caption="RMII mode is selected." value="1"/>
        <value name="RGMII" caption="RGMII mode is selected." value="2"/>
      </value-group>
      <value-group name="GMAC_UR__REFCLK">
        <value name="0" caption="GCLK is selected." value="0"/>
        <value name="1" caption="External PIO input selected." value="1"/>
      </value-group>
      <value-group name="GMAC_UR__HDFLCTLEN">
        <value name="0" caption="Half duplex flow control is disabled." value="0"/>
        <value name="1" caption="Half duplex flow control is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_DCFGR__FBLDO">
        <value name="SINGLE" caption="00001: Always use SINGLE AHB bursts" value="1"/>
        <value name="INCR4" caption="001xx: Attempt to use INCR4 AHB bursts (Default)" value="4"/>
        <value name="INCR8" caption="01xxx: Attempt to use INCR8 AHB bursts" value="8"/>
        <value name="INCR16" caption="1xxxx: Attempt to use INCR16 AHB bursts" value="16"/>
      </value-group>
      <value-group name="GMAC_DCFGR__RXBMS">
        <value name="EIGHTH" caption="4/8 Kbyte Memory Size" value="0"/>
        <value name="QUARTER" caption="4/4 Kbytes Memory Size" value="1"/>
        <value name="HALF" caption="4/2 Kbytes Memory Size" value="2"/>
        <value name="FULL" caption="4 Kbytes Memory Size" value="3"/>
      </value-group>
      <value-group name="GMAC_DCFGR__TXPBMS">
        <value name="0" caption="Do not use top address bit (2 Kbytes)." value="0"/>
        <value name="1" caption="Use full configured addressable space (4 Kbytes)." value="1"/>
      </value-group>
      <value-group name="GMAC_DCFGR__CRCERRREP">
        <value name="0" caption="Bit 16 of the receive buffer descriptor represents the Canonical format indicator (CFI) bit as extracted from the receive frame (if the receive buffer descriptor is pointing to the last data buffer of the receive frame and the received frame was VLAN tagged)." value="0"/>
        <value name="1" caption="Bit 16 of the receive buffer descriptor represents the FCS/CRC error (only if frames with FCS are copied to memory as enabled by bit 26 in the Network Configuration register)." value="1"/>
      </value-group>
      <value-group name="GMAC_DCFGR__DRBS">
        <value name="0x02" caption="128 bytes" value="0x02"/>
        <value name="0x18" caption="1536 bytes (1 x max length frame/buffer)" value="0x18"/>
        <value name="0xA0" caption="10240 bytes (1 x 10K jumbo frame/buffer)" value="0xA0"/>
      </value-group>
      <value-group name="GMAC_DCFGR__RXBD_EXTENDED">
        <value name="0" caption="Disables Transmit Buffer Data Extended mode." value="0"/>
        <value name="1" caption="Enables Transmit Buffer Data Extended mode. See GMAC Receive BD Control Register for a description of the features." value="1"/>
      </value-group>
      <value-group name="GMAC_DCFGR__TXBD_EXTENDED">
        <value name="0" caption="Disables Transmit Buffer Data Extended mode." value="0"/>
        <value name="1" caption="Enables Transmit Buffer Data Extended mode. See GMAC Transmit BD Control Register for a description of the features." value="1"/>
      </value-group>
      <value-group name="GMAC_RBQB__RXQDIS">
        <value name="0" caption="Queue is enabled" value="0"/>
        <value name="1" caption="Queue is disabled. Used to reduce the number of active queues and should only be changed while receive is not enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_TBQB__ADDR">
        <value name="0" caption="Queue is enabled" value="0"/>
        <value name="1" caption="Queue is disabled. Used to reduce the number of active queues and should only be changed while transmit is not enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_MAN__OP">
        <value name="01" caption="Write" value="1"/>
        <value name="10" caption="Read" value="2"/>
      </value-group>
      <value-group name="GMAC_MAN__CLTTO">
        <value name="0" caption="Clause 45 operation" value="0"/>
        <value name="1" caption="Clause 22 operation" value="1"/>
      </value-group>
      <value-group name="GMAC_AMP__USE_FROM">
        <value name="AW2W" caption="Operates between the AW and W channels." value="0x0"/>
        <value name="AW2B" caption="Operates between the AW and B channels." value="0x1"/>
      </value-group>
      <value-group name="GMAC_SAT1__FILTSORD">
        <value name="0" caption="The filter is a destination address filter." value="0"/>
        <value name="1" caption="The filter is a source address filter." value="1"/>
      </value-group>
      <value-group name="GMAC_SAT2__FILTSORD">
        <value name="0" caption="The filter is a destination address filter." value="0"/>
        <value name="1" caption="The filter is a source address filter." value="1"/>
      </value-group>
      <value-group name="GMAC_SAT2__FILTBMSK">
        <value name="BIT1" caption="Controls whether the first byte has been received." value="0x1"/>
        <value name="BIT2" caption="Controls whether the second byte has been received." value="0x2"/>
        <value name="BIT3" caption="Controls whether the third byte has been received." value="0x4"/>
        <value name="BIT4" caption="Controls whether the fourth byte has been received." value="0x8"/>
        <value name="BIT5" caption="Controls whether the fifth byte has been received." value="0x10"/>
        <value name="BIT6" caption="Controls whether the sixth byte has been received" value="0x20"/>
      </value-group>
      <value-group name="GMAC_SAT3__FILTSORD">
        <value name="0" caption="The filter is a destination address filter." value="0"/>
        <value name="1" caption="The filter is a source address filter." value="1"/>
      </value-group>
      <value-group name="GMAC_SAT3__FILTBMSK">
        <value name="BIT1" caption="Controls whether the first byte has been received." value="0x1"/>
        <value name="BIT2" caption="Controls whether the second byte has been received." value="0x2"/>
        <value name="BIT3" caption="Controls whether the third byte has been received." value="0x4"/>
        <value name="BIT4" caption="Controls whether the fourth byte has been received." value="0x8"/>
        <value name="BIT5" caption="Controls whether the fifth byte has been received." value="0x10"/>
        <value name="BIT6" caption="Controls whether the sixth byte has been received" value="0x20"/>
      </value-group>
      <value-group name="GMAC_SAT4__FILTSORD">
        <value name="0" caption="The filter is a destination address filter." value="0"/>
        <value name="1" caption="The filter is a source address filter." value="1"/>
      </value-group>
      <value-group name="GMAC_SAT4__FILTBMSK">
        <value name="BIT1" caption="Controls whether the first byte has been received." value="0x1"/>
        <value name="BIT2" caption="Controls whether the second byte has been received." value="0x2"/>
        <value name="BIT3" caption="Controls whether the third byte has been received." value="0x4"/>
        <value name="BIT4" caption="Controls whether the fourth byte has been received." value="0x8"/>
        <value name="BIT5" caption="Controls whether the fifth byte has been received." value="0x10"/>
        <value name="BIT6" caption="Controls whether the sixth byte has been received" value="0x20"/>
      </value-group>
      <value-group name="GMAC_TIDM1__ENID1">
        <value name="0" caption="TID is not part of the comparison match." value="0"/>
        <value name="1" caption="TID is processed for the comparison match." value="1"/>
      </value-group>
      <value-group name="GMAC_TIDM2__ENID2">
        <value name="0" caption="TID is not part of the comparison match." value="0"/>
        <value name="1" caption="TID is processed for the comparison match." value="1"/>
      </value-group>
      <value-group name="GMAC_TIDM3__ENID3">
        <value name="0" caption="TID is not part of the comparison match." value="0"/>
        <value name="1" caption="TID is processed for the comparison match." value="1"/>
      </value-group>
      <value-group name="GMAC_TIDM4__ENID4">
        <value name="0" caption="TID is not part of the comparison match." value="0"/>
        <value name="1" caption="TID is processed for the comparison match." value="1"/>
      </value-group>
      <value-group name="GMAC_SVLAN__ESVLAN">
        <value name="0" caption="Disable the stacked VLAN processing mode" value="0"/>
        <value name="1" caption="Enable the stacked VLAN processing mode" value="1"/>
      </value-group>
      <value-group name="GMAC_RBSRPQ__RBS">
        <value name="0x02" caption="128 bytes" value="0x02"/>
        <value name="0x18" caption="1536 bytes (1 x max length frame/buffer)" value="0x18"/>
        <value name="0xA0" caption="10240 bytes (1 x 10K jumbo frame/buffer)" value="0xA0"/>
      </value-group>
      <value-group name="GMAC_CBSCR__QBE">
        <value name="0" caption="Credit-based shaping on the highest priority queue (queue B) is disabled." value="0"/>
        <value name="1" caption="Credit-based shaping on the highest priority queue (queue B) is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_CBSCR__QAE">
        <value name="0" caption="Credit-based shaping on the second highest priority queue (queue A) is disabled." value="0"/>
        <value name="1" caption="Credit-based shaping on the second highest priority queue (queue A) is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_TXBDCTRL__TSMODE">
        <value name="DISABLE" caption="TS insertion disable" value="0"/>
        <value name="PTPEVENT" caption="TS inserted for PTP Event Frames only" value="1"/>
        <value name="PTPALL" caption="TS inserted for All PTP Frames only" value="2"/>
        <value name="ALL" caption="TS insertion for All Frames" value="3"/>
      </value-group>
      <value-group name="GMAC_RXBDCTRL__TSMODE">
        <value name="DISABLE" caption="TS insertion disable" value="0"/>
        <value name="PTPEVENT" caption="TS inserted for PTP Event Frames only" value="1"/>
        <value name="PTPALL" caption="TS inserted for All PTP Frames only" value="2"/>
        <value name="ALL" caption="TS insertion for All Frames" value="3"/>
      </value-group>
      <value-group name="GMAC_ST2RPQ__VLANE">
        <value name="0" caption="VLAN match is disabled." value="0"/>
        <value name="1" caption="VLAN match is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_ST2RPQ__ETHE">
        <value name="0" caption="EtherType match with bits 15:0 in the register designated by the value of I2ETH is disabled." value="0"/>
        <value name="1" caption="EtherType match with bits 15:0 in the register designated by the value of I2ETH is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_ST2RPQ__COMPAE">
        <value name="0" caption="Comparison via the register designated by index COMPA is disabled." value="0"/>
        <value name="1" caption="Comparison via the register designated by index COMPA is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_ST2RPQ__COMPBE">
        <value name="0" caption="Comparison via the register designated by index COMPB is disabled." value="0"/>
        <value name="1" caption="Comparison via the register designated by index COMPB is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_ST2RPQ__COMPCE">
        <value name="0" caption="Comparison via the register designated by index COMPC is disabled." value="0"/>
        <value name="1" caption="Comparison via the register designated by index COMPC is enabled." value="1"/>
      </value-group>
      <value-group name="GMAC_TSCTL__TXSQ">
        <value name="FP" caption="Fixed Priority" value="0"/>
        <value name="CBS" caption="CBS Enabled only valid for top two enabled queues and if CBS capability selected." value="1"/>
        <value name="DWRR" caption="DWRR enabled" value="2"/>
        <value name="ETS" caption="ETS enabled" value="3"/>
      </value-group>
    </module>
    <module name="GPBR" id="6378" version="0" caption="General Purpose Backup Registers">
      <register-group name="GPBR" caption="General Purpose Backup Registers">
        <register name="GPBR_MR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="GPBR Mode Register">
          <bitfield name="GPBRWP0" caption="GPBRx Write Protection" mask="0x1" values="GPBR_MR__GPBRWP"/>
          <bitfield name="GPBRWP1" caption="GPBRx Write Protection" mask="0x2" values="GPBR_MR__GPBRWP"/>
          <bitfield name="GPBRRP0" caption="GPBRx Read Protection" mask="0x10000" values="GPBR_MR__GPBRRP"/>
          <bitfield name="GPBRRP1" caption="GPBRx Read Protection" mask="0x20000" values="GPBR_MR__GPBRRP"/>
        </register>
        <register name="GPBR_FCLR" offset="0x4" rw="RW" size="4" atomic-op="clear:GPBR_FCLR" initval="0x00000000" caption="GPBR Full Clear Register">
          <bitfield name="FCLR" caption="Full Clear Enable" mask="0x1" values="GPBR_FCLR__FCLR"/>
        </register>
        <register name="SYS_GPBR" offset="0x8" rw="RW" size="4" count="2" initval="0x00000000" caption="General Purpose Backup Register x">
          <bitfield name="GPBR_VALUE" caption="Value of SYS_GPBRx" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="GPBR_MR__GPBRWP">
        <value name="0" caption="The corresponding GPBR register (32-bit part-select) can be written." value="0"/>
        <value name="1" caption="The corresponding GPBR register (32-bit part-select) is write-protected." value="1"/>
      </value-group>
      <value-group name="GPBR_MR__GPBRRP">
        <value name="0" caption="The content of the corresponding GPBR register (32-bit part-select) can be read." value="0"/>
        <value name="1" caption="The corresponding GPBR register (32-bit part-select) always returns zero when read." value="1"/>
      </value-group>
      <value-group name="GPBR_FCLR__FCLR">
        <value name="0" caption="SYS_GPBR0 to SYS_GPBR1 are immediately cleared in case of fast wakeup pin tamper event." value="0"/>
        <value name="1" caption="All SYS_GPBRx are immediately cleared in case of fast wakeup pin tamper event." value="1"/>
      </value-group>
    </module>
    <module name="I2SMCC" id="44157" version="202" caption="Inter-IC Sound Multi Channel Controller">
      <register-group name="I2SMCC_RH" size="0x8">
        <register name="I2SMCC_RHLxR" offset="0x0" rw="R" size="4" initval="0x00000000" caption="Receiver Holding Left x Register">
          <bitfield name="RHL" caption="Receiver Holding Left" mask="0xFFFFFFFF"/>
        </register>
        <register name="I2SMCC_RHRxR" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Receiver Holding Right x Register">
          <bitfield name="RHR" caption="Receiver Holding Right" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <register-group name="I2SMCC_TH" size="0x8">
        <register name="I2SMCC_THLxR" offset="0x0" rw="W" size="4" caption="Transmitter Holding Left x Register">
          <bitfield name="THL" caption="Transmitter Holding Left" mask="0xFFFFFFFF"/>
        </register>
        <register name="I2SMCC_THRxR" offset="0x4" rw="W" size="4" caption="Transmitter Holding Right x Register">
          <bitfield name="THR" caption="Transmitter Holding Right" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <register-group name="I2SMCC" caption="Inter-IC Sound Multi Channel Controller">
        <register name="I2SMCC_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="RXEN" caption="Receiver Enable" mask="0x1" values="I2SMCC_CR__RXEN"/>
          <bitfield name="RXDIS" caption="Receiver Disable" mask="0x2" values="I2SMCC_CR__RXDIS"/>
          <bitfield name="CKEN" caption="Clocks Enable" mask="0x4" values="I2SMCC_CR__CKEN"/>
          <bitfield name="CKDIS" caption="Clocks Disable" mask="0x8" values="I2SMCC_CR__CKDIS"/>
          <bitfield name="TXEN" caption="Transmitter Enable" mask="0x10" values="I2SMCC_CR__TXEN"/>
          <bitfield name="TXDIS" caption="Transmitter Disable" mask="0x20" values="I2SMCC_CR__TXDIS"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x80" values="I2SMCC_CR__SWRST"/>
        </register>
        <register name="I2SMCC_MRA" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register A">
          <bitfield name="MODE" caption="Inter-IC Sound Multi Channel Controller Mode" mask="0x1" values="I2SMCC_MRA__MODE"/>
          <bitfield name="DATALENGTH" caption="Data Word Length" mask="0xE" values="I2SMCC_MRA__DATALENGTH"/>
          <bitfield name="WIRECFG" caption="Wire Configuration" mask="0x30" values="I2SMCC_MRA__WIRECFG"/>
          <bitfield name="FORMAT" caption="Data Format" mask="0xC0" values="I2SMCC_MRA__FORMAT"/>
          <bitfield name="RXMONO" caption="Receive Mono" mask="0x100" values="I2SMCC_MRA__RXMONO"/>
          <bitfield name="RXLOOP" caption="Loop-back Test Mode" mask="0x200" values="I2SMCC_MRA__RXLOOP"/>
          <bitfield name="TXMONO" caption="Transmit Mono" mask="0x400" values="I2SMCC_MRA__TXMONO"/>
          <bitfield name="TXSAME" caption="Transmit Data when Underrun" mask="0x800" values="I2SMCC_MRA__TXSAME"/>
          <bitfield name="SRCCLK" caption="Source Clock Selection" mask="0x1000" values="I2SMCC_MRA__SRCCLK"/>
          <bitfield name="NBCHAN" caption="Number of TDM Channels-1" mask="0xE000"/>
          <bitfield name="IMCKDIV" caption="Selected Clock to I2SMCC Master Clock Ratio" mask="0x3F0000"/>
          <bitfield name="TDMFS" caption="TDM Frame Synchronization" mask="0xC00000" values="I2SMCC_MRA__TDMFS"/>
          <bitfield name="ISCKDIV" caption="Selected Clock to I2SMCC Serial Clock Ratio" mask="0x3F000000"/>
          <bitfield name="IMCKMODE" caption="Master Clock Mode" mask="0x40000000" values="I2SMCC_MRA__IMCKMODE"/>
          <bitfield name="IWS" caption="I2SMCC_WS Slot Length" mask="0x80000000" values="I2SMCC_MRA__IWS"/>
        </register>
        <register name="I2SMCC_MRB" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Mode Register B">
          <bitfield name="CRAMODE" caption="Common Register Access Mode" mask="0x1" values="I2SMCC_MRB__CRAMODE"/>
          <bitfield name="FIFOEN" caption="FIFO Enable" mask="0x10" values="I2SMCC_MRB__FIFOEN"/>
          <bitfield name="DMACHUNK" caption="DMA Chunk Size" mask="0x300" values="I2SMCC_MRB__DMACHUNK"/>
          <bitfield name="CLKSEL" caption="Serial Clock Selection" mask="0x10000" values="I2SMCC_MRB__CLKSEL"/>
        </register>
        <register name="I2SMCC_SR" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="RXEN" caption="Receiver Enabled" mask="0x1" values="I2SMCC_SR__RXEN"/>
          <bitfield name="TXEN" caption="Transmitter Enabled" mask="0x10" values="I2SMCC_SR__TXEN"/>
        </register>
        <register name="I2SMCC_IERA" offset="0x10" rw="W" size="4" atomic-op="set:I2SMCC_IMRA" caption="Interrupt Enable Register A">
          <bitfield name="TXLRDY0" caption="I2S Transmit Left 0  or TDM Channel 2x ReadyInterrupt Enable" mask="0x1"/>
          <bitfield name="TXRRDY0" caption="I2S Transmit Right 0  or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x2"/>
          <bitfield name="TXLRDY1" caption="I2S Transmit Left 1  or TDM Channel 2x ReadyInterrupt Enable" mask="0x4"/>
          <bitfield name="TXRRDY1" caption="I2S Transmit Right 1  or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x8"/>
          <bitfield name="TXLRDY2" caption="I2S Transmit Left 2  or TDM Channel 2x ReadyInterrupt Enable" mask="0x10"/>
          <bitfield name="TXRRDY2" caption="I2S Transmit Right 2  or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x20"/>
          <bitfield name="TXLRDY3" caption="I2S Transmit Left 3  or TDM Channel 2x ReadyInterrupt Enable" mask="0x40"/>
          <bitfield name="TXRRDY3" caption="I2S Transmit Right 3  or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x80"/>
          <bitfield name="TXLUNF0" caption="I2S Transmit Left 0  or TDM Channel 2x Underrun Interrupt Enable" mask="0x100"/>
          <bitfield name="TXRUNF0" caption="I2S Transmit Right 0  or TDM Channel [2x]+1 Underrun Interrupt Enable" mask="0x200"/>
          <bitfield name="TXLUNF1" caption="I2S Transmit Left 1  or TDM Channel 2x Underrun Interrupt Enable" mask="0x400"/>
          <bitfield name="TXRUNF1" caption="I2S Transmit Right 1  or TDM Channel [2x]+1 Underrun Interrupt Enable" mask="0x800"/>
          <bitfield name="TXLUNF2" caption="I2S Transmit Left 2  or TDM Channel 2x Underrun Interrupt Enable" mask="0x1000"/>
          <bitfield name="TXRUNF2" caption="I2S Transmit Right 2  or TDM Channel [2x]+1 Underrun Interrupt Enable" mask="0x2000"/>
          <bitfield name="TXLUNF3" caption="I2S Transmit Left 3  or TDM Channel 2x Underrun Interrupt Enable" mask="0x4000"/>
          <bitfield name="TXRUNF3" caption="I2S Transmit Right 3  or TDM Channel [2x]+1 Underrun Interrupt Enable" mask="0x8000"/>
          <bitfield name="RXLRDY0" caption="I2S Receive Left 0  or TDM Channel 2x Ready Interrupt Enable" mask="0x10000"/>
          <bitfield name="RXRRDY0" caption="I2S Receive Right 0  or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x20000"/>
          <bitfield name="RXLRDY1" caption="I2S Receive Left 1  or TDM Channel 2x Ready Interrupt Enable" mask="0x40000"/>
          <bitfield name="RXRRDY1" caption="I2S Receive Right 1  or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x80000"/>
          <bitfield name="RXLRDY2" caption="I2S Receive Left 2  or TDM Channel 2x Ready Interrupt Enable" mask="0x100000"/>
          <bitfield name="RXRRDY2" caption="I2S Receive Right 2  or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x200000"/>
          <bitfield name="RXLRDY3" caption="I2S Receive Left 3  or TDM Channel 2x Ready Interrupt Enable" mask="0x400000"/>
          <bitfield name="RXRRDY3" caption="I2S Receive Right 3  or TDM Channel [2x]+1 Ready Interrupt Enable" mask="0x800000"/>
          <bitfield name="RXLOVF0" caption="I2S Receive Left 0  or TDM Channel 2x Overrun Interrupt Enable" mask="0x1000000"/>
          <bitfield name="RXROVF0" caption="I2S Receive Right 0  or TDM Channel [2x]+1 Overrun Interrupt Enable" mask="0x2000000"/>
          <bitfield name="RXLOVF1" caption="I2S Receive Left 1  or TDM Channel 2x Overrun Interrupt Enable" mask="0x4000000"/>
          <bitfield name="RXROVF1" caption="I2S Receive Right 1  or TDM Channel [2x]+1 Overrun Interrupt Enable" mask="0x8000000"/>
          <bitfield name="RXLOVF2" caption="I2S Receive Left 2  or TDM Channel 2x Overrun Interrupt Enable" mask="0x10000000"/>
          <bitfield name="RXROVF2" caption="I2S Receive Right 2  or TDM Channel [2x]+1 Overrun Interrupt Enable" mask="0x20000000"/>
          <bitfield name="RXLOVF3" caption="I2S Receive Left 3  or TDM Channel 2x Overrun Interrupt Enable" mask="0x40000000"/>
          <bitfield name="RXROVF3" caption="I2S Receive Right 3  or TDM Channel [2x]+1 Overrun Interrupt Enable" mask="0x80000000"/>
        </register>
        <register name="I2SMCC_IDRA" offset="0x14" rw="W" size="4" atomic-op="clear:I2SMCC_IMRA" caption="Interrupt Disable Register A">
          <bitfield name="TXLRDY0" caption="I2S Transmit Left 0  or TDM Channel 2x ReadyInterrupt Disable" mask="0x1"/>
          <bitfield name="TXRRDY0" caption="I2S Transmit Right 0  or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x2"/>
          <bitfield name="TXLRDY1" caption="I2S Transmit Left 1  or TDM Channel 2x ReadyInterrupt Disable" mask="0x4"/>
          <bitfield name="TXRRDY1" caption="I2S Transmit Right 1  or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x8"/>
          <bitfield name="TXLRDY2" caption="I2S Transmit Left 2  or TDM Channel 2x ReadyInterrupt Disable" mask="0x10"/>
          <bitfield name="TXRRDY2" caption="I2S Transmit Right 2  or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x20"/>
          <bitfield name="TXLRDY3" caption="I2S Transmit Left 3  or TDM Channel 2x ReadyInterrupt Disable" mask="0x40"/>
          <bitfield name="TXRRDY3" caption="I2S Transmit Right 3  or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x80"/>
          <bitfield name="TXLUNF0" caption="I2S Transmit Left 0  or TDM Channel 2x Underrun Interrupt Disable" mask="0x100"/>
          <bitfield name="TXRUNF0" caption="I2S Transmit Right 0  or TDM Channel [2x]+1 Underrun Interrupt Disable" mask="0x200"/>
          <bitfield name="TXLUNF1" caption="I2S Transmit Left 1  or TDM Channel 2x Underrun Interrupt Disable" mask="0x400"/>
          <bitfield name="TXRUNF1" caption="I2S Transmit Right 1  or TDM Channel [2x]+1 Underrun Interrupt Disable" mask="0x800"/>
          <bitfield name="TXLUNF2" caption="I2S Transmit Left 2  or TDM Channel 2x Underrun Interrupt Disable" mask="0x1000"/>
          <bitfield name="TXRUNF2" caption="I2S Transmit Right 2  or TDM Channel [2x]+1 Underrun Interrupt Disable" mask="0x2000"/>
          <bitfield name="TXLUNF3" caption="I2S Transmit Left 3  or TDM Channel 2x Underrun Interrupt Disable" mask="0x4000"/>
          <bitfield name="TXRUNF3" caption="I2S Transmit Right 3  or TDM Channel [2x]+1 Underrun Interrupt Disable" mask="0x8000"/>
          <bitfield name="RXLRDY0" caption="I2S Receive Left 0  or TDM Channel 2x Ready Interrupt Disable" mask="0x10000"/>
          <bitfield name="RXRRDY0" caption="I2S Receive Right 0  or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x20000"/>
          <bitfield name="RXLRDY1" caption="I2S Receive Left 1  or TDM Channel 2x Ready Interrupt Disable" mask="0x40000"/>
          <bitfield name="RXRRDY1" caption="I2S Receive Right 1  or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x80000"/>
          <bitfield name="RXLRDY2" caption="I2S Receive Left 2  or TDM Channel 2x Ready Interrupt Disable" mask="0x100000"/>
          <bitfield name="RXRRDY2" caption="I2S Receive Right 2  or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x200000"/>
          <bitfield name="RXLRDY3" caption="I2S Receive Left 3  or TDM Channel 2x Ready Interrupt Disable" mask="0x400000"/>
          <bitfield name="RXRRDY3" caption="I2S Receive Right 3  or TDM Channel [2x]+1 Ready Interrupt Disable" mask="0x800000"/>
          <bitfield name="RXLOVF0" caption="I2S Receive Left 0  or TDM Channel 2x Overrun Interrupt Disable" mask="0x1000000"/>
          <bitfield name="RXROVF0" caption="I2S Receive Right 0  or TDM Channel [2x]+1 Overrun Interrupt Disable" mask="0x2000000"/>
          <bitfield name="RXLOVF1" caption="I2S Receive Left 1  or TDM Channel 2x Overrun Interrupt Disable" mask="0x4000000"/>
          <bitfield name="RXROVF1" caption="I2S Receive Right 1  or TDM Channel [2x]+1 Overrun Interrupt Disable" mask="0x8000000"/>
          <bitfield name="RXLOVF2" caption="I2S Receive Left 2  or TDM Channel 2x Overrun Interrupt Disable" mask="0x10000000"/>
          <bitfield name="RXROVF2" caption="I2S Receive Right 2  or TDM Channel [2x]+1 Overrun Interrupt Disable" mask="0x20000000"/>
          <bitfield name="RXLOVF3" caption="I2S Receive Left 3  or TDM Channel 2x Overrun Interrupt Disable" mask="0x40000000"/>
          <bitfield name="RXROVF3" caption="I2S Receive Right 3  or TDM Channel [2x]+1 Overrun Interrupt Disable" mask="0x80000000"/>
        </register>
        <register name="I2SMCC_IMRA" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register A">
          <bitfield name="TXLRDY0" caption="I2S Transmit Left 0  or TDM Channel 2x ReadyInterrupt Mask" mask="0x1"/>
          <bitfield name="TXRRDY0" caption="I2S Transmit Right 0  or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x2"/>
          <bitfield name="TXLRDY1" caption="I2S Transmit Left 1  or TDM Channel 2x ReadyInterrupt Mask" mask="0x4"/>
          <bitfield name="TXRRDY1" caption="I2S Transmit Right 1  or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x8"/>
          <bitfield name="TXLRDY2" caption="I2S Transmit Left 2  or TDM Channel 2x ReadyInterrupt Mask" mask="0x10"/>
          <bitfield name="TXRRDY2" caption="I2S Transmit Right 2  or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x20"/>
          <bitfield name="TXLRDY3" caption="I2S Transmit Left 3  or TDM Channel 2x ReadyInterrupt Mask" mask="0x40"/>
          <bitfield name="TXRRDY3" caption="I2S Transmit Right 3  or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x80"/>
          <bitfield name="TXLUNF0" caption="I2S Transmit Left 0  or TDM Channel 2x Underrun Interrupt Mask" mask="0x100"/>
          <bitfield name="TXRUNF0" caption="I2S Transmit Right 0  or TDM Channel [2x]+1 Underrun Interrupt Mask" mask="0x200"/>
          <bitfield name="TXLUNF1" caption="I2S Transmit Left 1  or TDM Channel 2x Underrun Interrupt Mask" mask="0x400"/>
          <bitfield name="TXRUNF1" caption="I2S Transmit Right 1  or TDM Channel [2x]+1 Underrun Interrupt Mask" mask="0x800"/>
          <bitfield name="TXLUNF2" caption="I2S Transmit Left 2  or TDM Channel 2x Underrun Interrupt Mask" mask="0x1000"/>
          <bitfield name="TXRUNF2" caption="I2S Transmit Right 2  or TDM Channel [2x]+1 Underrun Interrupt Mask" mask="0x2000"/>
          <bitfield name="TXLUNF3" caption="I2S Transmit Left 3  or TDM Channel 2x Underrun Interrupt Mask" mask="0x4000"/>
          <bitfield name="TXRUNF3" caption="I2S Transmit Right 3  or TDM Channel [2x]+1 Underrun Interrupt Mask" mask="0x8000"/>
          <bitfield name="RXLRDY0" caption="I2S Receive Left 0  or TDM Channel 2x Ready Interrupt Mask" mask="0x10000"/>
          <bitfield name="RXRRDY0" caption="I2S Receive Right 0  or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x20000"/>
          <bitfield name="RXLRDY1" caption="I2S Receive Left 1  or TDM Channel 2x Ready Interrupt Mask" mask="0x40000"/>
          <bitfield name="RXRRDY1" caption="I2S Receive Right 1  or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x80000"/>
          <bitfield name="RXLRDY2" caption="I2S Receive Left 2  or TDM Channel 2x Ready Interrupt Mask" mask="0x100000"/>
          <bitfield name="RXRRDY2" caption="I2S Receive Right 2  or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x200000"/>
          <bitfield name="RXLRDY3" caption="I2S Receive Left 3  or TDM Channel 2x Ready Interrupt Mask" mask="0x400000"/>
          <bitfield name="RXRRDY3" caption="I2S Receive Right 3  or TDM Channel [2x]+1 Ready Interrupt Mask" mask="0x800000"/>
          <bitfield name="RXLOVF0" caption="I2S Receive Left 0  or TDM Channel 2x Overrun Interrupt Mask" mask="0x1000000"/>
          <bitfield name="RXROVF0" caption="I2S Receive Right 0  or TDM Channel [2x]+1 Overrun Interrupt Mask" mask="0x2000000"/>
          <bitfield name="RXLOVF1" caption="I2S Receive Left 1  or TDM Channel 2x Overrun Interrupt Mask" mask="0x4000000"/>
          <bitfield name="RXROVF1" caption="I2S Receive Right 1  or TDM Channel [2x]+1 Overrun Interrupt Mask" mask="0x8000000"/>
          <bitfield name="RXLOVF2" caption="I2S Receive Left 2  or TDM Channel 2x Overrun Interrupt Mask" mask="0x10000000"/>
          <bitfield name="RXROVF2" caption="I2S Receive Right 2  or TDM Channel [2x]+1 Overrun Interrupt Mask" mask="0x20000000"/>
          <bitfield name="RXLOVF3" caption="I2S Receive Left 3  or TDM Channel 2x Overrun Interrupt Mask" mask="0x40000000"/>
          <bitfield name="RXROVF3" caption="I2S Receive Right 3  or TDM Channel [2x]+1 Overrun Interrupt Mask" mask="0x80000000"/>
        </register>
        <register name="I2SMCC_ISRA" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register A">
          <bitfield name="TXLRDY0" caption="I2S Transmit Left 0  or TDM Channel 2x Ready Flag (Cleared by writing I2SMCC_THR/THLxR)" mask="0x1" values="I2SMCC_ISRA__TXLRDY"/>
          <bitfield name="TXRRDY0" caption="I2S Transmit Right 0  or TDM Channel [2x]+1 Ready Flag (Cleared by writing I2SMCC_THR/THRxR)" mask="0x2" values="I2SMCC_ISRA__TXRRDY"/>
          <bitfield name="TXLRDY1" caption="I2S Transmit Left 1  or TDM Channel 2x Ready Flag (Cleared by writing I2SMCC_THR/THLxR)" mask="0x4" values="I2SMCC_ISRA__TXLRDY"/>
          <bitfield name="TXRRDY1" caption="I2S Transmit Right 1  or TDM Channel [2x]+1 Ready Flag (Cleared by writing I2SMCC_THR/THRxR)" mask="0x8" values="I2SMCC_ISRA__TXRRDY"/>
          <bitfield name="TXLRDY2" caption="I2S Transmit Left 2  or TDM Channel 2x Ready Flag (Cleared by writing I2SMCC_THR/THLxR)" mask="0x10" values="I2SMCC_ISRA__TXLRDY"/>
          <bitfield name="TXRRDY2" caption="I2S Transmit Right 2  or TDM Channel [2x]+1 Ready Flag (Cleared by writing I2SMCC_THR/THRxR)" mask="0x20" values="I2SMCC_ISRA__TXRRDY"/>
          <bitfield name="TXLRDY3" caption="I2S Transmit Left 3  or TDM Channel 2x Ready Flag (Cleared by writing I2SMCC_THR/THLxR)" mask="0x40" values="I2SMCC_ISRA__TXLRDY"/>
          <bitfield name="TXRRDY3" caption="I2S Transmit Right 3  or TDM Channel [2x]+1 Ready Flag (Cleared by writing I2SMCC_THR/THRxR)" mask="0x80" values="I2SMCC_ISRA__TXRRDY"/>
          <bitfield name="TXLUNF0" caption="I2S Transmit Left 0  or TDM Channel 2x Underrun (Cleared on read)" mask="0x100" values="I2SMCC_ISRA__TXLUNF"/>
          <bitfield name="TXRUNF0" caption="I2S Transmit Right 0  or TDM Channel [2x]+1 Underrun Flag (Cleared on read)" mask="0x200" values="I2SMCC_ISRA__TXRUNF"/>
          <bitfield name="TXLUNF1" caption="I2S Transmit Left 1  or TDM Channel 2x Underrun (Cleared on read)" mask="0x400" values="I2SMCC_ISRA__TXLUNF"/>
          <bitfield name="TXRUNF1" caption="I2S Transmit Right 1  or TDM Channel [2x]+1 Underrun Flag (Cleared on read)" mask="0x800" values="I2SMCC_ISRA__TXRUNF"/>
          <bitfield name="TXLUNF2" caption="I2S Transmit Left 2  or TDM Channel 2x Underrun (Cleared on read)" mask="0x1000" values="I2SMCC_ISRA__TXLUNF"/>
          <bitfield name="TXRUNF2" caption="I2S Transmit Right 2  or TDM Channel [2x]+1 Underrun Flag (Cleared on read)" mask="0x2000" values="I2SMCC_ISRA__TXRUNF"/>
          <bitfield name="TXLUNF3" caption="I2S Transmit Left 3  or TDM Channel 2x Underrun (Cleared on read)" mask="0x4000" values="I2SMCC_ISRA__TXLUNF"/>
          <bitfield name="TXRUNF3" caption="I2S Transmit Right 3  or TDM Channel [2x]+1 Underrun Flag (Cleared on read)" mask="0x8000" values="I2SMCC_ISRA__TXRUNF"/>
          <bitfield name="RXLRDY0" caption="I2S Receive Left 0  or TDM Channel 2x Ready Flag (Cleared by reading I2SMCC_RHR/RHLxR)" mask="0x10000" values="I2SMCC_ISRA__RXLRDY"/>
          <bitfield name="RXRRDY0" caption="I2S Receive Right 0  or TDM Channel [2x]+1 Ready Flag (Cleared by reading I2SMCC_RHR/RHLxR)" mask="0x20000" values="I2SMCC_ISRA__RXRRDY"/>
          <bitfield name="RXLRDY1" caption="I2S Receive Left 1  or TDM Channel 2x Ready Flag (Cleared by reading I2SMCC_RHR/RHLxR)" mask="0x40000" values="I2SMCC_ISRA__RXLRDY"/>
          <bitfield name="RXRRDY1" caption="I2S Receive Right 1  or TDM Channel [2x]+1 Ready Flag (Cleared by reading I2SMCC_RHR/RHLxR)" mask="0x80000" values="I2SMCC_ISRA__RXRRDY"/>
          <bitfield name="RXLRDY2" caption="I2S Receive Left 2  or TDM Channel 2x Ready Flag (Cleared by reading I2SMCC_RHR/RHLxR)" mask="0x100000" values="I2SMCC_ISRA__RXLRDY"/>
          <bitfield name="RXRRDY2" caption="I2S Receive Right 2  or TDM Channel [2x]+1 Ready Flag (Cleared by reading I2SMCC_RHR/RHLxR)" mask="0x200000" values="I2SMCC_ISRA__RXRRDY"/>
          <bitfield name="RXLRDY3" caption="I2S Receive Left 3  or TDM Channel 2x Ready Flag (Cleared by reading I2SMCC_RHR/RHLxR)" mask="0x400000" values="I2SMCC_ISRA__RXLRDY"/>
          <bitfield name="RXRRDY3" caption="I2S Receive Right 3  or TDM Channel [2x]+1 Ready Flag (Cleared by reading I2SMCC_RHR/RHLxR)" mask="0x800000" values="I2SMCC_ISRA__RXRRDY"/>
          <bitfield name="RXLOVF0" caption="I2S Receive Left 0  or TDM Channel 2x Overrun Flag (Cleared on read)" mask="0x1000000" values="I2SMCC_ISRA__RXLOVF"/>
          <bitfield name="RXROVF0" caption="I2S Receive Right 0  or TDM Channel [2x]+1 Overrun Flag (Cleared on read)" mask="0x2000000" values="I2SMCC_ISRA__RXROVF"/>
          <bitfield name="RXLOVF1" caption="I2S Receive Left 1  or TDM Channel 2x Overrun Flag (Cleared on read)" mask="0x4000000" values="I2SMCC_ISRA__RXLOVF"/>
          <bitfield name="RXROVF1" caption="I2S Receive Right 1  or TDM Channel [2x]+1 Overrun Flag (Cleared on read)" mask="0x8000000" values="I2SMCC_ISRA__RXROVF"/>
          <bitfield name="RXLOVF2" caption="I2S Receive Left 2  or TDM Channel 2x Overrun Flag (Cleared on read)" mask="0x10000000" values="I2SMCC_ISRA__RXLOVF"/>
          <bitfield name="RXROVF2" caption="I2S Receive Right 2  or TDM Channel [2x]+1 Overrun Flag (Cleared on read)" mask="0x20000000" values="I2SMCC_ISRA__RXROVF"/>
          <bitfield name="RXLOVF3" caption="I2S Receive Left 3  or TDM Channel 2x Overrun Flag (Cleared on read)" mask="0x40000000" values="I2SMCC_ISRA__RXLOVF"/>
          <bitfield name="RXROVF3" caption="I2S Receive Right 3  or TDM Channel [2x]+1 Overrun Flag (Cleared on read)" mask="0x80000000" values="I2SMCC_ISRA__RXROVF"/>
        </register>
        <register name="I2SMCC_IERB" offset="0x20" rw="W" size="4" atomic-op="set:I2SMCC_IMRB" caption="Interrupt Enable Register B">
          <bitfield name="WERR" caption="Write Error Interrupt Enable" mask="0x1"/>
          <bitfield name="TXFFRDY" caption="TX FIFO Ready Interrupt Enable" mask="0x100"/>
          <bitfield name="TXFFEMP" caption="TX FIFO Empty Interrupt Enable" mask="0x200"/>
          <bitfield name="RXFFRDY" caption="RX FIFO Ready Interrupt Enable" mask="0x1000"/>
          <bitfield name="RXFFFUL" caption="RX FIFO Full Interrupt Enable" mask="0x2000"/>
        </register>
        <register name="I2SMCC_IDRB" offset="0x24" rw="W" size="4" atomic-op="clear:I2SMCC_IMRB" caption="Interrupt Disable Register B">
          <bitfield name="WERR" caption="Write Error Interrupt Disable" mask="0x1"/>
          <bitfield name="TXFFRDY" caption="TX FIFO Ready Interrupt Disable" mask="0x100"/>
          <bitfield name="TXFFEMP" caption="TX FIFO Empty Interrupt Disable" mask="0x200"/>
          <bitfield name="RXFFRDY" caption="RX FIFO Ready Interrupt Disable" mask="0x1000"/>
          <bitfield name="RXFFFUL" caption="RTX FIFO Full Interrupt Disable" mask="0x2000"/>
        </register>
        <register name="I2SMCC_IMRB" offset="0x28" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register B">
          <bitfield name="WERR" caption="Write Error Interrupt Enable" mask="0x1"/>
          <bitfield name="TXFFRDY" caption="TX FIFO Ready Interrupt Mask" mask="0x100"/>
          <bitfield name="TXFFEMP" caption="TX FIFO Empty Interrupt Mask" mask="0x200"/>
          <bitfield name="RXFFRDY" caption="RX FIFO Ready Interrupt Mask" mask="0x1000"/>
          <bitfield name="RXFFFUL" caption="RX FIFO Full Interrupt Mask" mask="0x2000"/>
        </register>
        <register name="I2SMCC_ISRB" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register B">
          <bitfield name="WERR" caption="Write Error Flag (cleared on read)" mask="0x1" values="I2SMCC_ISRB__WERR"/>
          <bitfield name="TXFFRDY" caption="TX FIFO Ready Flag (Cleared on read)" mask="0x100" values="I2SMCC_ISRB__TXFFRDY"/>
          <bitfield name="TXFFEMP" caption="TX FIFO Empty Flag (Cleared on read)" mask="0x200" values="I2SMCC_ISRB__TXFFEMP"/>
          <bitfield name="RXFFRDY" caption="RX FIFO Ready Flag (Cleared on read)" mask="0x1000" values="I2SMCC_ISRB__RXFFRDY"/>
          <bitfield name="RXFFFUL" caption="RX FIFO Full Flag (Cleared on read)" mask="0x2000" values="I2SMCC_ISRB__RXFFFUL"/>
        </register>
        <register name="I2SMCC_RHR" offset="0x30" rw="R" size="4" initval="0x00000000" caption="Receiver Holding Register">
          <bitfield name="RHR" caption="Receiver Holding Register" mask="0xFFFFFFFF"/>
        </register>
        <register name="I2SMCC_THR" offset="0x34" rw="W" size="4" caption="Transmitter Holding Register">
          <bitfield name="THR" caption="Transmitter Holding Register" mask="0xFFFFFFFF"/>
        </register>
        <register-group name="I2SMCC_RH" name-in-module="I2SMCC_RH" offset="0x40" size="0x8" count="4"/>
        <register-group name="I2SMCC_TH" name-in-module="I2SMCC_TH" offset="0x60" size="0x8" count="4"/>
        <register name="I2SMCC_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPCFEN" caption="Write Protection Configuration Enable" mask="0x1" values="I2SMCC_WPMR__WPCFEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="I2SMCC_WPMR__WPITEN"/>
          <bitfield name="WPCTEN" caption="Write Protection Control Enable" mask="0x4" values="I2SMCC_WPMR__WPCTEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="I2SMCC_WPMR__WPKEY"/>
        </register>
        <register name="I2SMCC_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="I2SMCC_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFFFF00"/>
        </register>
      </register-group>
      <value-group name="I2SMCC_CR__RXEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the I2SMCC receiver, if RXDIS is not '1'. Bit I2SMCC_SR.RXEN is set when the receiver is activated." value="1"/>
      </value-group>
      <value-group name="I2SMCC_CR__RXDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the I2SMCC receiver. Bit I2SMCC_SR.RXEN is cleared when the receiver is stopped." value="1"/>
      </value-group>
      <value-group name="I2SMCC_CR__CKEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the I2SMCC clock generation, if CKDIS is not '1'." value="1"/>
      </value-group>
      <value-group name="I2SMCC_CR__CKDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the I2SMCC clock generation." value="1"/>
      </value-group>
      <value-group name="I2SMCC_CR__TXEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the I2SMCC transmitter, if TXDIS is not '1'. Bit I2SMCC_SR.TXEN is set when the Transmitter is started." value="1"/>
      </value-group>
      <value-group name="I2SMCC_CR__TXDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the I2SMCC transmitter. Bit I2SMCC_SR.TXEN is cleared when the Transmitter is stopped." value="1"/>
      </value-group>
      <value-group name="I2SMCC_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets all the registers in the I2SMCC. The I2SMCC is disabled after the reset." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRA__MODE">
        <value name="SLAVE" caption="I2SMCC_CK and I2SMCC_WS pin inputs used as bit clock and word select/frame synchronization." value="0x0"/>
        <value name="MASTER" caption="Bit clock and word select/frame synchronization generated by I2SMCC from MCK and output to I2SMCC_CK and I2SMCC_WS pins. MCK is output as master clock on I2SMCC_MCK if I2SMCC_MRA.IMCKMODE is set." value="0x1"/>
      </value-group>
      <value-group name="I2SMCC_MRA__DATALENGTH">
        <value name="32_BITS" caption="Data length is set to 32 bits." value="0"/>
        <value name="24_BITS" caption="Data length is set to 24 bits." value="1"/>
        <value name="20_BITS" caption="Data length is set to 20 bits." value="2"/>
        <value name="18_BITS" caption="Data length is set to 18 bits." value="3"/>
        <value name="16_BITS" caption="Data length is set to 16 bits." value="4"/>
        <value name="16_BITS_COMPACT" caption="Data length is set to 16-bit compact stereo. Left sample in bits [15:0] and right sample in bits [31:16] of same word." value="5"/>
        <value name="8_BITS" caption="Data length is set to 8 bits." value="6"/>
        <value name="8_BITS_COMPACT" caption="Data length is set to 8-bit compact stereo. Left sample in bits [7:0] and right sample in bits [15:8] of the same word." value="7"/>
      </value-group>
      <value-group name="I2SMCC_MRA__WIRECFG">
        <value name="I2S_1_TDM_0" caption="In I2S and LJ formats, I2SMCC_DIN0 and I2SMCC_DOUT0 are used to transmit and receive I2S frames. In TDM and TDMLJ formats, I2SMCC_DIN0 and I2SMCC_DOUT0 are used to transmit and receive TDM frames." value="0"/>
        <value name="I2S_2_TDM_1" caption="In I2S and LJ formats, I2SMCC_DIN1..0 and I2SMCC_DOUT1..0 are used to transmit and receive 2 I2S frames. In TDM and TDMLJ formats, I2SMCC_DIN1 and I2SMCC_DOUT1 are used to transmit and receive TDM frames." value="1"/>
        <value name="I2S_4_TDM_2" caption="In I2S and LJ formats, I2SMCC_DIN3..0 and I2SMCC_DOUT3..0 are used to transmit and receive 4 I2S frames. In TDM and TDMLJ formats, I2SMCC_DIN2 and I2SMCC_DOUT2 are used to transmit and receive TDM frames." value="2"/>
        <value name="TDM_3" caption="In I2S and LJ formats, reserved for future use, do not use. In TDM and TDMLJ formats, I2SMCC_DIN3 and I2SMCC_DOUT3 are used to transmit and receive TDM frames." value="3"/>
      </value-group>
      <value-group name="I2SMCC_MRA__FORMAT">
        <value name="I2S" caption="I2S format, stereo with I2SMCC_WS low for left channel, and MSB of sample starting one I2SMCC_CK period after I2SMCC_WS edge." value="0"/>
        <value name="LJ" caption="Left-justified format, stereo with I2SMCC_WS high for left channel, and MSB of sample starting on I2SMCC_WS edge." value="1"/>
        <value name="TDM" caption="TDM format, with (NBCHAN + 1) channels, I2SMCC_WS high at beginning of first channel, and MSB of sample starting one I2SMCC_CK period after I2SMCC_WS edge." value="2"/>
        <value name="TDMLJ" caption="TDM format, left-justified, with (NBCHAN + 1) channels, I2SMCC_WS high at beginning of first channel, and MSB of sample starting on I2SMCC_WS edge." value="3"/>
      </value-group>
      <value-group name="I2SMCC_MRA__RXMONO">
        <value name="0" caption="Stereo." value="0"/>
        <value name="1" caption="Mono, with left audio samples duplicated to right audio channel by the I2SMCC." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRA__RXLOOP">
        <value name="0" caption="Normal mode." value="0"/>
        <value name="1" caption="I2SMCC_DOUT outputs of I2SMCC are internally connected to I2SMCC_DIN inputs." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRA__TXMONO">
        <value name="0" caption="Stereo." value="0"/>
        <value name="1" caption="Mono, with left audio samples duplicated to right audio channel by the I2SMCC." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRA__TXSAME">
        <value name="0" caption="'0' is transmitted when underrun." value="0"/>
        <value name="1" caption="Previous sample transmitted when underrun." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRA__SRCCLK">
        <value name="0" caption="The Peripheral clock is selected as source clock." value="0"/>
        <value name="1" caption="The PMC.GCLKx clock is selected as source clock." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRA__TDMFS">
        <value name="SLOT" caption="I2SMCC_WS pulse is high for one time slot at beginning of frame." value="0"/>
        <value name="HALF" caption="I2SMCC_WS pulse is high for half the time slots at beginning of frame." value="1"/>
        <value name="BIT" caption="I2SMCC_WS pulse is high for one bit period at beginning of frame, i.e., one ISCK period." value="2"/>
      </value-group>
      <value-group name="I2SMCC_MRA__IMCKMODE">
        <value name="0" caption="No master clock generated." value="0"/>
        <value name="1" caption="Master clock generated." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRA__IWS">
        <value name="0" caption="I2SMCC_WS slot is 32 bits long for DATALENGTH = 18/20/24 bits." value="0"/>
        <value name="1" caption="I2SMCC_WS slot is 24 bits long for DATALENGTH = 18/20/24 bits." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRB__CRAMODE">
        <value name="LEFT_FIRST" caption="All enabled I2S left channels are filled first, then I2S right channels." value="0x0"/>
        <value name="REGULAR" caption="An enabled I2S left channel is filled, then the corresponding right channel, until all channels are filled." value="0x1"/>
      </value-group>
      <value-group name="I2SMCC_MRB__FIFOEN">
        <value name="0" caption="The Receive and Transmit FIFOs are disabled." value="0"/>
        <value name="1" caption="The Receive and Transmit FIFOs are enabled. Transmit data can only be written through I2SMCC_THR. Receive data can only be read through I2SMCC_RHR." value="1"/>
      </value-group>
      <value-group name="I2SMCC_MRB__DMACHUNK">
        <value name="1_WORD" caption="Each DMA transfer contains 1 word." value="0"/>
        <value name="2_WORDS" caption="Each DMA transfer contains 2 words." value="1"/>
        <value name="4_WORDS" caption="Each DMA transfer contains 4 words." value="2"/>
        <value name="8_WORDS" caption="Each DMA transfer contains 8 words." value="3"/>
      </value-group>
      <value-group name="I2SMCC_MRB__CLKSEL">
        <value name="0" caption="The I2SMCC_CK clock (provided by the external I2S master) is selected as serial clock." value="0"/>
        <value name="1" caption="The internal clock (generated from source clock) is selected as serial clock." value="1"/>
      </value-group>
      <value-group name="I2SMCC_SR__RXEN">
        <value name="0" caption="Cleared when the receiver is disabled, following a RXDIS or SWRST request in I2SMCC_CR." value="0"/>
        <value name="1" caption="Set when the receiver is enabled, following a RXEN request in I2SMCC_CR." value="1"/>
      </value-group>
      <value-group name="I2SMCC_SR__TXEN">
        <value name="0" caption="Cleared when the transmitter is disabled, following a I2SMCC_CR.TXDIS or I2SMCC_CR.SWRST request." value="0"/>
        <value name="1" caption="Set when the transmitter is enabled, following a I2SMCC_CR.TXEN request." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRA__TXLRDY">
        <value name="0" caption="Cleared when either I2SMCC_THLxR is written or when the corresponding data has been written in I2SMCC_THR." value="0"/>
        <value name="1" caption="Set when I2SMCC_THR or I2SMCC_THLxR is empty. This status bit is not relevant if I2SMCC_MRB.FIFOEN is set to 1." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRA__TXRRDY">
        <value name="0" caption="Cleared when either I2SMCC_THRxR is written or when the corresponding data has been written in I2SMCC_THR." value="0"/>
        <value name="1" caption="Set when I2SMCC_THR or I2SMCC_THLxR is empty. This status bit is not relevant if I2SMCC_MRB.FIFOEN is set to 1." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRA__TXLUNF">
        <value name="0" caption="Cleared when I2SMCC_ISRA is read." value="0"/>
        <value name="1" caption="Set when an underrun error occurs in either I2SMCC_THR or I2SMCC_THLxR." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRA__TXRUNF">
        <value name="0" caption="Cleared when the I2SMCC_ISRA is read." value="0"/>
        <value name="1" caption="Set when an underrun error occurs in either I2SMCC_THR or I2SMCC_THRxR." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRA__RXLRDY">
        <value name="0" caption="Cleared when either I2SMCC_RHLxR is read or when the corresponding data has been read in I2SMCC_RHR." value="0"/>
        <value name="1" caption="Set when received data is available in either I2SMCC_RHLxR or I2SMCC_RHR." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRA__RXRRDY">
        <value name="0" caption="Cleared when I2SMCC_RHRxR is read or when the corresponding data has been read through I2SMCC_RHR." value="0"/>
        <value name="1" caption="Set when received data is available in either I2SMCC_RHRxR or I2SMCC_RHR." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRA__RXLOVF">
        <value name="0" caption="Cleared when I2SMCC_ISRA is read." value="0"/>
        <value name="1" caption="Set when an overrun error occurs in either I2SMCC_RHLxR or I2SMCC_RHR." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRA__RXROVF">
        <value name="0" caption="Cleared when I2SMCC_ISRA is read." value="0"/>
        <value name="1" caption="Set when an overrun error occurs in either I2SMCC_RHRxR or I2SMCC_RHR." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRB__WERR">
        <value name="0" caption="Cleared when I2SMCC_ISRB is read." value="0"/>
        <value name="1" caption="Set when a write occurs in a protected register." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRB__TXFFRDY">
        <value name="0" caption="Cleared when I2SMCC_ISRB is read." value="0"/>
        <value name="1" caption="Set when TX FIFO is ready to be written. This status bit is not relevant if I2SMCC_MRB.FIFOEN is set to 0." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRB__TXFFEMP">
        <value name="0" caption="Cleared when I2SMCC_ISRB is read." value="0"/>
        <value name="1" caption="Set when TX FIFO is empty. This status bit is not relevant if I2SMCC_MRB.FIFOEN is set to 0." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRB__RXFFRDY">
        <value name="0" caption="Cleared when I2SMCC_ISRB is read." value="0"/>
        <value name="1" caption="Set when RX FIFO is ready to be read. This status bit is not relevant if I2SMCC_MRB.FIFOEN is set to 0." value="1"/>
      </value-group>
      <value-group name="I2SMCC_ISRB__RXFFFUL">
        <value name="0" caption="Cleared when I2SMCC_ISRB is read." value="0"/>
        <value name="1" caption="Set when RX FIFO is full. This status bit is not relevant if I2SMCC_MRB.FIFOEN is set to 0." value="1"/>
      </value-group>
      <value-group name="I2SMCC_WPMR__WPCFEN">
        <value name="0" caption="Disables the write protection of the configuration if WPKEY matches to 0x493253 (I2S in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the configuration if WPKEY matches to 0x493253 (I2S in ASCII)." value="1"/>
      </value-group>
      <value-group name="I2SMCC_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection of the interruption if WPKEY matches to 0x493253 (I2S in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the interruption if WPKEY matches to 0x493253 (I2S in ASCII)." value="1"/>
      </value-group>
      <value-group name="I2SMCC_WPMR__WPCTEN">
        <value name="0" caption="Disables the write protection of the control if WPKEY matches to 0x493253 (I2S in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the control if WPKEY matches to 0x493253 (I2S in ASCII)." value="1"/>
      </value-group>
      <value-group name="I2SMCC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation. Always reads as 0." value="0x493253"/>
      </value-group>
      <value-group name="I2SMCC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of the I2SMCC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of the I2SMCC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
    </module>
    <module name="ICE" caption="In-Circuit Emulator (JTAG/SWD/SWO)"/>
    <module name="ICM" id="11105" version="301" caption="Integrity Check Monitor">
      <register-group name="ICM" caption="Integrity Check Monitor">
        <register name="ICM_CFG" offset="0x0" rw="RW" size="4" initval="0x000000000" caption="Configuration Register">
          <bitfield name="WBDIS" caption="Write-Back Disable" mask="0x1" values="ICM_CFG__WBDIS"/>
          <bitfield name="EOMDIS" caption="End of Monitoring Disable" mask="0x2" values="ICM_CFG__EOMDIS"/>
          <bitfield name="SLBDIS" caption="Secondary List Branching Disable" mask="0x4" values="ICM_CFG__SLBDIS"/>
          <bitfield name="BBC" caption="Bus Burden Control" mask="0xF0"/>
          <bitfield name="ASCD" caption="Automatic Switch To Compare Digest" mask="0x100" values="ICM_CFG__ASCD"/>
          <bitfield name="DUALBUFF" caption="Dual Input Buffer" mask="0x200" values="ICM_CFG__DUALBUFF"/>
          <bitfield name="UIHASH" caption="User Initial Hash Value" mask="0x1000" values="ICM_CFG__UIHASH"/>
          <bitfield name="UALGO" caption="User SHA Algorithm" mask="0xE000" values="ICM_CFG__UALGO"/>
        </register>
        <register name="ICM_CTRL" offset="0x4" rw="W" size="4" caption="Control Register">
          <bitfield name="ENABLE" caption="ICM Enable" mask="0x1" values="ICM_CTRL__ENABLE"/>
          <bitfield name="DISABLE" caption="ICM Disable Register" mask="0x2" values="ICM_CTRL__DISABLE"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x4" values="ICM_CTRL__SWRST"/>
          <bitfield name="REHASH" caption="Recompute Internal Hash" mask="0xF0" values="ICM_CTRL__REHASH"/>
          <bitfield name="RMDIS" caption="Region Monitoring Disable" mask="0xF00" values="ICM_CTRL__RMDIS"/>
          <bitfield name="RMEN" caption="Region Monitoring Enable" mask="0xF000" values="ICM_CTRL__RMEN"/>
        </register>
        <register name="ICM_SR" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="ENABLE" caption="ICM Enable Register" mask="0x1" values="ICM_SR__ENABLE"/>
          <bitfield name="RAWRMDIS" caption="Region Monitoring Disabled Raw Status" mask="0xF00" values="ICM_SR__RAWRMDIS"/>
          <bitfield name="RMDIS" caption="Region Monitoring Disabled Status" mask="0xF000" values="ICM_SR__RMDIS"/>
        </register>
        <register name="ICM_IER" offset="0x10" rw="W" size="4" atomic-op="set:ICM_IMR" caption="Interrupt Enable Register">
          <bitfield name="RHC" caption="Region Hash Completed Interrupt Enable" mask="0xF" values="ICM_IER__RHC"/>
          <bitfield name="RDM" caption="Region Digest Mismatch Interrupt Enable" mask="0xF0" values="ICM_IER__RDM"/>
          <bitfield name="RBE" caption="Region Bus Error Interrupt Enable" mask="0xF00" values="ICM_IER__RBE"/>
          <bitfield name="RWC" caption="Region Wrap Condition detected Interrupt Enable" mask="0xF000" values="ICM_IER__RWC"/>
          <bitfield name="REC" caption="Region End bit Condition Detected Interrupt Enable" mask="0xF0000" values="ICM_IER__REC"/>
          <bitfield name="RSU" caption="Region Status Updated Interrupt Disable" mask="0xF00000" values="ICM_IER__RSU"/>
          <bitfield name="URAD" caption="Undefined Register Access Detection Interrupt Enable" mask="0x1000000" values="ICM_IER__URAD"/>
        </register>
        <register name="ICM_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:ICM_IMR" caption="Interrupt Disable Register">
          <bitfield name="RHC" caption="Region Hash Completed Interrupt Disable" mask="0xF" values="ICM_IDR__RHC"/>
          <bitfield name="RDM" caption="Region Digest Mismatch Interrupt Disable" mask="0xF0" values="ICM_IDR__RDM"/>
          <bitfield name="RBE" caption="Region Bus Error Interrupt Disable" mask="0xF00" values="ICM_IDR__RBE"/>
          <bitfield name="RWC" caption="Region Wrap Condition Detected Interrupt Disable" mask="0xF000" values="ICM_IDR__RWC"/>
          <bitfield name="REC" caption="Region End bit Condition detected Interrupt Disable" mask="0xF0000" values="ICM_IDR__REC"/>
          <bitfield name="RSU" caption="Region Status Updated Interrupt Disable" mask="0xF00000" values="ICM_IDR__RSU"/>
          <bitfield name="URAD" caption="Undefined Register Access Detection Interrupt Disable" mask="0x1000000" values="ICM_IDR__URAD"/>
        </register>
        <register name="ICM_IMR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="RHC" caption="Region Hash Completed Interrupt Mask" mask="0xF" values="ICM_IMR__RHC"/>
          <bitfield name="RDM" caption="Region Digest Mismatch Interrupt Mask" mask="0xF0" values="ICM_IMR__RDM"/>
          <bitfield name="RBE" caption="Region Bus Error Interrupt Mask" mask="0xF00" values="ICM_IMR__RBE"/>
          <bitfield name="RWC" caption="Region Wrap Condition Detected Interrupt Mask" mask="0xF000" values="ICM_IMR__RWC"/>
          <bitfield name="REC" caption="Region End bit Condition Detected Interrupt Mask" mask="0xF0000" values="ICM_IMR__REC"/>
          <bitfield name="RSU" caption="Region Status Updated Interrupt Mask" mask="0xF00000" values="ICM_IMR__RSU"/>
          <bitfield name="URAD" caption="Undefined Register Access Detection Interrupt Mask" mask="0x1000000" values="ICM_IMR__URAD"/>
        </register>
        <register name="ICM_ISR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="RHC" caption="Region Hash Completed" mask="0xF"/>
          <bitfield name="RDM" caption="Region Digest Mismatch" mask="0xF0"/>
          <bitfield name="RBE" caption="Region Bus Error" mask="0xF00"/>
          <bitfield name="RWC" caption="Region Wrap Condition Detected" mask="0xF000"/>
          <bitfield name="REC" caption="Region End Bit Condition Detected" mask="0xF0000"/>
          <bitfield name="RSU" caption="Region Status Updated Detected" mask="0xF00000"/>
          <bitfield name="URAD" caption="Undefined Register Access Detection Status" mask="0x1000000" values="ICM_ISR__URAD"/>
        </register>
        <register name="ICM_UASR" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Undefined Access Status Register">
          <bitfield name="URAT" caption="Undefined Register Access Trace" mask="0x7" values="ICM_UASR__URAT"/>
        </register>
        <register name="ICM_DSCR" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="Region Descriptor Area Start Address Register">
          <bitfield name="DASA" caption="Descriptor Area Start Address" mask="0xFFFFFFC0"/>
        </register>
        <register name="ICM_HASH" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="Region Hash Area Start Address Register">
          <bitfield name="HASA" caption="Hash Area Start Address" mask="0xFFFFFF80"/>
        </register>
        <register name="ICM_UIHVAL" offset="0x38" rw="W" size="4" count="8" caption="User Initial Hash Value x Register">
          <bitfield name="VAL" caption="Initial Hash Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="ICM_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="ICM_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="ICM_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="ICM_WPMR__WPCREN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="ICM_WPMR__WPKEY"/>
        </register>
        <register name="ICM_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (Cleared on read)" mask="0x1" values="ICM_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFF00"/>
        </register>
      </register-group>
      <value-group name="ICM_CFG__WBDIS">
        <value name="0" caption="Write-back operations are permitted." value="0"/>
        <value name="1" caption="Write-back operations are forbidden. Context register CDWBN bit is internally set to one and cannot be modified by a linked list element. ICM_RCFG.CDWBN has no effect." value="1"/>
      </value-group>
      <value-group name="ICM_CFG__EOMDIS">
        <value name="0" caption="End of Monitoring is permitted." value="0"/>
        <value name="1" caption="End of Monitoring is forbidden. The EOM bit of the ICM_RCFG structure member has no effect." value="1"/>
      </value-group>
      <value-group name="ICM_CFG__SLBDIS">
        <value name="0" caption="Branching to the Secondary List is permitted." value="0"/>
        <value name="1" caption="Branching to the Secondary List is forbidden. The NEXT field of the ICM_RNEXT structure member has no effect and is always considered as zero." value="1"/>
      </value-group>
      <value-group name="ICM_CFG__ASCD">
        <value name="0" caption="Automatic monitoring mode is disabled." value="0"/>
        <value name="1" caption="The ICM passes through the Main List once to calculate the message digest of the monitored area. When WRAP = 1 in ICM_RCFG, the ICM begins monitoring." value="1"/>
      </value-group>
      <value-group name="ICM_CFG__DUALBUFF">
        <value name="0" caption="Dual Input Buffer mode is disabled." value="0"/>
        <value name="1" caption="Dual Input Buffer mode is enabled (better performances, higher bandwidth required on system bus)." value="1"/>
      </value-group>
      <value-group name="ICM_CFG__UIHASH">
        <value name="0" caption="The secure hash standard provides the initial hash value." value="0"/>
        <value name="1" caption="The initial hash value is programmable. Field UALGO provides the SHA algorithm. The ALGO field of the ICM_RCFG structure member has no effect." value="1"/>
      </value-group>
      <value-group name="ICM_CFG__UALGO">
        <value name="SHA1" caption="SHA1 algorithm processed" value="0"/>
        <value name="SHA256" caption="SHA256 algorithm processed" value="1"/>
        <value name="SHA224" caption="SHA224 algorithm processed" value="4"/>
      </value-group>
      <value-group name="ICM_CTRL__ENABLE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="When set to one, the ICM is activated." value="1"/>
      </value-group>
      <value-group name="ICM_CTRL__DISABLE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="The ICM is disabled. If a region is active, this region is terminated." value="1"/>
      </value-group>
      <value-group name="ICM_CTRL__SWRST">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Resets the ICM." value="1"/>
      </value-group>
      <value-group name="ICM_CTRL__REHASH">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="When REHASH[i] is set to one, Region i digest is re-computed. This bit is only available when region monitoring is disabled." value="1"/>
      </value-group>
      <value-group name="ICM_CTRL__RMDIS">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="When bit RMDIS[i] is set to one, the monitoring of region with identifier i is disabled." value="1"/>
      </value-group>
      <value-group name="ICM_CTRL__RMEN">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="When bit RMEN[i] is set to one, the monitoring of region with identifier i is activated." value="1"/>
      </value-group>
      <value-group name="ICM_SR__ENABLE">
        <value name="0" caption="ICM is disabled." value="0"/>
        <value name="1" caption="ICM is activated." value="1"/>
      </value-group>
      <value-group name="ICM_SR__RAWRMDIS">
        <value name="0" caption="Region i monitoring has been activated by writing a 1 in RMEN[i] of ICM_CTRL." value="0"/>
        <value name="1" caption="Region i monitoring has been deactivated by writing a 1 in RMDIS[i] of ICM_CTRL." value="1"/>
      </value-group>
      <value-group name="ICM_SR__RMDIS">
        <value name="0" caption="Region i is being monitored (occurs after integrity check value has been calculated and written to Hash area)." value="0"/>
        <value name="1" caption="Region i monitoring is not being monitored." value="1"/>
      </value-group>
      <value-group name="ICM_IER__RHC">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="When RHC[i] is set to one, the Region i Hash Completed interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ICM_IER__RDM">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="When RDM[i] is set to one, the Region i Digest Mismatch interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ICM_IER__RBE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="When RBE[i] is set to one, the Region i Bus Error interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ICM_IER__RWC">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="When RWC[i] is set to one, the Region i Wrap Condition interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ICM_IER__REC">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="When REC[i] is set to one, the region i End bit Condition interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ICM_IER__RSU">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="When RSU[i] is set to one, the region i Status Updated interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ICM_IER__URAD">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The Undefined Register Access interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ICM_IDR__RHC">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="When RHC[i] is set to one, the Region i Hash Completed interrupt is disabled." value="1"/>
      </value-group>
      <value-group name="ICM_IDR__RDM">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="When RDM[i] is set to one, the Region i Digest Mismatch interrupt is disabled." value="1"/>
      </value-group>
      <value-group name="ICM_IDR__RBE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="When RBE[i] is set to one, the Region i Bus Error interrupt is disabled." value="1"/>
      </value-group>
      <value-group name="ICM_IDR__RWC">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="When RWC[i] is set to one, the Region i Wrap Condition interrupt is disabled." value="1"/>
      </value-group>
      <value-group name="ICM_IDR__REC">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="When REC[i] is set to one, the region i End bit Condition interrupt is disabled." value="1"/>
      </value-group>
      <value-group name="ICM_IDR__RSU">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="When RSU[i] is set to one, the region i Status Updated interrupt is disabled." value="1"/>
      </value-group>
      <value-group name="ICM_IDR__URAD">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Undefined Register Access Detection interrupt is disabled." value="1"/>
      </value-group>
      <value-group name="ICM_IMR__RHC">
        <value name="0" caption="When RHC[i] is set to zero, the interrupt is disabled for region i." value="0"/>
        <value name="1" caption="When RHC[i] is set to one, the interrupt is enabled for region i." value="1"/>
      </value-group>
      <value-group name="ICM_IMR__RDM">
        <value name="0" caption="When RDM[i] is set to zero, the interrupt is disabled for region i." value="0"/>
        <value name="1" caption="When RDM[i] is set to one, the interrupt is enabled for region i." value="1"/>
      </value-group>
      <value-group name="ICM_IMR__RBE">
        <value name="0" caption="When RBE[i] is set to zero, the interrupt is disabled for region i." value="0"/>
        <value name="1" caption="When RBE[i] is set to one, the interrupt is enabled for region i." value="1"/>
      </value-group>
      <value-group name="ICM_IMR__RWC">
        <value name="0" caption="When RWC[i] is set to zero, the interrupt is disabled for region i." value="0"/>
        <value name="1" caption="When RWC[i] is set to one, the interrupt is enabled for region i." value="1"/>
      </value-group>
      <value-group name="ICM_IMR__REC">
        <value name="0" caption="When REC[i] is set to zero, the interrupt is disabled for region i." value="0"/>
        <value name="1" caption="When REC[i] is set to one, the interrupt is enabled for region i." value="1"/>
      </value-group>
      <value-group name="ICM_IMR__RSU">
        <value name="0" caption="When RSU[i] is set to zero, the interrupt is disabled for region i." value="0"/>
        <value name="1" caption="When RSU[i] is set to one, the interrupt is enabled for region i." value="1"/>
      </value-group>
      <value-group name="ICM_IMR__URAD">
        <value name="0" caption="Interrupt is disabled" value="0"/>
        <value name="1" caption="Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="ICM_ISR__URAD">
        <value name="0" caption="No undefined register access has been detected since the last SWRST." value="0"/>
        <value name="1" caption="At least one undefined register access has been detected since the last SWRST." value="1"/>
      </value-group>
      <value-group name="ICM_UASR__URAT">
        <value name="UNSPEC_STRUCT_MEMBER" caption="Unspecified structure member set to one detected when the descriptor is loaded." value="0"/>
        <value name="ICM_CFG_MODIFIED" caption="ICM_CFG modified during active monitoring." value="1"/>
        <value name="ICM_DSCR_MODIFIED" caption="ICM_DSCR modified during active monitoring." value="2"/>
        <value name="ICM_HASH_MODIFIED" caption="ICM_HASH modified during active monitoring" value="3"/>
        <value name="READ_ACCESS" caption="Write-only register read access" value="4"/>
      </value-group>
      <value-group name="ICM_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x49434D (&quot;ICM&quot; in ASCII)" value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x49434D (&quot;ICM&quot; in ASCII)" value="1"/>
      </value-group>
      <value-group name="ICM_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x49434D (&quot;ICM&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x49434D (&quot;ICM&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="ICM_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x49434D (&quot;ICM&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x49434D (&quot;ICM&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="ICM_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN, WPITEN and WPCREN bits. Always reads as 0" value="0x49434D"/>
      </value-group>
      <value-group name="ICM_WPSR__WPVS">
        <value name="0" caption="No write protect violation has occurred since the last read of ICM_WPSR." value="0"/>
        <value name="1" caption="A write protect violation has occurred since the last read of ICM_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
    </module>
    <module name="ISC" id="11290" version="220" caption="Image Sensor Controller">
      <register-group name="ISC_HXS_TAP" size="0x08">
        <register name="ISC_HXS_TAP10PHI" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="HXS TAP10 Phase Register ">
          <bitfield name="TAP0" caption="Vertical Filter Tap 0 Coefficient" mask="0x1FFF"/>
          <bitfield name="TAP1" caption="Vertical Filter Tap 1 Coefficient" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_HXS_TAP32PHI" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="HXS TAP32 Phase Register ">
          <bitfield name="TAP2" caption="Vertical Filter Tap 2 Coefficient" mask="0x1FFF"/>
          <bitfield name="TAP3" caption="Vertical Filter Tap 3 Coefficient" mask="0x1FFF0000"/>
        </register>
      </register-group>
      <register-group name="ISC_VXS_TAP" size="0x08">
        <register name="ISC_VXS_TAP10PHI" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="VXS TAP10 Phase Register ">
          <bitfield name="TAP0" caption="Vertical Filter Tap 0 Coefficient" mask="0x1FFF"/>
          <bitfield name="TAP1" caption="Vertical Filter Tap 1 Coefficient" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_VXS_TAP32PHI" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="VXS TAP32 Phase Register ">
          <bitfield name="TAP2" caption="Vertical Filter Tap 2 Coefficient" mask="0x1FFF"/>
          <bitfield name="TAP3" caption="Vertical Filter Tap 3 Coefficient" mask="0x1FFF0000"/>
        </register>
      </register-group>
      <register-group name="ISC" caption="Image Sensor Controller">
        <register name="ISC_CTRLEN" offset="0x0" rw="W" size="4" atomic-op="set:ISC_CTRLSR" caption="Control Enable Register">
          <bitfield name="CAPTURE" caption="Single Shot or Multiple Frame Capture Input Stream Command" mask="0x1"/>
          <bitfield name="UPPRO" caption="Update Color Profile" mask="0x2"/>
          <bitfield name="HISREQ" caption="Histogram Update Request" mask="0x4"/>
          <bitfield name="HISCLR" caption="Histogram Table Clear" mask="0x8"/>
          <bitfield name="FUPPRO" caption="Force Update Color Profile" mask="0x200"/>
        </register>
        <register name="ISC_CTRLDIS" offset="0x4" rw="W" size="4" atomic-op="clear:ISC_CTRLSR" caption="Control Disable Register">
          <bitfield name="DISABLE" caption="End Capture At Next Vertical Synchronization Detection" mask="0x1"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x100"/>
        </register>
        <register name="ISC_CTRLSR" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Control Status Register">
          <bitfield name="CAPTURE" caption="Capture Pending" mask="0x1" values="ISC_CTRLSR__CAPTURE"/>
          <bitfield name="UPPRO" caption="Profile Update Pending" mask="0x2" values="ISC_CTRLSR__UPPRO"/>
          <bitfield name="HISREQ" caption="Histogram Request Pending" mask="0x4" values="ISC_CTRLSR__HISREQ"/>
          <bitfield name="FIELD" caption="Field Status (only relevant when the video stream is interlaced)" mask="0x10" values="ISC_CTRLSR__FIELD"/>
          <bitfield name="SIP" caption="Synchronization In Progress" mask="0x80000000" values="ISC_CTRLSR__SIP"/>
        </register>
        <register name="ISC_PFE_CFG0" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Parallel Front End Configuration 0 Register">
          <bitfield name="HPOL" caption="Horizontal Synchronization Polarity" mask="0x1" values="ISC_PFE_CFG0__HPOL"/>
          <bitfield name="VPOL" caption="Vertical Synchronization Polarity" mask="0x2" values="ISC_PFE_CFG0__VPOL"/>
          <bitfield name="PPOL" caption="Pixel Clock Polarity" mask="0x4" values="ISC_PFE_CFG0__PPOL"/>
          <bitfield name="FPOL" caption="Field Polarity" mask="0x8" values="ISC_PFE_CFG0__FPOL"/>
          <bitfield name="MODE" caption="Parallel Front End Mode" mask="0x70" values="ISC_PFE_CFG0__MODE"/>
          <bitfield name="CONT" caption="Continuous Acquisition" mask="0x80" values="ISC_PFE_CFG0__CONT"/>
          <bitfield name="GATED" caption="Gated input clock" mask="0x100" values="ISC_PFE_CFG0__GATED"/>
          <bitfield name="CCIR656" caption="CCIR656 input mode" mask="0x200" values="ISC_PFE_CFG0__CCIR656"/>
          <bitfield name="CCIR_CRC" caption="CCIR656 CRC Decoder" mask="0x400" values="ISC_PFE_CFG0__CCIR_CRC"/>
          <bitfield name="CCIR10_8N" caption="CCIR 10 bits or 8 bits" mask="0x800" values="ISC_PFE_CFG0__CCIR10_8N"/>
          <bitfield name="COLEN" caption="Column Cropping Enable" mask="0x1000" values="ISC_PFE_CFG0__COLEN"/>
          <bitfield name="ROWEN" caption="Row Cropping Enable" mask="0x2000" values="ISC_PFE_CFG0__ROWEN"/>
          <bitfield name="MIPI" caption="MIPI Interface Connection" mask="0x4000" values="ISC_PFE_CFG0__MIPI"/>
          <bitfield name="SKIPCNT" caption="Frame Skipping Counter" mask="0xFF0000"/>
          <bitfield name="CCIR_REP" caption="CCIR Replication" mask="0x8000000" values="ISC_PFE_CFG0__CCIR_REP"/>
          <bitfield name="BPS" caption="Bits Per Sample" mask="0x70000000" values="ISC_PFE_CFG0__BPS"/>
          <bitfield name="REP" caption="Up Multiply with Replication" mask="0x80000000" values="ISC_PFE_CFG0__REP"/>
        </register>
        <register name="ISC_PFE_CFG1" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Parallel Front End Configuration 1 Register">
          <bitfield name="COLMIN" caption="Column Minimum Limit" mask="0xFFFF"/>
          <bitfield name="COLMAX" caption="Column Maximum Limit" mask="0xFFFF0000"/>
        </register>
        <register name="ISC_PFE_CFG2" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Parallel Front End Configuration 2 Register">
          <bitfield name="ROWMIN" caption="Row Minimum Limit" mask="0xFFFF"/>
          <bitfield name="ROWMAX" caption="Row Maximum Limit" mask="0xFFFF0000"/>
        </register>
        <register name="ISC_CLKEN" offset="0x18" rw="W" size="4" atomic-op="set:ISC_CLKSR" caption="Clock Enable Register">
          <bitfield name="ICEN" caption="ISP Clock Enable" mask="0x1" values="ISC_CLKEN__ICEN"/>
          <bitfield name="MCEN" caption="Master Clock Enable" mask="0x2" values="ISC_CLKEN__MCEN"/>
        </register>
        <register name="ISC_CLKDIS" offset="0x1C" rw="W" size="4" atomic-op="clear:ISC_CLKSR" caption="Clock Disable Register">
          <bitfield name="ICDIS" caption="ISP Clock Disable" mask="0x1"/>
          <bitfield name="MCDIS" caption="Master Clock Disable" mask="0x2"/>
          <bitfield name="ICSWRST" caption="ISP Clock Software Reset" mask="0x100"/>
          <bitfield name="MCSWRST" caption="Master Clock Software Reset" mask="0x200"/>
        </register>
        <register name="ISC_CLKSR" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Clock Status Register">
          <bitfield name="ICSR" caption="ISP Clock Status Register" mask="0x1" values="ISC_CLKSR__ICSR"/>
          <bitfield name="MCSR" caption="Master Clock Status Register" mask="0x2" values="ISC_CLKSR__MCSR"/>
          <bitfield name="SIP" caption="Synchronization In Progress" mask="0x80000000" values="ISC_CLKSR__SIP"/>
        </register>
        <register name="ISC_CLKCFG" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Clock Configuration Register">
          <bitfield name="MCDIV" caption="Master Clock Divider" mask="0xFF0000"/>
        </register>
        <register name="ISC_INTEN" offset="0x28" rw="W" size="4" atomic-op="set:ISC_INTSR" caption="Interrupt Enable Register">
          <bitfield name="VD" caption="Vertical Synchronization Detection Interrupt Enable" mask="0x1"/>
          <bitfield name="HD" caption="Horizontal Synchronization Detection Interrupt Enable" mask="0x2"/>
          <bitfield name="SWRST" caption="Software Reset Completed Interrupt Enable" mask="0x10"/>
          <bitfield name="DIS" caption="Disable Completed Interrupt Enable" mask="0x20"/>
          <bitfield name="DDONE" caption="DMA Done Interrupt Enable" mask="0x100"/>
          <bitfield name="LDONE" caption="DMA List Done Interrupt Enable" mask="0x200"/>
          <bitfield name="HISDONE" caption="Histogram Completed Interrupt Enable" mask="0x1000"/>
          <bitfield name="HISCLR" caption="Histogram Clear Interrupt Enable" mask="0x2000"/>
          <bitfield name="WERR" caption="Write Channel Error Interrupt Enable" mask="0x10000"/>
          <bitfield name="RERR" caption="Read Channel Error Interrupt Enable" mask="0x100000"/>
          <bitfield name="VFPOV" caption="Vertical Front Porch Overflow Interrupt Enable" mask="0x1000000"/>
          <bitfield name="DAOV" caption="Data Overflow Interrupt Enable" mask="0x2000000"/>
          <bitfield name="VDTO" caption="Vertical Synchronization Timeout Interrupt Enable" mask="0x4000000"/>
          <bitfield name="HDTO" caption="Horizontal Synchronization Timeout Interrupt Enable" mask="0x8000000"/>
          <bitfield name="CCIRERR" caption="CCIR Decoder Error Interrupt Enable" mask="0x10000000"/>
          <bitfield name="GFOV" caption="Input FIFO Overflow Interrupt Enable" mask="0x20000000"/>
        </register>
        <register name="ISC_INTDIS" offset="0x2C" rw="W" size="4" atomic-op="clear:ISC_INTSR" caption="Interrupt Disable Register">
          <bitfield name="VD" caption="Vertical Synchronization Detection Interrupt Disable" mask="0x1"/>
          <bitfield name="HD" caption="Horizontal Synchronization Detection Interrupt Disable" mask="0x2"/>
          <bitfield name="SWRST" caption="Software Reset Completed Interrupt Disable" mask="0x10"/>
          <bitfield name="DIS" caption="Disable Completed Interrupt Disable" mask="0x20"/>
          <bitfield name="DDONE" caption="DMA Done Interrupt Disable" mask="0x100"/>
          <bitfield name="LDONE" caption="DMA List Done Interrupt Disable" mask="0x200"/>
          <bitfield name="HISDONE" caption="Histogram Completed Interrupt Disable" mask="0x1000"/>
          <bitfield name="HISCLR" caption="Histogram Clear Interrupt Disable" mask="0x2000"/>
          <bitfield name="WERR" caption="Write Channel Error Interrupt Disable" mask="0x10000"/>
          <bitfield name="RERR" caption="Read Channel Error Interrupt Disable" mask="0x100000"/>
          <bitfield name="VFPOV" caption="Vertical Front Porch Overflow Interrupt Disable" mask="0x1000000"/>
          <bitfield name="DAOV" caption="Data Overflow Interrupt Disable" mask="0x2000000"/>
          <bitfield name="VDTO" caption="Vertical Synchronization Timeout Interrupt Disable" mask="0x4000000"/>
          <bitfield name="HDTO" caption="Horizontal Synchronization Timeout Interrupt Disable" mask="0x8000000"/>
          <bitfield name="CCIRERR" caption="CCIR Decoder Error Interrupt Disable" mask="0x10000000"/>
          <bitfield name="GFOV" caption="FIFO Overflow Interrupt Disable" mask="0x20000000"/>
        </register>
        <register name="ISC_INTMASK" offset="0x30" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="VD" caption="Vertical Synchronization Detection Interrupt Mask" mask="0x1"/>
          <bitfield name="HD" caption="Horizontal Synchronization Detection Interrupt Mask" mask="0x2"/>
          <bitfield name="SWRST" caption="Software Reset Completed Interrupt Mask" mask="0x10"/>
          <bitfield name="DIS" caption="Disable Completed Interrupt Mask" mask="0x20"/>
          <bitfield name="DDONE" caption="DMA Done Interrupt Mask" mask="0x100"/>
          <bitfield name="LDONE" caption="DMA List Done Interrupt Mask" mask="0x200"/>
          <bitfield name="HISDONE" caption="Histogram Completed Interrupt Mask" mask="0x1000"/>
          <bitfield name="HISCLR" caption="Histogram Clear Interrupt Mask" mask="0x2000"/>
          <bitfield name="WERR" caption="Write Channel Error Interrupt Mask" mask="0x10000"/>
          <bitfield name="RERR" caption="Read Channel Error Interrupt Mask" mask="0x100000"/>
          <bitfield name="VFPOV" caption="Vertical Front Porch Overflow Interrupt Mask" mask="0x1000000"/>
          <bitfield name="DAOV" caption="Data Overflow Interrupt Mask" mask="0x2000000"/>
          <bitfield name="VDTO" caption="Vertical Synchronization Timeout Interrupt Mask" mask="0x4000000"/>
          <bitfield name="HDTO" caption="Horizontal Synchronization Timeout Interrupt Mask" mask="0x8000000"/>
          <bitfield name="CCIRERR" caption="CCIR Decoder Error Interrupt Mask" mask="0x10000000"/>
          <bitfield name="GFOV" caption="FIFO Overflow Interrupt Mask" mask="0x20000000"/>
        </register>
        <register name="ISC_INTSR" offset="0x34" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="VD" caption="Vertical Synchronization Detected Interrupt (cleared on read)" mask="0x1" values="ISC_INTSR__VD"/>
          <bitfield name="HD" caption="Horizontal Synchronization Detected Interrupt (cleared on read)" mask="0x2" values="ISC_INTSR__HD"/>
          <bitfield name="SWRST" caption="Software Reset Completed Interrupt (cleared on read)" mask="0x10" values="ISC_INTSR__SWRST"/>
          <bitfield name="DIS" caption="Disable Completed Interrupt (cleared on read)" mask="0x20" values="ISC_INTSR__DIS"/>
          <bitfield name="DDONE" caption="DMA Done Interrupt (cleared on read)" mask="0x100" values="ISC_INTSR__DDONE"/>
          <bitfield name="LDONE" caption="DMA List Done Interrupt (cleared on read)" mask="0x200" values="ISC_INTSR__LDONE"/>
          <bitfield name="HISDONE" caption="Histogram Completed Interrupt (cleared on read)" mask="0x1000" values="ISC_INTSR__HISDONE"/>
          <bitfield name="HISCLR" caption="Histogram Clear Interrupt (cleared on read)" mask="0x2000" values="ISC_INTSR__HISCLR"/>
          <bitfield name="WERR" caption="Write Channel Error Interrupt (cleared on read)" mask="0x10000" values="ISC_INTSR__WERR"/>
          <bitfield name="WERRID" caption="Write Channel Error Identifier" mask="0x60000" values="ISC_INTSR__WERRID"/>
          <bitfield name="RERR" caption="Read Channel Error Interrupt (cleared on read)" mask="0x100000" values="ISC_INTSR__RERR"/>
          <bitfield name="VFPOV" caption="Vertical Front Porch Overflow Interrupt (cleared on read)" mask="0x1000000" values="ISC_INTSR__VFPOV"/>
          <bitfield name="DAOV" caption="Data Overflow Interrupt (cleared on read)" mask="0x2000000" values="ISC_INTSR__DAOV"/>
          <bitfield name="VDTO" caption="Vertical Synchronization Timeout Interrupt (cleared on read)" mask="0x4000000" values="ISC_INTSR__VDTO"/>
          <bitfield name="HDTO" caption="Horizontal Synchronization Timeout Interrupt (cleared on read)" mask="0x8000000" values="ISC_INTSR__HDTO"/>
          <bitfield name="CCIRERR" caption="CCIR Decoder Error Interrupt (cleared on read)" mask="0x10000000" values="ISC_INTSR__CCIRERR"/>
          <bitfield name="GFOV" caption="FIFO Overflow Interrupt (relevant if MIPI interface is not selected) (cleared on read)" mask="0x20000000" values="ISC_INTSR__GFOV"/>
        </register>
        <register name="ISC_DPC_CTRL" offset="0x40" rw="RW" size="4" initval="0x00000000" caption="Defective Pixel Correction Control Register">
          <bitfield name="DPCEN" caption="Defective Pixel Correction Enable" mask="0x1" values="ISC_DPC_CTRL__DPCEN"/>
          <bitfield name="GDCEN" caption="Green Disparity Correction Enable" mask="0x2" values="ISC_DPC_CTRL__GDCEN"/>
          <bitfield name="BLCEN" caption="Black Level Correction Enable" mask="0x4" values="ISC_DPC_CTRL__BLCEN"/>
        </register>
        <register name="ISC_DPC_CFG" offset="0x44" rw="RW" size="4" initval="0x00000000" caption="Defective Pixel Correction Configuration Register">
          <bitfield name="BAYCFG" caption="Color Filter Array Pattern" mask="0x3" values="ISC_DPC_CFG__BAYCFG"/>
          <bitfield name="EITPOL" caption="Edge Interpolation" mask="0x10" values="ISC_DPC_CFG__EITPOL"/>
          <bitfield name="TM_ENABLE" caption="Median Threshold Enable" mask="0x1000" values="ISC_DPC_CFG__TM_ENABLE"/>
          <bitfield name="TC_ENABLE" caption="Closest Pixels Threshold Enable" mask="0x2000" values="ISC_DPC_CFG__TC_ENABLE"/>
          <bitfield name="TA_ENABLE" caption="Average Threshold Enable" mask="0x4000" values="ISC_DPC_CFG__TA_ENABLE"/>
          <bitfield name="ND_MODE" caption="Noise Detection Mode" mask="0x10000" values="ISC_DPC_CFG__ND_MODE"/>
          <bitfield name="RE_MODE" caption="Replacement Algorithm" mask="0x20000" values="ISC_DPC_CFG__RE_MODE"/>
          <bitfield name="GDCCLP" caption="Green Disparity Clipping Value" mask="0x700000"/>
          <bitfield name="BLOFST" caption="Black Level Offset Value" mask="0xFF800000"/>
        </register>
        <register name="ISC_DPC_THRESHM" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="Defective Pixel Correction Threshold M Register">
          <bitfield name="THRESHM" caption="Median Threshold" mask="0xFFF"/>
        </register>
        <register name="ISC_DPC_THRESHC" offset="0x4C" rw="RW" size="4" initval="0x00000000" caption="Defective Pixel Correction Threshold C Register">
          <bitfield name="THRESHC" caption="Closest Pixel Threshold" mask="0xFFF"/>
        </register>
        <register name="ISC_DPC_THRESHA" offset="0x50" rw="RW" size="4" initval="0x00000000" caption="Defective Pixel Correction Threshold A Register">
          <bitfield name="THRESHA" caption="Average Threshold" mask="0xFFF"/>
        </register>
        <register name="ISC_DPC_SR" offset="0x54" rw="R" size="4" initval="0x00000000" caption="Defective Pixel Correction Status Register">
          <bitfield name="COUNTER" caption="Defective Pixel Counter (cleared on read)" mask="0xFFFFFF"/>
        </register>
        <register name="ISC_WB_CTRL" offset="0x58" rw="RW" size="4" initval="0x00000000" caption="White Balance Control Register">
          <bitfield name="ENABLE" caption="White Balance Enable" mask="0x1" values="ISC_WB_CTRL__ENABLE"/>
        </register>
        <register name="ISC_WB_CFG" offset="0x5C" rw="RW" size="4" initval="0x00000000" caption="White Balance Configuration Register">
          <bitfield name="BAYCFG" caption="White Balance Bayer Configuration (Pixel Color Pattern)" mask="0x3" values="ISC_WB_CFG__BAYCFG"/>
        </register>
        <register name="ISC_WB_O_RGR" offset="0x60" rw="RW" size="4" initval="0x00000000" caption="White Balance Offset for R, GR Register">
          <bitfield name="ROFST" caption="Offset Red Component (signed 13 bits 1:12:0)" mask="0x1FFF"/>
          <bitfield name="GROFST" caption="Offset Green Component for Red Row (signed 13 bits 1:12:0)" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_WB_O_BGB" offset="0x64" rw="RW" size="4" initval="0x00000000" caption="White Balance Offset for B, GB Register">
          <bitfield name="BOFST" caption="Offset Blue Component (signed 13 bits, 1:12:0)" mask="0x1FFF"/>
          <bitfield name="GBOFST" caption="Offset Green Component for Blue Row (signed 13 bits, 1:12:0)" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_WB_G_RGR" offset="0x68" rw="RW" size="4" initval="0x00000000" caption="White Balance Gain for R, GR Register">
          <bitfield name="RGAIN" caption="Red Component Gain (unsigned 13 bits, 0:4:9)" mask="0x1FFF"/>
          <bitfield name="GRGAIN" caption="Green Component (Red row) Gain (unsigned 13 bits, 0:4:9)" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_WB_G_BGB" offset="0x6C" rw="RW" size="4" initval="0x00000000" caption="White Balance Gain for B, GB Register">
          <bitfield name="BGAIN" caption="Blue Component Gain (unsigned 13 bits, 0:4:9)" mask="0x1FFF"/>
          <bitfield name="GBGAIN" caption="Green Component (Blue Row) Gain (unsigned 13 bits, 0:4:9)" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_CFA_CTRL" offset="0x70" rw="RW" size="4" initval="0x00000000" caption="Color Filter Array Control Register">
          <bitfield name="ENABLE" caption="Color Filter Array Interpolation Enable" mask="0x1" values="ISC_CFA_CTRL__ENABLE"/>
        </register>
        <register name="ISC_CFA_CFG" offset="0x74" rw="RW" size="4" initval="0x00000000" caption="Color Filter Array Configuration Register">
          <bitfield name="BAYCFG" caption="Bayer Color Filter Array Pattern" mask="0x3" values="ISC_CFA_CFG__BAYCFG"/>
          <bitfield name="EITPOL" caption="Edge Interpolation" mask="0x10" values="ISC_CFA_CFG__EITPOL"/>
          <bitfield name="EAL" caption="Green Channel Edge Adaptive Level" mask="0xC00" values="ISC_CFA_CFG__EAL"/>
        </register>
        <register name="ISC_CC_CTRL" offset="0x78" rw="RW" size="4" initval="0x00000000" caption="Color Correction Control Register">
          <bitfield name="ENABLE" caption="Color Correction Enable" mask="0x1" values="ISC_CC_CTRL__ENABLE"/>
        </register>
        <register name="ISC_CC_RR_RG" offset="0x7C" rw="RW" size="4" initval="0x00000000" caption="Color Correction RR RG Register">
          <bitfield name="RRGAIN" caption="Red Gain for Red Component (signed 12 bits, 1:3:8)" mask="0xFFF"/>
          <bitfield name="RGGAIN" caption="Green Gain for Red Component (signed 12 bits, 1:3:8)" mask="0xFFF0000"/>
        </register>
        <register name="ISC_CC_RB_OR" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="Color Correction RB OR Register">
          <bitfield name="RBGAIN" caption="Blue Gain for Red Component (signed 12 bits, 1:3:8)" mask="0xFFF"/>
          <bitfield name="ROFST" caption="Red Component Offset (signed 13 bits, 1:12:0)" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_CC_GR_GG" offset="0x84" rw="RW" size="4" initval="0x00000000" caption="Color Correction GR GG Register">
          <bitfield name="GRGAIN" caption="Red Gain for Green Component (signed 12 bits, 1:3:8)" mask="0xFFF"/>
          <bitfield name="GGGAIN" caption="Green Gain for Green Component (signed 12 bits, 1:3:8)" mask="0xFFF0000"/>
        </register>
        <register name="ISC_CC_GB_OG" offset="0x88" rw="RW" size="4" initval="0x00000000" caption="Color Correction GB OG Register">
          <bitfield name="GBGAIN" caption="Blue Gain for Green Component (signed 12 bits, 1:3:8)" mask="0xFFF"/>
          <bitfield name="ROFST" caption="Green Component Offset (signed 13 bits, 1:12:0)" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_CC_BR_BG" offset="0x8C" rw="RW" size="4" initval="0x00000000" caption="Color Correction BR BG Register">
          <bitfield name="BRGAIN" caption="Red Gain for Blue Component (signed 12 bits, 1:3:8)" mask="0xFFF"/>
          <bitfield name="BGGAIN" caption="Green Gain for Blue Component (signed 12 bits, 1:3:8)" mask="0xFFF0000"/>
        </register>
        <register name="ISC_CC_BB_OB" offset="0x90" rw="RW" size="4" initval="0x00000000" caption="Color Correction BB OB Register">
          <bitfield name="BBGAIN" caption="Blue Gain for Blue Component (signed 12 bits, 1:3:8)" mask="0xFFF"/>
          <bitfield name="BOFST" caption="Blue Component Offset (signed 13 bits, 1:12:0)" mask="0x1FFF0000"/>
        </register>
        <register name="ISC_GAM_CTRL" offset="0x94" rw="RW" size="4" initval="0x00000000" caption="Gamma Correction Control Register">
          <bitfield name="ENABLE" caption="Gamma Correction Enable" mask="0x1" values="ISC_GAM_CTRL__ENABLE"/>
          <bitfield name="BENABLE" caption="Gamma Correction Enable for B Channel" mask="0x2" values="ISC_GAM_CTRL__BENABLE"/>
          <bitfield name="GENABLE" caption="Gamma Correction Enable for G Channel" mask="0x4" values="ISC_GAM_CTRL__GENABLE"/>
          <bitfield name="RENABLE" caption="Gamma Correction Enable for R Channel" mask="0x8" values="ISC_GAM_CTRL__RENABLE"/>
          <bitfield name="BIPART" caption="Bipartite Table Configuration" mask="0x10" values="ISC_GAM_CTRL__BIPART"/>
        </register>
        <register name="ISC_GAM_BENTRY" offset="0x98" rw="RW" size="4" count="64" initval="0x00000000" caption="Gamma Correction Blue Entry x">
          <bitfield name="BSLOPE" caption="Blue Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x3FF"/>
          <bitfield name="BCONSTANT" caption="Blue Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x3FF0000"/>
        </register>
        <register name="ISC_GAM_GENTRY" offset="0x198" rw="RW" size="4" count="64" initval="0x00000000" caption="Gamma Correction Green Entry x">
          <bitfield name="GSLOPE" caption="Green Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x3FF"/>
          <bitfield name="GCONSTANT" caption="Green Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x3FF0000"/>
        </register>
        <register name="ISC_GAM_RENTRY" offset="0x298" rw="RW" size="4" count="64" initval="0x00000000" caption="Gamma Correction Red Entry x">
          <bitfield name="RSLOPE" caption="Red Color Slope for Piecewise Interpolation (signed 10 bits 1:3:6)" mask="0x3FF"/>
          <bitfield name="RCONSTANT" caption="Red Color Constant for Piecewise Interpolation (unsigned 10 bits 0:10:0)" mask="0x3FF0000"/>
        </register>
        <register name="ISC_VHXS_CTRL" offset="0x398" rw="RW" size="4" initval="0x00000000" caption="VHXS Control Register">
          <bitfield name="VXSEN" caption="Vertical Scaler Enable" mask="0x1" values="ISC_VHXS_CTRL__VXSEN"/>
          <bitfield name="HXSEN" caption="Horizontal Scaler Enable" mask="0x2" values="ISC_VHXS_CTRL__HXSEN"/>
        </register>
        <register name="ISC_VHXS_SS" offset="0x39C" rw="RW" size="4" initval="0x00000000" caption="VHXS Source Size Register">
          <bitfield name="XS" caption="Source Image Horizontal Size" mask="0xFFF"/>
          <bitfield name="YS" caption="Source Image Vertical Size" mask="0xFFF0000"/>
        </register>
        <register name="ISC_VHXS_DS" offset="0x3A0" rw="RW" size="4" initval="0x00000000" caption="VHXS Destination Size Register">
          <bitfield name="XD" caption="Destination Image Horizontal Size" mask="0xFFF"/>
          <bitfield name="YD" caption="Destination Image Horizontal Size" mask="0xFFF0000"/>
        </register>
        <register name="ISC_VXS_FACT" offset="0x3A4" rw="RW" size="4" initval="0x00000000" caption="VXS Scaling Factor Register">
          <bitfield name="VFACT" caption="Vertical Scaling Factor" mask="0xFFFFFF"/>
        </register>
        <register name="ISC_HXS_FACT" offset="0x3A8" rw="RW" size="4" initval="0x00000000" caption="HXS Scaling Factor Register">
          <bitfield name="HFACT" caption="Horizontal Scaling Factor" mask="0xFFFFFF"/>
        </register>
        <register name="ISC_VXS_CFG" offset="0x3AC" rw="RW" size="4" initval="0x00000000" caption="VXS Configuration Register">
          <bitfield name="FILTCFG" caption="Vertical Filter Initial Configuration" mask="0x3"/>
          <bitfield name="TAP2" caption="Bilinear Interpolation" mask="0x10" values="ISC_VXS_CFG__TAP2"/>
          <bitfield name="OFFSET" caption="Resampling Default Phase" mask="0xF00"/>
          <bitfield name="FLMIN" caption="flush latency min" mask="0xF000000"/>
          <bitfield name="FLMAX" caption="flush latency max" mask="0xF0000000"/>
        </register>
        <register name="ISC_HXS_CFG" offset="0x3B0" rw="RW" size="4" initval="0x00000000" caption="HXS Configuration Register">
          <bitfield name="FILTCFG" caption="Horizontal Filter Initial Configuration" mask="0x3"/>
          <bitfield name="TAP2" caption="Bilinear Interpolation" mask="0x10" values="ISC_HXS_CFG__TAP2"/>
          <bitfield name="OFFSET" caption="Resampling Default Phase" mask="0xF00"/>
          <bitfield name="FL" caption="Flush Latency" mask="0xF000000"/>
        </register>
        <register-group name="ISC_VXS_TAP" name-in-module="ISC_VXS_TAP" offset="0x3B4" size="0x08" count="16"/>
        <register-group name="ISC_HXS_TAP" name-in-module="ISC_HXS_TAP" offset="0x434" size="0x08" count="16"/>
        <register name="ISC_CSC_CTRL" offset="0x4B4" rw="RW" size="4" initval="0x00000000" caption="Color Space Conversion Control Register">
          <bitfield name="ENABLE" caption="RGB to YCbCr Color Space Conversion Enable" mask="0x1" values="ISC_CSC_CTRL__ENABLE"/>
        </register>
        <register name="ISC_CSC_YR_YG" offset="0x4B8" rw="RW" size="4" initval="0x00000000" caption="Color Space Conversion YR, YG Register">
          <bitfield name="YRGAIN" caption="Reg Gain for Luminance (signed 12 bits 1:3:8)" mask="0xFFF"/>
          <bitfield name="YGGAIN" caption="Green Gain for Luminance (signed 12 bits 1:3:8)" mask="0xFFF0000"/>
        </register>
        <register name="ISC_CSC_YB_OY" offset="0x4BC" rw="RW" size="4" initval="0x00000000" caption="Color Space Conversion YB, OY Register">
          <bitfield name="YBGAIN" caption="Blue Gain for Luminance Component (12 bits signed 1:3:8)" mask="0xFFF"/>
          <bitfield name="YOFST" caption="Luminance Offset (11 bits signed 1:10:0)" mask="0x7FF0000"/>
        </register>
        <register name="ISC_CSC_CBR_CBG" offset="0x4C0" rw="RW" size="4" initval="0x00000000" caption="Color Space Conversion CBR CBG Register">
          <bitfield name="CBRGAIN" caption="Red Gain for Blue Chrominance (signed 12 bits, 1:3:8)" mask="0xFFF"/>
          <bitfield name="CBGGAIN" caption="Green Gain for Blue Chrominance (signed 12 bits 1:3:8)" mask="0xFFF0000"/>
        </register>
        <register name="ISC_CSC_CBB_OCB" offset="0x4C4" rw="RW" size="4" initval="0x00000000" caption="Color Space Conversion CBB OCB Register">
          <bitfield name="CBBGAIN" caption="Blue Gain for Blue Chrominance (signed 12 bits 1:3:8)" mask="0xFFF"/>
          <bitfield name="CBOFST" caption="Blue Chrominance Offset (signed 11 bits 1:10:0)" mask="0x7FF0000"/>
        </register>
        <register name="ISC_CSC_CRR_CRG" offset="0x4C8" rw="RW" size="4" initval="0x00000000" caption="Color Space Conversion CRR CRG Register">
          <bitfield name="CRRGAIN" caption="Red Gain for Red Chrominance (signed 12 bits 1:3:8)" mask="0xFFF"/>
          <bitfield name="CRGGAIN" caption="Green Gain for Red Chrominance (signed 12 bits 1:3:8)" mask="0xFFF0000"/>
        </register>
        <register name="ISC_CSC_CRB_OCR" offset="0x4CC" rw="RW" size="4" initval="0x00000000" caption="Color Space Conversion CRB OCR Register">
          <bitfield name="CRBGAIN" caption="Blue Gain for Red Chrominance (signed 12 bits 1:3:8)" mask="0xFFF"/>
          <bitfield name="CROFST" caption="Red Chrominance Offset (signed 11 bits 1:10:0)" mask="0x7FF0000"/>
        </register>
        <register name="ISC_CBHS_CTRL" offset="0x4D0" rw="RW" size="4" initval="0x00000000" caption="CBHS Control Register">
          <bitfield name="ENABLE" caption="Contrast, Brightness, Hue and Saturation Control Enable" mask="0x1" values="ISC_CBHS_CTRL__ENABLE"/>
        </register>
        <register name="ISC_CBHS_CFG" offset="0x4D4" rw="RW" size="4" initval="0x00000000" caption="CBHS Configuration Register">
          <bitfield name="CCIR" caption="CCIR656 Stream Enable" mask="0x1" values="ISC_CBHS_CFG__CCIR"/>
          <bitfield name="CCIRMODE" caption="CCIR656 Byte Ordering" mask="0x6" values="ISC_CBHS_CFG__CCIRMODE"/>
        </register>
        <register name="ISC_CBHS_BRIGHT" offset="0x4D8" rw="RW" size="4" initval="0x00000000" caption="CBHS Brightness Register">
          <bitfield name="BRIGHT" caption="Image Brightness Control (signed 11 bits 1:10:0)" mask="0x7FF"/>
        </register>
        <register name="ISC_CBHS_CONT" offset="0x4DC" rw="RW" size="4" initval="0x00000000" caption="CBHS Contrast Register">
          <bitfield name="CONTRAST" caption="Image Contrast (unsigned 12 bits 0:4:8)" mask="0xFFF"/>
        </register>
        <register name="ISC_CBHS_HUE" offset="0x4E0" rw="RW" size="4" initval="0x00000000" caption="CBHS Hue Register">
          <bitfield name="HUE" caption="Image Hue value (unsigned 9 bits 0:9:0)" mask="0x1FF"/>
        </register>
        <register name="ISC_CBHS_SAT" offset="0x4E4" rw="RW" size="4" initval="0x00000000" caption="CBHS Saturation Register">
          <bitfield name="SATURATION" caption="Image Saturation Value (unsigned 12 bits 0:8:4)" mask="0xFFF"/>
        </register>
        <register name="ISC_SUB422_CTRL" offset="0x4E8" rw="RW" size="4" initval="0x00000000" caption="Subsampling 4:4:4 to 4:2:2 Control Register">
          <bitfield name="ENABLE" caption="4:4:4 to 4:2:2 Chrominance Horizontal Subsampling Filter Enable" mask="0x1" values="ISC_SUB422_CTRL__ENABLE"/>
        </register>
        <register name="ISC_SUB422_CFG" offset="0x4EC" rw="RW" size="4" initval="0x00000000" caption="Subsampling 4:4:4 to 4:2:2 Configuration Register">
          <bitfield name="CCIR" caption="CCIR656 Input Stream" mask="0x1" values="ISC_SUB422_CFG__CCIR"/>
          <bitfield name="CCIRMODE" caption="CCIR656 Byte Ordering" mask="0x6" values="ISC_SUB422_CFG__CCIRMODE"/>
          <bitfield name="FILTER" caption="Low Pass Filter Selection" mask="0x30" values="ISC_SUB422_CFG__FILTER"/>
        </register>
        <register name="ISC_SUB420_CTRL" offset="0x4F0" rw="RW" size="4" initval="0x00000000" caption="Subsampling 4:2:2 to 4:2:0 Control Register">
          <bitfield name="ENABLE" caption="4:2:2 to 4:2:0 Vertical Subsampling Filter Enable (Center Aligned)" mask="0x1" values="ISC_SUB420_CTRL__ENABLE"/>
          <bitfield name="FILTER" caption="Interlaced or Progressive Chrominance Filter" mask="0x10" values="ISC_SUB420_CTRL__FILTER"/>
          <bitfield name="MIPI420" caption="MIPI YUV 420 8-bpp or 10-bpp Even Odd Splitter" mask="0x20" values="ISC_SUB420_CTRL__MIPI420"/>
        </register>
        <register name="ISC_RLP_CFG" offset="0x4F4" rw="RW" size="4" initval="0x00000000" caption="Rounding, Limiting and Packing Configuration Register">
          <bitfield name="MODE" caption="Rounding, Limiting and Packing Mode" mask="0xF" values="ISC_RLP_CFG__MODE"/>
          <bitfield name="REP" caption="Pixel Expansion with Replication Logic" mask="0x10" values="ISC_RLP_CFG__REP"/>
          <bitfield name="LSH" caption="Logical Left Shift for Pixel to 16-bit Container Mapping" mask="0x20" values="ISC_RLP_CFG__LSH"/>
          <bitfield name="YMODE" caption="YCbCr  Memory Mapping Configuration Mode" mask="0xC0" values="ISC_RLP_CFG__YMODE"/>
          <bitfield name="ALPHA" caption="Alpha Value for Alpha-enabled RGB Mode" mask="0xFF00"/>
        </register>
        <register name="ISC_HIS_CTRL" offset="0x4F8" rw="RW" size="4" initval="0x00000000" caption="Histogram Control Register">
          <bitfield name="ENABLE" caption="Histogram Sub Module Enable" mask="0x1" values="ISC_HIS_CTRL__ENABLE"/>
        </register>
        <register name="ISC_HIS_CFG" offset="0x4FC" rw="RW" size="4" initval="0x00000000" caption="Histogram Configuration Register">
          <bitfield name="MODE" caption="Histogram Operating Mode" mask="0x7" values="ISC_HIS_CFG__MODE"/>
          <bitfield name="BAYSEL" caption="Bayer Color Component Selection" mask="0x30" values="ISC_HIS_CFG__BAYSEL"/>
          <bitfield name="RAR" caption="Histogram Reset After Read" mask="0x100" values="ISC_HIS_CFG__RAR"/>
        </register>
        <register name="ISC_DCFG" offset="0x51C" rw="RW" size="4" initval="0x00000000" caption="DMA Configuration Register">
          <bitfield name="IMODE" caption="DMA Input Mode Selection" mask="0x7" values="ISC_DCFG__IMODE"/>
          <bitfield name="YMBSIZE" caption="DMA Memory Burst Size Y channel" mask="0x70" values="ISC_DCFG__YMBSIZE"/>
          <bitfield name="CMBSIZE" caption="DMA Memory Burst Size C channel" mask="0x700" values="ISC_DCFG__CMBSIZE"/>
          <bitfield name="ARQOS" caption="Read QoS Value" mask="0xF0000"/>
          <bitfield name="AWQOS" caption="Write QoS Value" mask="0xF00000"/>
        </register>
        <register name="ISC_DCTRL" offset="0x520" rw="RW" size="4" initval="0x00000000" caption="DMA Control Register">
          <bitfield name="DE" caption="Descriptor Enable" mask="0x1" values="ISC_DCTRL__DE"/>
          <bitfield name="DVIEW" caption="Descriptor View" mask="0x6" values="ISC_DCTRL__DVIEW"/>
          <bitfield name="IE" caption="Interrupt Enable" mask="0x10" values="ISC_DCTRL__IE"/>
          <bitfield name="WB" caption="Write Back Operation Enable" mask="0x20" values="ISC_DCTRL__WB"/>
          <bitfield name="FIELD" caption="Value of Captured Frame Field Signal" mask="0x40" values="ISC_DCTRL__FIELD"/>
          <bitfield name="DONE" caption="Descriptor Processing Status" mask="0x80" values="ISC_DCTRL__DONE"/>
        </register>
        <register name="ISC_DNDA" offset="0x524" rw="RW" size="4" initval="0x00000000" caption="DMA Descriptor Address Register">
          <bitfield name="NDA" caption="Next Descriptor Address Register" mask="0xFFFFFFFC"/>
        </register>
        <register name="ISC_DAD0" offset="0x528" rw="RW" size="4" initval="0x00000000" caption="DMA Address 0 Register">
          <bitfield name="AD0" caption="Channel 0 Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="ISC_DST0" offset="0x52C" rw="RW" size="4" initval="0x00000000" caption="DMA Stride 0 Register">
          <bitfield name="ST0" caption="Channel 0 Stride" mask="0xFFFFFFFF"/>
        </register>
        <register name="ISC_DAD1" offset="0x530" rw="RW" size="4" initval="0x00000000" caption="DMA Address 1 Register">
          <bitfield name="AD1" caption="Channel 1 Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="ISC_DST1" offset="0x534" rw="RW" size="4" initval="0x00000000" caption="DMA Stride 1 Register">
          <bitfield name="ST1" caption="Channel 1 Stride" mask="0xFFFFFFFF"/>
        </register>
        <register name="ISC_DAD2" offset="0x538" rw="RW" size="4" initval="0x00000000" caption="DMA Address 2 Register">
          <bitfield name="AD2" caption="Channel 2 Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="ISC_DST2" offset="0x53C" rw="RW" size="4" initval="0x00000000" caption="DMA Stride 2 Register">
          <bitfield name="ST2" caption="Channel 2 Stride" mask="0xFFFFFFFF"/>
        </register>
        <register name="ISC_HIS_ENTRY" offset="0x55C" rw="R" size="4" count="512" initval="0x00000000" caption="Histogram Entry x">
          <bitfield name="COUNT" caption="Entry Counter" mask="0xFFFFF"/>
        </register>
      </register-group>
      <value-group name="ISC_CTRLSR__CAPTURE">
        <value name="0" caption="Capture mode is disabled." value="0"/>
        <value name="1" caption="Capture is pending." value="1"/>
      </value-group>
      <value-group name="ISC_CTRLSR__UPPRO">
        <value name="0" caption="There is no profile update pending request." value="0"/>
        <value name="1" caption="Indicates that the profile update request is still pending." value="1"/>
      </value-group>
      <value-group name="ISC_CTRLSR__HISREQ">
        <value name="0" caption="There is no histogram pending request." value="0"/>
        <value name="1" caption="Indicates that the histogram request is still pending." value="1"/>
      </value-group>
      <value-group name="ISC_CTRLSR__FIELD">
        <value name="0" caption="The current field/segment is a top field" value="0"/>
        <value name="1" caption="The current field/segment is a bottom field." value="1"/>
      </value-group>
      <value-group name="ISC_CTRLSR__SIP">
        <value name="0" caption="The double domain synchronization is terminated." value="0"/>
        <value name="1" caption="The double domain synchronization is in progress." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__HPOL">
        <value name="0" caption="HSYNC signal is active high, i.e. valid pixels are sampled when HSYNC is asserted." value="0"/>
        <value name="1" caption="HSYNC signal is active low, i.e. valid pixels are sampled when HSYNC is deasserted." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__VPOL">
        <value name="0" caption="VSYNC signal is active high, i.e. valid pixels are sampled when VSYNC is asserted." value="0"/>
        <value name="1" caption="VSYNC signal is active low, i.e. valid pixels are sampled when VSYNC is deasserted." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__PPOL">
        <value name="0" caption="The pixel stream is sampled on the rising edge of the pixel clock." value="0"/>
        <value name="1" caption="The pixel stream is sampled on the falling edge of the pixel clock." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__FPOL">
        <value name="0" caption="Top field is sampled when F value is 0; Bottom field is sampled when F value is 1." value="0"/>
        <value name="1" caption="Top field is sampled when F value is 1; Bottom field is sampled when F value is 0." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__MODE">
        <value name="PROGRESSIVE" caption="Video source is progressive." value="0"/>
        <value name="DF_TOP" caption="Video source is interlaced, two fields are captured starting with top field." value="1"/>
        <value name="DF_BOTTOM" caption="Video source is interlaced, two fields are captured starting with bottom field." value="2"/>
        <value name="DF_IMMEDIATE" caption="Video source is interlaced, two fields are captured immediately." value="3"/>
        <value name="SF_TOP" caption="Video source is interlaced, one field is captured starting with the top field." value="4"/>
        <value name="SF_BOTTOM" caption="Video source is interlaced, one field is captured starting with the bottom field." value="5"/>
        <value name="SF_IMMEDIATE" caption="Video source is interlaced, one field is captured starting immediately." value="6"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__CONT">
        <value name="0" caption="Single Shot mode." value="0"/>
        <value name="1" caption="Video mode." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__GATED">
        <value name="0" caption="The external pixel clock is free running." value="0"/>
        <value name="1" caption="The external pixel clock is gated." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__CCIR656">
        <value name="0" caption="HSYNC and VSYNC signals are used to synchronize the input stream." value="0"/>
        <value name="1" caption="Embedded synchronization is used." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__CCIR_CRC">
        <value name="0" caption="Embedded CRC is discarded." value="0"/>
        <value name="1" caption="Embedded CRC is decoded." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__CCIR10_8N">
        <value name="0" caption="8-bit mode." value="0"/>
        <value name="1" caption="10-bit mode." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__COLEN">
        <value name="0" caption="Column Cropping is disabled." value="0"/>
        <value name="1" caption="Column Cropping is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__ROWEN">
        <value name="0" caption="Row Cropping is disabled." value="0"/>
        <value name="1" caption="Row Cropping is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__MIPI">
        <value name="0" caption="Input Data are coming from the physical Parallel interface." value="0"/>
        <value name="1" caption="Input Data are coming from the physical MIPI interface." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__CCIR_REP">
        <value name="0" caption="Unused bits are stuck at 0." value="0"/>
        <value name="1" caption="Unused bits are copied from MSB." value="1"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__BPS">
        <value name="TWELVE" caption="12-bit input" value="0"/>
        <value name="ELEVEN" caption="11-bit input" value="1"/>
        <value name="TEN" caption="10-bit input" value="2"/>
        <value name="NINE" caption="9-bit input" value="3"/>
        <value name="EIGHT" caption="8-bit input" value="4"/>
        <value name="FORTY" caption="40-bit input (used for MIPI formats up to forty bits per pixel)" value="5"/>
      </value-group>
      <value-group name="ISC_PFE_CFG0__REP">
        <value name="0" caption="Unused bits are stuck at 0." value="0"/>
        <value name="1" caption="Unused bits are copied from MSB." value="1"/>
      </value-group>
      <value-group name="ISC_CLKEN__ICEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the ISP clock." value="1"/>
      </value-group>
      <value-group name="ISC_CLKEN__MCEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the master clock." value="1"/>
      </value-group>
      <value-group name="ISC_CLKSR__ICSR">
        <value name="0" caption="The ISP clock is disabled." value="0"/>
        <value name="1" caption="The ISP clock is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_CLKSR__MCSR">
        <value name="0" caption="The master clock is disabled." value="0"/>
        <value name="1" caption="The master clock is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_CLKSR__SIP">
        <value name="0" caption="The double domain synchronization operation is over." value="0"/>
        <value name="1" caption="The double domain synchronization operation is in progress." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__VD">
        <value name="0" caption="No vertical synchronization detection since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="A vertical synchronization has been detected." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__HD">
        <value name="0" caption="No horizontal synchronization detection since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="A horizontal synchronization has been detected." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__SWRST">
        <value name="0" caption="No software reset completion since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="The software reset has completed." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__DIS">
        <value name="0" caption="The disable has not occurred since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="The disable has completed." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__DDONE">
        <value name="0" caption="No DMA Transfer Done interrupt has occurred since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="The DMA Transfer Done interrupt has occurred." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__LDONE">
        <value name="0" caption="No DMA List Done interrupt has occurred since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="The DMA List Done interrupt has occurred." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__HISDONE">
        <value name="0" caption="No Histogram Completed interrupt has been raised since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="The Histogram Completed interrupt has occurred." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__HISCLR">
        <value name="0" caption="No Histogram Clear interrupt has been raised since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="The Histogram Clear interrupt has occurred." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__WERR">
        <value name="0" caption="No write channel error since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="A write channel error occurred." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__WERRID">
        <value name="CH0" caption="An error occurred for Channel 0 (RAW/RGB/Y)" value="0"/>
        <value name="CH1" caption="An error occurred for Channel 1 (CbCr/Cb)" value="1"/>
        <value name="CH2" caption="An error occurred for Channel 2 (Cr)" value="2"/>
        <value name="WB" caption="Write back channel error" value="3"/>
      </value-group>
      <value-group name="ISC_INTSR__RERR">
        <value name="0" caption="No read channel error since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="A read channel error occurred when the ISC read the descriptor." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__VFPOV">
        <value name="0" caption="No vertical front porch error occurred since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="The vertical synchronization has been detected but the DMA channel is still busy." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__DAOV">
        <value name="0" caption="No data overflow error occurred since the last reset of the Interrupt Status register." value="0"/>
        <value name="1" caption="A data overflow occurred." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__VDTO">
        <value name="0" caption="A vertical synchronization is detected since the last reset of the Interrupt Status register." value="0"/>
        <value name="1" caption="No vertical synchronization is detected." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__HDTO">
        <value name="0" caption="Horizontal synchronization is detected since the last reset of the Interrupt Status register." value="0"/>
        <value name="1" caption="No horizontal synchronization is detected." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__CCIRERR">
        <value name="0" caption="No CCIR CRC error detected since the last read of the Interrupt Status register" value="0"/>
        <value name="1" caption="A CCIR CRC error has been detected." value="1"/>
      </value-group>
      <value-group name="ISC_INTSR__GFOV">
        <value name="0" caption="No FIFO overflow detected since the last read of the Interrupt Status register." value="0"/>
        <value name="1" caption="A FIFO overflow has been detected." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CTRL__DPCEN">
        <value name="0" caption="Defective pixel correction is disabled." value="0"/>
        <value name="1" caption="Defective pixel correction is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CTRL__GDCEN">
        <value name="0" caption="Green disparity correction is disabled." value="0"/>
        <value name="1" caption="Green disparity correction is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CTRL__BLCEN">
        <value name="0" caption="Black level correction is disabled." value="0"/>
        <value name="1" caption="Black level correction is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CFG__BAYCFG">
        <value name="GRGR" caption="Starting row configuration is G R G R (red row)" value="0"/>
        <value name="RGRG" caption="Starting row configuration is R G R G (red row)" value="1"/>
        <value name="GBGB" caption="Starting row configuration is G B G B (blue row)" value="2"/>
        <value name="BGBG" caption="Starting row configuration is B G B G (blue row)" value="3"/>
      </value-group>
      <value-group name="ISC_DPC_CFG__EITPOL">
        <value name="0" caption="No edge interpolation is performed." value="0"/>
        <value name="1" caption="Edge interpolation is performed." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CFG__TM_ENABLE">
        <value name="0" caption="Median detector is disabled." value="0"/>
        <value name="1" caption="Median detector is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CFG__TC_ENABLE">
        <value name="0" caption="Closest Pixels detector is disabled." value="0"/>
        <value name="1" caption="Closest Pixels detector is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CFG__TA_ENABLE">
        <value name="0" caption="Average detector is disabled." value="0"/>
        <value name="1" caption="Average detector is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CFG__ND_MODE">
        <value name="0" caption="At least one detector flag is necessary to trigger the correction." value="0"/>
        <value name="1" caption="All detector flags are required to trigger the correction." value="1"/>
      </value-group>
      <value-group name="ISC_DPC_CFG__RE_MODE">
        <value name="0" caption="Median pixel is used." value="0"/>
        <value name="1" caption="Average pixel is used." value="1"/>
      </value-group>
      <value-group name="ISC_WB_CTRL__ENABLE">
        <value name="0" caption="The white balance is disabled." value="0"/>
        <value name="1" caption="The white balance is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_WB_CFG__BAYCFG">
        <value name="GRGR" caption="Starting Row configuration is G R G R (Red Row)" value="0"/>
        <value name="RGRG" caption="Starting Row configuration is R G R G (Red Row)" value="1"/>
        <value name="GBGB" caption="Starting Row configuration is G B G B (Blue Row)" value="2"/>
        <value name="BGBG" caption="Starting Row configuration is B G B G (Blue Row)" value="3"/>
      </value-group>
      <value-group name="ISC_CFA_CTRL__ENABLE">
        <value name="0" caption="Color Filter Array Interpolation is disabled." value="0"/>
        <value name="1" caption="Color Filter Array Interpolation is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_CFA_CFG__BAYCFG">
        <value name="GRGR" caption="Starting row configuration is G R G R (red row)" value="0"/>
        <value name="RGRG" caption="Starting row configuration is R G R G (red row" value="1"/>
        <value name="GBGB" caption="Starting row configuration is G B G B (blue row)" value="2"/>
        <value name="BGBG" caption="Starting row configuration is B G B G (blue row)" value="3"/>
      </value-group>
      <value-group name="ISC_CFA_CFG__EITPOL">
        <value name="0" caption="Edges are not interpolated." value="0"/>
        <value name="1" caption="Edge interpolation is performed." value="1"/>
      </value-group>
      <value-group name="ISC_CFA_CFG__EAL">
        <value name="GLINEAR" caption="Green plane is linearly interpolated." value="0"/>
        <value name="GMEAN" caption="Green plane is the mean value between the linearly interpolated plane and adaptive method plane." value="1"/>
        <value name="GADAPTIVE" caption="Green plane is interpolated with edge adaptive method." value="2"/>
      </value-group>
      <value-group name="ISC_CC_CTRL__ENABLE">
        <value name="0" caption="Color correction is disabled." value="0"/>
        <value name="1" caption="Color correction is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_GAM_CTRL__ENABLE">
        <value name="0" caption="Gamma correction is disabled." value="0"/>
        <value name="1" caption="Gamma correction is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_GAM_CTRL__BENABLE">
        <value name="0" caption="12-bit to 10-bit compression is performed skipping two bits." value="0"/>
        <value name="1" caption="Piecewise interpolation is used to perform 112-bit to 10-bit compression for the blue channel." value="1"/>
      </value-group>
      <value-group name="ISC_GAM_CTRL__GENABLE">
        <value name="0" caption="12-bit to 10-bit compression is performed skipping two bits." value="0"/>
        <value name="1" caption="Piecewise interpolation is used to perform 12-bit to 10-bit compression for the green channel." value="1"/>
      </value-group>
      <value-group name="ISC_GAM_CTRL__RENABLE">
        <value name="0" caption="12-bit to 10-bit compression is performed skipping two bits." value="0"/>
        <value name="1" caption="Piecewise interpolation is used to perform 12-bit to 10-bit compression for the red channel." value="1"/>
      </value-group>
      <value-group name="ISC_GAM_CTRL__BIPART">
        <value name="0" caption="Bipartite table is disabled. There are 64 points of interpolation from 0 to 4095." value="0"/>
        <value name="1" caption="Bipartite table is enabled. There are 32 points of interpolation (spacing is 8) from 0 to 255, then there are 30 points of interpolation from 256 to 4095." value="1"/>
      </value-group>
      <value-group name="ISC_VHXS_CTRL__VXSEN">
        <value name="0" caption="Vertical scaler is disabled." value="0"/>
        <value name="1" caption="Vertical scaler is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_VHXS_CTRL__HXSEN">
        <value name="0" caption="Horizontal scaler is disabled." value="0"/>
        <value name="1" caption="Horizontal scaler is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_VXS_CFG__TAP2">
        <value name="0" caption="Bicubic interpolation is used." value="0"/>
        <value name="1" caption="Bilinear interpolation is used." value="1"/>
      </value-group>
      <value-group name="ISC_HXS_CFG__TAP2">
        <value name="0" caption="Bicubic interpolation is used." value="0"/>
        <value name="1" caption="Bilinear interpolation is used." value="1"/>
      </value-group>
      <value-group name="ISC_CSC_CTRL__ENABLE">
        <value name="0" caption="Color space conversion is disabled." value="0"/>
        <value name="1" caption="Color space conversion is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_CBHS_CTRL__ENABLE">
        <value name="0" caption="CBHS control is disabled." value="0"/>
        <value name="1" caption="CBHS control is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_CBHS_CFG__CCIR">
        <value name="0" caption="Raw mode." value="0"/>
        <value name="1" caption="CCIR656 stream." value="1"/>
      </value-group>
      <value-group name="ISC_CBHS_CFG__CCIRMODE">
        <value name="CBY" caption="Byte ordering Cb0, Y0, Cr0, Y1" value="0"/>
        <value name="CRY" caption="Byte ordering Cr0, Y0, Cb0, Y1" value="1"/>
        <value name="YCB" caption="Byte ordering Y0, Cb0, Y1, Cr0" value="2"/>
        <value name="YCR" caption="Byte ordering Y0, Cr0, Y1, Cb0" value="3"/>
      </value-group>
      <value-group name="ISC_SUB422_CTRL__ENABLE">
        <value name="0" caption="Subsampler is disabled." value="0"/>
        <value name="1" caption="Subsampler is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_SUB422_CFG__CCIR">
        <value name="0" caption="Raw mode." value="0"/>
        <value name="1" caption="CCIR mode." value="1"/>
      </value-group>
      <value-group name="ISC_SUB422_CFG__CCIRMODE">
        <value name="CBY" caption="Byte ordering Cb0, Y0, Cr0, Y1" value="0"/>
        <value name="CRY" caption="Byte ordering Cr0, Y0, Cb0, Y1" value="1"/>
        <value name="YCB" caption="Byte ordering Y0, Cb0, Y1, Cr0" value="2"/>
        <value name="YCR" caption="Byte ordering Y0, Cr0, Y1, Cb0" value="3"/>
      </value-group>
      <value-group name="ISC_SUB422_CFG__FILTER">
        <value name="FILT0CO" caption="Cosited, {1}" value="0"/>
        <value name="FILT1CE" caption="Centered {1, 1}" value="1"/>
        <value name="FILT2CO" caption="Cosited {1,2,1}" value="2"/>
        <value name="FILT3CE" caption="Centered {1, 3, 3, 1}" value="3"/>
      </value-group>
      <value-group name="ISC_SUB420_CTRL__ENABLE">
        <value name="0" caption="Subsampler disabled." value="0"/>
        <value name="1" caption="Subsampler enabled." value="1"/>
      </value-group>
      <value-group name="ISC_SUB420_CTRL__FILTER">
        <value name="0" caption="Progressive filter {0.5, 0.5}." value="0"/>
        <value name="1" caption="Field-dependent filter, top field filter is {0.75, 0.25}, bottom field filter is {0.25, 0.75}." value="1"/>
      </value-group>
      <value-group name="ISC_SUB420_CTRL__MIPI420">
        <value name="0" caption="Normal mode." value="0"/>
        <value name="1" caption="When the MIPI interface is selected and the source format is YUV 420 RMS (recommended memory storage), the sub420 submodule routes data lanes depending on the parity of the line received (odd or even)." value="1"/>
      </value-group>
      <value-group name="ISC_RLP_CFG__MODE">
        <value name="DAT8" caption="8-bit data" value="0"/>
        <value name="DAT9" caption="9-bit data" value="1"/>
        <value name="DAT10" caption="10-bit data" value="2"/>
        <value name="DAT11" caption="11-bit data" value="3"/>
        <value name="DAT12" caption="12-bit data" value="4"/>
        <value name="DATY8" caption="8-bit luminance only" value="5"/>
        <value name="DATY10" caption="10-bit luminance only" value="6"/>
        <value name="ARGB444" caption="12-bit RGB+4-bit Alpha (MSB)" value="7"/>
        <value name="ARGB555" caption="15-bit RGB+1-bit Alpha (MSB)" value="8"/>
        <value name="RGB565" caption="16-bit RGB" value="9"/>
        <value name="ARGB32" caption="24-bits RGB mode+8-bit Alpha" value="10"/>
        <value name="YYCC" caption="YCbCr mode (full range, [0-255])" value="11"/>
        <value name="YYCC_LIMITED" caption="YCbCr mode (limited range)" value="12"/>
        <value name="YCYC" caption="Y(n+1)CbY(n)Cr 422 interleaved full range per component 8-bit [0-255]" value="13"/>
        <value name="YCYC_LIMITED" caption="Y(n+1)CbY(n)Cr 422 interleaved limited range per component 8-bit" value="14"/>
        <value name="BYPASS" caption="32-bit input is sampled and written to the rlp output port. Select this mode for MIPI RMS mode." value="15"/>
      </value-group>
      <value-group name="ISC_RLP_CFG__REP">
        <value name="0" caption="Replication is disabled." value="0"/>
        <value name="1" caption="Replication is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_RLP_CFG__LSH">
        <value name="0" caption="Logical left shift is disabled." value="0"/>
        <value name="1" caption="Pixel value is left-justified in a 16-bit container." value="1"/>
      </value-group>
      <value-group name="ISC_RLP_CFG__YMODE">
        <value name="RLP_YCBYCR" caption="Byte 0 is Cr, Byte 1 is Y(n), Byte 2 is Cb, Byte 3 is Y(n+1)" value="0"/>
        <value name="RLP_YCRYCB" caption="Byte 0 is Cb, Byte 1 is Y(n), Byte 2 is Cb, Byte 3 is Y(n+1)" value="1"/>
        <value name="RLP_CBYCRY" caption="Byte 0 is Y(n), Byte 1 is Cr, Byte 2 is Y(n+1), Byte 3 is Cb" value="2"/>
        <value name="RLP_CRYCBY" caption="Byte 0 is Y (n), Byte 1 is Cb, Byte 2 is Y(n+1), Byte 3 is Cr" value="3"/>
      </value-group>
      <value-group name="ISC_HIS_CTRL__ENABLE">
        <value name="0" caption="Histogram disabled." value="0"/>
        <value name="1" caption="Histogram enabled." value="1"/>
      </value-group>
      <value-group name="ISC_HIS_CFG__MODE">
        <value name="GR" caption="Gr sampling" value="0"/>
        <value name="R" caption="R sampling" value="1"/>
        <value name="GB" caption="Gb sampling" value="2"/>
        <value name="B" caption="B sampling" value="3"/>
        <value name="Y" caption="Luminance-only mode" value="4"/>
        <value name="RAW" caption="Raw sampling" value="5"/>
        <value name="YCCIR656" caption="Luminance only with CCIR656 10-bit or 8-bit mode" value="6"/>
      </value-group>
      <value-group name="ISC_HIS_CFG__BAYSEL">
        <value name="GRGR" caption="Starting row configuration is G R G R (red row)" value="0"/>
        <value name="RGRG" caption="Starting row configuration is R G R G (red row)" value="1"/>
        <value name="GBGB" caption="Starting row configuration is G B G B (blue row" value="2"/>
        <value name="BGBG" caption="Starting row configuration is B G B G (blue row)" value="3"/>
      </value-group>
      <value-group name="ISC_HIS_CFG__RAR">
        <value name="0" caption="Reset after read mode is disabled." value="0"/>
        <value name="1" caption="Reset after read mode is enabled." value="1"/>
      </value-group>
      <value-group name="ISC_DCFG__IMODE">
        <value name="PACKED8" caption="8 bits, single channel packed" value="0"/>
        <value name="PACKED16" caption="16 bits, single channel packed" value="1"/>
        <value name="PACKED32" caption="32 bits, single channel packed" value="2"/>
        <value name="YC422SP" caption="32 bits, dual channel" value="3"/>
        <value name="YC422P" caption="32 bits, triple channel" value="4"/>
        <value name="YC420SP" caption="32 bits, dual channel" value="5"/>
        <value name="YC420P" caption="32 bits, triple channel" value="6"/>
      </value-group>
      <value-group name="ISC_DCFG__YMBSIZE">
        <value name="SINGLE" caption="DMA single access" value="0"/>
        <value name="BEATS4" caption="4-beat burst access" value="1"/>
        <value name="BEATS8" caption="8-beat burst access" value="2"/>
        <value name="BEATS16" caption="16-beat burst access" value="3"/>
        <value name="BEATS32" caption="32-beat burst access" value="4"/>
      </value-group>
      <value-group name="ISC_DCFG__CMBSIZE">
        <value name="SINGLE" caption="DMA single access" value="0"/>
        <value name="BEATS4" caption="4-beat burst access" value="1"/>
        <value name="BEATS8" caption="8-beat burst access" value="2"/>
        <value name="BEATS16" caption="16-beat burst access" value="3"/>
        <value name="BEATS32" caption="32-beat burst access" value="4"/>
      </value-group>
      <value-group name="ISC_DCTRL__DE">
        <value name="0" caption="Descriptor disabled." value="0"/>
        <value name="1" caption="Descriptor enabled." value="1"/>
      </value-group>
      <value-group name="ISC_DCTRL__DVIEW">
        <value name="PACKED" caption="Address {0} Stride {0} are updated" value="0"/>
        <value name="SEMIPLANAR" caption="Address {0,1} Stride {0,1} are updated" value="1"/>
        <value name="PLANAR" caption="Address {0,1,2} Stride {0,1,2} are updated" value="2"/>
      </value-group>
      <value-group name="ISC_DCTRL__IE">
        <value name="0" caption="DMA Done interrupt is generated." value="0"/>
        <value name="1" caption="DMA Done interrupt is not set." value="1"/>
      </value-group>
      <value-group name="ISC_DCTRL__WB">
        <value name="0" caption="Write Back operation is skipped." value="0"/>
        <value name="1" caption="Write Back operation is performed." value="1"/>
      </value-group>
      <value-group name="ISC_DCTRL__FIELD">
        <value name="0" caption="Field value is 0." value="0"/>
        <value name="1" caption="Field value is 1." value="1"/>
      </value-group>
      <value-group name="ISC_DCTRL__DONE">
        <value name="0" caption="Descriptor not processed yet." value="0"/>
        <value name="1" caption="Descriptor processed." value="1"/>
      </value-group>
    </module>
    <module name="MATRIX" id="6342" version="530" caption="AHB Bus Matrix">
      <register-group name="MATRIX_PR" size="0x8">
        <register name="MATRIX_PRAS" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Priority Register A for Slave x">
          <bitfield name="M0PR" caption="Master 0 Priority" mask="0x3"/>
          <bitfield name="LQOSEN0" caption="Latency Quality of Service Enable for Master 0" mask="0x4" values="MATRIX_PRAS__LQOSEN"/>
          <bitfield name="M1PR" caption="Master 1 Priority" mask="0x30"/>
          <bitfield name="LQOSEN1" caption="Latency Quality of Service Enable for Master 1" mask="0x40" values="MATRIX_PRAS__LQOSEN"/>
          <bitfield name="M2PR" caption="Master 2 Priority" mask="0x300"/>
          <bitfield name="LQOSEN2" caption="Latency Quality of Service Enable for Master 2" mask="0x400" values="MATRIX_PRAS__LQOSEN"/>
          <bitfield name="M3PR" caption="Master 3 Priority" mask="0x3000"/>
          <bitfield name="LQOSEN3" caption="Latency Quality of Service Enable for Master 3" mask="0x4000" values="MATRIX_PRAS__LQOSEN"/>
          <bitfield name="M4PR" caption="Master 4 Priority" mask="0x30000"/>
          <bitfield name="LQOSEN4" caption="Latency Quality of Service Enable for Master 4" mask="0x40000" values="MATRIX_PRAS__LQOSEN"/>
          <bitfield name="M5PR" caption="Master 5 Priority" mask="0x300000"/>
          <bitfield name="LQOSEN5" caption="Latency Quality of Service Enable for Master 5" mask="0x400000" values="MATRIX_PRAS__LQOSEN"/>
          <bitfield name="M6PR" caption="Master 6 Priority" mask="0x3000000"/>
          <bitfield name="LQOSEN6" caption="Latency Quality of Service Enable for Master 6" mask="0x4000000" values="MATRIX_PRAS__LQOSEN"/>
          <bitfield name="M7PR" caption="Master 7 Priority" mask="0x30000000"/>
          <bitfield name="LQOSEN7" caption="Latency Quality of Service Enable for Master 7" mask="0x40000000" values="MATRIX_PRAS__LQOSEN"/>
        </register>
        <register name="MATRIX_PRBS" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Priority Register B for Slave x">
          <bitfield name="M8PR" caption="Master 8 Priority" mask="0x3"/>
          <bitfield name="LQOSEN8" caption="Latency Quality of Service Enable for Master 8" mask="0x4" values="MATRIX_PRBS__LQOSEN"/>
          <bitfield name="M9PR" caption="Master 9 Priority" mask="0x30"/>
          <bitfield name="LQOSEN9" caption="Latency Quality of Service Enable for Master 9" mask="0x40" values="MATRIX_PRBS__LQOSEN"/>
          <bitfield name="M10PR" caption="Master 10 Priority" mask="0x300"/>
          <bitfield name="LQOSEN10" caption="Latency Quality of Service Enable for Master 10" mask="0x400" values="MATRIX_PRBS__LQOSEN"/>
          <bitfield name="M11PR" caption="Master 11 Priority" mask="0x3000"/>
          <bitfield name="LQOSEN11" caption="Latency Quality of Service Enable for Master 11" mask="0x4000" values="MATRIX_PRBS__LQOSEN"/>
          <bitfield name="M12PR" caption="Master 12 Priority" mask="0x30000"/>
          <bitfield name="LQOSEN12" caption="Latency Quality of Service Enable for Master 12" mask="0x40000" values="MATRIX_PRBS__LQOSEN"/>
          <bitfield name="M13PR" caption="Master 13 Priority" mask="0x300000"/>
          <bitfield name="LQOSEN13" caption="Latency Quality of Service Enable for Master 13" mask="0x400000" values="MATRIX_PRBS__LQOSEN"/>
          <bitfield name="M14PR" caption="Master 14 Priority" mask="0x3000000"/>
          <bitfield name="LQOSEN14" caption="Latency Quality of Service Enable for Master 14" mask="0x4000000" values="MATRIX_PRBS__LQOSEN"/>
          <bitfield name="M15PR" caption="Master 15 Priority" mask="0x30000000"/>
          <bitfield name="LQOSEN15" caption="Latency Quality of Service Enable for Master 15" mask="0x40000000" values="MATRIX_PRBS__LQOSEN"/>
        </register>
      </register-group>
      <register-group name="MATRIX" caption="AHB Bus Matrix">
        <register name="MATRIX_MCFG" offset="0x0" rw="RW" size="4" count="16" initval="0x00000004" caption="Master Configuration Register x">
          <bitfield name="ULBT" caption="Undefined Length Burst Type" mask="0x7" values="MATRIX_MCFG__ULBT"/>
        </register>
        <register name="MATRIX_SCFG" offset="0x40" rw="RW" size="4" count="16" initval="0x000001FF" caption="Slave Configuration Register x">
          <bitfield name="SLOT_CYCLE" caption="Maximum Bus Grant Duration for Masters" mask="0x1FF"/>
          <bitfield name="DEFMSTR_TYPE" caption="Default Master Type" mask="0x30000" values="MATRIX_SCFG__DEFMSTR_TYPE"/>
          <bitfield name="FIXED_DEFMSTR" caption="Fixed Default Master" mask="0x3C0000"/>
        </register>
        <register-group name="MATRIX_PR" name-in-module="MATRIX_PR" offset="0x0080" size="0x8" count="16"/>
        <register name="MATRIX_MRCR" offset="0x100" rw="RW" size="4" initval="0x00000000" caption="Master Remap Control Register">
          <bitfield name="RCB0" caption="Remap Command Bit for Master 0" mask="0x1" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB1" caption="Remap Command Bit for Master 1" mask="0x2" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB2" caption="Remap Command Bit for Master 2" mask="0x4" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB3" caption="Remap Command Bit for Master 3" mask="0x8" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB4" caption="Remap Command Bit for Master 4" mask="0x10" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB5" caption="Remap Command Bit for Master 5" mask="0x20" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB6" caption="Remap Command Bit for Master 6" mask="0x40" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB7" caption="Remap Command Bit for Master 7" mask="0x80" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB8" caption="Remap Command Bit for Master 8" mask="0x100" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB9" caption="Remap Command Bit for Master 9" mask="0x200" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB10" caption="Remap Command Bit for Master 10" mask="0x400" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB11" caption="Remap Command Bit for Master 11" mask="0x800" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB12" caption="Remap Command Bit for Master 12" mask="0x1000" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB13" caption="Remap Command Bit for Master 13" mask="0x2000" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB14" caption="Remap Command Bit for Master 14" mask="0x4000" values="MATRIX_MRCR__RCB"/>
          <bitfield name="RCB15" caption="Remap Command Bit for Master 15" mask="0x8000" values="MATRIX_MRCR__RCB"/>
        </register>
        <register name="MATRIX_MEIER" offset="0x150" rw="W" size="4" atomic-op="set:MATRIX_MEIMR" caption="Master Error Interrupt Enable Register">
          <bitfield name="MERR0" caption="Master 0 Access Error" mask="0x1" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR1" caption="Master 1 Access Error" mask="0x2" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR2" caption="Master 2 Access Error" mask="0x4" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR3" caption="Master 3 Access Error" mask="0x8" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR4" caption="Master 4 Access Error" mask="0x10" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR5" caption="Master 5 Access Error" mask="0x20" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR6" caption="Master 6 Access Error" mask="0x40" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR7" caption="Master 7 Access Error" mask="0x80" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR8" caption="Master 8 Access Error" mask="0x100" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR9" caption="Master 9 Access Error" mask="0x200" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR10" caption="Master 10 Access Error" mask="0x400" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR11" caption="Master 11 Access Error" mask="0x800" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR12" caption="Master 12 Access Error" mask="0x1000" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR13" caption="Master 13 Access Error" mask="0x2000" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR14" caption="Master 14 Access Error" mask="0x4000" values="MATRIX_MEIER__MERR"/>
          <bitfield name="MERR15" caption="Master 15 Access Error" mask="0x8000" values="MATRIX_MEIER__MERR"/>
        </register>
        <register name="MATRIX_MEIDR" offset="0x154" rw="W" size="4" atomic-op="clear:MATRIX_MEIMR" caption="Master Error Interrupt Disable Register">
          <bitfield name="MERR0" caption="Master 0 Access Error" mask="0x1" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR1" caption="Master 1 Access Error" mask="0x2" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR2" caption="Master 2 Access Error" mask="0x4" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR3" caption="Master 3 Access Error" mask="0x8" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR4" caption="Master 4 Access Error" mask="0x10" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR5" caption="Master 5 Access Error" mask="0x20" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR6" caption="Master 6 Access Error" mask="0x40" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR7" caption="Master 7 Access Error" mask="0x80" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR8" caption="Master 8 Access Error" mask="0x100" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR9" caption="Master 9 Access Error" mask="0x200" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR10" caption="Master 10 Access Error" mask="0x400" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR11" caption="Master 11 Access Error" mask="0x800" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR12" caption="Master 12 Access Error" mask="0x1000" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR13" caption="Master 13 Access Error" mask="0x2000" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR14" caption="Master 14 Access Error" mask="0x4000" values="MATRIX_MEIDR__MERR"/>
          <bitfield name="MERR15" caption="Master 15 Access Error" mask="0x8000" values="MATRIX_MEIDR__MERR"/>
        </register>
        <register name="MATRIX_MEIMR" offset="0x158" rw="R" size="4" initval="0x00000000" caption="Master Error Interrupt Mask Register">
          <bitfield name="MERR0" caption="Master 0 Access Error" mask="0x1" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR1" caption="Master 1 Access Error" mask="0x2" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR2" caption="Master 2 Access Error" mask="0x4" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR3" caption="Master 3 Access Error" mask="0x8" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR4" caption="Master 4 Access Error" mask="0x10" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR5" caption="Master 5 Access Error" mask="0x20" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR6" caption="Master 6 Access Error" mask="0x40" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR7" caption="Master 7 Access Error" mask="0x80" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR8" caption="Master 8 Access Error" mask="0x100" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR9" caption="Master 9 Access Error" mask="0x200" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR10" caption="Master 10 Access Error" mask="0x400" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR11" caption="Master 11 Access Error" mask="0x800" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR12" caption="Master 12 Access Error" mask="0x1000" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR13" caption="Master 13 Access Error" mask="0x2000" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR14" caption="Master 14 Access Error" mask="0x4000" values="MATRIX_MEIMR__MERR"/>
          <bitfield name="MERR15" caption="Master 15 Access Error" mask="0x8000" values="MATRIX_MEIMR__MERR"/>
        </register>
        <register name="MATRIX_MESR" offset="0x15C" rw="R" size="4" initval="0x00000000" caption="Master Error Status Register">
          <bitfield name="MERR0" caption="Master 0 Access Error" mask="0x1" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR1" caption="Master 1 Access Error" mask="0x2" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR2" caption="Master 2 Access Error" mask="0x4" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR3" caption="Master 3 Access Error" mask="0x8" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR4" caption="Master 4 Access Error" mask="0x10" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR5" caption="Master 5 Access Error" mask="0x20" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR6" caption="Master 6 Access Error" mask="0x40" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR7" caption="Master 7 Access Error" mask="0x80" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR8" caption="Master 8 Access Error" mask="0x100" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR9" caption="Master 9 Access Error" mask="0x200" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR10" caption="Master 10 Access Error" mask="0x400" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR11" caption="Master 11 Access Error" mask="0x800" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR12" caption="Master 12 Access Error" mask="0x1000" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR13" caption="Master 13 Access Error" mask="0x2000" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR14" caption="Master 14 Access Error" mask="0x4000" values="MATRIX_MESR__MERR"/>
          <bitfield name="MERR15" caption="Master 15 Access Error" mask="0x8000" values="MATRIX_MESR__MERR"/>
        </register>
        <register name="MATRIX_MEAR" offset="0x160" rw="R" size="4" count="16" initval="0x00000000" caption="Master x Error Address Register">
          <bitfield name="ERRADD" caption="Master Error Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="MATRIX_WPMR" offset="0x1E4" rw="RW" size="4" initval="0x00000000" caption="Write Protect Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="MATRIX_WPMR__WPEN"/>
          <bitfield name="CFGFRZ" caption="Configuration Freeze" mask="0x80" values="MATRIX_WPMR__CFGFRZ"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="MATRIX_WPMR__WPKEY"/>
        </register>
        <register name="MATRIX_WPSR" offset="0x1E8" rw="R" size="4" initval="0x00000000" caption="Write Protect Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="MATRIX_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
        </register>
        <register name="MATRIX_SSR" offset="0x200" rw="RW" size="4" count="16" initval="0x00000000" caption="Security Slave x Register">
          <bitfield name="LANSECH0" caption="Low Area Not Secured in HSELx Security Region" mask="0x1" values="MATRIX_SSR__LANSECH"/>
          <bitfield name="LANSECH1" caption="Low Area Not Secured in HSELx Security Region" mask="0x2" values="MATRIX_SSR__LANSECH"/>
          <bitfield name="LANSECH2" caption="Low Area Not Secured in HSELx Security Region" mask="0x4" values="MATRIX_SSR__LANSECH"/>
          <bitfield name="LANSECH3" caption="Low Area Not Secured in HSELx Security Region" mask="0x8" values="MATRIX_SSR__LANSECH"/>
          <bitfield name="LANSECH4" caption="Low Area Not Secured in HSELx Security Region" mask="0x10" values="MATRIX_SSR__LANSECH"/>
          <bitfield name="LANSECH5" caption="Low Area Not Secured in HSELx Security Region" mask="0x20" values="MATRIX_SSR__LANSECH"/>
          <bitfield name="LANSECH6" caption="Low Area Not Secured in HSELx Security Region" mask="0x40" values="MATRIX_SSR__LANSECH"/>
          <bitfield name="LANSECH7" caption="Low Area Not Secured in HSELx Security Region" mask="0x80" values="MATRIX_SSR__LANSECH"/>
          <bitfield name="RDNSECH0" caption="Read Not Secured for HSELx Security Region" mask="0x100" values="MATRIX_SSR__RDNSECH"/>
          <bitfield name="RDNSECH1" caption="Read Not Secured for HSELx Security Region" mask="0x200" values="MATRIX_SSR__RDNSECH"/>
          <bitfield name="RDNSECH2" caption="Read Not Secured for HSELx Security Region" mask="0x400" values="MATRIX_SSR__RDNSECH"/>
          <bitfield name="RDNSECH3" caption="Read Not Secured for HSELx Security Region" mask="0x800" values="MATRIX_SSR__RDNSECH"/>
          <bitfield name="RDNSECH4" caption="Read Not Secured for HSELx Security Region" mask="0x1000" values="MATRIX_SSR__RDNSECH"/>
          <bitfield name="RDNSECH5" caption="Read Not Secured for HSELx Security Region" mask="0x2000" values="MATRIX_SSR__RDNSECH"/>
          <bitfield name="RDNSECH6" caption="Read Not Secured for HSELx Security Region" mask="0x4000" values="MATRIX_SSR__RDNSECH"/>
          <bitfield name="RDNSECH7" caption="Read Not Secured for HSELx Security Region" mask="0x8000" values="MATRIX_SSR__RDNSECH"/>
          <bitfield name="WRNSECH0" caption="Write Not Secured for HSELx Security Region" mask="0x10000" values="MATRIX_SSR__WRNSECH"/>
          <bitfield name="WRNSECH1" caption="Write Not Secured for HSELx Security Region" mask="0x20000" values="MATRIX_SSR__WRNSECH"/>
          <bitfield name="WRNSECH2" caption="Write Not Secured for HSELx Security Region" mask="0x40000" values="MATRIX_SSR__WRNSECH"/>
          <bitfield name="WRNSECH3" caption="Write Not Secured for HSELx Security Region" mask="0x80000" values="MATRIX_SSR__WRNSECH"/>
          <bitfield name="WRNSECH4" caption="Write Not Secured for HSELx Security Region" mask="0x100000" values="MATRIX_SSR__WRNSECH"/>
          <bitfield name="WRNSECH5" caption="Write Not Secured for HSELx Security Region" mask="0x200000" values="MATRIX_SSR__WRNSECH"/>
          <bitfield name="WRNSECH6" caption="Write Not Secured for HSELx Security Region" mask="0x400000" values="MATRIX_SSR__WRNSECH"/>
          <bitfield name="WRNSECH7" caption="Write Not Secured for HSELx Security Region" mask="0x800000" values="MATRIX_SSR__WRNSECH"/>
          <bitfield name="DSSOA0" caption="Downward Security Split Offset Address for HSELx Security Region" mask="0x1000000" values="MATRIX_SSR__DSSOA"/>
          <bitfield name="DSSOA1" caption="Downward Security Split Offset Address for HSELx Security Region" mask="0x2000000" values="MATRIX_SSR__DSSOA"/>
          <bitfield name="DSSOA2" caption="Downward Security Split Offset Address for HSELx Security Region" mask="0x4000000" values="MATRIX_SSR__DSSOA"/>
          <bitfield name="DSSOA3" caption="Downward Security Split Offset Address for HSELx Security Region" mask="0x8000000" values="MATRIX_SSR__DSSOA"/>
          <bitfield name="DSSOA4" caption="Downward Security Split Offset Address for HSELx Security Region" mask="0x10000000" values="MATRIX_SSR__DSSOA"/>
          <bitfield name="DSSOA5" caption="Downward Security Split Offset Address for HSELx Security Region" mask="0x20000000" values="MATRIX_SSR__DSSOA"/>
          <bitfield name="DSSOA6" caption="Downward Security Split Offset Address for HSELx Security Region" mask="0x40000000" values="MATRIX_SSR__DSSOA"/>
          <bitfield name="DSSOA7" caption="Downward Security Split Offset Address for HSELx Security Region" mask="0x80000000" values="MATRIX_SSR__DSSOA"/>
        </register>
        <register name="MATRIX_SASSR" offset="0x240" rw="RW" size="4" count="16" initval="0x00000000" caption="Security Areas Split Slave x Register">
          <bitfield name="SASPLIT0" caption="Security Areas Split for HSELx Security Region" mask="0xF"/>
          <bitfield name="SASPLIT1" caption="Security Areas Split for HSELx Security Region" mask="0xF0"/>
          <bitfield name="SASPLIT2" caption="Security Areas Split for HSELx Security Region" mask="0xF00"/>
          <bitfield name="SASPLIT3" caption="Security Areas Split for HSELx Security Region" mask="0xF000"/>
          <bitfield name="SASPLIT4" caption="Security Areas Split for HSELx Security Region" mask="0xF0000"/>
          <bitfield name="SASPLIT5" caption="Security Areas Split for HSELx Security Region" mask="0xF00000"/>
          <bitfield name="SASPLIT6" caption="Security Areas Split for HSELx Security Region" mask="0xF000000"/>
          <bitfield name="SASPLIT7" caption="Security Areas Split for HSELx Security Region" mask="0xF0000000"/>
        </register>
        <register name="MATRIX_SRTSR" offset="0x280" rw="RW" size="4" count="16" initval="0x00000000" caption="Security Region Top Slave x Register">
          <bitfield name="SRTOP0" caption="HSELx Security Region Top" mask="0xF"/>
          <bitfield name="SRTOP1" caption="HSELx Security Region Top" mask="0xF0"/>
          <bitfield name="SRTOP2" caption="HSELx Security Region Top" mask="0xF00"/>
          <bitfield name="SRTOP3" caption="HSELx Security Region Top" mask="0xF000"/>
          <bitfield name="SRTOP4" caption="HSELx Security Region Top" mask="0xF0000"/>
          <bitfield name="SRTOP5" caption="HSELx Security Region Top" mask="0xF00000"/>
          <bitfield name="SRTOP6" caption="HSELx Security Region Top" mask="0xF000000"/>
          <bitfield name="SRTOP7" caption="HSELx Security Region Top" mask="0xF0000000"/>
        </register>
        <register name="MATRIX_SPSELR" offset="0x2C0" rw="RW" size="4" count="3" caption="Security Peripheral Select 1 Register">
          <bitfield name="NSECP0" caption="Not Secured Peripheral" mask="0x1" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP1" caption="Not Secured Peripheral" mask="0x2" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP2" caption="Not Secured Peripheral" mask="0x4" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP3" caption="Not Secured Peripheral" mask="0x8" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP4" caption="Not Secured Peripheral" mask="0x10" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP5" caption="Not Secured Peripheral" mask="0x20" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP6" caption="Not Secured Peripheral" mask="0x40" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP7" caption="Not Secured Peripheral" mask="0x80" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP8" caption="Not Secured Peripheral" mask="0x100" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP9" caption="Not Secured Peripheral" mask="0x200" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP10" caption="Not Secured Peripheral" mask="0x400" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP11" caption="Not Secured Peripheral" mask="0x800" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP12" caption="Not Secured Peripheral" mask="0x1000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP13" caption="Not Secured Peripheral" mask="0x2000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP14" caption="Not Secured Peripheral" mask="0x4000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP15" caption="Not Secured Peripheral" mask="0x8000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP16" caption="Not Secured Peripheral" mask="0x10000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP17" caption="Not Secured Peripheral" mask="0x20000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP18" caption="Not Secured Peripheral" mask="0x40000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP19" caption="Not Secured Peripheral" mask="0x80000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP20" caption="Not Secured Peripheral" mask="0x100000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP21" caption="Not Secured Peripheral" mask="0x200000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP22" caption="Not Secured Peripheral" mask="0x400000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP23" caption="Not Secured Peripheral" mask="0x800000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP24" caption="Not Secured Peripheral" mask="0x1000000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP25" caption="Not Secured Peripheral" mask="0x2000000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP26" caption="Not Secured Peripheral" mask="0x4000000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP27" caption="Not Secured Peripheral" mask="0x8000000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP28" caption="Not Secured Peripheral" mask="0x10000000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP29" caption="Not Secured Peripheral" mask="0x20000000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP30" caption="Not Secured Peripheral" mask="0x40000000" values="MATRIX_SPSELR__NSECP"/>
          <bitfield name="NSECP31" caption="Not Secured Peripheral" mask="0x80000000" values="MATRIX_SPSELR__NSECP"/>
        </register>
      </register-group>
      <value-group name="MATRIX_PRAS__LQOSEN">
        <value name="0" caption="Disables propagation of Latency Quality of Service from the Master x to the Slave and apply MxPR priority for all access from Master x to the Slave." value="0"/>
        <value name="1" caption="Enables the propagation of Latency Quality of Service from the Master x to the Slave if supported by the Master x." value="1"/>
      </value-group>
      <value-group name="MATRIX_PRBS__LQOSEN">
        <value name="0" caption="Disables propagation of Latency Quality of Service from the Master x to the Slave and apply MxPR priority for all access from Master x to the Slave." value="0"/>
        <value name="1" caption="Enables the propagation of Latency Quality of Service from the Master x to the Slave if supported by the Master x." value="1"/>
      </value-group>
      <value-group name="MATRIX_MCFG__ULBT">
        <value name="UNLIMITED" caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next system bus 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts. This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." value="0"/>
        <value name="SINGLE" caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence." value="1"/>
        <value name="4_BEAT" caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats." value="2"/>
        <value name="8_BEAT" caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats." value="3"/>
        <value name="16_BEAT" caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats." value="4"/>
        <value name="32_BEAT" caption="32-beat Burst-The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats." value="5"/>
        <value name="64_BEAT" caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats." value="6"/>
        <value name="128_BEAT" caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats.  Unless duly needed, the ULBT should be left at its default 0 value for power saving." value="7"/>
      </value-group>
      <value-group name="MATRIX_SCFG__DEFMSTR_TYPE">
        <value name="NONE" caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters. This results in a one clock cycle latency for the first access of a burst transfer or for a single access." value="0"/>
        <value name="LAST" caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it. This results in not having one clock cycle latency when the last master tries to access the slave again." value="1"/>
        <value name="FIXED" caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field. This results in not having one clock cycle latency when the fixed master tries to access the slave again." value="2"/>
      </value-group>
      <value-group name="MATRIX_MRCR__RCB">
        <value name="0" caption="Disables remapped address decoding for the selected Master." value="0"/>
        <value name="1" caption="Enables remapped address decoding for the selected Master." value="1"/>
      </value-group>
      <value-group name="MATRIX_MEIER__MERR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables Master x Access Error interrupt source." value="1"/>
      </value-group>
      <value-group name="MATRIX_MEIDR__MERR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables Master x Access Error interrupt source." value="1"/>
      </value-group>
      <value-group name="MATRIX_MEIMR__MERR">
        <value name="0" caption="Master x Access Error does not trigger any interrupt." value="0"/>
        <value name="1" caption="Master x Access Error triggers the MATRIX interrupt line." value="1"/>
      </value-group>
      <value-group name="MATRIX_MESR__MERR">
        <value name="0" caption="No Master Access Error has occurred since the last read of the MATRIX_MESR." value="0"/>
        <value name="1" caption="At least one Master Access Error has occurred since the last read of the MATRIX_MESR." value="1"/>
      </value-group>
      <value-group name="MATRIX_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x4D4154 (&quot;MAT&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x4D4154 (&quot;MAT&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="MATRIX_WPMR__CFGFRZ">
        <value name="0" caption="The MATRIX configuration is not frozen." value="0"/>
        <value name="1" caption="Freezes the MATRIX configuration until hardware reset. The registers that can be protected by the WPEN bit and the Write Protection Mode Register are no longer modifiable." value="1"/>
      </value-group>
      <value-group name="MATRIX_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN and CFGFRZ bits. Always reads as 0." value="0x4D4154"/>
      </value-group>
      <value-group name="MATRIX_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last write of the MATRIX_WPMR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last write of the MATRIX_WPMR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="MATRIX_SSR__LANSECH">
        <value name="0" caption="The security of the HSELx slave area laying below the corresponding MATRIX_SASSR / SASPLITx boundary is configured according to RDNSECHx and WRNSECHx. The whole remaining HSELx upper address space is configured as Not Secured access." value="0"/>
        <value name="1" caption="The HSELx slave address area laying below the corresponding MATRIX_SASSR / SASPLITx boundary is configured as Not Secured access, and the whole remaining upper address space according to RDNSECHx and WRNSECHx." value="1"/>
      </value-group>
      <value-group name="MATRIX_SSR__RDNSECH">
        <value name="0" caption="The HSELx slave security region is split into one Read Secured and one Read Not Secured area, according to LANSECHx and MATRIX_SASSR / SASPLITx. That is, the so defined securable high or low area is Secured for Read access." value="0"/>
        <value name="1" caption="The HSELx slave security region is Not Secured for Read access." value="1"/>
      </value-group>
      <value-group name="MATRIX_SSR__WRNSECH">
        <value name="0" caption="The HSELx slave security region is split into one Write Secured and one Write Not Secured area, according to LANSECHx and MATRIX_SASSR / SASPLITx. That is, the so defined securable high or low area is Secured for Write access." value="0"/>
        <value name="1" caption="The HSELx slave security region is Not Secured for Write access." value="1"/>
      </value-group>
      <value-group name="MATRIX_SSR__DSSOA">
        <value name="0" caption="For the HSELx slave security region, the security area split MATRIX_SASSR / SASPLITx defines the size of the slave security area starting from the base address of the slave security region and up." value="0"/>
        <value name="1" caption="For the HSELx slave security region, the security area split MATRIX_SASSR / SASPLITx defines the size of the slave security area starting from the end address of the slave security region and down." value="1"/>
      </value-group>
      <value-group name="MATRIX_SPSELR__NSECP">
        <value name="0" caption="The selected peripheral address space is configured as &quot;Secured&quot; access (value of '0' has no effect if the peripheral security type is &quot;Not Secured&quot;)." value="0"/>
        <value name="1" caption="The selected peripheral address space is configured as &quot;Not Secured&quot; access (value of '1' has no effect if the peripheral security type is &quot;Always Secured&quot;)." value="1"/>
      </value-group>
    </module>
    <module name="MCAN" id="11273" version="323" caption="Controller Area Network">
      <register-group name="MCAN" caption="Controller Area Network">
        <register name="MCAN_ENDN" offset="0x4" rw="R" size="4" initval="0x87654321" caption="Endian Register">
          <bitfield name="ETV" caption="Endianness Test Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="MCAN_CUST" offset="0x8" rw="RW" size="4" initval="0" caption="Customer Register">
          <bitfield name="CSV" caption="Customer-specific Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="MCAN_DBTP" offset="0xC" rw="RW" size="4" initval="0x00000A33" caption="Data Bit Timing and Prescaler Register">
          <bitfield name="DSJW" caption="Data (Re) Synchronization Jump Width" mask="0x7"/>
          <bitfield name="DTSEG2" caption="Data Time Segment After Sample Point" mask="0xF0"/>
          <bitfield name="DTSEG1" caption="Data Time Segment Before Sample Point" mask="0x1F00" values="MCAN_DBTP__DTSEG1"/>
          <bitfield name="DBRP" caption="Data Bit Rate Prescaler" mask="0x1F0000"/>
          <bitfield name="TDC" caption="Transmitter Delay Compensation" mask="0x800000" values="MCAN_DBTP__TDC"/>
        </register>
        <register name="MCAN_TEST" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Test Register">
          <bitfield name="LBCK" caption="Loop Back Mode (read/write)" mask="0x10" values="MCAN_TEST__LBCK"/>
          <bitfield name="TX" caption="Control of Transmit Pin (read/write)" mask="0x60" values="MCAN_TEST__TX"/>
          <bitfield name="RX" caption="Receive Pin (read-only)" mask="0x80" values="MCAN_TEST__RX"/>
        </register>
        <register name="MCAN_RWD" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="RAM Watchdog Register">
          <bitfield name="WDC" caption="Watchdog Configuration (read/write)" mask="0xFF"/>
          <bitfield name="WDV" caption="Watchdog Value (read-only)" mask="0xFF00"/>
        </register>
        <register name="MCAN_CCCR" offset="0x18" rw="RW" size="4" initval="0x00000001" caption="CC Control Register">
          <bitfield name="INIT" caption="Initialization (read/write)" mask="0x1" values="MCAN_CCCR__INIT"/>
          <bitfield name="CCE" caption="Configuration Change Enable (read/write, write protection)" mask="0x2" values="MCAN_CCCR__CCE"/>
          <bitfield name="ASM" caption="Restricted Operation Mode (read/write, write protection against '1')" mask="0x4" values="MCAN_CCCR__ASM"/>
          <bitfield name="CSA" caption="Clock Stop Acknowledge (read-only)" mask="0x8" values="MCAN_CCCR__CSA"/>
          <bitfield name="CSR" caption="Clock Stop Request (read/write)" mask="0x10" values="MCAN_CCCR__CSR"/>
          <bitfield name="MON" caption="Bus Monitoring Mode (read/write, write protection against '1')" mask="0x20" values="MCAN_CCCR__MON"/>
          <bitfield name="DAR" caption="Disable Automatic Retransmission (read/write, write protection)" mask="0x40" values="MCAN_CCCR__DAR"/>
          <bitfield name="TEST" caption="Test Mode Enable (read/write, write protection against '1')" mask="0x80" values="MCAN_CCCR__TEST"/>
          <bitfield name="FDOE" caption="CAN FD Operation Enable (read/write, write protection)" mask="0x100" values="MCAN_CCCR__FDOE"/>
          <bitfield name="BRSE" caption="Bit Rate Switching Enable (read/write, write protection)" mask="0x200" values="MCAN_CCCR__BRSE"/>
          <bitfield name="PXHD" caption="Protocol Exception Event Handling (read/write, write protection)" mask="0x1000" values="MCAN_CCCR__PXHD"/>
          <bitfield name="EFBI" caption="Edge Filtering during Bus Integration (read/write, write protection)" mask="0x2000" values="MCAN_CCCR__EFBI"/>
          <bitfield name="TXP" caption="Transmit Pause (read/write, write protection)" mask="0x4000" values="MCAN_CCCR__TXP"/>
          <bitfield name="NISO" caption="Non-ISO Operation" mask="0x8000" values="MCAN_CCCR__NISO"/>
        </register>
        <register name="MCAN_NBTP" offset="0x1C" rw="RW" size="4" initval="0x06000A03" caption="Nominal Bit Timing and Prescaler Register">
          <bitfield name="NTSEG2" caption="Nominal Time Segment After Sample Point" mask="0x7F"/>
          <bitfield name="NTSEG1" caption="Nominal Time Segment Before Sample Point" mask="0xFF00" values="MCAN_NBTP__NTSEG1"/>
          <bitfield name="NBRP" caption="Nominal Bit Rate Prescaler" mask="0x1FF0000"/>
          <bitfield name="NSJW" caption="Nominal (Re) Synchronization Jump Width" mask="0xFE000000"/>
        </register>
        <register name="MCAN_TSCC" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Timestamp Counter Configuration Register">
          <bitfield name="TSS" caption="Timestamp Select" mask="0x3" values="MCAN_TSCC__TSS"/>
          <bitfield name="TCP" caption="Timestamp Counter Prescaler" mask="0xF0000"/>
        </register>
        <register name="MCAN_TSCV" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Timestamp Counter Value Register">
          <bitfield name="TSC" caption="Timestamp Counter (cleared on write)" mask="0xFFFF"/>
        </register>
        <register name="MCAN_TOCC" offset="0x28" rw="RW" size="4" initval="0xFFFF0000" caption="Timeout Counter Configuration Register">
          <bitfield name="ETOC" caption="Enable Timeout Counter" mask="0x1" values="MCAN_TOCC__ETOC"/>
          <bitfield name="TOS" caption="Timeout Select" mask="0x6" values="MCAN_TOCC__TOS"/>
          <bitfield name="TOP" caption="Timeout Period" mask="0xFFFF0000"/>
        </register>
        <register name="MCAN_TOCV" offset="0x2C" rw="RW" size="4" initval="0x0000FFFF" caption="Timeout Counter Value Register">
          <bitfield name="TOC" caption="Timeout Counter (cleared on write)" mask="0xFFFF"/>
        </register>
        <register name="MCAN_ECR" offset="0x40" rw="R" size="4" initval="0x00000000" caption="Error Counter Register">
          <bitfield name="TEC" caption="Transmit Error Counter" mask="0xFF"/>
          <bitfield name="REC" caption="Receive Error Counter" mask="0x7F00"/>
          <bitfield name="RP" caption="Receive Error Passive" mask="0x8000" values="MCAN_ECR__RP"/>
          <bitfield name="CEL" caption="CAN Error Logging (cleared on read)" mask="0xFF0000"/>
        </register>
        <register name="MCAN_PSR" offset="0x44" rw="R" size="4" initval="0x00000707" caption="Protocol Status Register">
          <bitfield name="LEC" caption="Last Error Code (set to 111 on read)" mask="0x7" values="MCAN_PSR__LEC"/>
          <bitfield name="ACT" caption="Activity" mask="0x18" values="MCAN_PSR__ACT"/>
          <bitfield name="EP" caption="Error Passive" mask="0x20" values="MCAN_PSR__EP"/>
          <bitfield name="EW" caption="Warning Status" mask="0x40" values="MCAN_PSR__EW"/>
          <bitfield name="BO" caption="Bus_Off Status" mask="0x80" values="MCAN_PSR__BO"/>
          <bitfield name="DLEC" caption="Data Phase Last Error Code (set to 111 on read)" mask="0x700"/>
          <bitfield name="RESI" caption="ESI Flag of Last Received CAN FD Message (cleared on read)" mask="0x800" values="MCAN_PSR__RESI"/>
          <bitfield name="RBRS" caption="BRS Flag of Last Received CAN FD Message (cleared on read)" mask="0x1000" values="MCAN_PSR__RBRS"/>
          <bitfield name="RFDF" caption="Received a CAN FD Message (cleared on read)" mask="0x2000" values="MCAN_PSR__RFDF"/>
          <bitfield name="PXE" caption="Protocol Exception Event (cleared on read)" mask="0x4000" values="MCAN_PSR__PXE"/>
          <bitfield name="TDCV" caption="Transmitter Delay Compensation Value" mask="0x7F0000"/>
        </register>
        <register name="MCAN_TDCR" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="Transmit Delay Compensation Register">
          <bitfield name="TDCF" caption="Transmitter Delay Compensation Filter" mask="0x7F"/>
          <bitfield name="TDCO" caption="Transmitter Delay Compensation Offset" mask="0x7F00"/>
        </register>
        <register name="MCAN_IR" offset="0x50" rw="RW" size="4" initval="0x00000000" caption="Interrupt Register">
          <bitfield name="RF0N" caption="Receive FIFO 0 New Message" mask="0x1" values="MCAN_IR__RF0N"/>
          <bitfield name="RF0W" caption="Receive FIFO 0 Watermark Reached" mask="0x2" values="MCAN_IR__RF0W"/>
          <bitfield name="RF0F" caption="Receive FIFO 0 Full" mask="0x4" values="MCAN_IR__RF0F"/>
          <bitfield name="RF0L" caption="Receive FIFO 0 Message Lost" mask="0x8" values="MCAN_IR__RF0L"/>
          <bitfield name="RF1N" caption="Receive FIFO 1 New Message" mask="0x10" values="MCAN_IR__RF1N"/>
          <bitfield name="RF1W" caption="Receive FIFO 1 Watermark Reached" mask="0x20" values="MCAN_IR__RF1W"/>
          <bitfield name="RF1F" caption="Receive FIFO 1 Full" mask="0x40" values="MCAN_IR__RF1F"/>
          <bitfield name="RF1L" caption="Receive FIFO 1 Message Lost" mask="0x80" values="MCAN_IR__RF1L"/>
          <bitfield name="HPM" caption="High Priority Message" mask="0x100" values="MCAN_IR__HPM"/>
          <bitfield name="TC" caption="Transmission Completed" mask="0x200" values="MCAN_IR__TC"/>
          <bitfield name="TCF" caption="Transmission Cancellation Finished" mask="0x400" values="MCAN_IR__TCF"/>
          <bitfield name="TFE" caption="Tx FIFO Empty" mask="0x800" values="MCAN_IR__TFE"/>
          <bitfield name="TEFN" caption="Tx Event FIFO New Entry" mask="0x1000" values="MCAN_IR__TEFN"/>
          <bitfield name="TEFW" caption="Tx Event FIFO Watermark Reached" mask="0x2000" values="MCAN_IR__TEFW"/>
          <bitfield name="TEFF" caption="Tx Event FIFO Full" mask="0x4000" values="MCAN_IR__TEFF"/>
          <bitfield name="TEFL" caption="Tx Event FIFO Element Lost" mask="0x8000" values="MCAN_IR__TEFL"/>
          <bitfield name="TSW" caption="Timestamp Wraparound" mask="0x10000" values="MCAN_IR__TSW"/>
          <bitfield name="MRAF" caption="Message RAM Access Failure" mask="0x20000" values="MCAN_IR__MRAF"/>
          <bitfield name="TOO" caption="Timeout Occurred" mask="0x40000" values="MCAN_IR__TOO"/>
          <bitfield name="DRX" caption="Message stored to Dedicated Receive Buffer" mask="0x80000" values="MCAN_IR__DRX"/>
          <bitfield name="ELO" caption="Error Logging Overflow" mask="0x400000" values="MCAN_IR__ELO"/>
          <bitfield name="EP" caption="Error Passive" mask="0x800000" values="MCAN_IR__EP"/>
          <bitfield name="EW" caption="Warning Status" mask="0x1000000" values="MCAN_IR__EW"/>
          <bitfield name="BO" caption="Bus_Off Status" mask="0x2000000" values="MCAN_IR__BO"/>
          <bitfield name="WDI" caption="Watchdog Interrupt" mask="0x4000000" values="MCAN_IR__WDI"/>
          <bitfield name="PEA" caption="Protocol Error in Arbitration Phase" mask="0x8000000" values="MCAN_IR__PEA"/>
          <bitfield name="PED" caption="Protocol Error in Data Phase" mask="0x10000000" values="MCAN_IR__PED"/>
          <bitfield name="ARA" caption="Access to Reserved Address" mask="0x20000000" values="MCAN_IR__ARA"/>
        </register>
        <register name="MCAN_IE" offset="0x54" rw="RW" size="4" initval="0x00000000" caption="Interrupt Enable Register">
          <bitfield name="RF0NE" caption="Receive FIFO 0 New Message Interrupt Enable" mask="0x1"/>
          <bitfield name="RF0WE" caption="Receive FIFO 0 Watermark Reached Interrupt Enable" mask="0x2"/>
          <bitfield name="RF0FE" caption="Receive FIFO 0 Full Interrupt Enable" mask="0x4"/>
          <bitfield name="RF0LE" caption="Receive FIFO 0 Message Lost Interrupt Enable" mask="0x8"/>
          <bitfield name="RF1NE" caption="Receive FIFO 1 New Message Interrupt Enable" mask="0x10"/>
          <bitfield name="RF1WE" caption="Receive FIFO 1 Watermark Reached Interrupt Enable" mask="0x20"/>
          <bitfield name="RF1FE" caption="Receive FIFO 1 Full Interrupt Enable" mask="0x40"/>
          <bitfield name="RF1LE" caption="Receive FIFO 1 Message Lost Interrupt Enable" mask="0x80"/>
          <bitfield name="HPME" caption="High Priority Message Interrupt Enable" mask="0x100"/>
          <bitfield name="TCE" caption="Transmission Completed Interrupt Enable" mask="0x200"/>
          <bitfield name="TCFE" caption="Transmission Cancellation Finished Interrupt Enable" mask="0x400"/>
          <bitfield name="TFEE" caption="Tx FIFO Empty Interrupt Enable" mask="0x800"/>
          <bitfield name="TEFNE" caption="Tx Event FIFO New Entry Interrupt Enable" mask="0x1000"/>
          <bitfield name="TEFWE" caption="Tx Event FIFO Watermark Reached Interrupt Enable" mask="0x2000"/>
          <bitfield name="TEFFE" caption="Tx Event FIFO Full Interrupt Enable" mask="0x4000"/>
          <bitfield name="TEFLE" caption="Tx Event FIFO Event Lost Interrupt Enable" mask="0x8000"/>
          <bitfield name="TSWE" caption="Timestamp Wraparound Interrupt Enable" mask="0x10000"/>
          <bitfield name="MRAFE" caption="Message RAM Access Failure Interrupt Enable" mask="0x20000"/>
          <bitfield name="TOOE" caption="Timeout Occurred Interrupt Enable" mask="0x40000"/>
          <bitfield name="DRXE" caption="Message stored to Dedicated Receive Buffer Interrupt Enable" mask="0x80000"/>
          <bitfield name="ELOE" caption="Error Logging Overflow Interrupt Enable" mask="0x400000"/>
          <bitfield name="EPE" caption="Error Passive Interrupt Enable" mask="0x800000"/>
          <bitfield name="EWE" caption="Warning Status Interrupt Enable" mask="0x1000000"/>
          <bitfield name="BOE" caption="Bus_Off Status Interrupt Enable" mask="0x2000000"/>
          <bitfield name="WDIE" caption="Watchdog Interrupt Enable" mask="0x4000000"/>
          <bitfield name="PEAE" caption="Protocol Error in Arbitration Phase Enable" mask="0x8000000"/>
          <bitfield name="PEDE" caption="Protocol Error in Data Phase Enable" mask="0x10000000"/>
          <bitfield name="ARAE" caption="Access to Reserved Address Enable" mask="0x20000000"/>
        </register>
        <register name="MCAN_ILS" offset="0x58" rw="RW" size="4" initval="0x00000000" caption="Interrupt Line Select Register">
          <bitfield name="RF0NL" caption="Receive FIFO 0 New Message Interrupt Line" mask="0x1"/>
          <bitfield name="RF0WL" caption="Receive FIFO 0 Watermark Reached Interrupt Line" mask="0x2"/>
          <bitfield name="RF0FL" caption="Receive FIFO 0 Full Interrupt Line" mask="0x4"/>
          <bitfield name="RF0LL" caption="Receive FIFO 0 Message Lost Interrupt Line" mask="0x8"/>
          <bitfield name="RF1NL" caption="Receive FIFO 1 New Message Interrupt Line" mask="0x10"/>
          <bitfield name="RF1WL" caption="Receive FIFO 1 Watermark Reached Interrupt Line" mask="0x20"/>
          <bitfield name="RF1FL" caption="Receive FIFO 1 Full Interrupt Line" mask="0x40"/>
          <bitfield name="RF1LL" caption="Receive FIFO 1 Message Lost Interrupt Line" mask="0x80"/>
          <bitfield name="HPML" caption="High Priority Message Interrupt Line" mask="0x100"/>
          <bitfield name="TCL" caption="Transmission Completed Interrupt Line" mask="0x200"/>
          <bitfield name="TCFL" caption="Transmission Cancellation Finished Interrupt Line" mask="0x400"/>
          <bitfield name="TFEL" caption="Tx FIFO Empty Interrupt Line" mask="0x800"/>
          <bitfield name="TEFNL" caption="Tx Event FIFO New Entry Interrupt Line" mask="0x1000"/>
          <bitfield name="TEFWL" caption="Tx Event FIFO Watermark Reached Interrupt Line" mask="0x2000"/>
          <bitfield name="TEFFL" caption="Tx Event FIFO Full Interrupt Line" mask="0x4000"/>
          <bitfield name="TEFLL" caption="Tx Event FIFO Event Lost Interrupt Line" mask="0x8000"/>
          <bitfield name="TSWL" caption="Timestamp Wraparound Interrupt Line" mask="0x10000"/>
          <bitfield name="MRAFL" caption="Message RAM Access Failure Interrupt Line" mask="0x20000"/>
          <bitfield name="TOOL" caption="Timeout Occurred Interrupt Line" mask="0x40000"/>
          <bitfield name="DRXL" caption="Message stored to Dedicated Receive Buffer Interrupt Line" mask="0x80000"/>
          <bitfield name="ELOL" caption="Error Logging Overflow Interrupt Line" mask="0x400000"/>
          <bitfield name="EPL" caption="Error Passive Interrupt Line" mask="0x800000"/>
          <bitfield name="EWL" caption="Warning Status Interrupt Line" mask="0x1000000"/>
          <bitfield name="BOL" caption="Bus_Off Status Interrupt Line" mask="0x2000000"/>
          <bitfield name="WDIL" caption="Watchdog Interrupt Line" mask="0x4000000"/>
          <bitfield name="PEAL" caption="Protocol Error in Arbitration Phase Line" mask="0x8000000"/>
          <bitfield name="PEDL" caption="Protocol Error in Data Phase Line" mask="0x10000000"/>
          <bitfield name="ARAL" caption="Access to Reserved Address Line" mask="0x20000000"/>
        </register>
        <register name="MCAN_ILE" offset="0x5C" rw="RW" size="4" initval="0x00000000" caption="Interrupt Line Enable Register">
          <bitfield name="EINT0" caption="Enable Interrupt Line 0" mask="0x1" values="MCAN_ILE__EINT0"/>
          <bitfield name="EINT1" caption="Enable Interrupt Line 1" mask="0x2" values="MCAN_ILE__EINT1"/>
        </register>
        <register name="MCAN_GFC" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="Global Filter Configuration Register">
          <bitfield name="RRFE" caption="Reject Remote Frames Extended" mask="0x1" values="MCAN_GFC__RRFE"/>
          <bitfield name="RRFS" caption="Reject Remote Frames Standard" mask="0x2" values="MCAN_GFC__RRFS"/>
          <bitfield name="ANFE" caption="Accept Non-matching Frames Extended" mask="0xC" values="MCAN_GFC__ANFE"/>
          <bitfield name="ANFS" caption="Accept Non-matching Frames Standard" mask="0x30" values="MCAN_GFC__ANFS"/>
        </register>
        <register name="MCAN_SIDFC" offset="0x84" rw="RW" size="4" initval="0x00000000" caption="Standard ID Filter Configuration Register">
          <bitfield name="FLSSA" caption="Filter List Standard Start Address" mask="0xFFFC"/>
          <bitfield name="LSS" caption="List Size Standard" mask="0xFF0000" values="MCAN_SIDFC__LSS"/>
        </register>
        <register name="MCAN_XIDFC" offset="0x88" rw="RW" size="4" initval="0x00000000" caption="Extended ID Filter Configuration Register">
          <bitfield name="FLESA" caption="Filter List Extended Start Address" mask="0xFFFC"/>
          <bitfield name="LSE" caption="List Size Extended" mask="0x7F0000" values="MCAN_XIDFC__LSE"/>
        </register>
        <register name="MCAN_XIDAM" offset="0x90" rw="RW" size="4" initval="0x1FFFFFFF" caption="Extended ID AND Mask Register">
          <bitfield name="EIDM" caption="Extended ID Mask" mask="0x1FFFFFFF"/>
        </register>
        <register name="MCAN_HPMS" offset="0x94" rw="R" size="4" initval="0x00000000" caption="High Priority Message Status Register">
          <bitfield name="BIDX" caption="Buffer Index" mask="0x3F"/>
          <bitfield name="MSI" caption="Message Storage Indicator" mask="0xC0" values="MCAN_HPMS__MSI"/>
          <bitfield name="FIDX" caption="Filter Index" mask="0x7F00"/>
          <bitfield name="FLST" caption="Filter List" mask="0x8000" values="MCAN_HPMS__FLST"/>
        </register>
        <register name="MCAN_NDAT1" offset="0x98" rw="RW" size="4" initval="0x00000000" caption="New Data 1 Register">
          <bitfield name="ND0" caption="New Data" mask="0x1" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND1" caption="New Data" mask="0x2" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND2" caption="New Data" mask="0x4" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND3" caption="New Data" mask="0x8" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND4" caption="New Data" mask="0x10" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND5" caption="New Data" mask="0x20" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND6" caption="New Data" mask="0x40" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND7" caption="New Data" mask="0x80" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND8" caption="New Data" mask="0x100" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND9" caption="New Data" mask="0x200" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND10" caption="New Data" mask="0x400" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND11" caption="New Data" mask="0x800" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND12" caption="New Data" mask="0x1000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND13" caption="New Data" mask="0x2000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND14" caption="New Data" mask="0x4000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND15" caption="New Data" mask="0x8000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND16" caption="New Data" mask="0x10000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND17" caption="New Data" mask="0x20000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND18" caption="New Data" mask="0x40000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND19" caption="New Data" mask="0x80000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND20" caption="New Data" mask="0x100000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND21" caption="New Data" mask="0x200000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND22" caption="New Data" mask="0x400000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND23" caption="New Data" mask="0x800000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND24" caption="New Data" mask="0x1000000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND25" caption="New Data" mask="0x2000000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND26" caption="New Data" mask="0x4000000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND27" caption="New Data" mask="0x8000000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND28" caption="New Data" mask="0x10000000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND29" caption="New Data" mask="0x20000000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND30" caption="New Data" mask="0x40000000" values="MCAN_NDAT1__ND"/>
          <bitfield name="ND31" caption="New Data" mask="0x80000000" values="MCAN_NDAT1__ND"/>
        </register>
        <register name="MCAN_NDAT2" offset="0x9C" rw="RW" size="4" initval="0x00000000" caption="New Data 2 Register">
          <bitfield name="ND32" caption="New Data" mask="0x1" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND33" caption="New Data" mask="0x2" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND34" caption="New Data" mask="0x4" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND35" caption="New Data" mask="0x8" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND36" caption="New Data" mask="0x10" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND37" caption="New Data" mask="0x20" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND38" caption="New Data" mask="0x40" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND39" caption="New Data" mask="0x80" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND40" caption="New Data" mask="0x100" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND41" caption="New Data" mask="0x200" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND42" caption="New Data" mask="0x400" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND43" caption="New Data" mask="0x800" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND44" caption="New Data" mask="0x1000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND45" caption="New Data" mask="0x2000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND46" caption="New Data" mask="0x4000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND47" caption="New Data" mask="0x8000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND48" caption="New Data" mask="0x10000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND49" caption="New Data" mask="0x20000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND50" caption="New Data" mask="0x40000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND51" caption="New Data" mask="0x80000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND52" caption="New Data" mask="0x100000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND53" caption="New Data" mask="0x200000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND54" caption="New Data" mask="0x400000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND55" caption="New Data" mask="0x800000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND56" caption="New Data" mask="0x1000000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND57" caption="New Data" mask="0x2000000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND58" caption="New Data" mask="0x4000000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND59" caption="New Data" mask="0x8000000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND60" caption="New Data" mask="0x10000000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND61" caption="New Data" mask="0x20000000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND62" caption="New Data" mask="0x40000000" values="MCAN_NDAT2__ND"/>
          <bitfield name="ND63" caption="New Data" mask="0x80000000" values="MCAN_NDAT2__ND"/>
        </register>
        <register name="MCAN_RXF0C" offset="0xA0" rw="RW" size="4" initval="0x00000000" caption="Receive FIFO 0 Configuration Register">
          <bitfield name="F0SA" caption="Receive FIFO 0 Start Address" mask="0xFFFC"/>
          <bitfield name="F0S" caption="Receive FIFO 0 Size" mask="0x7F0000" values="MCAN_RXF0C__F0S"/>
          <bitfield name="F0WM" caption="Receive FIFO 0 Watermark" mask="0x7F000000" values="MCAN_RXF0C__F0WM"/>
          <bitfield name="F0OM" caption="FIFO 0 Operation Mode" mask="0x80000000" values="MCAN_RXF0C__F0OM"/>
        </register>
        <register name="MCAN_RXF0S" offset="0xA4" rw="R" size="4" initval="0x00000000" caption="Receive FIFO 0 Status Register">
          <bitfield name="F0FL" caption="Receive FIFO 0 Fill Level" mask="0x7F"/>
          <bitfield name="F0GI" caption="Receive FIFO 0 Get Index" mask="0x3F00"/>
          <bitfield name="F0PI" caption="Receive FIFO 0 Put Index" mask="0x3F0000"/>
          <bitfield name="F0F" caption="Receive FIFO 0 Full" mask="0x1000000" values="MCAN_RXF0S__F0F"/>
          <bitfield name="RF0L" caption="Receive FIFO 0 Message Lost" mask="0x2000000" values="MCAN_RXF0S__RF0L"/>
        </register>
        <register name="MCAN_RXF0A" offset="0xA8" rw="RW" size="4" initval="0x00000000" caption="Receive FIFO 0 Acknowledge Register">
          <bitfield name="F0AI" caption="Receive FIFO 0 Acknowledge Index" mask="0x3F"/>
        </register>
        <register name="MCAN_RXBC" offset="0xAC" rw="RW" size="4" initval="0x00000000" caption="Receive Rx Buffer Configuration Register">
          <bitfield name="RBSA" caption="Receive Buffer Start Address" mask="0xFFFC"/>
        </register>
        <register name="MCAN_RXF1C" offset="0xB0" rw="RW" size="4" initval="0x00000000" caption="Receive FIFO 1 Configuration Register">
          <bitfield name="F1SA" caption="Receive FIFO 1 Start Address" mask="0xFFFC"/>
          <bitfield name="F1S" caption="Receive FIFO 1 Size" mask="0x7F0000" values="MCAN_RXF1C__F1S"/>
          <bitfield name="F1WM" caption="Receive FIFO 1 Watermark" mask="0x7F000000" values="MCAN_RXF1C__F1WM"/>
          <bitfield name="F1OM" caption="FIFO 1 Operation Mode" mask="0x80000000" values="MCAN_RXF1C__F1OM"/>
        </register>
        <register name="MCAN_RXF1S" offset="0xB4" rw="R" size="4" initval="0x00000000" caption="Receive FIFO 1 Status Register">
          <bitfield name="F1FL" caption="Receive FIFO 1 Fill Level" mask="0x7F"/>
          <bitfield name="F1GI" caption="Receive FIFO 1 Get Index" mask="0x3F00"/>
          <bitfield name="F1PI" caption="Receive FIFO 1 Put Index" mask="0x3F0000"/>
          <bitfield name="F1F" caption="Receive FIFO 1 Full" mask="0x1000000" values="MCAN_RXF1S__F1F"/>
          <bitfield name="RF1L" caption="Receive FIFO 1 Message Lost" mask="0x2000000" values="MCAN_RXF1S__RF1L"/>
          <bitfield name="DMS" caption="Debug Message Status" mask="0xC0000000" values="MCAN_RXF1S__DMS"/>
        </register>
        <register name="MCAN_RXF1A" offset="0xB8" rw="RW" size="4" initval="0x00000000" caption="Receive FIFO 1 Acknowledge Register">
          <bitfield name="F1AI" caption="Receive FIFO 1 Acknowledge Index" mask="0x3F"/>
        </register>
        <register name="MCAN_RXESC" offset="0xBC" rw="RW" size="4" initval="0x00000000" caption="Receive Buffer / FIFO Element Size Configuration Register">
          <bitfield name="F0DS" caption="Receive FIFO 0 Data Field Size" mask="0x7" values="MCAN_RXESC__F0DS"/>
          <bitfield name="F1DS" caption="Receive FIFO 1 Data Field Size" mask="0x70" values="MCAN_RXESC__F1DS"/>
          <bitfield name="RBDS" caption="Receive Buffer Data Field Size" mask="0x700" values="MCAN_RXESC__RBDS"/>
        </register>
        <register name="MCAN_TXBC" offset="0xC0" rw="RW" size="4" initval="0x00000000" caption="Transmit Buffer Configuration Register">
          <bitfield name="TBSA" caption="Tx Buffers Start Address" mask="0xFFFC"/>
          <bitfield name="NDTB" caption="Number of Dedicated Transmit Buffers" mask="0x3F0000" values="MCAN_TXBC__NDTB"/>
          <bitfield name="TFQS" caption="Transmit FIFO/Queue Size" mask="0x3F000000" values="MCAN_TXBC__TFQS"/>
          <bitfield name="TFQM" caption="Tx FIFO/Queue Mode" mask="0x40000000" values="MCAN_TXBC__TFQM"/>
        </register>
        <register name="MCAN_TXFQS" offset="0xC4" rw="R" size="4" initval="0x00000000" caption="Transmit FIFO/Queue Status Register">
          <bitfield name="TFFL" caption="Tx FIFO Free Level" mask="0x3F"/>
          <bitfield name="TFGI" caption="Tx FIFO Get Index" mask="0x1F00"/>
          <bitfield name="TFQPI" caption="Tx FIFO/Queue Put Index" mask="0x1F0000"/>
          <bitfield name="TFQF" caption="Tx FIFO/Queue Full" mask="0x200000" values="MCAN_TXFQS__TFQF"/>
        </register>
        <register name="MCAN_TXESC" offset="0xC8" rw="RW" size="4" initval="0x00000000" caption="Transmit Buffer Element Size Configuration Register">
          <bitfield name="TBDS" caption="Tx Buffer Data Field Size" mask="0x7" values="MCAN_TXESC__TBDS"/>
        </register>
        <register name="MCAN_TXBRP" offset="0xCC" rw="R" size="4" initval="0x00000000" caption="Transmit Buffer Request Pending Register">
          <bitfield name="TRP0" caption="Transmission Request Pending for Buffer 0" mask="0x1" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP1" caption="Transmission Request Pending for Buffer 1" mask="0x2" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP2" caption="Transmission Request Pending for Buffer 2" mask="0x4" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP3" caption="Transmission Request Pending for Buffer 3" mask="0x8" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP4" caption="Transmission Request Pending for Buffer 4" mask="0x10" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP5" caption="Transmission Request Pending for Buffer 5" mask="0x20" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP6" caption="Transmission Request Pending for Buffer 6" mask="0x40" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP7" caption="Transmission Request Pending for Buffer 7" mask="0x80" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP8" caption="Transmission Request Pending for Buffer 8" mask="0x100" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP9" caption="Transmission Request Pending for Buffer 9" mask="0x200" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP10" caption="Transmission Request Pending for Buffer 10" mask="0x400" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP11" caption="Transmission Request Pending for Buffer 11" mask="0x800" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP12" caption="Transmission Request Pending for Buffer 12" mask="0x1000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP13" caption="Transmission Request Pending for Buffer 13" mask="0x2000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP14" caption="Transmission Request Pending for Buffer 14" mask="0x4000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP15" caption="Transmission Request Pending for Buffer 15" mask="0x8000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP16" caption="Transmission Request Pending for Buffer 16" mask="0x10000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP17" caption="Transmission Request Pending for Buffer 17" mask="0x20000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP18" caption="Transmission Request Pending for Buffer 18" mask="0x40000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP19" caption="Transmission Request Pending for Buffer 19" mask="0x80000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP20" caption="Transmission Request Pending for Buffer 20" mask="0x100000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP21" caption="Transmission Request Pending for Buffer 21" mask="0x200000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP22" caption="Transmission Request Pending for Buffer 22" mask="0x400000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP23" caption="Transmission Request Pending for Buffer 23" mask="0x800000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP24" caption="Transmission Request Pending for Buffer 24" mask="0x1000000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP25" caption="Transmission Request Pending for Buffer 25" mask="0x2000000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP26" caption="Transmission Request Pending for Buffer 26" mask="0x4000000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP27" caption="Transmission Request Pending for Buffer 27" mask="0x8000000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP28" caption="Transmission Request Pending for Buffer 28" mask="0x10000000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP29" caption="Transmission Request Pending for Buffer 29" mask="0x20000000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP30" caption="Transmission Request Pending for Buffer 30" mask="0x40000000" values="MCAN_TXBRP__TRP"/>
          <bitfield name="TRP31" caption="Transmission Request Pending for Buffer 31" mask="0x80000000" values="MCAN_TXBRP__TRP"/>
        </register>
        <register name="MCAN_TXBAR" offset="0xD0" rw="RW" size="4" initval="0x00000000" caption="Transmit Buffer Add Request Register">
          <bitfield name="AR0" caption="Add Request for Transmit Buffer 0" mask="0x1" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR1" caption="Add Request for Transmit Buffer 1" mask="0x2" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR2" caption="Add Request for Transmit Buffer 2" mask="0x4" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR3" caption="Add Request for Transmit Buffer 3" mask="0x8" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR4" caption="Add Request for Transmit Buffer 4" mask="0x10" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR5" caption="Add Request for Transmit Buffer 5" mask="0x20" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR6" caption="Add Request for Transmit Buffer 6" mask="0x40" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR7" caption="Add Request for Transmit Buffer 7" mask="0x80" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR8" caption="Add Request for Transmit Buffer 8" mask="0x100" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR9" caption="Add Request for Transmit Buffer 9" mask="0x200" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR10" caption="Add Request for Transmit Buffer 10" mask="0x400" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR11" caption="Add Request for Transmit Buffer 11" mask="0x800" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR12" caption="Add Request for Transmit Buffer 12" mask="0x1000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR13" caption="Add Request for Transmit Buffer 13" mask="0x2000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR14" caption="Add Request for Transmit Buffer 14" mask="0x4000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR15" caption="Add Request for Transmit Buffer 15" mask="0x8000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR16" caption="Add Request for Transmit Buffer 16" mask="0x10000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR17" caption="Add Request for Transmit Buffer 17" mask="0x20000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR18" caption="Add Request for Transmit Buffer 18" mask="0x40000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR19" caption="Add Request for Transmit Buffer 19" mask="0x80000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR20" caption="Add Request for Transmit Buffer 20" mask="0x100000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR21" caption="Add Request for Transmit Buffer 21" mask="0x200000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR22" caption="Add Request for Transmit Buffer 22" mask="0x400000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR23" caption="Add Request for Transmit Buffer 23" mask="0x800000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR24" caption="Add Request for Transmit Buffer 24" mask="0x1000000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR25" caption="Add Request for Transmit Buffer 25" mask="0x2000000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR26" caption="Add Request for Transmit Buffer 26" mask="0x4000000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR27" caption="Add Request for Transmit Buffer 27" mask="0x8000000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR28" caption="Add Request for Transmit Buffer 28" mask="0x10000000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR29" caption="Add Request for Transmit Buffer 29" mask="0x20000000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR30" caption="Add Request for Transmit Buffer 30" mask="0x40000000" values="MCAN_TXBAR__AR"/>
          <bitfield name="AR31" caption="Add Request for Transmit Buffer 31" mask="0x80000000" values="MCAN_TXBAR__AR"/>
        </register>
        <register name="MCAN_TXBCR" offset="0xD4" rw="RW" size="4" initval="0x00000000" caption="Transmit Buffer Cancellation Request Register">
          <bitfield name="CR0" caption="Cancellation Request for Transmit Buffer 0" mask="0x1" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR1" caption="Cancellation Request for Transmit Buffer 1" mask="0x2" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR2" caption="Cancellation Request for Transmit Buffer 2" mask="0x4" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR3" caption="Cancellation Request for Transmit Buffer 3" mask="0x8" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR4" caption="Cancellation Request for Transmit Buffer 4" mask="0x10" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR5" caption="Cancellation Request for Transmit Buffer 5" mask="0x20" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR6" caption="Cancellation Request for Transmit Buffer 6" mask="0x40" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR7" caption="Cancellation Request for Transmit Buffer 7" mask="0x80" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR8" caption="Cancellation Request for Transmit Buffer 8" mask="0x100" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR9" caption="Cancellation Request for Transmit Buffer 9" mask="0x200" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR10" caption="Cancellation Request for Transmit Buffer 10" mask="0x400" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR11" caption="Cancellation Request for Transmit Buffer 11" mask="0x800" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR12" caption="Cancellation Request for Transmit Buffer 12" mask="0x1000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR13" caption="Cancellation Request for Transmit Buffer 13" mask="0x2000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR14" caption="Cancellation Request for Transmit Buffer 14" mask="0x4000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR15" caption="Cancellation Request for Transmit Buffer 15" mask="0x8000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR16" caption="Cancellation Request for Transmit Buffer 16" mask="0x10000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR17" caption="Cancellation Request for Transmit Buffer 17" mask="0x20000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR18" caption="Cancellation Request for Transmit Buffer 18" mask="0x40000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR19" caption="Cancellation Request for Transmit Buffer 19" mask="0x80000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR20" caption="Cancellation Request for Transmit Buffer 20" mask="0x100000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR21" caption="Cancellation Request for Transmit Buffer 21" mask="0x200000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR22" caption="Cancellation Request for Transmit Buffer 22" mask="0x400000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR23" caption="Cancellation Request for Transmit Buffer 23" mask="0x800000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR24" caption="Cancellation Request for Transmit Buffer 24" mask="0x1000000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR25" caption="Cancellation Request for Transmit Buffer 25" mask="0x2000000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR26" caption="Cancellation Request for Transmit Buffer 26" mask="0x4000000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR27" caption="Cancellation Request for Transmit Buffer 27" mask="0x8000000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR28" caption="Cancellation Request for Transmit Buffer 28" mask="0x10000000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR29" caption="Cancellation Request for Transmit Buffer 29" mask="0x20000000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR30" caption="Cancellation Request for Transmit Buffer 30" mask="0x40000000" values="MCAN_TXBCR__CR"/>
          <bitfield name="CR31" caption="Cancellation Request for Transmit Buffer 31" mask="0x80000000" values="MCAN_TXBCR__CR"/>
        </register>
        <register name="MCAN_TXBTO" offset="0xD8" rw="R" size="4" initval="0x00000000" caption="Transmit Buffer Transmission Occurred Register">
          <bitfield name="TO0" caption="Transmission Occurred for Buffer 0" mask="0x1" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO1" caption="Transmission Occurred for Buffer 1" mask="0x2" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO2" caption="Transmission Occurred for Buffer 2" mask="0x4" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO3" caption="Transmission Occurred for Buffer 3" mask="0x8" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO4" caption="Transmission Occurred for Buffer 4" mask="0x10" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO5" caption="Transmission Occurred for Buffer 5" mask="0x20" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO6" caption="Transmission Occurred for Buffer 6" mask="0x40" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO7" caption="Transmission Occurred for Buffer 7" mask="0x80" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO8" caption="Transmission Occurred for Buffer 8" mask="0x100" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO9" caption="Transmission Occurred for Buffer 9" mask="0x200" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO10" caption="Transmission Occurred for Buffer 10" mask="0x400" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO11" caption="Transmission Occurred for Buffer 11" mask="0x800" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO12" caption="Transmission Occurred for Buffer 12" mask="0x1000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO13" caption="Transmission Occurred for Buffer 13" mask="0x2000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO14" caption="Transmission Occurred for Buffer 14" mask="0x4000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO15" caption="Transmission Occurred for Buffer 15" mask="0x8000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO16" caption="Transmission Occurred for Buffer 16" mask="0x10000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO17" caption="Transmission Occurred for Buffer 17" mask="0x20000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO18" caption="Transmission Occurred for Buffer 18" mask="0x40000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO19" caption="Transmission Occurred for Buffer 19" mask="0x80000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO20" caption="Transmission Occurred for Buffer 20" mask="0x100000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO21" caption="Transmission Occurred for Buffer 21" mask="0x200000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO22" caption="Transmission Occurred for Buffer 22" mask="0x400000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO23" caption="Transmission Occurred for Buffer 23" mask="0x800000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO24" caption="Transmission Occurred for Buffer 24" mask="0x1000000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO25" caption="Transmission Occurred for Buffer 25" mask="0x2000000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO26" caption="Transmission Occurred for Buffer 26" mask="0x4000000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO27" caption="Transmission Occurred for Buffer 27" mask="0x8000000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO28" caption="Transmission Occurred for Buffer 28" mask="0x10000000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO29" caption="Transmission Occurred for Buffer 29" mask="0x20000000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO30" caption="Transmission Occurred for Buffer 30" mask="0x40000000" values="MCAN_TXBTO__TO"/>
          <bitfield name="TO31" caption="Transmission Occurred for Buffer 31" mask="0x80000000" values="MCAN_TXBTO__TO"/>
        </register>
        <register name="MCAN_TXBCF" offset="0xDC" rw="R" size="4" initval="0x00000000" caption="Transmit Buffer Cancellation Finished Register">
          <bitfield name="CF0" caption="Cancellation Finished for Transmit Buffer 0" mask="0x1" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF1" caption="Cancellation Finished for Transmit Buffer 1" mask="0x2" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF2" caption="Cancellation Finished for Transmit Buffer 2" mask="0x4" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF3" caption="Cancellation Finished for Transmit Buffer 3" mask="0x8" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF4" caption="Cancellation Finished for Transmit Buffer 4" mask="0x10" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF5" caption="Cancellation Finished for Transmit Buffer 5" mask="0x20" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF6" caption="Cancellation Finished for Transmit Buffer 6" mask="0x40" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF7" caption="Cancellation Finished for Transmit Buffer 7" mask="0x80" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF8" caption="Cancellation Finished for Transmit Buffer 8" mask="0x100" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF9" caption="Cancellation Finished for Transmit Buffer 9" mask="0x200" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF10" caption="Cancellation Finished for Transmit Buffer 10" mask="0x400" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF11" caption="Cancellation Finished for Transmit Buffer 11" mask="0x800" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF12" caption="Cancellation Finished for Transmit Buffer 12" mask="0x1000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF13" caption="Cancellation Finished for Transmit Buffer 13" mask="0x2000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF14" caption="Cancellation Finished for Transmit Buffer 14" mask="0x4000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF15" caption="Cancellation Finished for Transmit Buffer 15" mask="0x8000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF16" caption="Cancellation Finished for Transmit Buffer 16" mask="0x10000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF17" caption="Cancellation Finished for Transmit Buffer 17" mask="0x20000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF18" caption="Cancellation Finished for Transmit Buffer 18" mask="0x40000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF19" caption="Cancellation Finished for Transmit Buffer 19" mask="0x80000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF20" caption="Cancellation Finished for Transmit Buffer 20" mask="0x100000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF21" caption="Cancellation Finished for Transmit Buffer 21" mask="0x200000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF22" caption="Cancellation Finished for Transmit Buffer 22" mask="0x400000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF23" caption="Cancellation Finished for Transmit Buffer 23" mask="0x800000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF24" caption="Cancellation Finished for Transmit Buffer 24" mask="0x1000000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF25" caption="Cancellation Finished for Transmit Buffer 25" mask="0x2000000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF26" caption="Cancellation Finished for Transmit Buffer 26" mask="0x4000000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF27" caption="Cancellation Finished for Transmit Buffer 27" mask="0x8000000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF28" caption="Cancellation Finished for Transmit Buffer 28" mask="0x10000000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF29" caption="Cancellation Finished for Transmit Buffer 29" mask="0x20000000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF30" caption="Cancellation Finished for Transmit Buffer 30" mask="0x40000000" values="MCAN_TXBCF__CF"/>
          <bitfield name="CF31" caption="Cancellation Finished for Transmit Buffer 31" mask="0x80000000" values="MCAN_TXBCF__CF"/>
        </register>
        <register name="MCAN_TXBTIE" offset="0xE0" rw="RW" size="4" initval="0x00000000" caption="Transmit Buffer Transmission Interrupt Enable Register">
          <bitfield name="TIE0" caption="Transmission Interrupt Enable for Buffer 0" mask="0x1" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE1" caption="Transmission Interrupt Enable for Buffer 1" mask="0x2" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE2" caption="Transmission Interrupt Enable for Buffer 2" mask="0x4" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE3" caption="Transmission Interrupt Enable for Buffer 3" mask="0x8" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE4" caption="Transmission Interrupt Enable for Buffer 4" mask="0x10" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE5" caption="Transmission Interrupt Enable for Buffer 5" mask="0x20" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE6" caption="Transmission Interrupt Enable for Buffer 6" mask="0x40" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE7" caption="Transmission Interrupt Enable for Buffer 7" mask="0x80" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE8" caption="Transmission Interrupt Enable for Buffer 8" mask="0x100" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE9" caption="Transmission Interrupt Enable for Buffer 9" mask="0x200" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE10" caption="Transmission Interrupt Enable for Buffer 10" mask="0x400" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE11" caption="Transmission Interrupt Enable for Buffer 11" mask="0x800" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE12" caption="Transmission Interrupt Enable for Buffer 12" mask="0x1000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE13" caption="Transmission Interrupt Enable for Buffer 13" mask="0x2000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE14" caption="Transmission Interrupt Enable for Buffer 14" mask="0x4000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE15" caption="Transmission Interrupt Enable for Buffer 15" mask="0x8000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE16" caption="Transmission Interrupt Enable for Buffer 16" mask="0x10000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE17" caption="Transmission Interrupt Enable for Buffer 17" mask="0x20000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE18" caption="Transmission Interrupt Enable for Buffer 18" mask="0x40000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE19" caption="Transmission Interrupt Enable for Buffer 19" mask="0x80000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE20" caption="Transmission Interrupt Enable for Buffer 20" mask="0x100000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE21" caption="Transmission Interrupt Enable for Buffer 21" mask="0x200000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE22" caption="Transmission Interrupt Enable for Buffer 22" mask="0x400000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE23" caption="Transmission Interrupt Enable for Buffer 23" mask="0x800000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE24" caption="Transmission Interrupt Enable for Buffer 24" mask="0x1000000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE25" caption="Transmission Interrupt Enable for Buffer 25" mask="0x2000000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE26" caption="Transmission Interrupt Enable for Buffer 26" mask="0x4000000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE27" caption="Transmission Interrupt Enable for Buffer 27" mask="0x8000000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE28" caption="Transmission Interrupt Enable for Buffer 28" mask="0x10000000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE29" caption="Transmission Interrupt Enable for Buffer 29" mask="0x20000000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE30" caption="Transmission Interrupt Enable for Buffer 30" mask="0x40000000" values="MCAN_TXBTIE__TIE"/>
          <bitfield name="TIE31" caption="Transmission Interrupt Enable for Buffer 31" mask="0x80000000" values="MCAN_TXBTIE__TIE"/>
        </register>
        <register name="MCAN_TXBCIE" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Transmit Buffer Cancellation Finished Interrupt Enable Register">
          <bitfield name="CFIE0" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 0" mask="0x1" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE1" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 1" mask="0x2" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE2" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 2" mask="0x4" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE3" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 3" mask="0x8" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE4" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 4" mask="0x10" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE5" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 5" mask="0x20" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE6" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 6" mask="0x40" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE7" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 7" mask="0x80" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE8" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 8" mask="0x100" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE9" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 9" mask="0x200" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE10" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 10" mask="0x400" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE11" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 11" mask="0x800" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE12" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 12" mask="0x1000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE13" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 13" mask="0x2000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE14" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 14" mask="0x4000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE15" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 15" mask="0x8000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE16" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 16" mask="0x10000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE17" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 17" mask="0x20000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE18" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 18" mask="0x40000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE19" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 19" mask="0x80000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE20" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 20" mask="0x100000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE21" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 21" mask="0x200000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE22" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 22" mask="0x400000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE23" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 23" mask="0x800000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE24" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 24" mask="0x1000000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE25" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 25" mask="0x2000000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE26" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 26" mask="0x4000000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE27" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 27" mask="0x8000000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE28" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 28" mask="0x10000000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE29" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 29" mask="0x20000000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE30" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 30" mask="0x40000000" values="MCAN_TXBCIE__CFIE"/>
          <bitfield name="CFIE31" caption="Cancellation Finished Interrupt Enable for Transmit Buffer 31" mask="0x80000000" values="MCAN_TXBCIE__CFIE"/>
        </register>
        <register name="MCAN_TXEFC" offset="0xF0" rw="RW" size="4" initval="0x00000000" caption="Transmit Event FIFO Configuration Register">
          <bitfield name="EFSA" caption="Event FIFO Start Address" mask="0xFFFC"/>
          <bitfield name="EFS" caption="Event FIFO Size" mask="0x3F0000" values="MCAN_TXEFC__EFS"/>
          <bitfield name="EFWM" caption="Event FIFO Watermark" mask="0x3F000000" values="MCAN_TXEFC__EFWM"/>
        </register>
        <register name="MCAN_TXEFS" offset="0xF4" rw="R" size="4" initval="0x00000000" caption="Transmit Event FIFO Status Register">
          <bitfield name="EFFL" caption="Event FIFO Fill Level" mask="0x3F"/>
          <bitfield name="EFGI" caption="Event FIFO Get Index" mask="0x1F00"/>
          <bitfield name="EFPI" caption="Event FIFO Put Index" mask="0x1F0000"/>
          <bitfield name="EFF" caption="Event FIFO Full" mask="0x1000000" values="MCAN_TXEFS__EFF"/>
          <bitfield name="TEFL" caption="Tx Event FIFO Element Lost" mask="0x2000000" values="MCAN_TXEFS__TEFL"/>
        </register>
        <register name="MCAN_TXEFA" offset="0xF8" rw="RW" size="4" initval="0x00000000" caption="Transmit Event FIFO Acknowledge Register">
          <bitfield name="EFAI" caption="Event FIFO Acknowledge Index" mask="0x1F"/>
        </register>
      </register-group>
      <register-group caption="Rx Buffer Element" name="MCAN_RXBE" aligned="4">
        <register caption="Rx Buffer Element 0" name="MCAN_RXBE_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Identifier" mask="0x1FFFFFFF" name="ID"/>
          <bitfield caption="Remote Transmission Request" mask="0x20000000" name="RTR"/>
          <bitfield caption="Extended Identifier" mask="0x40000000" name="XTD"/>
          <bitfield caption="Error State Indicator" mask="0x80000000" name="ESI"/>
        </register>
        <register caption="Rx Buffer Element 1" name="MCAN_RXBE_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Rx Timestamp" mask="0x0000FFFF" name="RXTS"/>
          <bitfield caption="Data Length Code" mask="0x000F0000" name="DLC"/>
          <bitfield caption="Bit Rate Switch" mask="0x00100000" name="BRS"/>
          <bitfield caption="FD Format" mask="0x00200000" name="FDF"/>
          <bitfield caption="Filter Index" mask="0x7F000000" name="FIDX"/>
          <bitfield caption="Accepted Non-matching Frame" mask="0x80000000" name="ANMF"/>
        </register>
        <register caption="Rx Buffer Element Data" name="MCAN_RXBE_DATA" offset="0x8" rw="RW" size="4">
          <bitfield caption="Data Byte 0" mask="0x000000FF" name="DB0"/>
          <bitfield caption="Data Byte 1" mask="0x0000FF00" name="DB1"/>
          <bitfield caption="Data Byte 2" mask="0x00FF0000" name="DB2"/>
          <bitfield caption="Data Byte 3" mask="0xFF000000" name="DB3"/>
        </register>
      </register-group>
      <register-group caption="Rx FIFO 0 Element" name="MCAN_RXF0E" aligned="4">
        <register caption="Rx FIFO 0 Element 0" name="MCAN_RXF0E_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Identifier" mask="0x1FFFFFFF" name="ID"/>
          <bitfield caption="Remote Transmission Request" mask="0x20000000" name="RTR"/>
          <bitfield caption="Extended Identifier" mask="0x40000000" name="XTD"/>
          <bitfield caption="Error State Indicator" mask="0x80000000" name="ESI"/>
        </register>
        <register caption="Rx FIFO 0 Element 1" name="MCAN_RXF0E_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Rx Timestamp" mask="0x0000FFFF" name="RXTS"/>
          <bitfield caption="Data Length Code" mask="0x000F0000" name="DLC"/>
          <bitfield caption="Bit Rate Switch" mask="0x00100000" name="BRS"/>
          <bitfield caption="FD Format" mask="0x00200000" name="FDF"/>
          <bitfield caption="Filter Index" mask="0x7F000000" name="FIDX"/>
          <bitfield caption="Accepted Non-matching Frame" mask="0x80000000" name="ANMF"/>
        </register>
        <register caption="Rx FIFO 0 Element Data" name="MCAN_RXF0E_DATA" offset="0x8" rw="RW" size="4">
          <bitfield caption="Data Byte 0" mask="0x000000FF" name="DB0"/>
          <bitfield caption="Data Byte 1" mask="0x0000FF00" name="DB1"/>
          <bitfield caption="Data Byte 2" mask="0x00FF0000" name="DB2"/>
          <bitfield caption="Data Byte 3" mask="0xFF000000" name="DB3"/>
        </register>
      </register-group>
      <register-group caption="Rx FIFO 1 Element" name="MCAN_RXF1E" aligned="4">
        <register caption="Rx FIFO 1 Element 0" name="MCAN_RXF1E_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Identifier" mask="0x1FFFFFFF" name="ID"/>
          <bitfield caption="Remote Transmission Request" mask="0x20000000" name="RTR"/>
          <bitfield caption="Extended Identifier" mask="0x40000000" name="XTD"/>
          <bitfield caption="Error State Indicator" mask="0x80000000" name="ESI"/>
        </register>
        <register caption="Rx FIFO 1 Element 1" name="MCAN_RXF1E_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Rx Timestamp" mask="0x0000FFFF" name="RXTS"/>
          <bitfield caption="Data Length Code" mask="0x000F0000" name="DLC"/>
          <bitfield caption="Bit Rate Switch" mask="0x00100000" name="BRS"/>
          <bitfield caption="FD Format" mask="0x00200000" name="FDF"/>
          <bitfield caption="Filter Index" mask="0x7F000000" name="FIDX"/>
          <bitfield caption="Accepted Non-matching Frame" mask="0x80000000" name="ANMF"/>
        </register>
        <register caption="Rx FIFO 1 Element Data" name="MCAN_RXF1E_DATA" offset="0x8" rw="RW" size="4">
          <bitfield caption="Data Byte 0" mask="0x000000FF" name="DB0"/>
          <bitfield caption="Data Byte 1" mask="0x0000FF00" name="DB1"/>
          <bitfield caption="Data Byte 2" mask="0x00FF0000" name="DB2"/>
          <bitfield caption="Data Byte 3" mask="0xFF000000" name="DB3"/>
        </register>
      </register-group>
      <register-group caption="Tx Buffer Element" name="MCAN_TXBE" aligned="4">
        <register caption="Tx Buffer Element 0" name="MCAN_TXBE_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Identifier" mask="0x1FFFFFFF" name="ID"/>
          <bitfield caption="Remote Transmission Request" mask="0x20000000" name="RTR"/>
          <bitfield caption="Extended Identifier" mask="0x40000000" name="XTD"/>
          <bitfield caption="Error State Indicator" mask="0x80000000" name="ESI"/>
        </register>
        <register caption="Tx Buffer Element 1" name="MCAN_TXBE_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Data Length Code" mask="0x000F0000" name="DLC"/>
          <bitfield caption="Bit Rate Switch" mask="0x00100000" name="BRS"/>
          <bitfield caption="FD Format" mask="0x00200000" name="FDF"/>
          <bitfield caption="Event FIFO Control" mask="0x00800000" name="EFC"/>
          <bitfield caption="Message Marker" mask="0xFF000000" name="MM"/>
        </register>
        <register caption="Tx Buffer Element Data" name="MCAN_TXBE_DATA" offset="0x8" rw="RW" size="4">
          <bitfield caption="Data Byte 0" mask="0x000000FF" name="DB0"/>
          <bitfield caption="Data Byte 1" mask="0x0000FF00" name="DB1"/>
          <bitfield caption="Data Byte 2" mask="0x00FF0000" name="DB2"/>
          <bitfield caption="Data Byte 3" mask="0xFF000000" name="DB3"/>
        </register>
      </register-group>
      <register-group caption="Tx Event FIFO Element" name="MCAN_TXEFE" aligned="4">
        <register caption="Tx Event FIFO Element 0" name="MCAN_TXEFE_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Identifier" mask="0x1FFFFFFF" name="ID"/>
          <bitfield caption="Remote Transmission Request" mask="0x20000000" name="RTR"/>
          <bitfield caption="Extended Identifier" mask="0x40000000" name="XTD"/>
          <bitfield caption="Error State Indicator" mask="0x80000000" name="ESI"/>
        </register>
        <register caption="Tx Event FIFO Element 1" name="MCAN_TXEFE_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Tx Timestamp" mask="0x0000FFFF" name="TXTS"/>
          <bitfield caption="Data Length Code" mask="0x000F0000" name="DLC"/>
          <bitfield caption="Bit Rate Switch" mask="0x00100000" name="BRS"/>
          <bitfield caption="FD Format" mask="0x00200000" name="FDF"/>
          <bitfield caption="Event Type" mask="0x00C00000" name="ET" values="MCAN_TXEFE_1__ET"/>
          <bitfield caption="Message Marker" mask="0xFF000000" name="MM"/>
        </register>
      </register-group>
      <register-group caption="Standard Message ID Filter Element" name="MCAN_SIDFE" aligned="4">
        <register caption="Standard Message ID Filter Element 0" name="MCAN_SIDFE_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Standard Filter ID 2" mask="0x000007FF" name="SFID2"/>
          <bitfield caption="Standard Filter ID 1" mask="0x07FF0000" name="SFID1"/>
          <bitfield caption="Standard Filter Element Configuration" mask="0x38000000" name="SFEC" values="MCAN_SIDFE_0__SFEC"/>
          <bitfield caption="Standard Filter Type" mask="0xC0000000" name="SFT" values="MCAN_SIDFE_0__SFT"/>
        </register>
      </register-group>
      <register-group caption="Extended Message ID Filter Element" name="MCAN_XIDFE" aligned="4">
        <register caption="Extended Message ID Filter Element 0" name="MCAN_XIDFE_0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Extended Filter ID 1" mask="0x1FFFFFFF" name="EFID1"/>
          <bitfield caption="Extended Filter Element Configuration" mask="0xE0000000" name="EFEC" values="MCAN_XIDFE_0__EFEC"/>
        </register>
        <register caption="Extended Message ID Filter Element 1" name="MCAN_XIDFE_1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Extended Filter ID 2" mask="0x1FFFFFFF" name="EFID2"/>
          <bitfield caption="Extended Filter Type" mask="0xC0000000" name="EFT" values="MCAN_XIDFE_1__EFT"/>
        </register>
      </register-group>
      <value-group name="MCAN_DBTP__DTSEG1">
        <value name="0" caption="Forbidden." value="0"/>
      </value-group>
      <value-group name="MCAN_DBTP__TDC">
        <value name="DISABLED" caption="Transmitter Delay Compensation disabled." value="0"/>
        <value name="ENABLED" caption="Transmitter Delay Compensation enabled." value="1"/>
      </value-group>
      <value-group name="MCAN_TEST__LBCK">
        <value name="DISABLED" caption="Reset value. Loop Back mode is disabled." value="0"/>
        <value name="ENABLED" caption="Loop Back mode is enabled (see Section 6.1.9 &quot;Test Modes&quot;)." value="1"/>
      </value-group>
      <value-group name="MCAN_TEST__TX">
        <value name="RESET" caption="Reset value, CANTX controlled by the CAN Core, updated at the end of the CAN bit time." value="0"/>
        <value name="SAMPLE_POINT_MONITORING" caption="Sample Point can be monitored at pin CANTX." value="1"/>
        <value name="DOMINANT" caption="Dominant ('0') level at pin CANTX." value="2"/>
        <value name="RECESSIVE" caption="Recessive ('1') at pin CANTX." value="3"/>
      </value-group>
      <value-group name="MCAN_TEST__RX">
        <value name="0" caption="The CAN bus is dominant (CANRX = '0')." value="0"/>
        <value name="1" caption="The CAN bus is recessive (CANRX = '1')." value="1"/>
      </value-group>
      <value-group name="MCAN_CCCR__INIT">
        <value name="DISABLED" caption="Normal operation." value="0"/>
        <value name="ENABLED" caption="Initialization is started." value="1"/>
      </value-group>
      <value-group name="MCAN_CCCR__CCE">
        <value name="PROTECTED" caption="The processor has no write access to the protected configuration registers." value="0"/>
        <value name="CONFIGURABLE" caption="The processor has write access to the protected configuration registers (while MCAN_CCCR.INIT = '1')." value="1"/>
      </value-group>
      <value-group name="MCAN_CCCR__ASM">
        <value name="NORMAL" caption="Normal CAN operation." value="0"/>
        <value name="RESTRICTED" caption="Restricted Operation mode active." value="1"/>
      </value-group>
      <value-group name="MCAN_CCCR__CSA">
        <value name="0" caption="No clock stop acknowledged." value="0"/>
        <value name="1" caption="MCAN may be set in power down by stopping the peripheral clock and the CAN core clock." value="1"/>
      </value-group>
      <value-group name="MCAN_CCCR__CSR">
        <value name="NO_CLOCK_STOP" caption="No clock stop is requested." value="0"/>
        <value name="CLOCK_STOP" caption="Clock stop requested. When clock stop is requested, first INIT and then CSA will be set after all pending transfer requests have been completed and the CAN bus reached idle." value="1"/>
      </value-group>
      <value-group name="MCAN_CCCR__MON">
        <value name="DISABLED" caption="Bus Monitoring mode is disabled." value="0"/>
        <value name="ENABLED" caption="Bus Monitoring mode is enabled." value="1"/>
      </value-group>
      <value-group name="MCAN_CCCR__DAR">
        <value name="AUTO_RETX" caption="Automatic retransmission of messages not transmitted successfully enabled." value="0"/>
        <value name="NO_AUTO_RETX" caption="Automatic retransmission disabled." value="1"/>
      </value-group>
      <value-group name="MCAN_CCCR__TEST">
        <value name="DISABLED" caption="Normal operation, MCAN_TEST register holds reset values." value="0"/>
        <value name="ENABLED" caption="Test mode, write access to MCAN_TEST register enabled." value="1"/>
      </value-group>
      <value-group name="MCAN_CCCR__FDOE">
        <value name="DISABLED" caption="FD operation disabled." value="0"/>
        <value name="ENABLED" caption="FD operation enabled." value="1"/>
      </value-group>
      <value-group name="MCAN_CCCR__BRSE">
        <value name="DISABLED" caption="Bit rate switching for transmissions disabled." value="0"/>
        <value name="ENABLED" caption="Bit rate switching for transmissions enabled." value="1"/>
      </value-group>
      <value-group name="MCAN_CCCR__PXHD">
        <value name="0" caption="Protocol exception handling enabled." value="0"/>
        <value name="1" caption="Protocol exception handling disabled." value="1"/>
      </value-group>
      <value-group name="MCAN_CCCR__EFBI">
        <value name="0" caption="Edge filtering is disabled." value="0"/>
        <value name="1" caption="Edge filtering is enabled. Two consecutive dominant tq required to detect an edge for hard synchronization." value="1"/>
      </value-group>
      <value-group name="MCAN_CCCR__TXP">
        <value name="0" caption="Transmit pause disabled." value="0"/>
        <value name="1" caption="Transmit pause enabled." value="1"/>
      </value-group>
      <value-group name="MCAN_CCCR__NISO">
        <value name="0" caption="CAN FD frame format according to ISO11898-1 (default)." value="0"/>
        <value name="1" caption="CAN FD frame format according to Bosch CAN FD Specification V1.0." value="1"/>
      </value-group>
      <value-group name="MCAN_NBTP__NTSEG1">
        <value name="0" caption="Forbidden." value="0"/>
      </value-group>
      <value-group name="MCAN_TSCC__TSS">
        <value name="ALWAYS_0" caption="Timestamp counter value always 0x0000" value="0"/>
        <value name="TCP_INC" caption="Timestamp counter value incremented according to TCP" value="1"/>
        <value name="EXT_TIMESTAMP" caption="External timestamp counter value used" value="2"/>
        <value name="ALWAYS_0_a" caption="Timestamp counter value always 0x0000" value="3"/>
      </value-group>
      <value-group name="MCAN_TOCC__ETOC">
        <value name="NO_TIMEOUT" caption="Timeout Counter disabled." value="0"/>
        <value name="TOS_CONTROLLED" caption="Timeout Counter enabled." value="1"/>
      </value-group>
      <value-group name="MCAN_TOCC__TOS">
        <value name="CONTINUOUS" caption="Continuous operation" value="0"/>
        <value name="TX_EV_TIMEOUT" caption="Timeout controlled by Tx Event FIFO" value="1"/>
        <value name="RX0_EV_TIMEOUT" caption="Timeout controlled by Receive FIFO 0" value="2"/>
        <value name="RX1_EV_TIMEOUT" caption="Timeout controlled by Receive FIFO 1" value="3"/>
      </value-group>
      <value-group name="MCAN_ECR__RP">
        <value name="0" caption="The Receive Error Counter is below the error passive level of 128." value="0"/>
        <value name="1" caption="The Receive Error Counter has reached the error passive level of 128." value="1"/>
      </value-group>
      <value-group name="MCAN_PSR__LEC">
        <value name="NO_ERROR" caption="No error occurred since LEC has been reset by successful reception or transmission." value="0"/>
        <value name="STUFF_ERROR" caption="More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed." value="1"/>
        <value name="FORM_ERROR" caption="A fixed format part of a received frame has the wrong format." value="2"/>
        <value name="ACK_ERROR" caption="The message transmitted by the MCAN was not acknowledged by another node." value="3"/>
        <value name="BIT1_ERROR" caption="During transmission of a message (with the exception of the arbitration field), the device tried to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant." value="4"/>
        <value name="BIT0_ERROR" caption="During transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device tried to send a dominant level (data or identifier bit logical value '0'), but the monitored bus value was recessive. During Bus_Off recovery, this status is set each time a sequence of 11 recessive bits has been monitored. This enables the processor to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed)." value="5"/>
        <value name="CRC_ERROR" caption="The CRC check sum of a received message was incorrect. The CRC of an incoming message does not match the CRC calculated from the received data." value="6"/>
        <value name="NO_CHANGE" caption="Any read access to the Protocol Status Register re-initializes the LEC to '7'. When the LEC shows value '7', no CAN bus event was detected since the last processor read access to the Protocol Status Register." value="7"/>
      </value-group>
      <value-group name="MCAN_PSR__ACT">
        <value name="SYNCHRONIZING" caption="Node is synchronizing on CAN communication" value="0"/>
        <value name="IDLE" caption="Node is neither receiver nor transmitter" value="1"/>
        <value name="RECEIVER" caption="Node is operating as receiver" value="2"/>
        <value name="TRANSMITTER" caption="Node is operating as transmitter" value="3"/>
      </value-group>
      <value-group name="MCAN_PSR__EP">
        <value name="0" caption="The MCAN is in the Error_Active state. It normally takes part in bus communication and sends an active error flag when an error has been detected." value="0"/>
        <value name="1" caption="The MCAN is in the Error_Passive state." value="1"/>
      </value-group>
      <value-group name="MCAN_PSR__EW">
        <value name="0" caption="Both error counters are below the Error_Warning limit of 96." value="0"/>
        <value name="1" caption="At least one of error counter has reached the Error_Warning limit of 96." value="1"/>
      </value-group>
      <value-group name="MCAN_PSR__BO">
        <value name="0" caption="The MCAN is not Bus_Off." value="0"/>
        <value name="1" caption="The MCAN is in Bus_Off state." value="1"/>
      </value-group>
      <value-group name="MCAN_PSR__RESI">
        <value name="0" caption="Last received CAN FD message did not have its ESI flag set." value="0"/>
        <value name="1" caption="Last received CAN FD message had its ESI flag set." value="1"/>
      </value-group>
      <value-group name="MCAN_PSR__RBRS">
        <value name="0" caption="Last received CAN FD message did not have its BRS flag set." value="0"/>
        <value name="1" caption="Last received CAN FD message had its BRS flag set." value="1"/>
      </value-group>
      <value-group name="MCAN_PSR__RFDF">
        <value name="0" caption="Since this bit was reset by the CPU, no CAN FD message has been received" value="0"/>
        <value name="1" caption="Message in CAN FD format with FDF flag set has been received" value="1"/>
      </value-group>
      <value-group name="MCAN_PSR__PXE">
        <value name="0" caption="No protocol exception event occurred since last read access" value="0"/>
        <value name="1" caption="Protocol exception event occurred" value="1"/>
      </value-group>
      <value-group name="MCAN_IR__RF0N">
        <value name="0" caption="No new message written to Receive FIFO 0." value="0"/>
        <value name="1" caption="New message written to Receive FIFO 0." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__RF0W">
        <value name="0" caption="Receive FIFO 0 fill level below watermark." value="0"/>
        <value name="1" caption="Receive FIFO 0 fill level reached watermark." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__RF0F">
        <value name="0" caption="Receive FIFO 0 not full." value="0"/>
        <value name="1" caption="Receive FIFO 0 full." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__RF0L">
        <value name="0" caption="No Receive FIFO 0 message lost." value="0"/>
        <value name="1" caption="Receive FIFO 0 message lost, also set after write attempt to Receive FIFO 0 of size zero." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__RF1N">
        <value name="0" caption="No new message written to Receive FIFO 1." value="0"/>
        <value name="1" caption="New message written to Receive FIFO 1." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__RF1W">
        <value name="0" caption="Receive FIFO 1 fill level below watermark." value="0"/>
        <value name="1" caption="Receive FIFO 1 fill level reached watermark." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__RF1F">
        <value name="0" caption="Receive FIFO 1 not full." value="0"/>
        <value name="1" caption="Receive FIFO 1 full." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__RF1L">
        <value name="0" caption="No Receive FIFO 1 message lost." value="0"/>
        <value name="1" caption="Receive FIFO 1 message lost, also set after write attempt to Receive FIFO 1 of size zero." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__HPM">
        <value name="0" caption="No high priority message received." value="0"/>
        <value name="1" caption="High priority message received." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__TC">
        <value name="0" caption="No transmission completed." value="0"/>
        <value name="1" caption="Transmission completed." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__TCF">
        <value name="0" caption="No transmission cancellation finished." value="0"/>
        <value name="1" caption="Transmission cancellation finished." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__TFE">
        <value name="0" caption="Tx FIFO non-empty." value="0"/>
        <value name="1" caption="Tx FIFO empty." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__TEFN">
        <value name="0" caption="Tx Event FIFO unchanged." value="0"/>
        <value name="1" caption="Tx Handler wrote Tx Event FIFO element." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__TEFW">
        <value name="0" caption="Tx Event FIFO fill level below watermark." value="0"/>
        <value name="1" caption="Tx Event FIFO fill level reached watermark." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__TEFF">
        <value name="0" caption="Tx Event FIFO not full." value="0"/>
        <value name="1" caption="Tx Event FIFO full." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__TEFL">
        <value name="0" caption="No Tx Event FIFO element lost." value="0"/>
        <value name="1" caption="Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__TSW">
        <value name="0" caption="No timestamp counter wrap-around." value="0"/>
        <value name="1" caption="Timestamp counter wrapped around." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__MRAF">
        <value name="0" caption="No Message RAM access failure occurred." value="0"/>
        <value name="1" caption="Message RAM access failure occurred." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__TOO">
        <value name="0" caption="No timeout." value="0"/>
        <value name="1" caption="Timeout reached." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__DRX">
        <value name="0" caption="No Receive Buffer updated." value="0"/>
        <value name="1" caption="At least one received message stored into a Receive Buffer." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__ELO">
        <value name="0" caption="CAN Error Logging Counter did not overflow." value="0"/>
        <value name="1" caption="Overflow of CAN Error Logging Counter occurred." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__EP">
        <value name="0" caption="Error_Passive status unchanged." value="0"/>
        <value name="1" caption="Error_Passive status changed." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__EW">
        <value name="0" caption="Error_Warning status unchanged." value="0"/>
        <value name="1" caption="Error_Warning status changed." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__BO">
        <value name="0" caption="Bus_Off status unchanged." value="0"/>
        <value name="1" caption="Bus_Off status changed." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__WDI">
        <value name="0" caption="No Message RAM Watchdog event occurred." value="0"/>
        <value name="1" caption="Message RAM Watchdog event due to missing READY." value="1"/>
      </value-group>
      <value-group name="MCAN_IR__PEA">
        <value name="0" caption="No protocol error in arbitration phase" value="0"/>
        <value name="1" caption="Protocol error in arbitration phase detected (MCAN_PSR.LEC differs from 0 or 7)" value="1"/>
      </value-group>
      <value-group name="MCAN_IR__PED">
        <value name="0" caption="No protocol error in data phase" value="0"/>
        <value name="1" caption="Protocol error in data phase detected (MCAN_PSR.DLEC differs from 0 or 7)" value="1"/>
      </value-group>
      <value-group name="MCAN_IR__ARA">
        <value name="0" caption="No access to reserved address occurred" value="0"/>
        <value name="1" caption="Access to reserved address occurred" value="1"/>
      </value-group>
      <value-group name="MCAN_ILE__EINT0">
        <value name="0" caption="Interrupt line MCAN_INT0 disabled." value="0"/>
        <value name="1" caption="Interrupt line MCAN_INT0 enabled." value="1"/>
      </value-group>
      <value-group name="MCAN_ILE__EINT1">
        <value name="0" caption="Interrupt line MCAN_INT1 disabled." value="0"/>
        <value name="1" caption="Interrupt line MCAN_INT1 enabled." value="1"/>
      </value-group>
      <value-group name="MCAN_GFC__RRFE">
        <value name="FILTER" caption="Filter remote frames with 29-bit extended IDs." value="0"/>
        <value name="REJECT" caption="Reject all remote frames with 29-bit extended IDs." value="1"/>
      </value-group>
      <value-group name="MCAN_GFC__RRFS">
        <value name="FILTER" caption="Filter remote frames with 11-bit standard IDs." value="0"/>
        <value name="REJECT" caption="Reject all remote frames with 11-bit standard IDs." value="1"/>
      </value-group>
      <value-group name="MCAN_GFC__ANFE">
        <value name="RX_FIFO_0" caption="Accept in Rx FIFO 0" value="0"/>
        <value name="RX_FIFO_1" caption="Accept in Rx FIFO 1" value="1"/>
      </value-group>
      <value-group name="MCAN_GFC__ANFS">
        <value name="RX_FIFO_0" caption="Accept in Rx FIFO 0" value="0"/>
        <value name="RX_FIFO_1" caption="Accept in Rx FIFO 1" value="1"/>
      </value-group>
      <value-group name="MCAN_SIDFC__LSS">
        <value name="0" caption="No standard Message ID filter." value="0"/>
      </value-group>
      <value-group name="MCAN_XIDFC__LSE">
        <value name="0" caption="No extended Message ID filter." value="0"/>
      </value-group>
      <value-group name="MCAN_HPMS__MSI">
        <value name="NO_FIFO_SEL" caption="No FIFO selected." value="0"/>
        <value name="LOST" caption="FIFO message lost." value="1"/>
        <value name="FIFO_0" caption="Message stored in FIFO 0." value="2"/>
        <value name="FIFO_1" caption="Message stored in FIFO 1." value="3"/>
      </value-group>
      <value-group name="MCAN_HPMS__FLST">
        <value name="0" caption="Standard filter list" value="0"/>
        <value name="1" caption="Extended filter list" value="1"/>
      </value-group>
      <value-group name="MCAN_NDAT1__ND">
        <value name="0" caption="Receive Buffer not updated" value="0"/>
        <value name="1" caption="Receive Buffer updated from new message" value="1"/>
      </value-group>
      <value-group name="MCAN_NDAT2__ND">
        <value name="0" caption="Receive Buffer not updated." value="0"/>
        <value name="1" caption="Receive Buffer updated from new message." value="1"/>
      </value-group>
      <value-group name="MCAN_RXF0C__F0S">
        <value name="0" caption="No Receive FIFO 0" value="0"/>
      </value-group>
      <value-group name="MCAN_RXF0C__F0WM">
        <value name="0" caption="Watermark interrupt disabled." value="0"/>
      </value-group>
      <value-group name="MCAN_RXF0C__F0OM">
        <value name="0" caption="FIFO 0 Blocking mode." value="0"/>
        <value name="1" caption="FIFO 0 Overwrite mode." value="1"/>
      </value-group>
      <value-group name="MCAN_RXF0S__F0F">
        <value name="0" caption="Receive FIFO 0 not full." value="0"/>
        <value name="1" caption="Receive FIFO 0 full." value="1"/>
      </value-group>
      <value-group name="MCAN_RXF0S__RF0L">
        <value name="0" caption="No Receive FIFO 0 message lost" value="0"/>
        <value name="1" caption="Receive FIFO 0 message lost, also set after write attempt to Receive FIFO 0 of size zero" value="1"/>
      </value-group>
      <value-group name="MCAN_RXF1C__F1S">
        <value name="0" caption="No Receive FIFO 1" value="0"/>
      </value-group>
      <value-group name="MCAN_RXF1C__F1WM">
        <value name="0" caption="Watermark interrupt disabled" value="0"/>
      </value-group>
      <value-group name="MCAN_RXF1C__F1OM">
        <value name="0" caption="FIFO 1 Blocking mode." value="0"/>
        <value name="1" caption="FIFO 1 Overwrite mode." value="1"/>
      </value-group>
      <value-group name="MCAN_RXF1S__F1F">
        <value name="0" caption="Receive FIFO 1 not full." value="0"/>
        <value name="1" caption="Receive FIFO 1 full." value="1"/>
      </value-group>
      <value-group name="MCAN_RXF1S__RF1L">
        <value name="0" caption="No Receive FIFO 1 message lost." value="0"/>
        <value name="1" caption="Receive FIFO 1 message lost, also set after write attempt to Receive FIFO 1 of size zero." value="1"/>
      </value-group>
      <value-group name="MCAN_RXF1S__DMS">
        <value name="IDLE" caption="Idle state, wait for reception of debug messages, DMA request is cleared." value="0"/>
        <value name="MSG_A" caption="Debug message A received." value="1"/>
        <value name="MSG_AB" caption="Debug messages A, B received." value="2"/>
        <value name="MSG_ABC" caption="Debug messages A, B, C received, DMA request is set." value="3"/>
      </value-group>
      <value-group name="MCAN_RXESC__F0DS">
        <value name="8_BYTE" caption="8-byte data field" value="0"/>
        <value name="12_BYTE" caption="12-byte data field" value="1"/>
        <value name="16_BYTE" caption="16-byte data field" value="2"/>
        <value name="20_BYTE" caption="20-byte data field" value="3"/>
        <value name="24_BYTE" caption="24-byte data field" value="4"/>
        <value name="32_BYTE" caption="32-byte data field" value="5"/>
        <value name="48_BYTE" caption="48-byte data field" value="6"/>
        <value name="64_BYTE" caption="64-byte data field" value="7"/>
      </value-group>
      <value-group name="MCAN_RXESC__F1DS">
        <value name="8_BYTE" caption="8-byte data field" value="0"/>
        <value name="12_BYTE" caption="12-byte data field" value="1"/>
        <value name="16_BYTE" caption="16-byte data field" value="2"/>
        <value name="20_BYTE" caption="20-byte data field" value="3"/>
        <value name="24_BYTE" caption="24-byte data field" value="4"/>
        <value name="32_BYTE" caption="32-byte data field" value="5"/>
        <value name="48_BYTE" caption="48-byte data field" value="6"/>
        <value name="64_BYTE" caption="64-byte data field" value="7"/>
      </value-group>
      <value-group name="MCAN_RXESC__RBDS">
        <value name="8_BYTE" caption="8-byte data field" value="0"/>
        <value name="12_BYTE" caption="12-byte data field" value="1"/>
        <value name="16_BYTE" caption="16-byte data field" value="2"/>
        <value name="20_BYTE" caption="20-byte data field" value="3"/>
        <value name="24_BYTE" caption="24-byte data field" value="4"/>
        <value name="32_BYTE" caption="32-byte data field" value="5"/>
        <value name="48_BYTE" caption="48-byte data field" value="6"/>
        <value name="64_BYTE" caption="64-byte data field" value="7"/>
      </value-group>
      <value-group name="MCAN_TXBC__NDTB">
        <value name="0" caption="No dedicated Tx Buffers." value="0"/>
      </value-group>
      <value-group name="MCAN_TXBC__TFQS">
        <value name="0" caption="No Tx FIFO/Queue." value="0"/>
      </value-group>
      <value-group name="MCAN_TXBC__TFQM">
        <value name="0" caption="Tx FIFO operation." value="0"/>
        <value name="1" caption="Tx Queue operation." value="1"/>
      </value-group>
      <value-group name="MCAN_TXFQS__TFQF">
        <value name="0" caption="Tx FIFO/Queue not full." value="0"/>
        <value name="1" caption="Tx FIFO/Queue full." value="1"/>
      </value-group>
      <value-group name="MCAN_TXESC__TBDS">
        <value name="8_BYTE" caption="8-byte data field" value="0"/>
        <value name="12_BYTE" caption="12-byte data field" value="1"/>
        <value name="16_BYTE" caption="16-byte data field" value="2"/>
        <value name="20_BYTE" caption="20-byte data field" value="3"/>
        <value name="24_BYTE" caption="24-byte data field" value="4"/>
        <value name="32_BYTE" caption="32-byte data field" value="5"/>
        <value name="48_BYTE" caption="48- byte data field" value="6"/>
        <value name="64_BYTE" caption="64-byte data field" value="7"/>
      </value-group>
      <value-group name="MCAN_TXBRP__TRP">
        <value name="0" caption="No transmission request pending" value="0"/>
        <value name="1" caption="Transmission request pending" value="1"/>
      </value-group>
      <value-group name="MCAN_TXBAR__AR">
        <value name="0" caption="No transmission request added." value="0"/>
        <value name="1" caption="Transmission requested added." value="1"/>
      </value-group>
      <value-group name="MCAN_TXBCR__CR">
        <value name="0" caption="No cancellation pending." value="0"/>
        <value name="1" caption="Cancellation pending." value="1"/>
      </value-group>
      <value-group name="MCAN_TXBTO__TO">
        <value name="0" caption="No transmission occurred." value="0"/>
        <value name="1" caption="Transmission occurred." value="1"/>
      </value-group>
      <value-group name="MCAN_TXBCF__CF">
        <value name="0" caption="No transmit buffer cancellation." value="0"/>
        <value name="1" caption="Transmit buffer cancellation finished." value="1"/>
      </value-group>
      <value-group name="MCAN_TXBTIE__TIE">
        <value name="0" caption="Transmission interrupt disabled" value="0"/>
        <value name="1" caption="Transmission interrupt enable" value="1"/>
      </value-group>
      <value-group name="MCAN_TXBCIE__CFIE">
        <value name="0" caption="Cancellation finished interrupt disabled." value="0"/>
        <value name="1" caption="Cancellation finished interrupt enabled." value="1"/>
      </value-group>
      <value-group name="MCAN_TXEFC__EFS">
        <value name="0" caption="Tx Event FIFO disabled." value="0"/>
      </value-group>
      <value-group name="MCAN_TXEFC__EFWM">
        <value name="0" caption="Watermark interrupt disabled." value="0"/>
      </value-group>
      <value-group name="MCAN_TXEFS__EFF">
        <value name="0" caption="Tx Event FIFO not full" value="0"/>
        <value name="1" caption="Tx Event FIFO full" value="1"/>
      </value-group>
      <value-group name="MCAN_TXEFS__TEFL">
        <value name="0" caption="No Tx Event FIFO element lost" value="0"/>
        <value name="1" caption="Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero." value="1"/>
      </value-group>
      <value-group name="MCAN_TXEFE_1__ET">
        <value caption="Tx event" name="TXE" value="1"/>
        <value caption="Transmission in spite of cancellation" name="TXC" value="2"/>
      </value-group>
      <value-group name="MCAN_SIDFE_0__SFEC">
        <value caption="Disable filter element" name="DISABLE" value="0"/>
        <value caption="Store in Rx FIFO 0 if filter matches" name="STF0M" value="1"/>
        <value caption="Store in Rx FIFO 1 if filter matches" name="STF1M" value="2"/>
        <value caption="Reject ID if filter matches" name="REJECT" value="3"/>
        <value caption="Set priority if filter matches" name="PRIORITY" value="4"/>
        <value caption="Set priority and store in FIFO 0 if filter matches" name="PRIF0M" value="5"/>
        <value caption="Set priority and store in FIFO 1 if filter matches" name="PRIF1M" value="6"/>
        <value caption="Store into Rx Buffer" name="STRXBUF" value="7"/>
      </value-group>
      <value-group name="MCAN_SIDFE_0__SFT">
        <value caption="Range filter from SFID1 to SFID2" name="RANGE" value="0"/>
        <value caption="Dual ID filter for SF1ID or SF2ID" name="DUAL" value="1"/>
        <value caption="Classic filter" name="CLASSIC" value="2"/>
      </value-group>
      <value-group name="MCAN_XIDFE_0__EFEC">
        <value caption="Disable filter element" name="DISABLE" value="0"/>
        <value caption="Store in Rx FIFO 0 if filter matches" name="STF0M" value="1"/>
        <value caption="Store in Rx FIFO 1 if filter matches" name="STF1M" value="2"/>
        <value caption="Reject ID if filter matches" name="REJECT" value="3"/>
        <value caption="Set priority if filter matches" name="PRIORITY" value="4"/>
        <value caption="Set priority and store in FIFO 0 if filter matches" name="PRIF0M" value="5"/>
        <value caption="Set priority and store in FIFO 1 if filter matches" name="PRIF1M" value="6"/>
        <value caption="Store into Rx Buffer" name="STRXBUF" value="7"/>
      </value-group>
      <value-group name="MCAN_XIDFE_1__EFT">
        <value caption="Range filter from EFID1 to EFID2" name="RANGE" value="0"/>
        <value caption="Dual ID filter for EFID1 or EFID2" name="DUAL" value="1"/>
        <value caption="Classic filter" name="CLASSIC" value="2"/>
        <value caption="Range filter from EFID1 to EFID2 with no XIDAM mask" name="RANGE_NO_XIDAM" value="3"/>
      </value-group>
    </module>
    <module name="NICGPV" id="44146" version="r1p0" caption="NIC-400 Global Programmers View">
      <register-group name="NICGPV_AMIB" size="0x1000">
        <register name="NICGPV_AMIB_FN_MOD_BM_ISS" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="AMIB Bus Matrix Issuing Functionality Modification Register ">
          <bitfield name="READ_ISS_OVERRIDE" caption="Read Issuing Override" mask="0x1" values="NICGPV_AMIB_FN_MOD_BM_ISS__READ_ISS_OVERRIDE"/>
          <bitfield name="WRITE_ISS_OVERRIDE" caption="Write Issuing Override" mask="0x2" values="NICGPV_AMIB_FN_MOD_BM_ISS__WRITE_ISS_OVERRIDE"/>
        </register>
      </register-group>
      <register-group name="NICGPV_ASIB" size="0x1000">
        <register name="NICGPV_ASIB_READ_QOS" offset="0x100" rw="RW" size="4" initval="0x00000000" caption="ASIB Read Channel QoS Register ">
          <bitfield name="RD_QOS" caption="Read QoS" mask="0xF"/>
        </register>
        <register name="NICGPV_ASIB_WRITE_QOS" offset="0x104" rw="RW" size="4" initval="0x00000000" caption="ASIB Write Channel QoS Register ">
          <bitfield name="WR_QOS" caption="Write QoS" mask="0xF"/>
        </register>
        <register name="NICGPV_ASIB_QOS_CNTL" offset="0x10C" rw="RW" size="4" initval="0x00000000" caption="ASIB QoS Control Register ">
          <bitfield name="EN_AW_RATE" caption="AW Rate Enable" mask="0x1" values="NICGPV_ASIB_QOS_CNTL__EN_AW_RATE"/>
          <bitfield name="EN_AR_RATE" caption="AR Rate Enable" mask="0x2" values="NICGPV_ASIB_QOS_CNTL__EN_AR_RATE"/>
          <bitfield name="EN_AWAR_RATE" caption="AW and AR Rates Enable" mask="0x4" values="NICGPV_ASIB_QOS_CNTL__EN_AWAR_RATE"/>
          <bitfield name="EN_AW_FC" caption="AW Feedback Control Enable" mask="0x8" values="NICGPV_ASIB_QOS_CNTL__EN_AW_FC"/>
          <bitfield name="EN_AR_FC" caption="AR Feedback Control Enable" mask="0x10" values="NICGPV_ASIB_QOS_CNTL__EN_AR_FC"/>
          <bitfield name="EN_AW_OT" caption="AW Outstanding Transactions Enable" mask="0x20" values="NICGPV_ASIB_QOS_CNTL__EN_AW_OT"/>
          <bitfield name="EN_AR_OT" caption="AR Outstanding Transactions Enable" mask="0x40" values="NICGPV_ASIB_QOS_CNTL__EN_AR_OT"/>
          <bitfield name="EN_AWAR_OT" caption="AWAR Outstanding Transactions Enable" mask="0x80" values="NICGPV_ASIB_QOS_CNTL__EN_AWAR_OT"/>
          <bitfield name="MODE_AW_FC" caption="AW Feedback Control Mode" mask="0x10000" values="NICGPV_ASIB_QOS_CNTL__MODE_AW_FC"/>
          <bitfield name="MODE_AR_FC" caption="AR Feedback Control Mode" mask="0x100000" values="NICGPV_ASIB_QOS_CNTL__MODE_AR_FC"/>
        </register>
        <register name="NICGPV_ASIB_MAX_OT" offset="0x110" rw="RW" size="4" initval="0x00000000" caption="ASIB Maximum Number of Outstanding Transactions Register ">
          <bitfield name="AW_MAX_OTF" caption="AW Maximum Outstanding Transaction Fraction" mask="0xFF"/>
          <bitfield name="AW_MAX_OTI" caption="AW Maximum Outstanding Transaction Integer" mask="0x3F00"/>
          <bitfield name="AR_MAX_OTF" caption="AR Maximum Outstanding Transaction Fraction" mask="0xFF0000"/>
          <bitfield name="AR_MAX_OTI" caption="AR Maximum Outstanding Transaction Integer" mask="0x3F000000"/>
        </register>
        <register name="NICGPV_ASIB_MAX_COMB_OT" offset="0x114" rw="RW" size="4" initval="0x00000000" caption="ASIB Maximum Combined Outstanding Transactions Register ">
          <bitfield name="AWAR_MAX_OTF" caption="AW and AR Combined Maximum Outstanding Transactions Fraction" mask="0xFF"/>
          <bitfield name="AWAR_MAX_OTI" caption="AW and AR Combined Maximum Outstanding Transactions Integer" mask="0x7F00"/>
        </register>
        <register name="NICGPV_ASIB_AW_P" offset="0x118" rw="RW" size="4" initval="0x00000000" caption="ASIB Write Address Channel Peak Rate Register ">
          <bitfield name="AW_P" caption="AW Channel Peak Rate" mask="0xFF000000"/>
        </register>
        <register name="NICGPV_ASIB_AW_B" offset="0x11C" rw="RW" size="4" initval="0x00000000" caption="ASIB Write Address Channel Burstiness Allowance Register ">
          <bitfield name="AW_B" caption="AW Channel Burstiness" mask="0xFFFF"/>
        </register>
        <register name="NICGPV_ASIB_AW_R" offset="0x120" rw="RW" size="4" initval="0x00000000" caption="ASIB Write Address Channel Average Rate Register ">
          <bitfield name="AW_R" caption="AW Channel Average Rate" mask="0xFFF00000"/>
        </register>
        <register name="NICGPV_ASIB_AR_P" offset="0x124" rw="RW" size="4" initval="0x00000000" caption="ASIB Read Address Channel Peak Rate Register ">
          <bitfield name="AR_P" caption="AR Channel Peak Rate" mask="0xFF000000"/>
        </register>
        <register name="NICGPV_ASIB_AR_B" offset="0x128" rw="RW" size="4" initval="0x00000000" caption="ASIB Read Address Channel Burstiness Allowance Register ">
          <bitfield name="AR_B" caption="AR Channel Burstiness" mask="0xFFFF"/>
        </register>
        <register name="NICGPV_ASIB_AR_R" offset="0x12C" rw="RW" size="4" initval="0x00000000" caption="ASIB Read Address Channel Average Rate Register ">
          <bitfield name="AR_R" caption="AR Channel Average Rate" mask="0xFFF00000"/>
        </register>
        <register name="NICGPV_ASIB_TARGET_FC" offset="0x130" rw="RW" size="4" initval="0x00000000" caption="ASIB Feedback Controlled Target Register ">
          <bitfield name="AW_TGT_LATENCY" caption="AW Channel Target Latency" mask="0xFFF"/>
          <bitfield name="AR_TGT_LATENCY" caption="AR Channel Target Latency" mask="0xFFF0000"/>
        </register>
        <register name="NICGPV_ASIB_KI_FC" offset="0x134" rw="RW" size="4" initval="0x00000000" caption="ASIB Feedback Controlled Scale Register ">
          <bitfield name="AW_KI" caption="AR QOS Scale Factor" mask="0x7" values="NICGPV_ASIB_KI_FC__AW_KI"/>
          <bitfield name="AR_KI" caption="AW QOS Scale Factor" mask="0x700" values="NICGPV_ASIB_KI_FC__AR_KI"/>
        </register>
        <register name="NICGPV_ASIB_QOS_RANGE" offset="0x138" rw="RW" size="4" initval="0x00000000" caption="ASIB QoS Range Register ">
          <bitfield name="AW_MIN_QOS" caption="AW Minimum QOS" mask="0xF"/>
          <bitfield name="AW_MAX_QOS" caption="AW Maximum QOS" mask="0xF00"/>
          <bitfield name="AR_MIN_QOS" caption="AR Minimum QOS" mask="0xF0000"/>
          <bitfield name="AR_MAX_QOS" caption="AR Maximum QOS" mask="0xF000000"/>
        </register>
      </register-group>
      <register-group name="NICGPV_IB" size="0x1000">
        <register name="NICGPV_IB_FN_MOD_BM_ISS" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="IB Bus Matrix Issuing Functionality Modification Register ">
          <bitfield name="FN_MODE" caption="Issuing Functionality" mask="0x3" values="NICGPV_IB_FN_MOD_BM_ISS__FN_MODE"/>
        </register>
        <register name="NICGPV_IB_SYNC_MODE" offset="0x20" rw="RW" size="4" initval="0x00000004" caption="IB Clock Boundary Synchronization Scheme Register ">
          <bitfield name="SYNC_MODE" caption="Read Issuing" mask="0x7" values="NICGPV_IB_SYNC_MODE__SYNC_MODE"/>
        </register>
        <register name="NICGPV_IB_FN_MOD2_BP_MRG" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="IB Bypass Merge register ">
          <bitfield name="BP_MRG" caption="Bypass Merge" mask="0x1"/>
        </register>
        <register name="NICGPV_IB_FN_MOD_LB" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="IB Long Burst Functionality Modification Register ">
          <bitfield name="LB_MODE" caption="Long Burst Mode" mask="0x1" values="NICGPV_IB_FN_MOD_LB__LB_MODE"/>
        </register>
        <register name="NICGPV_IB_WR_TIDEMARK" offset="0x40" rw="RW" size="4" caption="IB Tidemark Register ">
          <bitfield name="WR_TIDEMARK" caption="WR Tidemark Value" mask="0xF"/>
        </register>
        <register name="NICGPV_IB_FN_MOD" offset="0x108" rw="RW" size="4" initval="0x00000000" caption="IB Issuing Functionality Modification Register ">
          <bitfield name="FN_MODE" caption="Issuing Functionality Mode" mask="0x3" values="NICGPV_IB_FN_MOD__FN_MODE"/>
        </register>
      </register-group>
      <register-group name="NICGPV" caption="NIC-400 Global Programmers View">
        <register-group name="NICGPV_AMIB" name-in-module="NICGPV_AMIB" offset="0x02000" size="0x1000" count="15"/>
        <register-group name="NICGPV_ASIB" name-in-module="NICGPV_ASIB" offset="0x42000" size="0x1000" count="11"/>
        <register-group name="NICGPV_IB" name-in-module="NICGPV_IB" offset="0xC2000" size="0x1000" count="2"/>
      </register-group>
      <value-group name="NICGPV_AMIB_FN_MOD_BM_ISS__READ_ISS_OVERRIDE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Read issuing capability is limited to one outstanding transaction." value="1"/>
      </value-group>
      <value-group name="NICGPV_AMIB_FN_MOD_BM_ISS__WRITE_ISS_OVERRIDE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Write issuing capability is limited to one outstanding transaction." value="1"/>
      </value-group>
      <value-group name="NICGPV_ASIB_QOS_CNTL__EN_AW_RATE">
        <value name="DISABLED" caption="Disable AW rate regulation." value="0"/>
        <value name="ENABLED" caption="Enable AW rate regulation." value="1"/>
      </value-group>
      <value-group name="NICGPV_ASIB_QOS_CNTL__EN_AR_RATE">
        <value name="DISABLED" caption="Disable AR rate regulation." value="0"/>
        <value name="ENABLED" caption="Enable AR rate regulation." value="1"/>
      </value-group>
      <value-group name="NICGPV_ASIB_QOS_CNTL__EN_AWAR_RATE">
        <value name="DISABLED" caption="Disable combined AW and AR rate regulation." value="0"/>
        <value name="ENABLED" caption="Enable combined AW and AR rate regulation." value="1"/>
      </value-group>
      <value-group name="NICGPV_ASIB_QOS_CNTL__EN_AW_FC">
        <value name="DISABLED" caption="Disable regulation of AW transaction or address latency." value="0"/>
        <value name="ENABLED" caption="Enable regulation of AW transaction or address latency using feedback control, depending on the MODE_AW_FC setting." value="1"/>
      </value-group>
      <value-group name="NICGPV_ASIB_QOS_CNTL__EN_AR_FC">
        <value name="DISABLED" caption="Disable regulation of AR transaction or address latency." value="0"/>
        <value name="ENABLED" caption="Enable regulation of AR transaction or address latency using feedback control, depending on the MODE_AR_FC setting." value="1"/>
      </value-group>
      <value-group name="NICGPV_ASIB_QOS_CNTL__EN_AW_OT">
        <value name="DISABLED" caption="Disable regulation of outstanding write transactions." value="0"/>
        <value name="ENABLED" caption="Enable regulation of outstanding write transactions." value="1"/>
      </value-group>
      <value-group name="NICGPV_ASIB_QOS_CNTL__EN_AR_OT">
        <value name="DISABLED" caption="Disable regulation of outstanding read transactions." value="0"/>
        <value name="ENABLED" caption="Enable regulation of outstanding read transactions." value="1"/>
      </value-group>
      <value-group name="NICGPV_ASIB_QOS_CNTL__EN_AWAR_OT">
        <value name="DISABLED" caption="Disable combined regulation of outstanding transactions." value="0"/>
        <value name="ENABLED" caption="Enable combined regulation of outstanding transactions." value="1"/>
      </value-group>
      <value-group name="NICGPV_ASIB_QOS_CNTL__MODE_AW_FC">
        <value name="TRANS_LAT" caption="Transaction latency" value="0"/>
        <value name="ADDR_LAT" caption="Address latency" value="1"/>
      </value-group>
      <value-group name="NICGPV_ASIB_QOS_CNTL__MODE_AR_FC">
        <value name="TRANS_LAT" caption="Transaction latency" value="0"/>
        <value name="ADDR_LAT" caption="Address latency" value="1"/>
      </value-group>
      <value-group name="NICGPV_ASIB_KI_FC__AW_KI">
        <value name="TWO_POW_M3" caption="2-3" value="0"/>
        <value name="TWO_POW_M4" caption="2-4" value="1"/>
        <value name="TWO_POW_M5" caption="2-5" value="2"/>
        <value name="TWO_POW_M6" caption="2-6" value="3"/>
        <value name="TWO_POW_M7" caption="2-7" value="4"/>
        <value name="TWO_POW_M8" caption="2-8" value="5"/>
        <value name="TWO_POW_M9" caption="2-9" value="6"/>
        <value name="TWO_POW_M10" caption="2-10" value="7"/>
      </value-group>
      <value-group name="NICGPV_ASIB_KI_FC__AR_KI">
        <value name="TWO_POW_M3" caption="2-3" value="0"/>
        <value name="TWO_POW_M4" caption="2-4" value="1"/>
        <value name="TWO_POW_M5" caption="2-5" value="2"/>
        <value name="TWO_POW_M6" caption="2-6" value="3"/>
        <value name="TWO_POW_M7" caption="2-7" value="4"/>
        <value name="TWO_POW_M8" caption="2-8" value="5"/>
        <value name="TWO_POW_M9" caption="2-9" value="6"/>
        <value name="TWO_POW_M10" caption="2-10" value="7"/>
      </value-group>
      <value-group name="NICGPV_IB_FN_MOD_BM_ISS__FN_MODE">
        <value name="READ_ISS_OVERRIDE" caption="Read issuing" value="0"/>
        <value name="WRITE_ISS_OVERRIDE" caption="Write issuing" value="1"/>
      </value-group>
      <value-group name="NICGPV_IB_SYNC_MODE__SYNC_MODE">
        <value name="SYNC_1_TO_1" caption="Sync 1:1" value="0"/>
        <value name="SYNC_M_TO_1" caption="Sync m:1" value="1"/>
        <value name="SYNC_1_TO_N" caption="Sync 1:n" value="2"/>
        <value name="SYNC_M_TO_N" caption="Sync m:n" value="3"/>
        <value name="ASYNC" caption="Async." value="4"/>
      </value-group>
      <value-group name="NICGPV_IB_FN_MOD_LB__LB_MODE">
        <value name="DISABLED" caption="Long bursts cannot be generated at the output of the interface bus." value="0"/>
        <value name="ENABLED" caption="Long bursts can be generated at the output of the interface bus." value="1"/>
      </value-group>
      <value-group name="NICGPV_IB_FN_MOD__FN_MODE">
        <value name="READ_ISS_OVERRIDE" caption="Read issuing" value="0"/>
        <value name="WRITE_ISS_OVERRIDE" caption="Write issuing" value="1"/>
      </value-group>
    </module>
    <module name="OTPC" id="44105" version="150" caption="OTP Memory Controller">
      <register-group name="OTPC" caption="OTP Memory Controller">
        <register name="OTPC_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="PGM" caption="Program Packet" mask="0x1" values="OTPC_CR__PGM"/>
          <bitfield name="CKSGEN" caption="Generate Checksum" mask="0x2" values="OTPC_CR__CKSGEN"/>
          <bitfield name="INVLD" caption="Invalidate Packet" mask="0x4" values="OTPC_CR__INVLD"/>
          <bitfield name="HIDE" caption="Hide Packet" mask="0x10" values="OTPC_CR__HIDE"/>
          <bitfield name="READ" caption="Read Packet" mask="0x40" values="OTPC_CR__READ"/>
          <bitfield name="FLUSH" caption="Flush Temporary Registers" mask="0x80" values="OTPC_CR__FLUSH"/>
          <bitfield name="KBSTART" caption="Key Bus Transfer Start" mask="0x100" values="OTPC_CR__KBSTART"/>
          <bitfield name="KBSTOP" caption="Key Bus Transfer Stop" mask="0x200" values="OTPC_CR__KBSTOP"/>
          <bitfield name="REFRESH" caption="Refresh the Area" mask="0x8000" values="OTPC_CR__REFRESH"/>
          <bitfield name="KEY" caption="Programming Key" mask="0xFFFF0000"/>
        </register>
        <register name="OTPC_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="UHCRRDIS" caption="User Hardware Configuration Register Read Disable" mask="0x1" values="OTPC_MR__UHCRRDIS"/>
          <bitfield name="NPCKT" caption="New Packet" mask="0x10" values="OTPC_MR__NPCKT"/>
          <bitfield name="EMUL" caption="Emulation Enable" mask="0x80" values="OTPC_MR__EMUL"/>
          <bitfield name="RDDIS" caption="Read Disable" mask="0x100" values="OTPC_MR__RDDIS"/>
          <bitfield name="WRDIS" caption="Write Disable" mask="0x200" values="OTPC_MR__WRDIS"/>
          <bitfield name="KBDST" caption="Key Bus Destination" mask="0x3000" values="OTPC_MR__KBDST"/>
          <bitfield name="LOCK" caption="Lock Register" mask="0x8000" values="OTPC_MR__LOCK"/>
          <bitfield name="ADDR" caption="Address" mask="0xFFFF0000"/>
        </register>
        <register name="OTPC_AR" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Address Register">
          <bitfield name="DADDR" caption="Data Address" mask="0xFF"/>
          <bitfield name="INCRT" caption="Increment Type" mask="0x10000" values="OTPC_AR__INCRT"/>
        </register>
        <register name="OTPC_SR" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="PGM" caption="Programming On-Going" mask="0x1" values="OTPC_SR__PGM"/>
          <bitfield name="LOCK" caption="Lock On-Going" mask="0x2" values="OTPC_SR__LOCK"/>
          <bitfield name="INVLD" caption="Invalidation On-Going" mask="0x4" values="OTPC_SR__INVLD"/>
          <bitfield name="EMUL" caption="Emulation Enabled" mask="0x8" values="OTPC_SR__EMUL"/>
          <bitfield name="MKBB" caption="Master Key Bus Busy" mask="0x10" values="OTPC_SR__MKBB"/>
          <bitfield name="SKBB" caption="Slave Key Bus Busy" mask="0x20" values="OTPC_SR__SKBB"/>
          <bitfield name="READ" caption="Read On-Going" mask="0x40" values="OTPC_SR__READ"/>
          <bitfield name="FLUSH" caption="Flush On-Going" mask="0x80" values="OTPC_SR__FLUSH"/>
          <bitfield name="HIDE" caption="Hiding On-Going" mask="0x100" values="OTPC_SR__HIDE"/>
          <bitfield name="ONEF" caption="One Found" mask="0x200" values="OTPC_SR__ONEF"/>
        </register>
        <register name="OTPC_IER" offset="0x10" rw="W" size="4" atomic-op="set:OTPC_IMR" caption="Interrupt Enable Register">
          <bitfield name="EOP" caption="End Of Programming Interrupt Enable" mask="0x1"/>
          <bitfield name="EOL" caption="End Of Locking Interrupt Enable" mask="0x2"/>
          <bitfield name="EOI" caption="End Of Invalidation Interrupt Enable" mask="0x4"/>
          <bitfield name="EOKT" caption="End Of Key Transfer Interrupt Enable" mask="0x8"/>
          <bitfield name="PGERR" caption="Programming Error Interrupt Enable" mask="0x10"/>
          <bitfield name="LKERR" caption="Locking Error Interrupt Enable" mask="0x20"/>
          <bitfield name="IVERR" caption="Invalidation Error Interrupt Enable" mask="0x40"/>
          <bitfield name="WERR" caption="Write Error Interrupt Enable" mask="0x80"/>
          <bitfield name="EOR" caption="End Of Read Interrupt Enable" mask="0x100"/>
          <bitfield name="EOF" caption="End Of Flush Interrupt Enable" mask="0x200"/>
          <bitfield name="EOH" caption="End Of Hide Interrupt Enable" mask="0x400"/>
          <bitfield name="EORF" caption="End Of Refresh Interrupt Enable" mask="0x800"/>
          <bitfield name="CKERR" caption="Checksum Check Error Interrupt Enable" mask="0x1000"/>
          <bitfield name="COERR" caption="Corruption Error Interrupt Enable" mask="0x2000"/>
          <bitfield name="HDERR" caption="Hide Error Interrupt Enable" mask="0x4000"/>
          <bitfield name="KBERR" caption="Key Bus Error Interrupt Enable" mask="0x10000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Enable" mask="0x10000000"/>
        </register>
        <register name="OTPC_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:OTPC_IMR" caption="Interrupt Disable Register">
          <bitfield name="EOP" caption="End Of Programming Interrupt Disable" mask="0x1"/>
          <bitfield name="EOL" caption="End Of Locking Interrupt Disable" mask="0x2"/>
          <bitfield name="EOI" caption="End Of Invalidation Interrupt Disable" mask="0x4"/>
          <bitfield name="EOKT" caption="End Of Key Transfer Interrupt Disable" mask="0x8"/>
          <bitfield name="PGERR" caption="Programming Error Interrupt Disable" mask="0x10"/>
          <bitfield name="LKERR" caption="Locking Error Interrupt Disable" mask="0x20"/>
          <bitfield name="IVERR" caption="Invalidation Error Interrupt Disable" mask="0x40"/>
          <bitfield name="WERR" caption="Write Error Interrupt Disable" mask="0x80"/>
          <bitfield name="EOR" caption="End Of Read Interrupt Disable" mask="0x100"/>
          <bitfield name="EOF" caption="End Of Flush Interrupt Disable" mask="0x200"/>
          <bitfield name="EOH" caption="End Of Hide Interrupt Disable" mask="0x400"/>
          <bitfield name="EORF" caption="End Of Refresh Interrupt Disable" mask="0x800"/>
          <bitfield name="CKERR" caption="Checksum Check Error Interrupt Disable" mask="0x1000"/>
          <bitfield name="COERR" caption="Corruption Error Interrupt Disable" mask="0x2000"/>
          <bitfield name="HDERR" caption="Hide Error Interrupt Disable" mask="0x4000"/>
          <bitfield name="KBERR" caption="Key Bus Error Interrupt Disable" mask="0x10000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Disable" mask="0x10000000"/>
        </register>
        <register name="OTPC_IMR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="EOP" caption="End Of Programming Interrupt Mask" mask="0x1"/>
          <bitfield name="EOL" caption="End Of Locking Interrupt Mask" mask="0x2"/>
          <bitfield name="EOI" caption="End Of Invalidation Interrupt Mask" mask="0x4"/>
          <bitfield name="EOKT" caption="End Of Key Transfer Interrupt Mask" mask="0x8"/>
          <bitfield name="PGERR" caption="Programming Error Interrupt Mask" mask="0x10"/>
          <bitfield name="LKERR" caption="Locking Error Interrupt Mask" mask="0x20"/>
          <bitfield name="IVERR" caption="Invalidation Error Interrupt Mask" mask="0x40"/>
          <bitfield name="WERR" caption="Write Error Interrupt Mask" mask="0x80"/>
          <bitfield name="EOR" caption="End Of Read Interrupt Mask" mask="0x100"/>
          <bitfield name="EOF" caption="End Of Flush Interrupt Mask" mask="0x200"/>
          <bitfield name="EOH" caption="End Of Hide Interrupt Mask" mask="0x400"/>
          <bitfield name="EORF" caption="End Of Refresh Interrupt Mask" mask="0x800"/>
          <bitfield name="CKERR" caption="Checksum Check Error Interrupt Mask" mask="0x1000"/>
          <bitfield name="COERR" caption="Corruption Error Interrupt Mask" mask="0x2000"/>
          <bitfield name="HDERR" caption="Hide Error Interrupt Mask" mask="0x4000"/>
          <bitfield name="KBERR" caption="Key Bus Error Interrupt Mask" mask="0x10000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Mask" mask="0x10000000"/>
        </register>
        <register name="OTPC_ISR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="EOP" caption="End Of Programming (cleared on read)" mask="0x1" values="OTPC_ISR__EOP"/>
          <bitfield name="EOL" caption="End Of Locking (cleared on read)" mask="0x2" values="OTPC_ISR__EOL"/>
          <bitfield name="EOI" caption="End Of Invalidation (cleared on read)" mask="0x4" values="OTPC_ISR__EOI"/>
          <bitfield name="EOKT" caption="End Of Key Transfer (cleared on read)" mask="0x8" values="OTPC_ISR__EOKT"/>
          <bitfield name="PGERR" caption="Programming Error (cleared on read)" mask="0x10" values="OTPC_ISR__PGERR"/>
          <bitfield name="LKERR" caption="Locking Error (cleared on read)" mask="0x20" values="OTPC_ISR__LKERR"/>
          <bitfield name="IVERR" caption="Invalidation Error (cleared on read)" mask="0x40" values="OTPC_ISR__IVERR"/>
          <bitfield name="WERR" caption="Write Error (cleared on read)" mask="0x80" values="OTPC_ISR__WERR"/>
          <bitfield name="EOR" caption="End Of Read (cleared on read)" mask="0x100" values="OTPC_ISR__EOR"/>
          <bitfield name="EOF" caption="End Of Flush (cleared on read)" mask="0x200" values="OTPC_ISR__EOF"/>
          <bitfield name="EOH" caption="End Of Hide (cleared on read)" mask="0x400" values="OTPC_ISR__EOH"/>
          <bitfield name="EORF" caption="End Of Refresh (cleared on read)" mask="0x800" values="OTPC_ISR__EORF"/>
          <bitfield name="CKERR" caption="Checksum Check Error (cleared on read)" mask="0x1000" values="OTPC_ISR__CKERR"/>
          <bitfield name="COERR" caption="Corruption Error (cleared on read)" mask="0x2000" values="OTPC_ISR__COERR"/>
          <bitfield name="HDERR" caption="Hide Error (cleared on read)" mask="0x4000" values="OTPC_ISR__HDERR"/>
          <bitfield name="KBERR" caption="Key Bus Error (cleared on read)" mask="0x10000" values="OTPC_ISR__KBERR"/>
          <bitfield name="SECE" caption="Security and/or Safety Event (cleared on read)" mask="0x10000000" values="OTPC_ISR__SECE"/>
        </register>
        <register name="OTPC_HR" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Header Register">
          <bitfield name="PACKET" caption="Packet Type" mask="0x7" values="OTPC_HR__PACKET"/>
          <bitfield name="LOCK" caption="Lock Status" mask="0x8" values="OTPC_HR__LOCK"/>
          <bitfield name="INVLD" caption="Invalid Status" mask="0x30"/>
          <bitfield name="SECURE" caption="Secure Packet" mask="0x40" values="OTPC_HR__SECURE"/>
          <bitfield name="ONE" caption="One" mask="0x80"/>
          <bitfield name="SIZE" caption="Packet Size" mask="0xFF00"/>
          <bitfield name="CHECKSUM" caption="Packet Checksum" mask="0xFFFF0000"/>
        </register>
        <register name="OTPC_DR" offset="0x24" rw="RW" size="4" atomic-op="clear:OTPC_SR" initval="0x00000000" caption="Data Register">
          <bitfield name="DATA" caption="Packet Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="OTPC_BAR" offset="0x30" rw="R" size="4" initval="0x00000000" caption="Boot Addresses Register">
          <bitfield name="BCADDR" caption="Boot Configuration Address" mask="0xFFFF"/>
          <bitfield name="SBCADDR" caption="Secure Boot Configuration Address" mask="0xFFFF0000"/>
        </register>
        <register name="OTPC_CAR" offset="0x34" rw="R" size="4" initval="0x00000000" caption="Custom Address Register">
          <bitfield name="CADDR" caption="Custom Address" mask="0xFFFF"/>
        </register>
        <register name="OTPC_SCAR" offset="0x38" rw="R" size="4" initval="0x00000000" caption="Secure Custom Address Register">
          <bitfield name="SCADDR" caption="Secure Custom Address" mask="0xFFFF"/>
        </register>
        <register name="OTPC_UHC0R" offset="0x50" rw="R" size="4" initval="0x00000000" caption="User Hardware Configuration 0 Register">
          <bitfield name="JTAGDIS" caption="JTAG Disable" mask="0xFF" values="OTPC_UHC0R__JTAGDIS"/>
          <bitfield name="SECDBG" caption="Secure Debug" mask="0xFF00" values="OTPC_UHC0R__SECDBG"/>
        </register>
        <register name="OTPC_UHC1R" offset="0x54" rw="R" size="4" initval="0x00000000" caption="User Hardware Configuration 1 Register">
          <bitfield name="URDDIS" caption="User Read Disable" mask="0x1" values="OTPC_UHC1R__URDDIS"/>
          <bitfield name="UPGDIS" caption="User programming Disable" mask="0x2" values="OTPC_UHC1R__UPGDIS"/>
          <bitfield name="UHCINVDIS" caption="User Hardware Configuration Packet Invalidation Disable" mask="0x4" values="OTPC_UHC1R__UHCINVDIS"/>
          <bitfield name="UHCLKDIS" caption="User Hardware Configuration Packet Lock Disable" mask="0x8" values="OTPC_UHC1R__UHCLKDIS"/>
          <bitfield name="UHCPGDIS" caption="User Hardware Configuration Packet Program Disable" mask="0x10" values="OTPC_UHC1R__UHCPGDIS"/>
          <bitfield name="BCINVDIS" caption="Boot Configuration Packet Invalidation Disable" mask="0x20" values="OTPC_UHC1R__BCINVDIS"/>
          <bitfield name="BCLKDIS" caption="Boot Configuration Packet Lock Disable" mask="0x40" values="OTPC_UHC1R__BCLKDIS"/>
          <bitfield name="BCPGDIS" caption="Boot Configuration Packet Program Disable" mask="0x80" values="OTPC_UHC1R__BCPGDIS"/>
          <bitfield name="SBCINVDIS" caption="Secure Boot Configuration Packet Invalidation Disable" mask="0x100" values="OTPC_UHC1R__SBCINVDIS"/>
          <bitfield name="SBCLKDIS" caption="Secure Boot Configuration Packet Lock Disable" mask="0x200" values="OTPC_UHC1R__SBCLKDIS"/>
          <bitfield name="SBCPGDIS" caption="Secure Boot Configuration Packet Program Disable" mask="0x400" values="OTPC_UHC1R__SBCPGDIS"/>
          <bitfield name="SCINVDIS" caption="Secure Custom Packet Invalidation Disable" mask="0x800" values="OTPC_UHC1R__SCINVDIS"/>
          <bitfield name="SCLKDIS" caption="Secure Custom Packet Lock Disable" mask="0x1000" values="OTPC_UHC1R__SCLKDIS"/>
          <bitfield name="SCPGDIS" caption="Secure Custom Packet Program Disable" mask="0x2000" values="OTPC_UHC1R__SCPGDIS"/>
          <bitfield name="CINVDIS" caption="Custom Packet Invalidation Disable" mask="0x4000" values="OTPC_UHC1R__CINVDIS"/>
          <bitfield name="CLKDIS" caption="Custom Packet Lock Disable" mask="0x8000" values="OTPC_UHC1R__CLKDIS"/>
          <bitfield name="CPGDIS" caption="Custom Packet Program Disable" mask="0x10000" values="OTPC_UHC1R__CPGDIS"/>
          <bitfield name="URFDIS" caption="User Refresh Disable" mask="0x20000" values="OTPC_UHC1R__URFDIS"/>
        </register>
        <register name="OTPC_UID0R" offset="0x60" rw="R" size="4" caption="Product UID 0 Register">
          <bitfield name="UID" caption="Unique Product ID" mask="0xFFFFFFFF"/>
        </register>
        <register name="OTPC_UID1R" offset="0x64" rw="R" size="4" caption="Product UID 1 Register">
          <bitfield name="UID" caption="Unique Product ID" mask="0xFFFFFFFF"/>
        </register>
        <register name="OTPC_UID2R" offset="0x68" rw="R" size="4" caption="Product UID 2 Register">
          <bitfield name="UID" caption="Unique Product ID" mask="0xFFFFFFFF"/>
        </register>
        <register name="OTPC_UID3R" offset="0x6C" rw="R" size="4" caption="Product UID 3 Register">
          <bitfield name="UID" caption="Unique Product ID" mask="0xFFFFFFFF"/>
        </register>
        <register name="OTPC_WPMR" offset="0xE4" rw="RW" size="4" initval="0x0" caption="Write Protection Mode Register">
          <bitfield name="WPCFEN" caption="Write Protection Configuration Enable" mask="0x1" values="OTPC_WPMR__WPCFEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="OTPC_WPMR__WPITEN"/>
          <bitfield name="WPCTEN" caption="Write Protection Control Enable" mask="0x4" values="OTPC_WPMR__WPCTEN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="OTPC_WPMR__FIRSTE"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="OTPC_WPMR__WPKEY"/>
        </register>
        <register name="OTPC_WPSR" offset="0xE8" rw="R" size="4" initval="0x0" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="OTPC_WPSR__WPVS"/>
          <bitfield name="CGD" caption="Clock Glitch Detected (cleared on read)" mask="0x2" values="OTPC_WPSR__CGD"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="OTPC_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="OTPC_WPSR__SWE"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type" mask="0xF000000" values="OTPC_WPSR__SWETYP"/>
          <bitfield name="ECLASS" caption="Software Error Class" mask="0x80000000" values="OTPC_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group name="OTPC_CR__PGM">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The selected packet is written." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__CKSGEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Generates and programs the selected packet checksum. This action also locks the packet." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__INVLD">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Invalidates the selected packet." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__HIDE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The selected packet is not readable anymore until the next reset." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__READ">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts a read sequence of the selected packet." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__FLUSH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts a flush of the temporary registers used to store the payload of the packet." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__KBSTART">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts a transfer through the Master Key bus." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__KBSTOP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Stops an on-going transfer on the Master Key bus." value="1"/>
      </value-group>
      <value-group name="OTPC_CR__REFRESH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts a refresh of the area." value="1"/>
      </value-group>
      <value-group name="OTPC_MR__UHCRRDIS">
        <value name="0" caption="The User Hardware Configuration register can be read through the User Interface." value="0"/>
        <value name="1" caption="The User Hardware Configuration register cannot be read through the User Interface." value="1"/>
      </value-group>
      <value-group name="OTPC_MR__NPCKT">
        <value name="0" caption="Updates the packet defined at the ADDR address." value="0"/>
        <value name="1" caption="Creates a new packet." value="1"/>
      </value-group>
      <value-group name="OTPC_MR__EMUL">
        <value name="0" caption="The Emulation mode of the User area is disabled, all accesses are computed in the OTP memory." value="0"/>
        <value name="1" caption="The Emulation mode of the User area is enabled, all accesses are computed in the Emulation memory." value="1"/>
      </value-group>
      <value-group name="OTPC_MR__RDDIS">
        <value name="0" caption="The read capability of the OTPC_HR and OTPC_DR registers are enabled." value="0"/>
        <value name="1" caption="The read capability of the OTPC_HR and OTPC_DR registers are disabled. In case of read, the returned value is 0." value="1"/>
      </value-group>
      <value-group name="OTPC_MR__WRDIS">
        <value name="0" caption="The write capability of the OTPC_DR register is enabled." value="0"/>
        <value name="1" caption="The write capability of the OTPC_DR register is disabled." value="1"/>
      </value-group>
      <value-group name="OTPC_MR__KBDST">
        <value name="NONE" caption="No destination selected (no transfer can occur)." value="0"/>
        <value name="AES" caption="The AES is the destination of the key transfer." value="1"/>
        <value name="TZAESB" caption="The TrustZone AES Bridge is the destination of the key transfer." value="2"/>
        <value name="TDES" caption="The TDES is the destination of the key transfer." value="3"/>
      </value-group>
      <value-group name="OTPC_MR__LOCK">
        <value name="0" caption="The OTPC_MR register is unlocked; write access changes its value." value="0"/>
        <value name="1" caption="The OTPC_MR register is locked; write access does not change its value." value="1"/>
      </value-group>
      <value-group name="OTPC_AR__INCRT">
        <value name="AFTER_READ" caption="Increment DADDR after a read of OTPC_DR." value="0x0"/>
        <value name="AFTER_WRITE" caption="Increment DADDR after a write of OTPC_DR." value="0x1"/>
      </value-group>
      <value-group name="OTPC_SR__PGM">
        <value name="0" caption="No packet programming is on-going." value="0"/>
        <value name="1" caption="A packet programming is running." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__LOCK">
        <value name="0" caption="No packet locking is on-going." value="0"/>
        <value name="1" caption="A packet locking is running." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__INVLD">
        <value name="0" caption="No packet invalidation is on-going." value="0"/>
        <value name="1" caption="A packet invalidation is running." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__EMUL">
        <value name="0" caption="The User area Emulation mode is disabled." value="0"/>
        <value name="1" caption="The User area Emulation mode is enabled." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__MKBB">
        <value name="0" caption="The Master Key bus is not busy." value="0"/>
        <value name="1" caption="The Master Key bus is busy." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__SKBB">
        <value name="0" caption="The Slave Key bus is not busy." value="0"/>
        <value name="1" caption="The Slave Key bus is busy." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__READ">
        <value name="0" caption="No packet read is on-going." value="0"/>
        <value name="1" caption="A packet read is running." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__FLUSH">
        <value name="0" caption="The temporary registers are not flushed." value="0"/>
        <value name="1" caption="The temporary registers are being flushed." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__HIDE">
        <value name="0" caption="No packet hiding is on-going." value="0"/>
        <value name="1" caption="A packet hiding is on-going." value="1"/>
      </value-group>
      <value-group name="OTPC_SR__ONEF">
        <value name="0" caption="No bit at '1' found during the last packet read." value="0"/>
        <value name="1" caption="At least one '1' has been found during the last packet read." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__EOP">
        <value name="0" caption="No programming sequence completion since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="At least one programming sequence completion since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__EOL">
        <value name="0" caption="No locking sequence completion since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="At least one locking sequence completion since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__EOI">
        <value name="0" caption="No invalidation sequence completion since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="At least one invalidation sequence completion since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__EOKT">
        <value name="0" caption="No key transfer completion since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="At least one key transfer has been completed on the Master Key bus since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__PGERR">
        <value name="0" caption="No programming failure occurred during last programming sequence since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="A programming failure occurred since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__LKERR">
        <value name="0" caption="No locking failure occurred during last locking sequence since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="A locking failure occurred since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__IVERR">
        <value name="0" caption="No invalidation failure occurred during last invalidation sequence since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="A invalidation failure occurred since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__WERR">
        <value name="0" caption="No write error occurred since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="A write error occurred since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__EOR">
        <value name="0" caption="No reading sequence completion since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="At least one reading sequence completion since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__EOF">
        <value name="0" caption="No flush of the temporary registers since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="At least one flush hof the temporary registers has been completed since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__EOH">
        <value name="0" caption="No hiding sequence completion since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="At least one hiding sequence completion since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__EORF">
        <value name="0" caption="No refresh sequence completion since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="At least one refresh sequence completion since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__CKERR">
        <value name="0" caption="No checksum check failure occurred during last reading sequence since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="A checksum check failure occurred since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__COERR">
        <value name="0" caption="No corruption occurred during the last start-up since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="A corruption occurred since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__HDERR">
        <value name="0" caption="No hiding error occurred since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="A hiding error occurred since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__KBERR">
        <value name="0" caption="No error happened on the Key bus since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="An error happened on the Key bus since the last read of OTPC_ISR." value="1"/>
      </value-group>
      <value-group name="OTPC_ISR__SECE">
        <value name="0" caption="No security or safety event occurred since the last read of OTPC_ISR." value="0"/>
        <value name="1" caption="One or more safety or security event occurred since the last read of OTPC_ISR. For details on the event, refer to OTPC_WPSR." value="1"/>
      </value-group>
      <value-group name="OTPC_HR__PACKET">
        <value name="REGULAR" caption="Regular packet accessible through the User Interface" value="1"/>
        <value name="KEY" caption="Key packet accessible only through the Key Buses" value="2"/>
        <value name="BOOT_CONFIGURATION" caption="Boot Configuration packet" value="3"/>
        <value name="SECURE_BOOT_CONFIGURATION" caption="Secure Boot Configuration packet" value="4"/>
        <value name="HARDWARE_CONFIGURATION" caption="Hardware Configuration packet" value="5"/>
        <value name="CUSTOM" caption="Custom packet" value="6"/>
      </value-group>
      <value-group name="OTPC_HR__LOCK">
        <value name="0" caption="The packet is not locked." value="0"/>
        <value name="1" caption="The packet is locked." value="1"/>
      </value-group>
      <value-group name="OTPC_HR__SECURE">
        <value name="0" caption="The packet is not part of the secure world." value="0"/>
        <value name="1" caption="The packet is part of the secure world." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC0R__JTAGDIS">
        <value name="0" caption="The JTAG is enabled." value="0"/>
      </value-group>
      <value-group name="OTPC_UHC0R__SECDBG">
        <value name="0" caption="The secure debug is allowed." value="0"/>
      </value-group>
      <value-group name="OTPC_UHC1R__URDDIS">
        <value name="0" caption="The OTPC_CR.READ bit is fully functional." value="0"/>
        <value name="1" caption="The OTPC_CR.READ bit is not functional." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__UPGDIS">
        <value name="0" caption="The OTPC_CR.PGM bit is fully functional." value="0"/>
        <value name="1" caption="The OTPC_CR.PGM bit is not functional." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__UHCINVDIS">
        <value name="0" caption="The invalidation of the User Hardware Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The invalidation of the User Hardware Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__UHCLKDIS">
        <value name="0" caption="The generation of the checksum (lock) of the User Hardware Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The generation of the checksum (lock) of the User Hardware Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__UHCPGDIS">
        <value name="0" caption="The programming of User Hardware Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The programming of User Hardware Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__BCINVDIS">
        <value name="0" caption="The invalidation of the Boot Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The invalidation of the Boot Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__BCLKDIS">
        <value name="0" caption="The generation of the checksum (lock) of the Boot Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The generation of the checksum (lock) of the Boot Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__BCPGDIS">
        <value name="0" caption="The programming of Boot Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The programming of Boot Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__SBCINVDIS">
        <value name="0" caption="The invalidation of the Secure Boot Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The invalidation of the Secure Boot Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__SBCLKDIS">
        <value name="0" caption="The generation of the checksum (lock) of the Secure Boot Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The generation of the checksum (lock) of the Secure Boot Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__SBCPGDIS">
        <value name="0" caption="The programming of Secure Boot Configuration Special Packet is allowed." value="0"/>
        <value name="1" caption="The programming of Secure Boot Configuration Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__SCINVDIS">
        <value name="0" caption="The invalidation of the Secure Custom Special Packet is allowed." value="0"/>
        <value name="1" caption="The invalidation of the Secure Custom Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__SCLKDIS">
        <value name="0" caption="The generation of the checksum (lock) of the Secure Custom Special Packet is allowed." value="0"/>
        <value name="1" caption="The generation of the checksum (lock) of the Secure Custom Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__SCPGDIS">
        <value name="0" caption="The programming of Secure Custom Special Packet is allowed." value="0"/>
        <value name="1" caption="The programming of Secure Custom Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__CINVDIS">
        <value name="0" caption="The invalidation of the Custom Special Packet is allowed." value="0"/>
        <value name="1" caption="The invalidation of the Custom Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__CLKDIS">
        <value name="0" caption="The generation of the checksum (lock) of the Custom Special Packet is allowed." value="0"/>
        <value name="1" caption="The generation of the checksum (lock) of the Custom Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__CPGDIS">
        <value name="0" caption="The programming of Custom Special Packet is allowed." value="0"/>
        <value name="1" caption="The programming of Custom Special Packet is forbidden." value="1"/>
      </value-group>
      <value-group name="OTPC_UHC1R__URFDIS">
        <value name="0" caption="The OTPC_CR.REFRESH bit is fully functional." value="0"/>
        <value name="1" caption="The OTPC_CR.REFRESH bit is only functional in Emulation mode." value="1"/>
      </value-group>
      <value-group name="OTPC_WPMR__WPCFEN">
        <value name="0" caption="Disables the write protection of the configuration if WPKEY matches to 0x4F5450 (OTP in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the configuration if WPKEY matches to 0x4F5450 (OTP in ASCII)." value="1"/>
      </value-group>
      <value-group name="OTPC_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection of the interruption configuration if WPKEY matches to 0x4F5450 (OTP in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the interruption configuration if WPKEY matches to 0x4F5450 (OTP in ASCII)." value="1"/>
      </value-group>
      <value-group name="OTPC_WPMR__WPCTEN">
        <value name="0" caption="Disables the write protection of the control if WPKEY matches to 0x4F5450 (OTP in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the control if WPKEY matches to 0x4F5450 (OTP in ASCII)." value="1"/>
      </value-group>
      <value-group name="OTPC_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in OTPC_WPSR.WPVSRC and the last software control error type is reported in OTPC_WPSR.SWETYP; The OTPC_ISR.SECE flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in OTPC_WPSR.WPVSRC and only the first software control error type is reported in OTPC_WPSR.SWETYP. The OTPC_ISR.SECE flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="OTPC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation. Always reads as 0." value="0x4F5450"/>
      </value-group>
      <value-group name="OTPC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of OTPC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of OTPC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into WPVSRC." value="1"/>
      </value-group>
      <value-group name="OTPC_WPSR__CGD">
        <value name="0" caption="No clock glitch has occurred since the last read of OTPC_WPSR." value="0"/>
        <value name="1" caption="A clock glitch has occurred since the last read of OTPC_WPSR. This flag can be set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="OTPC_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of OTPC_WPSR." value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of OTPC_WPSR. This flag can be set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="OTPC_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of OTPC_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of OTPC_WPSR. The field SWETYP details the type of software error encountered." value="1"/>
      </value-group>
      <value-group name="OTPC_WPSR__SWETYP">
        <value name="READ_WO" caption="A write-only register has been read (warning)." value="0"/>
        <value name="WRITE_RO" caption="A write access has been performed on a read-only register (warning)." value="1"/>
        <value name="CONF_CHG" caption="A change has been made into the configuration (error)." value="2"/>
        <value name="KEY_ERROR" caption="A write has been computed in OTPC_CR or OTPC_WPMR register with a wrong value in the related KEY field (error)." value="3"/>
        <value name="DATA_ACC" caption="The non-secure world application tried to read a packet from the secure world (error)." value="4"/>
      </value-group>
      <value-group name="OTPC_WPSR__ECLASS">
        <value name="WARNING" caption="An abnormal access that does not have any impact." value="0x0"/>
        <value name="ERROR" caption="An abnormal access that may have an impact." value="0x1"/>
      </value-group>
    </module>
    <module name="PDMC" id="44089" version="130" caption="Pulse Density Microphone Controller">
      <register-group name="PDMC" caption="Pulse Density Microphone Controller">
        <register name="PDMC_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="PDMC_CR__SWRST"/>
        </register>
        <register name="PDMC_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="PDMCEN0" caption="PDMC Channel 0 Enable" mask="0x1" values="PDMC_MR__PDMCEN"/>
          <bitfield name="PDMCEN1" caption="PDMC Channel 1 Enable" mask="0x2" values="PDMC_MR__PDMCEN"/>
          <bitfield name="PDMCEN2" caption="PDMC Channel 2 Enable" mask="0x4" values="PDMC_MR__PDMCEN"/>
          <bitfield name="PDMCEN3" caption="PDMC Channel 3 Enable" mask="0x8" values="PDMC_MR__PDMCEN"/>
          <bitfield name="OSR" caption="Audio Oversampling Ratio" mask="0x30000" values="PDMC_MR__OSR"/>
          <bitfield name="SINCORDER" caption="SINC Filter Order" mask="0xF00000" values="PDMC_MR__SINCORDER"/>
          <bitfield name="SINC_OSR" caption="SINC Filter Oversampling Ratio" mask="0xF000000" values="PDMC_MR__SINC_OSR"/>
          <bitfield name="CHUNK" caption="Chunk Size" mask="0xF0000000"/>
        </register>
        <register name="PDMC_CFGR" offset="0x8" rw="RW" size="4" initval="0x00500044" caption="Configuration Register">
          <bitfield name="BSSEL0" caption="Bitstream Source Selection" mask="0x1" values="PDMC_CFGR__BSSEL"/>
          <bitfield name="BSSEL1" caption="Bitstream Source Selection" mask="0x4" values="PDMC_CFGR__BSSEL"/>
          <bitfield name="BSSEL2" caption="Bitstream Source Selection" mask="0x10" values="PDMC_CFGR__BSSEL"/>
          <bitfield name="BSSEL3" caption="Bitstream Source Selection" mask="0x40" values="PDMC_CFGR__BSSEL"/>
          <bitfield name="PDMSEL0" caption="PDM Microphone Source Selection" mask="0x10000" values="PDMC_CFGR__PDMSEL"/>
          <bitfield name="PDMSEL1" caption="PDM Microphone Source Selection" mask="0x40000" values="PDMC_CFGR__PDMSEL"/>
          <bitfield name="PDMSEL2" caption="PDM Microphone Source Selection" mask="0x100000" values="PDMC_CFGR__PDMSEL"/>
          <bitfield name="PDMSEL3" caption="PDM Microphone Source Selection" mask="0x400000" values="PDMC_CFGR__PDMSEL"/>
        </register>
        <register name="PDMC_RHR" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Receive Holding Register">
          <bitfield name="DATA" caption="Converted Data" mask="0xFFFFFF"/>
          <bitfield name="CHANNEL" caption="Channel Index of Data" mask="0xFF000000"/>
        </register>
        <register name="PDMC_IER" offset="0x14" rw="W" size="4" atomic-op="set:PDMC_IMR" caption="Interrupt Enable Register">
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="RXEMPTY" caption="Receive FIFO Empty Interrupt Enable" mask="0x2"/>
          <bitfield name="RXFULL" caption="Receive FIFO Full Interrupt Enable" mask="0x4"/>
          <bitfield name="RXCHUNK" caption="Receive FIFO Chunk Interrupt Enable" mask="0x8"/>
          <bitfield name="RXUDR" caption="Receive Under Flow Interrupt Enable" mask="0x10"/>
          <bitfield name="RXOVR" caption="Receive Over Flow Interrupt Enable" mask="0x20"/>
          <bitfield name="WPERR" caption="Write Protection Error Enable" mask="0x10000000"/>
        </register>
        <register name="PDMC_IDR" offset="0x18" rw="W" size="4" atomic-op="clear:PDMC_IMR" caption="Interrupt Disable Register">
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="RXEMPTY" caption="Receive FIFO Empty Interrupt Disable" mask="0x2"/>
          <bitfield name="RXFULL" caption="Receive FIFO Full Interrupt Disable" mask="0x4"/>
          <bitfield name="RXCHUNK" caption="Receive FIFO Chunk Interrupt Disable" mask="0x8"/>
          <bitfield name="RXUDR" caption="Receive Under Flow Interrupt Disable" mask="0x10"/>
          <bitfield name="RXOVR" caption="Receive Over Flow Interrupt Disable" mask="0x20"/>
          <bitfield name="WPERR" caption="Write Protection Error Disable" mask="0x10000000"/>
        </register>
        <register name="PDMC_IMR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Mask" mask="0x1"/>
          <bitfield name="RXEMPTY" caption="Receive FIFO Empty Interrupt Mask" mask="0x2"/>
          <bitfield name="RXFULL" caption="Receive FIFO Full Interrupt Mask" mask="0x4"/>
          <bitfield name="RXCHUNK" caption="Receive FIFO Chunk Interrupt Mask" mask="0x8"/>
          <bitfield name="RXUDR" caption="Receive Under Flow Interrupt Mask" mask="0x10"/>
          <bitfield name="RXOVR" caption="Receive Over Flow Interrupt Mask" mask="0x20"/>
          <bitfield name="WPERR" caption="Write Protection Error Mask" mask="0x10000000"/>
        </register>
        <register name="PDMC_ISR" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Status" mask="0x1" values="PDMC_ISR__RXRDY"/>
          <bitfield name="RXEMPTY" caption="Receive FIFO Empty Interrupt Status" mask="0x2" values="PDMC_ISR__RXEMPTY"/>
          <bitfield name="RXFULL" caption="Receive FIFO Full Interrupt Status" mask="0x4" values="PDMC_ISR__RXFULL"/>
          <bitfield name="RXCHUNK" caption="Receive FIFO Chunk Interrupt Status" mask="0x8" values="PDMC_ISR__RXCHUNK"/>
          <bitfield name="RXUDR" caption="Receive Under Flow Interrupt Status (cleared on read)" mask="0x10" values="PDMC_ISR__RXUDR"/>
          <bitfield name="RXOVR" caption="Receive Over Flow Interrupt Status (cleared on read)" mask="0x20" values="PDMC_ISR__RXOVR"/>
          <bitfield name="SECE" caption="Security and/or Safety Event (cleared on read)" mask="0x40000" values="PDMC_ISR__SECE"/>
          <bitfield name="WPERR" caption="Write Protection Error Status (cleared on read)" mask="0x10000000" values="PDMC_ISR__WPERR"/>
        </register>
        <register name="PDMC_WPMR" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="PDMC_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="PDMC_WPMR__WPITEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="PDMC_WPMR__WPKEY"/>
        </register>
        <register name="PDMC_WPSR" offset="0x30" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="PDMC_WPSR__WPVS"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error" mask="0x4" values="PDMC_WPSR__SEQE"/>
          <bitfield name="WPSRC" caption="Write Protection Source" mask="0xFFFF00"/>
        </register>
      </register-group>
      <value-group name="PDMC_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the PDMC interface." value="1"/>
      </value-group>
      <value-group name="PDMC_MR__PDMCEN">
        <value name="DISABLE" caption="PDMC is disabled." value="0x0"/>
        <value name="ENABLE" caption="PDMC is enabled." value="0x1"/>
      </value-group>
      <value-group name="PDMC_MR__OSR">
        <value name="OSR64" caption="OSR is 64." value="1"/>
        <value name="OSR128" caption="OSR is 128." value="2"/>
        <value name="OSR256" caption="OSR is 256." value="3"/>
      </value-group>
      <value-group name="PDMC_MR__SINCORDER">
        <value name="ORDER1" caption="SINC filter order is 1." value="1"/>
        <value name="ORDER2" caption="SINC filter order is 2." value="2"/>
        <value name="ORDER3" caption="SINC filter order is 3. Recommended if SINC_OSR=0" value="3"/>
        <value name="ORDER4" caption="SINC filter order is 4." value="4"/>
        <value name="ORDER5" caption="SINC filter order is 5." value="5"/>
      </value-group>
      <value-group name="PDMC_MR__SINC_OSR">
        <value name="DISABLE" caption="Audio filtering mode. The SINC filter OSR is implicitly defined by the PDMC_MR.OSR field." value="0"/>
        <value name="OSR8" caption="The SINC filter OSR is 8." value="1"/>
        <value name="OSR16" caption="The SINC filter OSR is 16." value="2"/>
        <value name="OSR32" caption="The SINC filter OSR is 32." value="3"/>
        <value name="OSR64" caption="The SINC filter OSR is 64." value="4"/>
        <value name="OSR128" caption="The SINC filter OSR is 128." value="5"/>
        <value name="OSR256" caption="The SINC filter OSR is 256." value="6"/>
      </value-group>
      <value-group name="PDMC_CFGR__BSSEL">
        <value name="0" caption="The selected PDMC_DSx source is sampled on positive edge of PDMC_CLK." value="0"/>
        <value name="1" caption="The selected PDMC_DSx source is sampled on negative edge of PDMC_CLK." value="1"/>
      </value-group>
      <value-group name="PDMC_CFGR__PDMSEL">
        <value name="0" caption="PDMSELx corresponds to PMDC_DS0." value="0"/>
        <value name="1" caption="PDMSELx corresponds to PMDC_DS1." value="1"/>
      </value-group>
      <value-group name="PDMC_ISR__RXRDY">
        <value name="0" caption="There is no data in the RX FIFO." value="0"/>
        <value name="1" caption="At least one data is in the RX FIFO and can be read through the PDMC_RHR register." value="1"/>
      </value-group>
      <value-group name="PDMC_ISR__RXEMPTY">
        <value name="0" caption="At least one data is in the RX FIFO." value="0"/>
        <value name="1" caption="The RX FIFO is empty." value="1"/>
      </value-group>
      <value-group name="PDMC_ISR__RXFULL">
        <value name="0" caption="The RX FIFO is not full and can still receive data." value="0"/>
        <value name="1" caption="The RX FIFO is full and cannot receive more data." value="1"/>
      </value-group>
      <value-group name="PDMC_ISR__RXCHUNK">
        <value name="0" caption="There is less than PDMC_MR.CHUNK data in the RX FIFO." value="0"/>
        <value name="1" caption="At least PDMC_MR.CHUNK data can be read in the RX FIFO." value="1"/>
      </value-group>
      <value-group name="PDMC_ISR__RXUDR">
        <value name="0" caption="No underflow event occurred since the last read of PDMC_ISR." value="0"/>
        <value name="1" caption="At least one underflow event occurred since the last read of PDMC_ISR." value="1"/>
      </value-group>
      <value-group name="PDMC_ISR__RXOVR">
        <value name="0" caption="No overflow event occurred since the last read of PDMC_ISR." value="0"/>
        <value name="1" caption="At least one overflow event occurred since the last read of PDMC_ISR." value="1"/>
      </value-group>
      <value-group name="PDMC_ISR__SECE">
        <value name="0" caption="No security or safety event has occurred since the last read of PDMC_ISR." value="0"/>
        <value name="1" caption="One or more safety or security event occurred since the last read of PDMC_ISR. For details on the event, see PDMC Write Protection Status Register." value="1"/>
      </value-group>
      <value-group name="PDMC_ISR__WPERR">
        <value name="0" caption="No write protection error event occurred since the last read of PDMC_ISR." value="0"/>
        <value name="1" caption="At least one write protection error event occurred since the last read of PDMC_ISR." value="1"/>
      </value-group>
      <value-group name="PDMC_WPMR__WPEN">
        <value name="0" caption="Disables write protection if WPKEY corresponds to 0x50444D (&quot;PDM&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables write protection if WPKEY corresponds to 0x50444D (&quot;PDM&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PDMC_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x50444D (&quot;PDM&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x50444D (&quot;PDM&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PDMC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN and WPITEN bits. Always read at 0." value="0x50444D"/>
      </value-group>
      <value-group name="PDMC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of PDMC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of PDMC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPSRC." value="1"/>
      </value-group>
      <value-group name="PDMC_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of PDMC_WPSR." value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of PDMC_WPSR." value="1"/>
      </value-group>
    </module>
    <module name="PIO" id="11264" version="204" caption="Parallel Input/Output Controller">
      <register-group name="PIO_GROUP" size="0x40">
        <register name="PIO_MSKR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="PIO Mask Register ">
          <bitfield name="MSK0" caption="PIO Line y Mask" mask="0x1" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK1" caption="PIO Line y Mask" mask="0x2" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK2" caption="PIO Line y Mask" mask="0x4" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK3" caption="PIO Line y Mask" mask="0x8" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK4" caption="PIO Line y Mask" mask="0x10" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK5" caption="PIO Line y Mask" mask="0x20" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK6" caption="PIO Line y Mask" mask="0x40" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK7" caption="PIO Line y Mask" mask="0x80" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK8" caption="PIO Line y Mask" mask="0x100" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK9" caption="PIO Line y Mask" mask="0x200" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK10" caption="PIO Line y Mask" mask="0x400" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK11" caption="PIO Line y Mask" mask="0x800" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK12" caption="PIO Line y Mask" mask="0x1000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK13" caption="PIO Line y Mask" mask="0x2000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK14" caption="PIO Line y Mask" mask="0x4000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK15" caption="PIO Line y Mask" mask="0x8000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK16" caption="PIO Line y Mask" mask="0x10000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK17" caption="PIO Line y Mask" mask="0x20000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK18" caption="PIO Line y Mask" mask="0x40000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK19" caption="PIO Line y Mask" mask="0x80000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK20" caption="PIO Line y Mask" mask="0x100000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK21" caption="PIO Line y Mask" mask="0x200000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK22" caption="PIO Line y Mask" mask="0x400000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK23" caption="PIO Line y Mask" mask="0x800000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK24" caption="PIO Line y Mask" mask="0x1000000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK25" caption="PIO Line y Mask" mask="0x2000000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK26" caption="PIO Line y Mask" mask="0x4000000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK27" caption="PIO Line y Mask" mask="0x8000000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK28" caption="PIO Line y Mask" mask="0x10000000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK29" caption="PIO Line y Mask" mask="0x20000000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK30" caption="PIO Line y Mask" mask="0x40000000" values="PIO_MSKR__MSK"/>
          <bitfield name="MSK31" caption="PIO Line y Mask" mask="0x80000000" values="PIO_MSKR__MSK"/>
        </register>
        <register name="PIO_CFGR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="PIO Configuration Register ">
          <bitfield name="FUNC" caption="I/O Line Function" mask="0x7" values="PIO_CFGR__FUNC"/>
          <bitfield name="DIR" caption="Direction" mask="0x100" values="PIO_CFGR__DIR"/>
          <bitfield name="PUEN" caption="Pull-Up Enable" mask="0x200" values="PIO_CFGR__PUEN"/>
          <bitfield name="PDEN" caption="Pull-Down Enable" mask="0x400" values="PIO_CFGR__PDEN"/>
          <bitfield name="SR" caption="Slew Rate" mask="0x800" values="PIO_CFGR__SR"/>
          <bitfield name="IFEN" caption="Input Filter Enable" mask="0x1000" values="PIO_CFGR__IFEN"/>
          <bitfield name="IFSCEN" caption="Input Filter Slow Clock Enable" mask="0x2000" values="PIO_CFGR__IFSCEN"/>
          <bitfield name="OPD" caption="Open-Drain" mask="0x4000" values="PIO_CFGR__OPD"/>
          <bitfield name="SCHMITT" caption="Schmitt Trigger" mask="0x8000" values="PIO_CFGR__SCHMITT"/>
          <bitfield name="DRVSTR" caption="Drive Strength" mask="0x30000" values="PIO_CFGR__DRVSTR"/>
          <bitfield name="EVTSEL" caption="Event Selection" mask="0x7000000" values="PIO_CFGR__EVTSEL"/>
          <bitfield name="PCFS" caption="Physical Configuration Freeze Status (read-only)" mask="0x20000000" values="PIO_CFGR__PCFS"/>
          <bitfield name="ICFS" caption="Interrupt Configuration Freeze Status (read-only)" mask="0x40000000" values="PIO_CFGR__ICFS"/>
        </register>
        <register name="PIO_PDSR" offset="0x8" rw="R" size="4" caption="PIO Pin Data Status Register ">
          <bitfield name="P0" caption="Input Data Status" mask="0x1" values="PIO_PDSR__P"/>
          <bitfield name="P1" caption="Input Data Status" mask="0x2" values="PIO_PDSR__P"/>
          <bitfield name="P2" caption="Input Data Status" mask="0x4" values="PIO_PDSR__P"/>
          <bitfield name="P3" caption="Input Data Status" mask="0x8" values="PIO_PDSR__P"/>
          <bitfield name="P4" caption="Input Data Status" mask="0x10" values="PIO_PDSR__P"/>
          <bitfield name="P5" caption="Input Data Status" mask="0x20" values="PIO_PDSR__P"/>
          <bitfield name="P6" caption="Input Data Status" mask="0x40" values="PIO_PDSR__P"/>
          <bitfield name="P7" caption="Input Data Status" mask="0x80" values="PIO_PDSR__P"/>
          <bitfield name="P8" caption="Input Data Status" mask="0x100" values="PIO_PDSR__P"/>
          <bitfield name="P9" caption="Input Data Status" mask="0x200" values="PIO_PDSR__P"/>
          <bitfield name="P10" caption="Input Data Status" mask="0x400" values="PIO_PDSR__P"/>
          <bitfield name="P11" caption="Input Data Status" mask="0x800" values="PIO_PDSR__P"/>
          <bitfield name="P12" caption="Input Data Status" mask="0x1000" values="PIO_PDSR__P"/>
          <bitfield name="P13" caption="Input Data Status" mask="0x2000" values="PIO_PDSR__P"/>
          <bitfield name="P14" caption="Input Data Status" mask="0x4000" values="PIO_PDSR__P"/>
          <bitfield name="P15" caption="Input Data Status" mask="0x8000" values="PIO_PDSR__P"/>
          <bitfield name="P16" caption="Input Data Status" mask="0x10000" values="PIO_PDSR__P"/>
          <bitfield name="P17" caption="Input Data Status" mask="0x20000" values="PIO_PDSR__P"/>
          <bitfield name="P18" caption="Input Data Status" mask="0x40000" values="PIO_PDSR__P"/>
          <bitfield name="P19" caption="Input Data Status" mask="0x80000" values="PIO_PDSR__P"/>
          <bitfield name="P20" caption="Input Data Status" mask="0x100000" values="PIO_PDSR__P"/>
          <bitfield name="P21" caption="Input Data Status" mask="0x200000" values="PIO_PDSR__P"/>
          <bitfield name="P22" caption="Input Data Status" mask="0x400000" values="PIO_PDSR__P"/>
          <bitfield name="P23" caption="Input Data Status" mask="0x800000" values="PIO_PDSR__P"/>
          <bitfield name="P24" caption="Input Data Status" mask="0x1000000" values="PIO_PDSR__P"/>
          <bitfield name="P25" caption="Input Data Status" mask="0x2000000" values="PIO_PDSR__P"/>
          <bitfield name="P26" caption="Input Data Status" mask="0x4000000" values="PIO_PDSR__P"/>
          <bitfield name="P27" caption="Input Data Status" mask="0x8000000" values="PIO_PDSR__P"/>
          <bitfield name="P28" caption="Input Data Status" mask="0x10000000" values="PIO_PDSR__P"/>
          <bitfield name="P29" caption="Input Data Status" mask="0x20000000" values="PIO_PDSR__P"/>
          <bitfield name="P30" caption="Input Data Status" mask="0x40000000" values="PIO_PDSR__P"/>
          <bitfield name="P31" caption="Input Data Status" mask="0x80000000" values="PIO_PDSR__P"/>
        </register>
        <register name="PIO_LOCKSR" offset="0xC" rw="R" size="4" initval="0x00000000" caption="PIO Lock Status Register ">
          <bitfield name="P0" caption="Lock Status" mask="0x1" values="PIO_LOCKSR__P"/>
          <bitfield name="P1" caption="Lock Status" mask="0x2" values="PIO_LOCKSR__P"/>
          <bitfield name="P2" caption="Lock Status" mask="0x4" values="PIO_LOCKSR__P"/>
          <bitfield name="P3" caption="Lock Status" mask="0x8" values="PIO_LOCKSR__P"/>
          <bitfield name="P4" caption="Lock Status" mask="0x10" values="PIO_LOCKSR__P"/>
          <bitfield name="P5" caption="Lock Status" mask="0x20" values="PIO_LOCKSR__P"/>
          <bitfield name="P6" caption="Lock Status" mask="0x40" values="PIO_LOCKSR__P"/>
          <bitfield name="P7" caption="Lock Status" mask="0x80" values="PIO_LOCKSR__P"/>
          <bitfield name="P8" caption="Lock Status" mask="0x100" values="PIO_LOCKSR__P"/>
          <bitfield name="P9" caption="Lock Status" mask="0x200" values="PIO_LOCKSR__P"/>
          <bitfield name="P10" caption="Lock Status" mask="0x400" values="PIO_LOCKSR__P"/>
          <bitfield name="P11" caption="Lock Status" mask="0x800" values="PIO_LOCKSR__P"/>
          <bitfield name="P12" caption="Lock Status" mask="0x1000" values="PIO_LOCKSR__P"/>
          <bitfield name="P13" caption="Lock Status" mask="0x2000" values="PIO_LOCKSR__P"/>
          <bitfield name="P14" caption="Lock Status" mask="0x4000" values="PIO_LOCKSR__P"/>
          <bitfield name="P15" caption="Lock Status" mask="0x8000" values="PIO_LOCKSR__P"/>
          <bitfield name="P16" caption="Lock Status" mask="0x10000" values="PIO_LOCKSR__P"/>
          <bitfield name="P17" caption="Lock Status" mask="0x20000" values="PIO_LOCKSR__P"/>
          <bitfield name="P18" caption="Lock Status" mask="0x40000" values="PIO_LOCKSR__P"/>
          <bitfield name="P19" caption="Lock Status" mask="0x80000" values="PIO_LOCKSR__P"/>
          <bitfield name="P20" caption="Lock Status" mask="0x100000" values="PIO_LOCKSR__P"/>
          <bitfield name="P21" caption="Lock Status" mask="0x200000" values="PIO_LOCKSR__P"/>
          <bitfield name="P22" caption="Lock Status" mask="0x400000" values="PIO_LOCKSR__P"/>
          <bitfield name="P23" caption="Lock Status" mask="0x800000" values="PIO_LOCKSR__P"/>
          <bitfield name="P24" caption="Lock Status" mask="0x1000000" values="PIO_LOCKSR__P"/>
          <bitfield name="P25" caption="Lock Status" mask="0x2000000" values="PIO_LOCKSR__P"/>
          <bitfield name="P26" caption="Lock Status" mask="0x4000000" values="PIO_LOCKSR__P"/>
          <bitfield name="P27" caption="Lock Status" mask="0x8000000" values="PIO_LOCKSR__P"/>
          <bitfield name="P28" caption="Lock Status" mask="0x10000000" values="PIO_LOCKSR__P"/>
          <bitfield name="P29" caption="Lock Status" mask="0x20000000" values="PIO_LOCKSR__P"/>
          <bitfield name="P30" caption="Lock Status" mask="0x40000000" values="PIO_LOCKSR__P"/>
          <bitfield name="P31" caption="Lock Status" mask="0x80000000" values="PIO_LOCKSR__P"/>
        </register>
        <register name="PIO_SODR" offset="0x10" rw="W" size="4" caption="PIO Set Output Data Register ">
          <bitfield name="P0" caption="Set Output Data" mask="0x1" values="PIO_SODR__P"/>
          <bitfield name="P1" caption="Set Output Data" mask="0x2" values="PIO_SODR__P"/>
          <bitfield name="P2" caption="Set Output Data" mask="0x4" values="PIO_SODR__P"/>
          <bitfield name="P3" caption="Set Output Data" mask="0x8" values="PIO_SODR__P"/>
          <bitfield name="P4" caption="Set Output Data" mask="0x10" values="PIO_SODR__P"/>
          <bitfield name="P5" caption="Set Output Data" mask="0x20" values="PIO_SODR__P"/>
          <bitfield name="P6" caption="Set Output Data" mask="0x40" values="PIO_SODR__P"/>
          <bitfield name="P7" caption="Set Output Data" mask="0x80" values="PIO_SODR__P"/>
          <bitfield name="P8" caption="Set Output Data" mask="0x100" values="PIO_SODR__P"/>
          <bitfield name="P9" caption="Set Output Data" mask="0x200" values="PIO_SODR__P"/>
          <bitfield name="P10" caption="Set Output Data" mask="0x400" values="PIO_SODR__P"/>
          <bitfield name="P11" caption="Set Output Data" mask="0x800" values="PIO_SODR__P"/>
          <bitfield name="P12" caption="Set Output Data" mask="0x1000" values="PIO_SODR__P"/>
          <bitfield name="P13" caption="Set Output Data" mask="0x2000" values="PIO_SODR__P"/>
          <bitfield name="P14" caption="Set Output Data" mask="0x4000" values="PIO_SODR__P"/>
          <bitfield name="P15" caption="Set Output Data" mask="0x8000" values="PIO_SODR__P"/>
          <bitfield name="P16" caption="Set Output Data" mask="0x10000" values="PIO_SODR__P"/>
          <bitfield name="P17" caption="Set Output Data" mask="0x20000" values="PIO_SODR__P"/>
          <bitfield name="P18" caption="Set Output Data" mask="0x40000" values="PIO_SODR__P"/>
          <bitfield name="P19" caption="Set Output Data" mask="0x80000" values="PIO_SODR__P"/>
          <bitfield name="P20" caption="Set Output Data" mask="0x100000" values="PIO_SODR__P"/>
          <bitfield name="P21" caption="Set Output Data" mask="0x200000" values="PIO_SODR__P"/>
          <bitfield name="P22" caption="Set Output Data" mask="0x400000" values="PIO_SODR__P"/>
          <bitfield name="P23" caption="Set Output Data" mask="0x800000" values="PIO_SODR__P"/>
          <bitfield name="P24" caption="Set Output Data" mask="0x1000000" values="PIO_SODR__P"/>
          <bitfield name="P25" caption="Set Output Data" mask="0x2000000" values="PIO_SODR__P"/>
          <bitfield name="P26" caption="Set Output Data" mask="0x4000000" values="PIO_SODR__P"/>
          <bitfield name="P27" caption="Set Output Data" mask="0x8000000" values="PIO_SODR__P"/>
          <bitfield name="P28" caption="Set Output Data" mask="0x10000000" values="PIO_SODR__P"/>
          <bitfield name="P29" caption="Set Output Data" mask="0x20000000" values="PIO_SODR__P"/>
          <bitfield name="P30" caption="Set Output Data" mask="0x40000000" values="PIO_SODR__P"/>
          <bitfield name="P31" caption="Set Output Data" mask="0x80000000" values="PIO_SODR__P"/>
        </register>
        <register name="PIO_CODR" offset="0x14" rw="W" size="4" caption="PIO Clear Output Data Register ">
          <bitfield name="P0" caption="Clear Output Data" mask="0x1" values="PIO_CODR__P"/>
          <bitfield name="P1" caption="Clear Output Data" mask="0x2" values="PIO_CODR__P"/>
          <bitfield name="P2" caption="Clear Output Data" mask="0x4" values="PIO_CODR__P"/>
          <bitfield name="P3" caption="Clear Output Data" mask="0x8" values="PIO_CODR__P"/>
          <bitfield name="P4" caption="Clear Output Data" mask="0x10" values="PIO_CODR__P"/>
          <bitfield name="P5" caption="Clear Output Data" mask="0x20" values="PIO_CODR__P"/>
          <bitfield name="P6" caption="Clear Output Data" mask="0x40" values="PIO_CODR__P"/>
          <bitfield name="P7" caption="Clear Output Data" mask="0x80" values="PIO_CODR__P"/>
          <bitfield name="P8" caption="Clear Output Data" mask="0x100" values="PIO_CODR__P"/>
          <bitfield name="P9" caption="Clear Output Data" mask="0x200" values="PIO_CODR__P"/>
          <bitfield name="P10" caption="Clear Output Data" mask="0x400" values="PIO_CODR__P"/>
          <bitfield name="P11" caption="Clear Output Data" mask="0x800" values="PIO_CODR__P"/>
          <bitfield name="P12" caption="Clear Output Data" mask="0x1000" values="PIO_CODR__P"/>
          <bitfield name="P13" caption="Clear Output Data" mask="0x2000" values="PIO_CODR__P"/>
          <bitfield name="P14" caption="Clear Output Data" mask="0x4000" values="PIO_CODR__P"/>
          <bitfield name="P15" caption="Clear Output Data" mask="0x8000" values="PIO_CODR__P"/>
          <bitfield name="P16" caption="Clear Output Data" mask="0x10000" values="PIO_CODR__P"/>
          <bitfield name="P17" caption="Clear Output Data" mask="0x20000" values="PIO_CODR__P"/>
          <bitfield name="P18" caption="Clear Output Data" mask="0x40000" values="PIO_CODR__P"/>
          <bitfield name="P19" caption="Clear Output Data" mask="0x80000" values="PIO_CODR__P"/>
          <bitfield name="P20" caption="Clear Output Data" mask="0x100000" values="PIO_CODR__P"/>
          <bitfield name="P21" caption="Clear Output Data" mask="0x200000" values="PIO_CODR__P"/>
          <bitfield name="P22" caption="Clear Output Data" mask="0x400000" values="PIO_CODR__P"/>
          <bitfield name="P23" caption="Clear Output Data" mask="0x800000" values="PIO_CODR__P"/>
          <bitfield name="P24" caption="Clear Output Data" mask="0x1000000" values="PIO_CODR__P"/>
          <bitfield name="P25" caption="Clear Output Data" mask="0x2000000" values="PIO_CODR__P"/>
          <bitfield name="P26" caption="Clear Output Data" mask="0x4000000" values="PIO_CODR__P"/>
          <bitfield name="P27" caption="Clear Output Data" mask="0x8000000" values="PIO_CODR__P"/>
          <bitfield name="P28" caption="Clear Output Data" mask="0x10000000" values="PIO_CODR__P"/>
          <bitfield name="P29" caption="Clear Output Data" mask="0x20000000" values="PIO_CODR__P"/>
          <bitfield name="P30" caption="Clear Output Data" mask="0x40000000" values="PIO_CODR__P"/>
          <bitfield name="P31" caption="Clear Output Data" mask="0x80000000" values="PIO_CODR__P"/>
        </register>
        <register name="PIO_ODSR" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="PIO Output Data Status Register ">
          <bitfield name="P0" caption="Output Data Status" mask="0x1" values="PIO_ODSR__P"/>
          <bitfield name="P1" caption="Output Data Status" mask="0x2" values="PIO_ODSR__P"/>
          <bitfield name="P2" caption="Output Data Status" mask="0x4" values="PIO_ODSR__P"/>
          <bitfield name="P3" caption="Output Data Status" mask="0x8" values="PIO_ODSR__P"/>
          <bitfield name="P4" caption="Output Data Status" mask="0x10" values="PIO_ODSR__P"/>
          <bitfield name="P5" caption="Output Data Status" mask="0x20" values="PIO_ODSR__P"/>
          <bitfield name="P6" caption="Output Data Status" mask="0x40" values="PIO_ODSR__P"/>
          <bitfield name="P7" caption="Output Data Status" mask="0x80" values="PIO_ODSR__P"/>
          <bitfield name="P8" caption="Output Data Status" mask="0x100" values="PIO_ODSR__P"/>
          <bitfield name="P9" caption="Output Data Status" mask="0x200" values="PIO_ODSR__P"/>
          <bitfield name="P10" caption="Output Data Status" mask="0x400" values="PIO_ODSR__P"/>
          <bitfield name="P11" caption="Output Data Status" mask="0x800" values="PIO_ODSR__P"/>
          <bitfield name="P12" caption="Output Data Status" mask="0x1000" values="PIO_ODSR__P"/>
          <bitfield name="P13" caption="Output Data Status" mask="0x2000" values="PIO_ODSR__P"/>
          <bitfield name="P14" caption="Output Data Status" mask="0x4000" values="PIO_ODSR__P"/>
          <bitfield name="P15" caption="Output Data Status" mask="0x8000" values="PIO_ODSR__P"/>
          <bitfield name="P16" caption="Output Data Status" mask="0x10000" values="PIO_ODSR__P"/>
          <bitfield name="P17" caption="Output Data Status" mask="0x20000" values="PIO_ODSR__P"/>
          <bitfield name="P18" caption="Output Data Status" mask="0x40000" values="PIO_ODSR__P"/>
          <bitfield name="P19" caption="Output Data Status" mask="0x80000" values="PIO_ODSR__P"/>
          <bitfield name="P20" caption="Output Data Status" mask="0x100000" values="PIO_ODSR__P"/>
          <bitfield name="P21" caption="Output Data Status" mask="0x200000" values="PIO_ODSR__P"/>
          <bitfield name="P22" caption="Output Data Status" mask="0x400000" values="PIO_ODSR__P"/>
          <bitfield name="P23" caption="Output Data Status" mask="0x800000" values="PIO_ODSR__P"/>
          <bitfield name="P24" caption="Output Data Status" mask="0x1000000" values="PIO_ODSR__P"/>
          <bitfield name="P25" caption="Output Data Status" mask="0x2000000" values="PIO_ODSR__P"/>
          <bitfield name="P26" caption="Output Data Status" mask="0x4000000" values="PIO_ODSR__P"/>
          <bitfield name="P27" caption="Output Data Status" mask="0x8000000" values="PIO_ODSR__P"/>
          <bitfield name="P28" caption="Output Data Status" mask="0x10000000" values="PIO_ODSR__P"/>
          <bitfield name="P29" caption="Output Data Status" mask="0x20000000" values="PIO_ODSR__P"/>
          <bitfield name="P30" caption="Output Data Status" mask="0x40000000" values="PIO_ODSR__P"/>
          <bitfield name="P31" caption="Output Data Status" mask="0x80000000" values="PIO_ODSR__P"/>
        </register>
        <register name="PIO_IER" offset="0x20" rw="W" size="4" atomic-op="set:PIO_IMR" caption="PIO Interrupt Enable Register ">
          <bitfield name="P0" caption="Input Change Interrupt Enable" mask="0x1" values="PIO_IER__P"/>
          <bitfield name="P1" caption="Input Change Interrupt Enable" mask="0x2" values="PIO_IER__P"/>
          <bitfield name="P2" caption="Input Change Interrupt Enable" mask="0x4" values="PIO_IER__P"/>
          <bitfield name="P3" caption="Input Change Interrupt Enable" mask="0x8" values="PIO_IER__P"/>
          <bitfield name="P4" caption="Input Change Interrupt Enable" mask="0x10" values="PIO_IER__P"/>
          <bitfield name="P5" caption="Input Change Interrupt Enable" mask="0x20" values="PIO_IER__P"/>
          <bitfield name="P6" caption="Input Change Interrupt Enable" mask="0x40" values="PIO_IER__P"/>
          <bitfield name="P7" caption="Input Change Interrupt Enable" mask="0x80" values="PIO_IER__P"/>
          <bitfield name="P8" caption="Input Change Interrupt Enable" mask="0x100" values="PIO_IER__P"/>
          <bitfield name="P9" caption="Input Change Interrupt Enable" mask="0x200" values="PIO_IER__P"/>
          <bitfield name="P10" caption="Input Change Interrupt Enable" mask="0x400" values="PIO_IER__P"/>
          <bitfield name="P11" caption="Input Change Interrupt Enable" mask="0x800" values="PIO_IER__P"/>
          <bitfield name="P12" caption="Input Change Interrupt Enable" mask="0x1000" values="PIO_IER__P"/>
          <bitfield name="P13" caption="Input Change Interrupt Enable" mask="0x2000" values="PIO_IER__P"/>
          <bitfield name="P14" caption="Input Change Interrupt Enable" mask="0x4000" values="PIO_IER__P"/>
          <bitfield name="P15" caption="Input Change Interrupt Enable" mask="0x8000" values="PIO_IER__P"/>
          <bitfield name="P16" caption="Input Change Interrupt Enable" mask="0x10000" values="PIO_IER__P"/>
          <bitfield name="P17" caption="Input Change Interrupt Enable" mask="0x20000" values="PIO_IER__P"/>
          <bitfield name="P18" caption="Input Change Interrupt Enable" mask="0x40000" values="PIO_IER__P"/>
          <bitfield name="P19" caption="Input Change Interrupt Enable" mask="0x80000" values="PIO_IER__P"/>
          <bitfield name="P20" caption="Input Change Interrupt Enable" mask="0x100000" values="PIO_IER__P"/>
          <bitfield name="P21" caption="Input Change Interrupt Enable" mask="0x200000" values="PIO_IER__P"/>
          <bitfield name="P22" caption="Input Change Interrupt Enable" mask="0x400000" values="PIO_IER__P"/>
          <bitfield name="P23" caption="Input Change Interrupt Enable" mask="0x800000" values="PIO_IER__P"/>
          <bitfield name="P24" caption="Input Change Interrupt Enable" mask="0x1000000" values="PIO_IER__P"/>
          <bitfield name="P25" caption="Input Change Interrupt Enable" mask="0x2000000" values="PIO_IER__P"/>
          <bitfield name="P26" caption="Input Change Interrupt Enable" mask="0x4000000" values="PIO_IER__P"/>
          <bitfield name="P27" caption="Input Change Interrupt Enable" mask="0x8000000" values="PIO_IER__P"/>
          <bitfield name="P28" caption="Input Change Interrupt Enable" mask="0x10000000" values="PIO_IER__P"/>
          <bitfield name="P29" caption="Input Change Interrupt Enable" mask="0x20000000" values="PIO_IER__P"/>
          <bitfield name="P30" caption="Input Change Interrupt Enable" mask="0x40000000" values="PIO_IER__P"/>
          <bitfield name="P31" caption="Input Change Interrupt Enable" mask="0x80000000" values="PIO_IER__P"/>
        </register>
        <register name="PIO_IDR" offset="0x24" rw="W" size="4" atomic-op="clear:PIO_IMR" caption="PIO Interrupt Disable Register ">
          <bitfield name="P0" caption="Input Change Interrupt Disable" mask="0x1" values="PIO_IDR__P"/>
          <bitfield name="P1" caption="Input Change Interrupt Disable" mask="0x2" values="PIO_IDR__P"/>
          <bitfield name="P2" caption="Input Change Interrupt Disable" mask="0x4" values="PIO_IDR__P"/>
          <bitfield name="P3" caption="Input Change Interrupt Disable" mask="0x8" values="PIO_IDR__P"/>
          <bitfield name="P4" caption="Input Change Interrupt Disable" mask="0x10" values="PIO_IDR__P"/>
          <bitfield name="P5" caption="Input Change Interrupt Disable" mask="0x20" values="PIO_IDR__P"/>
          <bitfield name="P6" caption="Input Change Interrupt Disable" mask="0x40" values="PIO_IDR__P"/>
          <bitfield name="P7" caption="Input Change Interrupt Disable" mask="0x80" values="PIO_IDR__P"/>
          <bitfield name="P8" caption="Input Change Interrupt Disable" mask="0x100" values="PIO_IDR__P"/>
          <bitfield name="P9" caption="Input Change Interrupt Disable" mask="0x200" values="PIO_IDR__P"/>
          <bitfield name="P10" caption="Input Change Interrupt Disable" mask="0x400" values="PIO_IDR__P"/>
          <bitfield name="P11" caption="Input Change Interrupt Disable" mask="0x800" values="PIO_IDR__P"/>
          <bitfield name="P12" caption="Input Change Interrupt Disable" mask="0x1000" values="PIO_IDR__P"/>
          <bitfield name="P13" caption="Input Change Interrupt Disable" mask="0x2000" values="PIO_IDR__P"/>
          <bitfield name="P14" caption="Input Change Interrupt Disable" mask="0x4000" values="PIO_IDR__P"/>
          <bitfield name="P15" caption="Input Change Interrupt Disable" mask="0x8000" values="PIO_IDR__P"/>
          <bitfield name="P16" caption="Input Change Interrupt Disable" mask="0x10000" values="PIO_IDR__P"/>
          <bitfield name="P17" caption="Input Change Interrupt Disable" mask="0x20000" values="PIO_IDR__P"/>
          <bitfield name="P18" caption="Input Change Interrupt Disable" mask="0x40000" values="PIO_IDR__P"/>
          <bitfield name="P19" caption="Input Change Interrupt Disable" mask="0x80000" values="PIO_IDR__P"/>
          <bitfield name="P20" caption="Input Change Interrupt Disable" mask="0x100000" values="PIO_IDR__P"/>
          <bitfield name="P21" caption="Input Change Interrupt Disable" mask="0x200000" values="PIO_IDR__P"/>
          <bitfield name="P22" caption="Input Change Interrupt Disable" mask="0x400000" values="PIO_IDR__P"/>
          <bitfield name="P23" caption="Input Change Interrupt Disable" mask="0x800000" values="PIO_IDR__P"/>
          <bitfield name="P24" caption="Input Change Interrupt Disable" mask="0x1000000" values="PIO_IDR__P"/>
          <bitfield name="P25" caption="Input Change Interrupt Disable" mask="0x2000000" values="PIO_IDR__P"/>
          <bitfield name="P26" caption="Input Change Interrupt Disable" mask="0x4000000" values="PIO_IDR__P"/>
          <bitfield name="P27" caption="Input Change Interrupt Disable" mask="0x8000000" values="PIO_IDR__P"/>
          <bitfield name="P28" caption="Input Change Interrupt Disable" mask="0x10000000" values="PIO_IDR__P"/>
          <bitfield name="P29" caption="Input Change Interrupt Disable" mask="0x20000000" values="PIO_IDR__P"/>
          <bitfield name="P30" caption="Input Change Interrupt Disable" mask="0x40000000" values="PIO_IDR__P"/>
          <bitfield name="P31" caption="Input Change Interrupt Disable" mask="0x80000000" values="PIO_IDR__P"/>
        </register>
        <register name="PIO_IMR" offset="0x28" rw="R" size="4" initval="0x00000000" caption="PIO Interrupt Mask Register ">
          <bitfield name="P0" caption="Input Change Interrupt Mask" mask="0x1" values="PIO_IMR__P"/>
          <bitfield name="P1" caption="Input Change Interrupt Mask" mask="0x2" values="PIO_IMR__P"/>
          <bitfield name="P2" caption="Input Change Interrupt Mask" mask="0x4" values="PIO_IMR__P"/>
          <bitfield name="P3" caption="Input Change Interrupt Mask" mask="0x8" values="PIO_IMR__P"/>
          <bitfield name="P4" caption="Input Change Interrupt Mask" mask="0x10" values="PIO_IMR__P"/>
          <bitfield name="P5" caption="Input Change Interrupt Mask" mask="0x20" values="PIO_IMR__P"/>
          <bitfield name="P6" caption="Input Change Interrupt Mask" mask="0x40" values="PIO_IMR__P"/>
          <bitfield name="P7" caption="Input Change Interrupt Mask" mask="0x80" values="PIO_IMR__P"/>
          <bitfield name="P8" caption="Input Change Interrupt Mask" mask="0x100" values="PIO_IMR__P"/>
          <bitfield name="P9" caption="Input Change Interrupt Mask" mask="0x200" values="PIO_IMR__P"/>
          <bitfield name="P10" caption="Input Change Interrupt Mask" mask="0x400" values="PIO_IMR__P"/>
          <bitfield name="P11" caption="Input Change Interrupt Mask" mask="0x800" values="PIO_IMR__P"/>
          <bitfield name="P12" caption="Input Change Interrupt Mask" mask="0x1000" values="PIO_IMR__P"/>
          <bitfield name="P13" caption="Input Change Interrupt Mask" mask="0x2000" values="PIO_IMR__P"/>
          <bitfield name="P14" caption="Input Change Interrupt Mask" mask="0x4000" values="PIO_IMR__P"/>
          <bitfield name="P15" caption="Input Change Interrupt Mask" mask="0x8000" values="PIO_IMR__P"/>
          <bitfield name="P16" caption="Input Change Interrupt Mask" mask="0x10000" values="PIO_IMR__P"/>
          <bitfield name="P17" caption="Input Change Interrupt Mask" mask="0x20000" values="PIO_IMR__P"/>
          <bitfield name="P18" caption="Input Change Interrupt Mask" mask="0x40000" values="PIO_IMR__P"/>
          <bitfield name="P19" caption="Input Change Interrupt Mask" mask="0x80000" values="PIO_IMR__P"/>
          <bitfield name="P20" caption="Input Change Interrupt Mask" mask="0x100000" values="PIO_IMR__P"/>
          <bitfield name="P21" caption="Input Change Interrupt Mask" mask="0x200000" values="PIO_IMR__P"/>
          <bitfield name="P22" caption="Input Change Interrupt Mask" mask="0x400000" values="PIO_IMR__P"/>
          <bitfield name="P23" caption="Input Change Interrupt Mask" mask="0x800000" values="PIO_IMR__P"/>
          <bitfield name="P24" caption="Input Change Interrupt Mask" mask="0x1000000" values="PIO_IMR__P"/>
          <bitfield name="P25" caption="Input Change Interrupt Mask" mask="0x2000000" values="PIO_IMR__P"/>
          <bitfield name="P26" caption="Input Change Interrupt Mask" mask="0x4000000" values="PIO_IMR__P"/>
          <bitfield name="P27" caption="Input Change Interrupt Mask" mask="0x8000000" values="PIO_IMR__P"/>
          <bitfield name="P28" caption="Input Change Interrupt Mask" mask="0x10000000" values="PIO_IMR__P"/>
          <bitfield name="P29" caption="Input Change Interrupt Mask" mask="0x20000000" values="PIO_IMR__P"/>
          <bitfield name="P30" caption="Input Change Interrupt Mask" mask="0x40000000" values="PIO_IMR__P"/>
          <bitfield name="P31" caption="Input Change Interrupt Mask" mask="0x80000000" values="PIO_IMR__P"/>
        </register>
        <register name="PIO_ISR" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="PIO Interrupt Status Register ">
          <bitfield name="P0" caption="Input Change Interrupt Status" mask="0x1" values="PIO_ISR__P"/>
          <bitfield name="P1" caption="Input Change Interrupt Status" mask="0x2" values="PIO_ISR__P"/>
          <bitfield name="P2" caption="Input Change Interrupt Status" mask="0x4" values="PIO_ISR__P"/>
          <bitfield name="P3" caption="Input Change Interrupt Status" mask="0x8" values="PIO_ISR__P"/>
          <bitfield name="P4" caption="Input Change Interrupt Status" mask="0x10" values="PIO_ISR__P"/>
          <bitfield name="P5" caption="Input Change Interrupt Status" mask="0x20" values="PIO_ISR__P"/>
          <bitfield name="P6" caption="Input Change Interrupt Status" mask="0x40" values="PIO_ISR__P"/>
          <bitfield name="P7" caption="Input Change Interrupt Status" mask="0x80" values="PIO_ISR__P"/>
          <bitfield name="P8" caption="Input Change Interrupt Status" mask="0x100" values="PIO_ISR__P"/>
          <bitfield name="P9" caption="Input Change Interrupt Status" mask="0x200" values="PIO_ISR__P"/>
          <bitfield name="P10" caption="Input Change Interrupt Status" mask="0x400" values="PIO_ISR__P"/>
          <bitfield name="P11" caption="Input Change Interrupt Status" mask="0x800" values="PIO_ISR__P"/>
          <bitfield name="P12" caption="Input Change Interrupt Status" mask="0x1000" values="PIO_ISR__P"/>
          <bitfield name="P13" caption="Input Change Interrupt Status" mask="0x2000" values="PIO_ISR__P"/>
          <bitfield name="P14" caption="Input Change Interrupt Status" mask="0x4000" values="PIO_ISR__P"/>
          <bitfield name="P15" caption="Input Change Interrupt Status" mask="0x8000" values="PIO_ISR__P"/>
          <bitfield name="P16" caption="Input Change Interrupt Status" mask="0x10000" values="PIO_ISR__P"/>
          <bitfield name="P17" caption="Input Change Interrupt Status" mask="0x20000" values="PIO_ISR__P"/>
          <bitfield name="P18" caption="Input Change Interrupt Status" mask="0x40000" values="PIO_ISR__P"/>
          <bitfield name="P19" caption="Input Change Interrupt Status" mask="0x80000" values="PIO_ISR__P"/>
          <bitfield name="P20" caption="Input Change Interrupt Status" mask="0x100000" values="PIO_ISR__P"/>
          <bitfield name="P21" caption="Input Change Interrupt Status" mask="0x200000" values="PIO_ISR__P"/>
          <bitfield name="P22" caption="Input Change Interrupt Status" mask="0x400000" values="PIO_ISR__P"/>
          <bitfield name="P23" caption="Input Change Interrupt Status" mask="0x800000" values="PIO_ISR__P"/>
          <bitfield name="P24" caption="Input Change Interrupt Status" mask="0x1000000" values="PIO_ISR__P"/>
          <bitfield name="P25" caption="Input Change Interrupt Status" mask="0x2000000" values="PIO_ISR__P"/>
          <bitfield name="P26" caption="Input Change Interrupt Status" mask="0x4000000" values="PIO_ISR__P"/>
          <bitfield name="P27" caption="Input Change Interrupt Status" mask="0x8000000" values="PIO_ISR__P"/>
          <bitfield name="P28" caption="Input Change Interrupt Status" mask="0x10000000" values="PIO_ISR__P"/>
          <bitfield name="P29" caption="Input Change Interrupt Status" mask="0x20000000" values="PIO_ISR__P"/>
          <bitfield name="P30" caption="Input Change Interrupt Status" mask="0x40000000" values="PIO_ISR__P"/>
          <bitfield name="P31" caption="Input Change Interrupt Status" mask="0x80000000" values="PIO_ISR__P"/>
        </register>
        <register name="PIO_IOFR" offset="0x3C" rw="W" size="4" caption="PIO I/O Freeze Configuration Register ">
          <bitfield name="FPHY" caption="Freeze Physical Configuration" mask="0x1" values="PIO_IOFR__FPHY"/>
          <bitfield name="FINT" caption="Freeze Interrupt Configuration" mask="0x2" values="PIO_IOFR__FINT"/>
          <bitfield name="FRZKEY" caption="Freeze Key" mask="0xFFFFFF00" values="PIO_IOFR__FRZKEY"/>
        </register>
      </register-group>
      <register-group name="PIO_SGROUP" size="0x40">
        <register name="S_PIO_MSKR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Secure PIO Mask Register ">
          <bitfield name="MSK0" caption="PIO Line y Mask" mask="0x1" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK1" caption="PIO Line y Mask" mask="0x2" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK2" caption="PIO Line y Mask" mask="0x4" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK3" caption="PIO Line y Mask" mask="0x8" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK4" caption="PIO Line y Mask" mask="0x10" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK5" caption="PIO Line y Mask" mask="0x20" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK6" caption="PIO Line y Mask" mask="0x40" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK7" caption="PIO Line y Mask" mask="0x80" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK8" caption="PIO Line y Mask" mask="0x100" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK9" caption="PIO Line y Mask" mask="0x200" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK10" caption="PIO Line y Mask" mask="0x400" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK11" caption="PIO Line y Mask" mask="0x800" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK12" caption="PIO Line y Mask" mask="0x1000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK13" caption="PIO Line y Mask" mask="0x2000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK14" caption="PIO Line y Mask" mask="0x4000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK15" caption="PIO Line y Mask" mask="0x8000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK16" caption="PIO Line y Mask" mask="0x10000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK17" caption="PIO Line y Mask" mask="0x20000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK18" caption="PIO Line y Mask" mask="0x40000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK19" caption="PIO Line y Mask" mask="0x80000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK20" caption="PIO Line y Mask" mask="0x100000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK21" caption="PIO Line y Mask" mask="0x200000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK22" caption="PIO Line y Mask" mask="0x400000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK23" caption="PIO Line y Mask" mask="0x800000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK24" caption="PIO Line y Mask" mask="0x1000000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK25" caption="PIO Line y Mask" mask="0x2000000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK26" caption="PIO Line y Mask" mask="0x4000000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK27" caption="PIO Line y Mask" mask="0x8000000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK28" caption="PIO Line y Mask" mask="0x10000000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK29" caption="PIO Line y Mask" mask="0x20000000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK30" caption="PIO Line y Mask" mask="0x40000000" values="S_PIO_MSKR__MSK"/>
          <bitfield name="MSK31" caption="PIO Line y Mask" mask="0x80000000" values="S_PIO_MSKR__MSK"/>
        </register>
        <register name="S_PIO_CFGR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Secure PIO Configuration Register ">
          <bitfield name="FUNC" caption="I/O Line Function" mask="0x7" values="S_PIO_CFGR__FUNC"/>
          <bitfield name="DIR" caption="Direction" mask="0x100" values="S_PIO_CFGR__DIR"/>
          <bitfield name="PUEN" caption="Pull-Up Enable" mask="0x200" values="S_PIO_CFGR__PUEN"/>
          <bitfield name="PDEN" caption="Pull-Down Enable" mask="0x400" values="S_PIO_CFGR__PDEN"/>
          <bitfield name="SR" caption="Slew Rate" mask="0x800" values="S_PIO_CFGR__SR"/>
          <bitfield name="IFEN" caption="Input Filter Enable" mask="0x1000" values="S_PIO_CFGR__IFEN"/>
          <bitfield name="IFSCEN" caption="Input Filter Slow Clock Enable" mask="0x2000" values="S_PIO_CFGR__IFSCEN"/>
          <bitfield name="OPD" caption="Open-Drain" mask="0x4000" values="S_PIO_CFGR__OPD"/>
          <bitfield name="SCHMITT" caption="Schmitt Trigger" mask="0x8000" values="S_PIO_CFGR__SCHMITT"/>
          <bitfield name="DRVSTR" caption="Drive Strength" mask="0x30000" values="S_PIO_CFGR__DRVSTR"/>
          <bitfield name="EVTSEL" caption="Event Selection" mask="0x7000000" values="S_PIO_CFGR__EVTSEL"/>
          <bitfield name="PCFS" caption="Physical Configuration Freeze Status (read-only)" mask="0x20000000" values="S_PIO_CFGR__PCFS"/>
          <bitfield name="ICFS" caption="Interrupt Configuration Freeze Status (read-only)" mask="0x40000000" values="S_PIO_CFGR__ICFS"/>
        </register>
        <register name="S_PIO_PDSR" offset="0x8" rw="R" size="4" caption="Secure PIO Pin Data Status Register ">
          <bitfield name="P0" caption="Input Data Status" mask="0x1" values="S_PIO_PDSR__P"/>
          <bitfield name="P1" caption="Input Data Status" mask="0x2" values="S_PIO_PDSR__P"/>
          <bitfield name="P2" caption="Input Data Status" mask="0x4" values="S_PIO_PDSR__P"/>
          <bitfield name="P3" caption="Input Data Status" mask="0x8" values="S_PIO_PDSR__P"/>
          <bitfield name="P4" caption="Input Data Status" mask="0x10" values="S_PIO_PDSR__P"/>
          <bitfield name="P5" caption="Input Data Status" mask="0x20" values="S_PIO_PDSR__P"/>
          <bitfield name="P6" caption="Input Data Status" mask="0x40" values="S_PIO_PDSR__P"/>
          <bitfield name="P7" caption="Input Data Status" mask="0x80" values="S_PIO_PDSR__P"/>
          <bitfield name="P8" caption="Input Data Status" mask="0x100" values="S_PIO_PDSR__P"/>
          <bitfield name="P9" caption="Input Data Status" mask="0x200" values="S_PIO_PDSR__P"/>
          <bitfield name="P10" caption="Input Data Status" mask="0x400" values="S_PIO_PDSR__P"/>
          <bitfield name="P11" caption="Input Data Status" mask="0x800" values="S_PIO_PDSR__P"/>
          <bitfield name="P12" caption="Input Data Status" mask="0x1000" values="S_PIO_PDSR__P"/>
          <bitfield name="P13" caption="Input Data Status" mask="0x2000" values="S_PIO_PDSR__P"/>
          <bitfield name="P14" caption="Input Data Status" mask="0x4000" values="S_PIO_PDSR__P"/>
          <bitfield name="P15" caption="Input Data Status" mask="0x8000" values="S_PIO_PDSR__P"/>
          <bitfield name="P16" caption="Input Data Status" mask="0x10000" values="S_PIO_PDSR__P"/>
          <bitfield name="P17" caption="Input Data Status" mask="0x20000" values="S_PIO_PDSR__P"/>
          <bitfield name="P18" caption="Input Data Status" mask="0x40000" values="S_PIO_PDSR__P"/>
          <bitfield name="P19" caption="Input Data Status" mask="0x80000" values="S_PIO_PDSR__P"/>
          <bitfield name="P20" caption="Input Data Status" mask="0x100000" values="S_PIO_PDSR__P"/>
          <bitfield name="P21" caption="Input Data Status" mask="0x200000" values="S_PIO_PDSR__P"/>
          <bitfield name="P22" caption="Input Data Status" mask="0x400000" values="S_PIO_PDSR__P"/>
          <bitfield name="P23" caption="Input Data Status" mask="0x800000" values="S_PIO_PDSR__P"/>
          <bitfield name="P24" caption="Input Data Status" mask="0x1000000" values="S_PIO_PDSR__P"/>
          <bitfield name="P25" caption="Input Data Status" mask="0x2000000" values="S_PIO_PDSR__P"/>
          <bitfield name="P26" caption="Input Data Status" mask="0x4000000" values="S_PIO_PDSR__P"/>
          <bitfield name="P27" caption="Input Data Status" mask="0x8000000" values="S_PIO_PDSR__P"/>
          <bitfield name="P28" caption="Input Data Status" mask="0x10000000" values="S_PIO_PDSR__P"/>
          <bitfield name="P29" caption="Input Data Status" mask="0x20000000" values="S_PIO_PDSR__P"/>
          <bitfield name="P30" caption="Input Data Status" mask="0x40000000" values="S_PIO_PDSR__P"/>
          <bitfield name="P31" caption="Input Data Status" mask="0x80000000" values="S_PIO_PDSR__P"/>
        </register>
        <register name="S_PIO_LOCKSR" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Secure PIO Lock Status Register ">
          <bitfield name="P0" caption="Lock Status" mask="0x1" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P1" caption="Lock Status" mask="0x2" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P2" caption="Lock Status" mask="0x4" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P3" caption="Lock Status" mask="0x8" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P4" caption="Lock Status" mask="0x10" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P5" caption="Lock Status" mask="0x20" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P6" caption="Lock Status" mask="0x40" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P7" caption="Lock Status" mask="0x80" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P8" caption="Lock Status" mask="0x100" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P9" caption="Lock Status" mask="0x200" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P10" caption="Lock Status" mask="0x400" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P11" caption="Lock Status" mask="0x800" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P12" caption="Lock Status" mask="0x1000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P13" caption="Lock Status" mask="0x2000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P14" caption="Lock Status" mask="0x4000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P15" caption="Lock Status" mask="0x8000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P16" caption="Lock Status" mask="0x10000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P17" caption="Lock Status" mask="0x20000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P18" caption="Lock Status" mask="0x40000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P19" caption="Lock Status" mask="0x80000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P20" caption="Lock Status" mask="0x100000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P21" caption="Lock Status" mask="0x200000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P22" caption="Lock Status" mask="0x400000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P23" caption="Lock Status" mask="0x800000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P24" caption="Lock Status" mask="0x1000000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P25" caption="Lock Status" mask="0x2000000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P26" caption="Lock Status" mask="0x4000000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P27" caption="Lock Status" mask="0x8000000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P28" caption="Lock Status" mask="0x10000000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P29" caption="Lock Status" mask="0x20000000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P30" caption="Lock Status" mask="0x40000000" values="S_PIO_LOCKSR__P"/>
          <bitfield name="P31" caption="Lock Status" mask="0x80000000" values="S_PIO_LOCKSR__P"/>
        </register>
        <register name="S_PIO_SODR" offset="0x10" rw="W" size="4" caption="Secure PIO Set Output Data Register ">
          <bitfield name="P0" caption="Set Output Data" mask="0x1" values="S_PIO_SODR__P"/>
          <bitfield name="P1" caption="Set Output Data" mask="0x2" values="S_PIO_SODR__P"/>
          <bitfield name="P2" caption="Set Output Data" mask="0x4" values="S_PIO_SODR__P"/>
          <bitfield name="P3" caption="Set Output Data" mask="0x8" values="S_PIO_SODR__P"/>
          <bitfield name="P4" caption="Set Output Data" mask="0x10" values="S_PIO_SODR__P"/>
          <bitfield name="P5" caption="Set Output Data" mask="0x20" values="S_PIO_SODR__P"/>
          <bitfield name="P6" caption="Set Output Data" mask="0x40" values="S_PIO_SODR__P"/>
          <bitfield name="P7" caption="Set Output Data" mask="0x80" values="S_PIO_SODR__P"/>
          <bitfield name="P8" caption="Set Output Data" mask="0x100" values="S_PIO_SODR__P"/>
          <bitfield name="P9" caption="Set Output Data" mask="0x200" values="S_PIO_SODR__P"/>
          <bitfield name="P10" caption="Set Output Data" mask="0x400" values="S_PIO_SODR__P"/>
          <bitfield name="P11" caption="Set Output Data" mask="0x800" values="S_PIO_SODR__P"/>
          <bitfield name="P12" caption="Set Output Data" mask="0x1000" values="S_PIO_SODR__P"/>
          <bitfield name="P13" caption="Set Output Data" mask="0x2000" values="S_PIO_SODR__P"/>
          <bitfield name="P14" caption="Set Output Data" mask="0x4000" values="S_PIO_SODR__P"/>
          <bitfield name="P15" caption="Set Output Data" mask="0x8000" values="S_PIO_SODR__P"/>
          <bitfield name="P16" caption="Set Output Data" mask="0x10000" values="S_PIO_SODR__P"/>
          <bitfield name="P17" caption="Set Output Data" mask="0x20000" values="S_PIO_SODR__P"/>
          <bitfield name="P18" caption="Set Output Data" mask="0x40000" values="S_PIO_SODR__P"/>
          <bitfield name="P19" caption="Set Output Data" mask="0x80000" values="S_PIO_SODR__P"/>
          <bitfield name="P20" caption="Set Output Data" mask="0x100000" values="S_PIO_SODR__P"/>
          <bitfield name="P21" caption="Set Output Data" mask="0x200000" values="S_PIO_SODR__P"/>
          <bitfield name="P22" caption="Set Output Data" mask="0x400000" values="S_PIO_SODR__P"/>
          <bitfield name="P23" caption="Set Output Data" mask="0x800000" values="S_PIO_SODR__P"/>
          <bitfield name="P24" caption="Set Output Data" mask="0x1000000" values="S_PIO_SODR__P"/>
          <bitfield name="P25" caption="Set Output Data" mask="0x2000000" values="S_PIO_SODR__P"/>
          <bitfield name="P26" caption="Set Output Data" mask="0x4000000" values="S_PIO_SODR__P"/>
          <bitfield name="P27" caption="Set Output Data" mask="0x8000000" values="S_PIO_SODR__P"/>
          <bitfield name="P28" caption="Set Output Data" mask="0x10000000" values="S_PIO_SODR__P"/>
          <bitfield name="P29" caption="Set Output Data" mask="0x20000000" values="S_PIO_SODR__P"/>
          <bitfield name="P30" caption="Set Output Data" mask="0x40000000" values="S_PIO_SODR__P"/>
          <bitfield name="P31" caption="Set Output Data" mask="0x80000000" values="S_PIO_SODR__P"/>
        </register>
        <register name="S_PIO_CODR" offset="0x14" rw="W" size="4" caption="Secure PIO Clear Output Data Register ">
          <bitfield name="P0" caption="Clear Output Data" mask="0x1" values="S_PIO_CODR__P"/>
          <bitfield name="P1" caption="Clear Output Data" mask="0x2" values="S_PIO_CODR__P"/>
          <bitfield name="P2" caption="Clear Output Data" mask="0x4" values="S_PIO_CODR__P"/>
          <bitfield name="P3" caption="Clear Output Data" mask="0x8" values="S_PIO_CODR__P"/>
          <bitfield name="P4" caption="Clear Output Data" mask="0x10" values="S_PIO_CODR__P"/>
          <bitfield name="P5" caption="Clear Output Data" mask="0x20" values="S_PIO_CODR__P"/>
          <bitfield name="P6" caption="Clear Output Data" mask="0x40" values="S_PIO_CODR__P"/>
          <bitfield name="P7" caption="Clear Output Data" mask="0x80" values="S_PIO_CODR__P"/>
          <bitfield name="P8" caption="Clear Output Data" mask="0x100" values="S_PIO_CODR__P"/>
          <bitfield name="P9" caption="Clear Output Data" mask="0x200" values="S_PIO_CODR__P"/>
          <bitfield name="P10" caption="Clear Output Data" mask="0x400" values="S_PIO_CODR__P"/>
          <bitfield name="P11" caption="Clear Output Data" mask="0x800" values="S_PIO_CODR__P"/>
          <bitfield name="P12" caption="Clear Output Data" mask="0x1000" values="S_PIO_CODR__P"/>
          <bitfield name="P13" caption="Clear Output Data" mask="0x2000" values="S_PIO_CODR__P"/>
          <bitfield name="P14" caption="Clear Output Data" mask="0x4000" values="S_PIO_CODR__P"/>
          <bitfield name="P15" caption="Clear Output Data" mask="0x8000" values="S_PIO_CODR__P"/>
          <bitfield name="P16" caption="Clear Output Data" mask="0x10000" values="S_PIO_CODR__P"/>
          <bitfield name="P17" caption="Clear Output Data" mask="0x20000" values="S_PIO_CODR__P"/>
          <bitfield name="P18" caption="Clear Output Data" mask="0x40000" values="S_PIO_CODR__P"/>
          <bitfield name="P19" caption="Clear Output Data" mask="0x80000" values="S_PIO_CODR__P"/>
          <bitfield name="P20" caption="Clear Output Data" mask="0x100000" values="S_PIO_CODR__P"/>
          <bitfield name="P21" caption="Clear Output Data" mask="0x200000" values="S_PIO_CODR__P"/>
          <bitfield name="P22" caption="Clear Output Data" mask="0x400000" values="S_PIO_CODR__P"/>
          <bitfield name="P23" caption="Clear Output Data" mask="0x800000" values="S_PIO_CODR__P"/>
          <bitfield name="P24" caption="Clear Output Data" mask="0x1000000" values="S_PIO_CODR__P"/>
          <bitfield name="P25" caption="Clear Output Data" mask="0x2000000" values="S_PIO_CODR__P"/>
          <bitfield name="P26" caption="Clear Output Data" mask="0x4000000" values="S_PIO_CODR__P"/>
          <bitfield name="P27" caption="Clear Output Data" mask="0x8000000" values="S_PIO_CODR__P"/>
          <bitfield name="P28" caption="Clear Output Data" mask="0x10000000" values="S_PIO_CODR__P"/>
          <bitfield name="P29" caption="Clear Output Data" mask="0x20000000" values="S_PIO_CODR__P"/>
          <bitfield name="P30" caption="Clear Output Data" mask="0x40000000" values="S_PIO_CODR__P"/>
          <bitfield name="P31" caption="Clear Output Data" mask="0x80000000" values="S_PIO_CODR__P"/>
        </register>
        <register name="S_PIO_ODSR" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Secure PIO Output Data Status Register ">
          <bitfield name="P0" caption="Output Data Status" mask="0x1" values="S_PIO_ODSR__P"/>
          <bitfield name="P1" caption="Output Data Status" mask="0x2" values="S_PIO_ODSR__P"/>
          <bitfield name="P2" caption="Output Data Status" mask="0x4" values="S_PIO_ODSR__P"/>
          <bitfield name="P3" caption="Output Data Status" mask="0x8" values="S_PIO_ODSR__P"/>
          <bitfield name="P4" caption="Output Data Status" mask="0x10" values="S_PIO_ODSR__P"/>
          <bitfield name="P5" caption="Output Data Status" mask="0x20" values="S_PIO_ODSR__P"/>
          <bitfield name="P6" caption="Output Data Status" mask="0x40" values="S_PIO_ODSR__P"/>
          <bitfield name="P7" caption="Output Data Status" mask="0x80" values="S_PIO_ODSR__P"/>
          <bitfield name="P8" caption="Output Data Status" mask="0x100" values="S_PIO_ODSR__P"/>
          <bitfield name="P9" caption="Output Data Status" mask="0x200" values="S_PIO_ODSR__P"/>
          <bitfield name="P10" caption="Output Data Status" mask="0x400" values="S_PIO_ODSR__P"/>
          <bitfield name="P11" caption="Output Data Status" mask="0x800" values="S_PIO_ODSR__P"/>
          <bitfield name="P12" caption="Output Data Status" mask="0x1000" values="S_PIO_ODSR__P"/>
          <bitfield name="P13" caption="Output Data Status" mask="0x2000" values="S_PIO_ODSR__P"/>
          <bitfield name="P14" caption="Output Data Status" mask="0x4000" values="S_PIO_ODSR__P"/>
          <bitfield name="P15" caption="Output Data Status" mask="0x8000" values="S_PIO_ODSR__P"/>
          <bitfield name="P16" caption="Output Data Status" mask="0x10000" values="S_PIO_ODSR__P"/>
          <bitfield name="P17" caption="Output Data Status" mask="0x20000" values="S_PIO_ODSR__P"/>
          <bitfield name="P18" caption="Output Data Status" mask="0x40000" values="S_PIO_ODSR__P"/>
          <bitfield name="P19" caption="Output Data Status" mask="0x80000" values="S_PIO_ODSR__P"/>
          <bitfield name="P20" caption="Output Data Status" mask="0x100000" values="S_PIO_ODSR__P"/>
          <bitfield name="P21" caption="Output Data Status" mask="0x200000" values="S_PIO_ODSR__P"/>
          <bitfield name="P22" caption="Output Data Status" mask="0x400000" values="S_PIO_ODSR__P"/>
          <bitfield name="P23" caption="Output Data Status" mask="0x800000" values="S_PIO_ODSR__P"/>
          <bitfield name="P24" caption="Output Data Status" mask="0x1000000" values="S_PIO_ODSR__P"/>
          <bitfield name="P25" caption="Output Data Status" mask="0x2000000" values="S_PIO_ODSR__P"/>
          <bitfield name="P26" caption="Output Data Status" mask="0x4000000" values="S_PIO_ODSR__P"/>
          <bitfield name="P27" caption="Output Data Status" mask="0x8000000" values="S_PIO_ODSR__P"/>
          <bitfield name="P28" caption="Output Data Status" mask="0x10000000" values="S_PIO_ODSR__P"/>
          <bitfield name="P29" caption="Output Data Status" mask="0x20000000" values="S_PIO_ODSR__P"/>
          <bitfield name="P30" caption="Output Data Status" mask="0x40000000" values="S_PIO_ODSR__P"/>
          <bitfield name="P31" caption="Output Data Status" mask="0x80000000" values="S_PIO_ODSR__P"/>
        </register>
        <register name="S_PIO_IER" offset="0x20" rw="W" size="4" atomic-op="set:S_PIO_IMR" caption="Secure PIO Interrupt Enable Register ">
          <bitfield name="P0" caption="Input Change Interrupt Enable" mask="0x1" values="S_PIO_IER__P"/>
          <bitfield name="P1" caption="Input Change Interrupt Enable" mask="0x2" values="S_PIO_IER__P"/>
          <bitfield name="P2" caption="Input Change Interrupt Enable" mask="0x4" values="S_PIO_IER__P"/>
          <bitfield name="P3" caption="Input Change Interrupt Enable" mask="0x8" values="S_PIO_IER__P"/>
          <bitfield name="P4" caption="Input Change Interrupt Enable" mask="0x10" values="S_PIO_IER__P"/>
          <bitfield name="P5" caption="Input Change Interrupt Enable" mask="0x20" values="S_PIO_IER__P"/>
          <bitfield name="P6" caption="Input Change Interrupt Enable" mask="0x40" values="S_PIO_IER__P"/>
          <bitfield name="P7" caption="Input Change Interrupt Enable" mask="0x80" values="S_PIO_IER__P"/>
          <bitfield name="P8" caption="Input Change Interrupt Enable" mask="0x100" values="S_PIO_IER__P"/>
          <bitfield name="P9" caption="Input Change Interrupt Enable" mask="0x200" values="S_PIO_IER__P"/>
          <bitfield name="P10" caption="Input Change Interrupt Enable" mask="0x400" values="S_PIO_IER__P"/>
          <bitfield name="P11" caption="Input Change Interrupt Enable" mask="0x800" values="S_PIO_IER__P"/>
          <bitfield name="P12" caption="Input Change Interrupt Enable" mask="0x1000" values="S_PIO_IER__P"/>
          <bitfield name="P13" caption="Input Change Interrupt Enable" mask="0x2000" values="S_PIO_IER__P"/>
          <bitfield name="P14" caption="Input Change Interrupt Enable" mask="0x4000" values="S_PIO_IER__P"/>
          <bitfield name="P15" caption="Input Change Interrupt Enable" mask="0x8000" values="S_PIO_IER__P"/>
          <bitfield name="P16" caption="Input Change Interrupt Enable" mask="0x10000" values="S_PIO_IER__P"/>
          <bitfield name="P17" caption="Input Change Interrupt Enable" mask="0x20000" values="S_PIO_IER__P"/>
          <bitfield name="P18" caption="Input Change Interrupt Enable" mask="0x40000" values="S_PIO_IER__P"/>
          <bitfield name="P19" caption="Input Change Interrupt Enable" mask="0x80000" values="S_PIO_IER__P"/>
          <bitfield name="P20" caption="Input Change Interrupt Enable" mask="0x100000" values="S_PIO_IER__P"/>
          <bitfield name="P21" caption="Input Change Interrupt Enable" mask="0x200000" values="S_PIO_IER__P"/>
          <bitfield name="P22" caption="Input Change Interrupt Enable" mask="0x400000" values="S_PIO_IER__P"/>
          <bitfield name="P23" caption="Input Change Interrupt Enable" mask="0x800000" values="S_PIO_IER__P"/>
          <bitfield name="P24" caption="Input Change Interrupt Enable" mask="0x1000000" values="S_PIO_IER__P"/>
          <bitfield name="P25" caption="Input Change Interrupt Enable" mask="0x2000000" values="S_PIO_IER__P"/>
          <bitfield name="P26" caption="Input Change Interrupt Enable" mask="0x4000000" values="S_PIO_IER__P"/>
          <bitfield name="P27" caption="Input Change Interrupt Enable" mask="0x8000000" values="S_PIO_IER__P"/>
          <bitfield name="P28" caption="Input Change Interrupt Enable" mask="0x10000000" values="S_PIO_IER__P"/>
          <bitfield name="P29" caption="Input Change Interrupt Enable" mask="0x20000000" values="S_PIO_IER__P"/>
          <bitfield name="P30" caption="Input Change Interrupt Enable" mask="0x40000000" values="S_PIO_IER__P"/>
          <bitfield name="P31" caption="Input Change Interrupt Enable" mask="0x80000000" values="S_PIO_IER__P"/>
        </register>
        <register name="S_PIO_IDR" offset="0x24" rw="W" size="4" atomic-op="clear:S_PIO_IMR" caption="Secure PIO Interrupt Disable Register ">
          <bitfield name="P0" caption="Input Change Interrupt Disable" mask="0x1" values="S_PIO_IDR__P"/>
          <bitfield name="P1" caption="Input Change Interrupt Disable" mask="0x2" values="S_PIO_IDR__P"/>
          <bitfield name="P2" caption="Input Change Interrupt Disable" mask="0x4" values="S_PIO_IDR__P"/>
          <bitfield name="P3" caption="Input Change Interrupt Disable" mask="0x8" values="S_PIO_IDR__P"/>
          <bitfield name="P4" caption="Input Change Interrupt Disable" mask="0x10" values="S_PIO_IDR__P"/>
          <bitfield name="P5" caption="Input Change Interrupt Disable" mask="0x20" values="S_PIO_IDR__P"/>
          <bitfield name="P6" caption="Input Change Interrupt Disable" mask="0x40" values="S_PIO_IDR__P"/>
          <bitfield name="P7" caption="Input Change Interrupt Disable" mask="0x80" values="S_PIO_IDR__P"/>
          <bitfield name="P8" caption="Input Change Interrupt Disable" mask="0x100" values="S_PIO_IDR__P"/>
          <bitfield name="P9" caption="Input Change Interrupt Disable" mask="0x200" values="S_PIO_IDR__P"/>
          <bitfield name="P10" caption="Input Change Interrupt Disable" mask="0x400" values="S_PIO_IDR__P"/>
          <bitfield name="P11" caption="Input Change Interrupt Disable" mask="0x800" values="S_PIO_IDR__P"/>
          <bitfield name="P12" caption="Input Change Interrupt Disable" mask="0x1000" values="S_PIO_IDR__P"/>
          <bitfield name="P13" caption="Input Change Interrupt Disable" mask="0x2000" values="S_PIO_IDR__P"/>
          <bitfield name="P14" caption="Input Change Interrupt Disable" mask="0x4000" values="S_PIO_IDR__P"/>
          <bitfield name="P15" caption="Input Change Interrupt Disable" mask="0x8000" values="S_PIO_IDR__P"/>
          <bitfield name="P16" caption="Input Change Interrupt Disable" mask="0x10000" values="S_PIO_IDR__P"/>
          <bitfield name="P17" caption="Input Change Interrupt Disable" mask="0x20000" values="S_PIO_IDR__P"/>
          <bitfield name="P18" caption="Input Change Interrupt Disable" mask="0x40000" values="S_PIO_IDR__P"/>
          <bitfield name="P19" caption="Input Change Interrupt Disable" mask="0x80000" values="S_PIO_IDR__P"/>
          <bitfield name="P20" caption="Input Change Interrupt Disable" mask="0x100000" values="S_PIO_IDR__P"/>
          <bitfield name="P21" caption="Input Change Interrupt Disable" mask="0x200000" values="S_PIO_IDR__P"/>
          <bitfield name="P22" caption="Input Change Interrupt Disable" mask="0x400000" values="S_PIO_IDR__P"/>
          <bitfield name="P23" caption="Input Change Interrupt Disable" mask="0x800000" values="S_PIO_IDR__P"/>
          <bitfield name="P24" caption="Input Change Interrupt Disable" mask="0x1000000" values="S_PIO_IDR__P"/>
          <bitfield name="P25" caption="Input Change Interrupt Disable" mask="0x2000000" values="S_PIO_IDR__P"/>
          <bitfield name="P26" caption="Input Change Interrupt Disable" mask="0x4000000" values="S_PIO_IDR__P"/>
          <bitfield name="P27" caption="Input Change Interrupt Disable" mask="0x8000000" values="S_PIO_IDR__P"/>
          <bitfield name="P28" caption="Input Change Interrupt Disable" mask="0x10000000" values="S_PIO_IDR__P"/>
          <bitfield name="P29" caption="Input Change Interrupt Disable" mask="0x20000000" values="S_PIO_IDR__P"/>
          <bitfield name="P30" caption="Input Change Interrupt Disable" mask="0x40000000" values="S_PIO_IDR__P"/>
          <bitfield name="P31" caption="Input Change Interrupt Disable" mask="0x80000000" values="S_PIO_IDR__P"/>
        </register>
        <register name="S_PIO_IMR" offset="0x28" rw="R" size="4" initval="0x00000000" caption="Secure PIO Interrupt Mask Register ">
          <bitfield name="P0" caption="Input Change Interrupt Mask" mask="0x1" values="S_PIO_IMR__P"/>
          <bitfield name="P1" caption="Input Change Interrupt Mask" mask="0x2" values="S_PIO_IMR__P"/>
          <bitfield name="P2" caption="Input Change Interrupt Mask" mask="0x4" values="S_PIO_IMR__P"/>
          <bitfield name="P3" caption="Input Change Interrupt Mask" mask="0x8" values="S_PIO_IMR__P"/>
          <bitfield name="P4" caption="Input Change Interrupt Mask" mask="0x10" values="S_PIO_IMR__P"/>
          <bitfield name="P5" caption="Input Change Interrupt Mask" mask="0x20" values="S_PIO_IMR__P"/>
          <bitfield name="P6" caption="Input Change Interrupt Mask" mask="0x40" values="S_PIO_IMR__P"/>
          <bitfield name="P7" caption="Input Change Interrupt Mask" mask="0x80" values="S_PIO_IMR__P"/>
          <bitfield name="P8" caption="Input Change Interrupt Mask" mask="0x100" values="S_PIO_IMR__P"/>
          <bitfield name="P9" caption="Input Change Interrupt Mask" mask="0x200" values="S_PIO_IMR__P"/>
          <bitfield name="P10" caption="Input Change Interrupt Mask" mask="0x400" values="S_PIO_IMR__P"/>
          <bitfield name="P11" caption="Input Change Interrupt Mask" mask="0x800" values="S_PIO_IMR__P"/>
          <bitfield name="P12" caption="Input Change Interrupt Mask" mask="0x1000" values="S_PIO_IMR__P"/>
          <bitfield name="P13" caption="Input Change Interrupt Mask" mask="0x2000" values="S_PIO_IMR__P"/>
          <bitfield name="P14" caption="Input Change Interrupt Mask" mask="0x4000" values="S_PIO_IMR__P"/>
          <bitfield name="P15" caption="Input Change Interrupt Mask" mask="0x8000" values="S_PIO_IMR__P"/>
          <bitfield name="P16" caption="Input Change Interrupt Mask" mask="0x10000" values="S_PIO_IMR__P"/>
          <bitfield name="P17" caption="Input Change Interrupt Mask" mask="0x20000" values="S_PIO_IMR__P"/>
          <bitfield name="P18" caption="Input Change Interrupt Mask" mask="0x40000" values="S_PIO_IMR__P"/>
          <bitfield name="P19" caption="Input Change Interrupt Mask" mask="0x80000" values="S_PIO_IMR__P"/>
          <bitfield name="P20" caption="Input Change Interrupt Mask" mask="0x100000" values="S_PIO_IMR__P"/>
          <bitfield name="P21" caption="Input Change Interrupt Mask" mask="0x200000" values="S_PIO_IMR__P"/>
          <bitfield name="P22" caption="Input Change Interrupt Mask" mask="0x400000" values="S_PIO_IMR__P"/>
          <bitfield name="P23" caption="Input Change Interrupt Mask" mask="0x800000" values="S_PIO_IMR__P"/>
          <bitfield name="P24" caption="Input Change Interrupt Mask" mask="0x1000000" values="S_PIO_IMR__P"/>
          <bitfield name="P25" caption="Input Change Interrupt Mask" mask="0x2000000" values="S_PIO_IMR__P"/>
          <bitfield name="P26" caption="Input Change Interrupt Mask" mask="0x4000000" values="S_PIO_IMR__P"/>
          <bitfield name="P27" caption="Input Change Interrupt Mask" mask="0x8000000" values="S_PIO_IMR__P"/>
          <bitfield name="P28" caption="Input Change Interrupt Mask" mask="0x10000000" values="S_PIO_IMR__P"/>
          <bitfield name="P29" caption="Input Change Interrupt Mask" mask="0x20000000" values="S_PIO_IMR__P"/>
          <bitfield name="P30" caption="Input Change Interrupt Mask" mask="0x40000000" values="S_PIO_IMR__P"/>
          <bitfield name="P31" caption="Input Change Interrupt Mask" mask="0x80000000" values="S_PIO_IMR__P"/>
        </register>
        <register name="S_PIO_ISR" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="Secure PIO Interrupt Status Register ">
          <bitfield name="P0" caption="Input Change Interrupt Status" mask="0x1" values="S_PIO_ISR__P"/>
          <bitfield name="P1" caption="Input Change Interrupt Status" mask="0x2" values="S_PIO_ISR__P"/>
          <bitfield name="P2" caption="Input Change Interrupt Status" mask="0x4" values="S_PIO_ISR__P"/>
          <bitfield name="P3" caption="Input Change Interrupt Status" mask="0x8" values="S_PIO_ISR__P"/>
          <bitfield name="P4" caption="Input Change Interrupt Status" mask="0x10" values="S_PIO_ISR__P"/>
          <bitfield name="P5" caption="Input Change Interrupt Status" mask="0x20" values="S_PIO_ISR__P"/>
          <bitfield name="P6" caption="Input Change Interrupt Status" mask="0x40" values="S_PIO_ISR__P"/>
          <bitfield name="P7" caption="Input Change Interrupt Status" mask="0x80" values="S_PIO_ISR__P"/>
          <bitfield name="P8" caption="Input Change Interrupt Status" mask="0x100" values="S_PIO_ISR__P"/>
          <bitfield name="P9" caption="Input Change Interrupt Status" mask="0x200" values="S_PIO_ISR__P"/>
          <bitfield name="P10" caption="Input Change Interrupt Status" mask="0x400" values="S_PIO_ISR__P"/>
          <bitfield name="P11" caption="Input Change Interrupt Status" mask="0x800" values="S_PIO_ISR__P"/>
          <bitfield name="P12" caption="Input Change Interrupt Status" mask="0x1000" values="S_PIO_ISR__P"/>
          <bitfield name="P13" caption="Input Change Interrupt Status" mask="0x2000" values="S_PIO_ISR__P"/>
          <bitfield name="P14" caption="Input Change Interrupt Status" mask="0x4000" values="S_PIO_ISR__P"/>
          <bitfield name="P15" caption="Input Change Interrupt Status" mask="0x8000" values="S_PIO_ISR__P"/>
          <bitfield name="P16" caption="Input Change Interrupt Status" mask="0x10000" values="S_PIO_ISR__P"/>
          <bitfield name="P17" caption="Input Change Interrupt Status" mask="0x20000" values="S_PIO_ISR__P"/>
          <bitfield name="P18" caption="Input Change Interrupt Status" mask="0x40000" values="S_PIO_ISR__P"/>
          <bitfield name="P19" caption="Input Change Interrupt Status" mask="0x80000" values="S_PIO_ISR__P"/>
          <bitfield name="P20" caption="Input Change Interrupt Status" mask="0x100000" values="S_PIO_ISR__P"/>
          <bitfield name="P21" caption="Input Change Interrupt Status" mask="0x200000" values="S_PIO_ISR__P"/>
          <bitfield name="P22" caption="Input Change Interrupt Status" mask="0x400000" values="S_PIO_ISR__P"/>
          <bitfield name="P23" caption="Input Change Interrupt Status" mask="0x800000" values="S_PIO_ISR__P"/>
          <bitfield name="P24" caption="Input Change Interrupt Status" mask="0x1000000" values="S_PIO_ISR__P"/>
          <bitfield name="P25" caption="Input Change Interrupt Status" mask="0x2000000" values="S_PIO_ISR__P"/>
          <bitfield name="P26" caption="Input Change Interrupt Status" mask="0x4000000" values="S_PIO_ISR__P"/>
          <bitfield name="P27" caption="Input Change Interrupt Status" mask="0x8000000" values="S_PIO_ISR__P"/>
          <bitfield name="P28" caption="Input Change Interrupt Status" mask="0x10000000" values="S_PIO_ISR__P"/>
          <bitfield name="P29" caption="Input Change Interrupt Status" mask="0x20000000" values="S_PIO_ISR__P"/>
          <bitfield name="P30" caption="Input Change Interrupt Status" mask="0x40000000" values="S_PIO_ISR__P"/>
          <bitfield name="P31" caption="Input Change Interrupt Status" mask="0x80000000" values="S_PIO_ISR__P"/>
        </register>
        <register name="S_PIO_SIONR" offset="0x30" rw="W" size="4" caption="Secure PIO Set I/O Non-Secure Register ">
          <bitfield name="P0" caption="Set I/O Non-Secure" mask="0x1" values="S_PIO_SIONR__P"/>
          <bitfield name="P1" caption="Set I/O Non-Secure" mask="0x2" values="S_PIO_SIONR__P"/>
          <bitfield name="P2" caption="Set I/O Non-Secure" mask="0x4" values="S_PIO_SIONR__P"/>
          <bitfield name="P3" caption="Set I/O Non-Secure" mask="0x8" values="S_PIO_SIONR__P"/>
          <bitfield name="P4" caption="Set I/O Non-Secure" mask="0x10" values="S_PIO_SIONR__P"/>
          <bitfield name="P5" caption="Set I/O Non-Secure" mask="0x20" values="S_PIO_SIONR__P"/>
          <bitfield name="P6" caption="Set I/O Non-Secure" mask="0x40" values="S_PIO_SIONR__P"/>
          <bitfield name="P7" caption="Set I/O Non-Secure" mask="0x80" values="S_PIO_SIONR__P"/>
          <bitfield name="P8" caption="Set I/O Non-Secure" mask="0x100" values="S_PIO_SIONR__P"/>
          <bitfield name="P9" caption="Set I/O Non-Secure" mask="0x200" values="S_PIO_SIONR__P"/>
          <bitfield name="P10" caption="Set I/O Non-Secure" mask="0x400" values="S_PIO_SIONR__P"/>
          <bitfield name="P11" caption="Set I/O Non-Secure" mask="0x800" values="S_PIO_SIONR__P"/>
          <bitfield name="P12" caption="Set I/O Non-Secure" mask="0x1000" values="S_PIO_SIONR__P"/>
          <bitfield name="P13" caption="Set I/O Non-Secure" mask="0x2000" values="S_PIO_SIONR__P"/>
          <bitfield name="P14" caption="Set I/O Non-Secure" mask="0x4000" values="S_PIO_SIONR__P"/>
          <bitfield name="P15" caption="Set I/O Non-Secure" mask="0x8000" values="S_PIO_SIONR__P"/>
          <bitfield name="P16" caption="Set I/O Non-Secure" mask="0x10000" values="S_PIO_SIONR__P"/>
          <bitfield name="P17" caption="Set I/O Non-Secure" mask="0x20000" values="S_PIO_SIONR__P"/>
          <bitfield name="P18" caption="Set I/O Non-Secure" mask="0x40000" values="S_PIO_SIONR__P"/>
          <bitfield name="P19" caption="Set I/O Non-Secure" mask="0x80000" values="S_PIO_SIONR__P"/>
          <bitfield name="P20" caption="Set I/O Non-Secure" mask="0x100000" values="S_PIO_SIONR__P"/>
          <bitfield name="P21" caption="Set I/O Non-Secure" mask="0x200000" values="S_PIO_SIONR__P"/>
          <bitfield name="P22" caption="Set I/O Non-Secure" mask="0x400000" values="S_PIO_SIONR__P"/>
          <bitfield name="P23" caption="Set I/O Non-Secure" mask="0x800000" values="S_PIO_SIONR__P"/>
          <bitfield name="P24" caption="Set I/O Non-Secure" mask="0x1000000" values="S_PIO_SIONR__P"/>
          <bitfield name="P25" caption="Set I/O Non-Secure" mask="0x2000000" values="S_PIO_SIONR__P"/>
          <bitfield name="P26" caption="Set I/O Non-Secure" mask="0x4000000" values="S_PIO_SIONR__P"/>
          <bitfield name="P27" caption="Set I/O Non-Secure" mask="0x8000000" values="S_PIO_SIONR__P"/>
          <bitfield name="P28" caption="Set I/O Non-Secure" mask="0x10000000" values="S_PIO_SIONR__P"/>
          <bitfield name="P29" caption="Set I/O Non-Secure" mask="0x20000000" values="S_PIO_SIONR__P"/>
          <bitfield name="P30" caption="Set I/O Non-Secure" mask="0x40000000" values="S_PIO_SIONR__P"/>
          <bitfield name="P31" caption="Set I/O Non-Secure" mask="0x80000000" values="S_PIO_SIONR__P"/>
        </register>
        <register name="S_PIO_SIOSR" offset="0x34" rw="W" size="4" caption="Secure PIO Set I/O Secure Register ">
          <bitfield name="P0" caption="Set I/O Secure" mask="0x1" values="S_PIO_SIOSR__P"/>
          <bitfield name="P1" caption="Set I/O Secure" mask="0x2" values="S_PIO_SIOSR__P"/>
          <bitfield name="P2" caption="Set I/O Secure" mask="0x4" values="S_PIO_SIOSR__P"/>
          <bitfield name="P3" caption="Set I/O Secure" mask="0x8" values="S_PIO_SIOSR__P"/>
          <bitfield name="P4" caption="Set I/O Secure" mask="0x10" values="S_PIO_SIOSR__P"/>
          <bitfield name="P5" caption="Set I/O Secure" mask="0x20" values="S_PIO_SIOSR__P"/>
          <bitfield name="P6" caption="Set I/O Secure" mask="0x40" values="S_PIO_SIOSR__P"/>
          <bitfield name="P7" caption="Set I/O Secure" mask="0x80" values="S_PIO_SIOSR__P"/>
          <bitfield name="P8" caption="Set I/O Secure" mask="0x100" values="S_PIO_SIOSR__P"/>
          <bitfield name="P9" caption="Set I/O Secure" mask="0x200" values="S_PIO_SIOSR__P"/>
          <bitfield name="P10" caption="Set I/O Secure" mask="0x400" values="S_PIO_SIOSR__P"/>
          <bitfield name="P11" caption="Set I/O Secure" mask="0x800" values="S_PIO_SIOSR__P"/>
          <bitfield name="P12" caption="Set I/O Secure" mask="0x1000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P13" caption="Set I/O Secure" mask="0x2000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P14" caption="Set I/O Secure" mask="0x4000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P15" caption="Set I/O Secure" mask="0x8000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P16" caption="Set I/O Secure" mask="0x10000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P17" caption="Set I/O Secure" mask="0x20000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P18" caption="Set I/O Secure" mask="0x40000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P19" caption="Set I/O Secure" mask="0x80000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P20" caption="Set I/O Secure" mask="0x100000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P21" caption="Set I/O Secure" mask="0x200000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P22" caption="Set I/O Secure" mask="0x400000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P23" caption="Set I/O Secure" mask="0x800000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P24" caption="Set I/O Secure" mask="0x1000000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P25" caption="Set I/O Secure" mask="0x2000000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P26" caption="Set I/O Secure" mask="0x4000000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P27" caption="Set I/O Secure" mask="0x8000000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P28" caption="Set I/O Secure" mask="0x10000000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P29" caption="Set I/O Secure" mask="0x20000000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P30" caption="Set I/O Secure" mask="0x40000000" values="S_PIO_SIOSR__P"/>
          <bitfield name="P31" caption="Set I/O Secure" mask="0x80000000" values="S_PIO_SIOSR__P"/>
        </register>
        <register name="S_PIO_IOSSR" offset="0x38" rw="R" size="4" initval="0x00000000" caption="Secure PIO I/O Security Status Register ">
          <bitfield name="P0" caption="I/O Security Status" mask="0x1" values="S_PIO_IOSSR__P"/>
          <bitfield name="P1" caption="I/O Security Status" mask="0x2" values="S_PIO_IOSSR__P"/>
          <bitfield name="P2" caption="I/O Security Status" mask="0x4" values="S_PIO_IOSSR__P"/>
          <bitfield name="P3" caption="I/O Security Status" mask="0x8" values="S_PIO_IOSSR__P"/>
          <bitfield name="P4" caption="I/O Security Status" mask="0x10" values="S_PIO_IOSSR__P"/>
          <bitfield name="P5" caption="I/O Security Status" mask="0x20" values="S_PIO_IOSSR__P"/>
          <bitfield name="P6" caption="I/O Security Status" mask="0x40" values="S_PIO_IOSSR__P"/>
          <bitfield name="P7" caption="I/O Security Status" mask="0x80" values="S_PIO_IOSSR__P"/>
          <bitfield name="P8" caption="I/O Security Status" mask="0x100" values="S_PIO_IOSSR__P"/>
          <bitfield name="P9" caption="I/O Security Status" mask="0x200" values="S_PIO_IOSSR__P"/>
          <bitfield name="P10" caption="I/O Security Status" mask="0x400" values="S_PIO_IOSSR__P"/>
          <bitfield name="P11" caption="I/O Security Status" mask="0x800" values="S_PIO_IOSSR__P"/>
          <bitfield name="P12" caption="I/O Security Status" mask="0x1000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P13" caption="I/O Security Status" mask="0x2000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P14" caption="I/O Security Status" mask="0x4000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P15" caption="I/O Security Status" mask="0x8000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P16" caption="I/O Security Status" mask="0x10000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P17" caption="I/O Security Status" mask="0x20000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P18" caption="I/O Security Status" mask="0x40000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P19" caption="I/O Security Status" mask="0x80000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P20" caption="I/O Security Status" mask="0x100000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P21" caption="I/O Security Status" mask="0x200000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P22" caption="I/O Security Status" mask="0x400000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P23" caption="I/O Security Status" mask="0x800000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P24" caption="I/O Security Status" mask="0x1000000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P25" caption="I/O Security Status" mask="0x2000000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P26" caption="I/O Security Status" mask="0x4000000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P27" caption="I/O Security Status" mask="0x8000000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P28" caption="I/O Security Status" mask="0x10000000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P29" caption="I/O Security Status" mask="0x20000000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P30" caption="I/O Security Status" mask="0x40000000" values="S_PIO_IOSSR__P"/>
          <bitfield name="P31" caption="I/O Security Status" mask="0x80000000" values="S_PIO_IOSSR__P"/>
        </register>
        <register name="S_PIO_IOFR" offset="0x3C" rw="W" size="4" caption="Secure PIO I/O Freeze Configuration Register ">
          <bitfield name="FPHY" caption="Freeze Physical Configuration" mask="0x1" values="S_PIO_IOFR__FPHY"/>
          <bitfield name="FINT" caption="Freeze Interrupt Configuration" mask="0x2" values="S_PIO_IOFR__FINT"/>
          <bitfield name="FRZKEY" caption="Freeze Key" mask="0xFFFFFF00" values="S_PIO_IOFR__FRZKEY"/>
        </register>
      </register-group>
      <register-group name="PIO" caption="Parallel Input/Output Controller">
        <register-group name="PIO_GROUP" name-in-module="PIO_GROUP" offset="0x0" size="0x40" count="5"/>
        <register name="PIO_WPMR" offset="0x5E0" rw="RW" size="4" initval="0x00000000" caption="PIO Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="PIO_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="PIO_WPMR__WPITEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="PIO_WPMR__WPKEY"/>
        </register>
        <register name="PIO_WPSR" offset="0x5E4" rw="R" size="4" initval="0x00000000" caption="PIO Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="PIO_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
        </register>
        <register-group name="PIO_SGROUP" name-in-module="PIO_SGROUP" offset="0x1000" size="0x40" count="5"/>
        <register name="S_PIO_SCDR" offset="0x1500" rw="RW" size="4" initval="0x00000000" caption="Secure PIO Slow Clock Divider Debouncing Register">
          <bitfield name="DIV" caption="Slow Clock Divider Selection for Debouncing" mask="0x3FFF"/>
        </register>
        <register name="S_PIO_WPMR" offset="0x15E0" rw="RW" size="4" initval="0x00000000" caption="Secure PIO Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="S_PIO_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="S_PIO_WPMR__WPITEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="S_PIO_WPMR__WPKEY"/>
        </register>
        <register name="S_PIO_WPSR" offset="0x15E4" rw="R" size="4" initval="0x00000000" caption="Secure PIO Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="S_PIO_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
        </register>
      </register-group>
      <value-group name="PIO_MSKR__MSK">
        <value name="DISABLED" caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." value="0"/>
        <value name="ENABLED" caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." value="1"/>
      </value-group>
      <value-group name="PIO_CFGR__FUNC">
        <value name="GPIO" caption="Select the PIO mode for the selected I/O lines." value="0"/>
        <value name="PERIPH_A" caption="Select the peripheral A for the selected I/O lines." value="1"/>
        <value name="PERIPH_B" caption="Select the peripheral B for the selected I/O lines." value="2"/>
        <value name="PERIPH_C" caption="Select the peripheral C for the selected I/O lines." value="3"/>
        <value name="PERIPH_D" caption="Select the peripheral D for the selected I/O lines." value="4"/>
        <value name="PERIPH_E" caption="Select the peripheral E for the selected I/O lines." value="5"/>
        <value name="PERIPH_F" caption="Select the peripheral F for the selected I/O lines." value="6"/>
        <value name="PERIPH_G" caption="Select the peripheral G for the selected I/O lines." value="7"/>
      </value-group>
      <value-group name="PIO_CFGR__DIR">
        <value name="INPUT" caption="The selected I/O lines are pure inputs." value="0"/>
        <value name="OUTPUT" caption="The selected I/O lines are enabled in output." value="1"/>
      </value-group>
      <value-group name="PIO_CFGR__PUEN">
        <value name="DISABLED" caption="Pull-Up is disabled for the selected I/O lines." value="0"/>
        <value name="ENABLED" caption="Pull-Up is enabled for the selected I/O lines." value="1"/>
      </value-group>
      <value-group name="PIO_CFGR__PDEN">
        <value name="DISABLED" caption="Pull-Down is disabled for the selected I/O lines." value="0"/>
        <value name="ENABLED" caption="Pull-Down is enabled for the selected I/O lines only if PUEN is 0." value="1"/>
      </value-group>
      <value-group name="PIO_CFGR__SR">
        <value name="DISABLED" caption="Slew rate control is disabled for the selected I/O lines." value="0"/>
        <value name="ENABLED" caption="Slew rate control is enabled for the selected I/O lines." value="1"/>
      </value-group>
      <value-group name="PIO_CFGR__IFEN">
        <value name="DISABLED" caption="The input filter is disabled for the selected I/O lines." value="0"/>
        <value name="ENABLED" caption="The input filter is enabled for the selected I/O lines." value="1"/>
      </value-group>
      <value-group name="PIO_CFGR__IFSCEN">
        <value name="DISABLED" caption="The glitch filter is able to filter glitches with a duration &lt; tmck/2 for the selected I/O lines." value="0"/>
        <value name="ENABLED" caption="The debouncing filter is able to filter pulses with a duration &lt; tdiv_slck/2 for the selected I/O lines." value="1"/>
      </value-group>
      <value-group name="PIO_CFGR__OPD">
        <value name="DISABLED" caption="The open-drain is disabled for the selected I/O lines. I/O lines are driven at high- and low-level." value="0"/>
        <value name="ENABLED" caption="The open-drain is enabled for the selected I/O lines. I/O lines are driven at low-level only." value="1"/>
      </value-group>
      <value-group name="PIO_CFGR__SCHMITT">
        <value name="ENABLED" caption="Schmitt trigger is enabled for the selected I/O lines." value="0"/>
        <value name="DISABLED" caption="Schmitt trigger is disabled for the selected I/O lines." value="1"/>
      </value-group>
      <value-group name="PIO_CFGR__DRVSTR">
        <value name="LO" caption="Low drive" value="0"/>
        <value name="LO_a" caption="Low drive" value="1"/>
        <value name="ME" caption="Medium drive" value="2"/>
        <value name="HI" caption="High drive" value="3"/>
      </value-group>
      <value-group name="PIO_CFGR__EVTSEL">
        <value name="FALLING" caption="Event detection on input falling edge" value="0"/>
        <value name="RISING" caption="Event detection on input rising edge" value="1"/>
        <value name="BOTH" caption="Event detection on input both edge" value="2"/>
        <value name="LOW" caption="Event detection on low level input" value="3"/>
        <value name="HIGH" caption="Event detection on high level input" value="4"/>
      </value-group>
      <value-group name="PIO_CFGR__PCFS">
        <value name="NOT_FROZEN" caption="The fields are not frozen and can be written for this I/O line." value="0"/>
        <value name="FROZEN" caption="The fields are frozen and cannot be written for this I/O line. Only a hardware reset can release these fields." value="1"/>
      </value-group>
      <value-group name="PIO_CFGR__ICFS">
        <value name="NOT_FROZEN" caption="The fields are not frozen and can be written for this I/O line." value="0"/>
        <value name="FROZEN" caption="The fields are frozen and cannot be written for this I/O line. Only a hardware reset can release these fields." value="1"/>
      </value-group>
      <value-group name="PIO_PDSR__P">
        <value name="0" caption="The I/O line of the I/O group x is at level 0." value="0"/>
        <value name="1" caption="The I/O line of the I/O group x is at level 1." value="1"/>
      </value-group>
      <value-group name="PIO_LOCKSR__P">
        <value name="0" caption="The I/O line of the I/O group x is not locked." value="0"/>
        <value name="1" caption="The I/O line of the I/O group x is locked." value="1"/>
      </value-group>
      <value-group name="PIO_SODR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Sets the data to be driven on the I/O line of I/O group x." value="1"/>
      </value-group>
      <value-group name="PIO_CODR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the data to be driven on the I/O line of the I/O group x." value="1"/>
      </value-group>
      <value-group name="PIO_ODSR__P">
        <value name="0" caption="The data to be driven on the I/O line of the I/O group x is 0." value="0"/>
        <value name="1" caption="The data to be driven on the I/O line of the I/O group x is 1." value="1"/>
      </value-group>
      <value-group name="PIO_IER__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the Input Change interrupt on the I/O line of the I/O group x." value="1"/>
      </value-group>
      <value-group name="PIO_IDR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the Input Change interrupt on the I/O line of the I/O group x." value="1"/>
      </value-group>
      <value-group name="PIO_IMR__P">
        <value name="0" caption="Input Change interrupt is disabled on the I/O line of the I/O group x." value="0"/>
        <value name="1" caption="Input Change interrupt is enabled on the I/O line of the I/O group x." value="1"/>
      </value-group>
      <value-group name="PIO_ISR__P">
        <value name="0" caption="No input change has been detected on the I/O line of the I/O group x since PIO_ISRx was last read or since reset." value="0"/>
        <value name="1" caption="At least one input change has been detected on the I/O line of the I/O group since PIO_ISRx was last read or since reset." value="1"/>
      </value-group>
      <value-group name="PIO_IOFR__FPHY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Freezes the following configuration fields of Non-Secure I/O lines if FRZKEY corresponds to 0x494F46 (&quot;IOF&quot; in ASCII):" value="1"/>
      </value-group>
      <value-group name="PIO_IOFR__FINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Freezes the following configuration fields of Non-Secure I/O lines if FRZKEY corresponds to 0x494F46 (&quot;IOF&quot; in ASCII):" value="1"/>
      </value-group>
      <value-group name="PIO_IOFR__FRZKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit." value="0x494F46"/>
      </value-group>
      <value-group name="S_PIO_MSKR__MSK">
        <value name="DISABLED" caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRx does not affect the corresponding I/O line configuration." value="0"/>
        <value name="ENABLED" caption="Writing the S_PIO_CFGRx, S_PIO_ODSRx or S_PIO_IOFRX updates the corresponding I/O line configuration." value="1"/>
      </value-group>
      <value-group name="S_PIO_CFGR__FUNC">
        <value name="GPIO" caption="Select the PIO mode for the selected I/O lines." value="0"/>
        <value name="PERIPH_A" caption="Select the peripheral A for the selected I/O lines." value="1"/>
        <value name="PERIPH_B" caption="Select the peripheral B for the selected I/O lines." value="2"/>
        <value name="PERIPH_C" caption="Select the peripheral C for the selected I/O lines." value="3"/>
        <value name="PERIPH_D" caption="Select the peripheral D for the selected I/O lines." value="4"/>
        <value name="PERIPH_E" caption="Select the peripheral E for the selected I/O lines." value="5"/>
        <value name="PERIPH_F" caption="Select the peripheral F for the selected I/O lines." value="6"/>
        <value name="PERIPH_G" caption="Select the peripheral G for the selected I/O lines." value="7"/>
      </value-group>
      <value-group name="S_PIO_CFGR__DIR">
        <value name="INPUT" caption="The selected I/O lines are pure inputs." value="0"/>
        <value name="OUTPUT" caption="The selected I/O lines are enabled in output." value="1"/>
      </value-group>
      <value-group name="S_PIO_CFGR__PUEN">
        <value name="DISABLED" caption="Pull-Up is disabled for the selected I/O lines." value="0"/>
        <value name="ENABLED" caption="Pull-Up is enabled for the selected I/O lines." value="1"/>
      </value-group>
      <value-group name="S_PIO_CFGR__PDEN">
        <value name="DISABLED" caption="Pull-Down is disabled for the selected I/O lines." value="0"/>
        <value name="ENABLED" caption="Pull-Down is enabled for the selected I/O lines only if PUEN is 0." value="1"/>
      </value-group>
      <value-group name="S_PIO_CFGR__SR">
        <value name="DISABLED" caption="Slew rate control is disabled for the selected I/O lines." value="0"/>
        <value name="ENABLED" caption="Slew rate control is enabled for the selected I/O lines." value="1"/>
      </value-group>
      <value-group name="S_PIO_CFGR__IFEN">
        <value name="DISABLED" caption="The input filter is disabled for the selected I/O lines." value="0"/>
        <value name="ENABLED" caption="The input filter is enabled for the selected I/O lines." value="1"/>
      </value-group>
      <value-group name="S_PIO_CFGR__IFSCEN">
        <value name="0" caption="The glitch filter is able to filter glitches with a duration &lt; tmck/2 for the selected I/O lines." value="0"/>
        <value name="1" caption="The debouncing filter is able to filter pulses with a duration &lt; tdiv_slck/2 for the selected I/O lines." value="1"/>
      </value-group>
      <value-group name="S_PIO_CFGR__OPD">
        <value name="DISABLED" caption="The open-drain is disabled for the selected I/O lines. I/O lines are driven at high- and low-level." value="0"/>
        <value name="ENABLED" caption="The open-drain is enabled for the selected I/O lines. I/O lines are driven at low-level only." value="1"/>
      </value-group>
      <value-group name="S_PIO_CFGR__SCHMITT">
        <value name="ENABLED" caption="Schmitt trigger is enabled for the selected I/O lines." value="0"/>
        <value name="DISABLED" caption="Schmitt trigger is disabled for the selected I/O lines." value="1"/>
      </value-group>
      <value-group name="S_PIO_CFGR__DRVSTR">
        <value name="LO" caption="Low drive" value="0"/>
        <value name="ME" caption="Medium drive" value="2"/>
        <value name="HI" caption="High drive" value="3"/>
      </value-group>
      <value-group name="S_PIO_CFGR__EVTSEL">
        <value name="FALLING" caption="Event detection on input falling edge" value="0"/>
        <value name="RISING" caption="Event detection on input rising edge" value="1"/>
        <value name="BOTH" caption="Event detection on input both edge" value="2"/>
        <value name="LOW" caption="Event detection on low level input" value="3"/>
        <value name="HIGH" caption="Event detection on high level input" value="4"/>
      </value-group>
      <value-group name="S_PIO_CFGR__PCFS">
        <value name="NOT_FROZEN" caption="The fields are not frozen and can be written for this I/O line." value="0"/>
        <value name="FROZEN" caption="The fields are frozen and cannot be written for this I/O line. Only a hardware reset can release these fields." value="1"/>
      </value-group>
      <value-group name="S_PIO_CFGR__ICFS">
        <value name="NOT_FROZEN" caption="The fields are not frozen and can be written for this I/O line." value="0"/>
        <value name="FROZEN" caption="The fields are frozen and cannot be written for this I/O line. Only a hardware reset can release these fields." value="1"/>
      </value-group>
      <value-group name="S_PIO_PDSR__P">
        <value name="0" caption="The I/O line of the I/O group x is at level 0." value="0"/>
        <value name="1" caption="The I/O line of the I/O group x is at level 1." value="1"/>
      </value-group>
      <value-group name="S_PIO_LOCKSR__P">
        <value name="0" caption="The I/O line of the I/O group x is not locked." value="0"/>
        <value name="1" caption="The I/O line of the I/O group x is locked." value="1"/>
      </value-group>
      <value-group name="S_PIO_SODR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Sets the data to be driven on the I/O line of I/O group x." value="1"/>
      </value-group>
      <value-group name="S_PIO_CODR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the data to be driven on the I/O line of the I/O group x." value="1"/>
      </value-group>
      <value-group name="S_PIO_ODSR__P">
        <value name="0" caption="The data to be driven on the I/O line of the I/O group x is 0." value="0"/>
        <value name="1" caption="The data to be driven on the I/O line of the I/O group x is 1." value="1"/>
      </value-group>
      <value-group name="S_PIO_IER__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the Input Change interrupt on the I/O line of the I/O group x." value="1"/>
      </value-group>
      <value-group name="S_PIO_IDR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the Input Change interrupt on the I/O line of the I/O group x." value="1"/>
      </value-group>
      <value-group name="S_PIO_IMR__P">
        <value name="0" caption="Input Change interrupt is disabled on the I/O line of the I/O group x." value="0"/>
        <value name="1" caption="Input Change interrupt is enabled on the I/O line of the I/O group x." value="1"/>
      </value-group>
      <value-group name="S_PIO_ISR__P">
        <value name="0" caption="No input change has been detected on the I/O line of the I/O group x since S_PIO_ISRx was last read or since reset." value="0"/>
        <value name="1" caption="At least one input change has been detected on the I/O line of the I/O group since S_PIO_ISRx was last read or since reset." value="1"/>
      </value-group>
      <value-group name="S_PIO_SIONR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Sets the I/O line of the I/O group x in Non-Secure mode." value="1"/>
      </value-group>
      <value-group name="S_PIO_SIOSR__P">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Sets the I/O line of the I/O group x in Secure mode." value="1"/>
      </value-group>
      <value-group name="S_PIO_IOSSR__P">
        <value name="SECURE" caption="The I/O line of the I/O group x is in Secure mode." value="0"/>
        <value name="NON_SECURE" caption="The I/O line of the I/O group x is in Non-Secure mode." value="1"/>
      </value-group>
      <value-group name="S_PIO_IOFR__FPHY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Freezes the following configuration fields of Secure I/O lines if FRZKEY corresponds to 0x494F46 (&quot;IOF&quot; in ASCII):" value="1"/>
      </value-group>
      <value-group name="S_PIO_IOFR__FINT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Freezes the following configuration fields of Secure I/O lines if FRZKEY corresponds to 0x494F46 (&quot;IOF&quot; in ASCII):" value="1"/>
      </value-group>
      <value-group name="S_PIO_IOFR__FRZKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit." value="0x494F46"/>
      </value-group>
      <value-group name="PIO_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x50494F (&quot;PIO&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x50494F (&quot;PIO&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PIO_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x50494F (&quot;PIO&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x50494F (&quot;PIO&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PIO_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." value="0x50494F"/>
      </value-group>
      <value-group name="PIO_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of the PIO_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of the PIO_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="S_PIO_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x50494F (&quot;PIO&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x50494F (&quot;PIO&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="S_PIO_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on secure interrupt registers if WPKEY corresponds to 0x50494F (&quot;PIO&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on secure interrupt registers if WPKEY corresponds to 0x50494F (&quot;PIO&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="S_PIO_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of WPEN. Always reads as 0." value="0x50494F"/>
      </value-group>
      <value-group name="S_PIO_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of the S_PIO_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of the S_PIO_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
    </module>
    <module name="PIT64B" id="44117" version="103" caption="Periodic Interval Timer 64-bit">
      <register-group name="PIT64B" caption="Periodic Interval Timer 64-bit">
        <register name="PIT64B_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="START" caption="Start Timer" mask="0x1" values="PIT64B_CR__START"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x100" values="PIT64B_CR__SWRST"/>
        </register>
        <register name="PIT64B_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="CONT" caption="Continuous Mode" mask="0x1" values="PIT64B_MR__CONT"/>
          <bitfield name="SGCLK" caption="Generic Clock Selection Enable" mask="0x8" values="PIT64B_MR__SGCLK"/>
          <bitfield name="SMOD" caption="Start Mode" mask="0x10" values="PIT64B_MR__SMOD"/>
          <bitfield name="PRESCALER" caption="Prescaler Period" mask="0xF00" values="PIT64B_MR__PRESCALER"/>
        </register>
        <register name="PIT64B_LSBPR" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="LSB Period Register">
          <bitfield name="LSBPERIOD" caption="32 LSB of the Timer Period" mask="0xFFFFFFFF"/>
        </register>
        <register name="PIT64B_MSBPR" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="MSB Period Register">
          <bitfield name="MSBPERIOD" caption="32 MSB of the Timer Period" mask="0xFFFFFFFF"/>
        </register>
        <register name="PIT64B_IER" offset="0x10" rw="W" size="4" atomic-op="set:PIT64B_IMR" caption="Interrupt Enable Register">
          <bitfield name="PERIOD" caption="Elapsed Timer Period Interrupt Enable" mask="0x1"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Enable" mask="0x2"/>
          <bitfield name="SECE" caption="Safety and/or Security Report Interrupt Enable" mask="0x10"/>
        </register>
        <register name="PIT64B_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:PIT64B_IMR" caption="Interrupt Disable Register">
          <bitfield name="PERIOD" caption="Elapsed Timer Period Interrupt Disable" mask="0x1"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Disable" mask="0x2"/>
          <bitfield name="SECE" caption="Safety and/or Security Report Interrupt Disable" mask="0x10"/>
        </register>
        <register name="PIT64B_IMR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="PERIOD" caption="Elapsed Timer Period Interrupt Mask" mask="0x1"/>
          <bitfield name="OVRE" caption="Overrun Error Interrupt Mask" mask="0x2"/>
          <bitfield name="SECE" caption="Safety and/or Security Report Interrupt Mask" mask="0x10"/>
        </register>
        <register name="PIT64B_ISR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="PERIOD" caption="Elapsed Timer Period Status Flag (cleared on read)" mask="0x1" values="PIT64B_ISR__PERIOD"/>
          <bitfield name="OVRE" caption="Overrun Error (cleared on read)" mask="0x2" values="PIT64B_ISR__OVRE"/>
          <bitfield name="SECE" caption="Safety/Security Report (cleared on read)" mask="0x10" values="PIT64B_ISR__SECE"/>
        </register>
        <register name="PIT64B_TLSBR" offset="0x20" rw="R" size="4" initval="0x00000000" caption="Timer LSB Current Value Register">
          <bitfield name="LSBTIMER" caption="Current 32 LSB of the Timer" mask="0xFFFFFFFF"/>
        </register>
        <register name="PIT64B_TMSBR" offset="0x24" rw="R" size="4" initval="0x00000000" caption="Timer MSB Current Value Register">
          <bitfield name="MSBTIMER" caption="Current 32 MSB of the Timer" mask="0xFFFFFFFF"/>
        </register>
        <register name="PIT64B_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="PIT64B_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interruption Enable" mask="0x2" values="PIT64B_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="PIT64B_WPMR__WPCREN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="PIT64B_WPMR__FIRSTE"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="PIT64B_WPMR__WPKEY"/>
        </register>
        <register name="PIT64B_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="PIT64B_WPSR__WPVS"/>
          <bitfield name="CGD" caption="Clock Glitch Detected (cleared on read)" mask="0x2" values="PIT64B_WPSR__CGD"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="PIT64B_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="PIT64B_WPSR__SWE"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0x3000000" values="PIT64B_WPSR__SWETYP"/>
          <bitfield name="ECLASS" caption="Software Error Class (cleared on read)" mask="0x80000000" values="PIT64B_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group name="PIT64B_CR__START">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The timer counter is started for 1 or more periods. If the START command is applied during a non-elapsed timer period, there is no effect. Thus, in Continuous mode, the SWRST command is the only command to stop the PIT64B." value="1"/>
      </value-group>
      <value-group name="PIT64B_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Performs a software reset, clears the configuration and stops any timer period in progress." value="1"/>
      </value-group>
      <value-group name="PIT64B_MR__CONT">
        <value name="0" caption="A single period interrupt is generated from a START command." value="0"/>
        <value name="1" caption="Continuous periodic interrupts are generated after a single START command." value="1"/>
      </value-group>
      <value-group name="PIT64B_MR__SGCLK">
        <value name="0" caption="The prescaler is triggered at each rising edge of &quot;Peripheral clock&quot; and the timer is triggered." value="0"/>
        <value name="1" caption="GCLK clock is selected as clock source of the 8-bit prescaler." value="1"/>
      </value-group>
      <value-group name="PIT64B_MR__SMOD">
        <value name="0" caption="Writing PIT64B_LSBPR does not start the timer period." value="0"/>
        <value name="1" caption="Writing PIT64B_LSBPR starts the timer period." value="1"/>
      </value-group>
      <value-group name="PIT64B_MR__PRESCALER">
        <value name="0" caption="A prescaler divider of 1 is used." value="0"/>
      </value-group>
      <value-group name="PIT64B_ISR__PERIOD">
        <value name="0" caption="No timer rollover occurred since the last read of PIT64B_ISR." value="0"/>
        <value name="1" caption="A timer rollover occurred since the last read of PIT64B_ISR." value="1"/>
      </value-group>
      <value-group name="PIT64B_ISR__OVRE">
        <value name="0" caption="No multiple rollovers occurred since the last read of PIT64B_ISR." value="0"/>
        <value name="1" caption="More than 1 rollover occurred since the last read of PIT64B_ISR." value="1"/>
      </value-group>
      <value-group name="PIT64B_ISR__SECE">
        <value name="0" caption="There is no security report in PIT64B_WPSR since the last read of PIT64B_ISR." value="0"/>
        <value name="1" caption="One security flag is set in PIT64B_WPSR since the last read of PIT64B_ISR." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x504954 (&quot;PIT&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x504954 (&quot;PIT&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x504954 (&quot;PIT&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x504954 (&quot;PIT&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x504954 (&quot;PIT&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x504954 (&quot;PIT&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in PIT64B_WPSR.WPVSRC and the last software control error type is reported in PIT64B_WPSR.SWETYP. The PIT64B_ISR.SECE flag is set at the first error occurring within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in PIT64B_WPSR.WPVSRC and only the first software control error type is reported in PIT64B_WPSR.SWETYP. The PIT64B_ISR.SECE flag is set at the first error occurring within a series." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPCREN, WPITEN and WPEN bits. Always reads as 0." value="0x504954"/>
      </value-group>
      <value-group name="PIT64B_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of the PIT64B_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of the PIT64B_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPSR__CGD">
        <value name="0" caption="The clock monitoring circuitry has not been corrupted since the last read of PIT64B_WPSR. Under normal operating conditions, this bit is always cleared." value="0"/>
        <value name="1" caption="The clock monitoring circuitry has been corrupted since the last read of PIT64B_WPSR. This flag can only be set in case of abnormal clock signal waveform (glitch)." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of PIT64B_WPSR." value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of PIT64B_WPSR. This flag can only be set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of PIT64B_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of PIT64B_WPSR. The field SWETYP details the type of software error; the associated incorrect software access is reported in the field WPVSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="PIT64B_WPSR__SWETYP">
        <value name="READ_WO" caption="A write-only register has been read (warning)." value="0"/>
        <value name="WRITE_RO" caption="A write access has been performed on a read-only register (Warning)." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address (warning)." value="2"/>
        <value name="WEIRD_ACTION" caption="A write access is performed into PIT64B_MR, PIT64B_LSBR, PIT64B_MSBR while the PIT64B is running (abnormal)." value="3"/>
      </value-group>
      <value-group name="PIT64B_WPSR__ECLASS">
        <value name="WARNING" caption="An abnormal access that does not affect system functionality." value="0"/>
        <value name="ERROR" caption="A write access is performed into PIT64B_MR, PIT64B_LSBR, PIT64B_MSBR while the PIT64B is running." value="1"/>
      </value-group>
    </module>
    <module name="PMC" id="44112" version="183MF4" caption="Power Management Controller">
      <register-group name="PMC" caption="Power Management Controller">
        <register name="PMC_SCER" offset="0x0" rw="W" size="4" caption="System Clock Enable Register">
          <bitfield name="PCK0" caption="Programmable Clock 0 Output Enable" mask="0x100" values="PMC_SCER__PCK"/>
          <bitfield name="PCK1" caption="Programmable Clock 1 Output Enable" mask="0x200" values="PMC_SCER__PCK"/>
          <bitfield name="PCK2" caption="Programmable Clock 2 Output Enable" mask="0x400" values="PMC_SCER__PCK"/>
          <bitfield name="PCK3" caption="Programmable Clock 3 Output Enable" mask="0x800" values="PMC_SCER__PCK"/>
          <bitfield name="PCK4" caption="Programmable Clock 4 Output Enable" mask="0x1000" values="PMC_SCER__PCK"/>
          <bitfield name="PCK5" caption="Programmable Clock 5 Output Enable" mask="0x2000" values="PMC_SCER__PCK"/>
          <bitfield name="PCK6" caption="Programmable Clock 6 Output Enable" mask="0x4000" values="PMC_SCER__PCK"/>
          <bitfield name="PCK7" caption="Programmable Clock 7 Output Enable" mask="0x8000" values="PMC_SCER__PCK"/>
        </register>
        <register name="PMC_SCDR" offset="0x4" rw="W" size="4" atomic-op="clear:PMC_SCSR" caption="System Clock Disable Register">
          <bitfield name="PCK0" caption="Programmable Clock 0 Output Disable" mask="0x100" values="PMC_SCDR__PCK"/>
          <bitfield name="PCK1" caption="Programmable Clock 1 Output Disable" mask="0x200" values="PMC_SCDR__PCK"/>
          <bitfield name="PCK2" caption="Programmable Clock 2 Output Disable" mask="0x400" values="PMC_SCDR__PCK"/>
          <bitfield name="PCK3" caption="Programmable Clock 3 Output Disable" mask="0x800" values="PMC_SCDR__PCK"/>
          <bitfield name="PCK4" caption="Programmable Clock 4 Output Disable" mask="0x1000" values="PMC_SCDR__PCK"/>
          <bitfield name="PCK5" caption="Programmable Clock 5 Output Disable" mask="0x2000" values="PMC_SCDR__PCK"/>
          <bitfield name="PCK6" caption="Programmable Clock 6 Output Disable" mask="0x4000" values="PMC_SCDR__PCK"/>
          <bitfield name="PCK7" caption="Programmable Clock 7 Output Disable" mask="0x8000" values="PMC_SCDR__PCK"/>
        </register>
        <register name="PMC_SCSR" offset="0x8" rw="R" size="4" initval="0x00000001" caption="System Clock Status Register">
          <bitfield name="PCK0" caption="Programmable Clock 0 Output Status" mask="0x100" values="PMC_SCSR__PCK"/>
          <bitfield name="PCK1" caption="Programmable Clock 1 Output Status" mask="0x200" values="PMC_SCSR__PCK"/>
          <bitfield name="PCK2" caption="Programmable Clock 2 Output Status" mask="0x400" values="PMC_SCSR__PCK"/>
          <bitfield name="PCK3" caption="Programmable Clock 3 Output Status" mask="0x800" values="PMC_SCSR__PCK"/>
          <bitfield name="PCK4" caption="Programmable Clock 4 Output Status" mask="0x1000" values="PMC_SCSR__PCK"/>
          <bitfield name="PCK5" caption="Programmable Clock 5 Output Status" mask="0x2000" values="PMC_SCSR__PCK"/>
          <bitfield name="PCK6" caption="Programmable Clock 6 Output Status" mask="0x4000" values="PMC_SCSR__PCK"/>
          <bitfield name="PCK7" caption="Programmable Clock 7 Output Status" mask="0x8000" values="PMC_SCSR__PCK"/>
        </register>
        <register name="PMC_PLL_CTRL0" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="PLL Control Register 0">
          <bitfield name="DIVPMC" caption="Divider for PMC" mask="0xFF"/>
          <bitfield name="DIVIO" caption="Divider for PAD" mask="0xFF000"/>
          <bitfield name="ENPLL" caption="Enable PLL" mask="0x10000000" values="PMC_PLL_CTRL0__ENPLL"/>
          <bitfield name="ENPLLCK" caption="Enable PLL Clock for PMC" mask="0x20000000" values="PMC_PLL_CTRL0__ENPLLCK"/>
          <bitfield name="ENIOPLLCK" caption="Enable PLL Clock for IO" mask="0x40000000" values="PMC_PLL_CTRL0__ENIOPLLCK"/>
          <bitfield name="ENLOCK" caption="Enable PLL Lock" mask="0x80000000" values="PMC_PLL_CTRL0__ENLOCK"/>
        </register>
        <register name="PMC_PLL_CTRL1" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="PLL Control Register 1">
          <bitfield name="FRACR" caption="Fractional Loop Divider Setting" mask="0x3FFFFF"/>
          <bitfield name="MUL" caption="Multiplier Factor Value" mask="0xFF000000"/>
        </register>
        <register name="PMC_PLL_SSR" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="PLL Spread Spectrum Register">
          <bitfield name="STEP" caption="Spread Spectrum Step Size" mask="0xFFFF"/>
          <bitfield name="NSTEP" caption="Spread Spectrum Number of Steps" mask="0xFF0000"/>
          <bitfield name="ENSPREAD" caption="Spread Spectrum Enable" mask="0x10000000" values="PMC_PLL_SSR__ENSPREAD"/>
        </register>
        <register name="PMC_PLL_ACR" offset="0x18" rw="RW" size="4" initval="0x00000030" caption="PLL Analog Control Register">
          <bitfield name="CONTROL" caption="PLL CONTROL Value Selection" mask="0xFFF"/>
          <bitfield name="LOCK_THR" caption="PLL Lock Threshold Value Selection" mask="0x70000"/>
          <bitfield name="LOOP_FILTER" caption="LOOP Filter Selection" mask="0x3F000000"/>
        </register>
        <register name="PMC_PLL_UPDT" offset="0x1C" rw="RW" size="4" initval="0x00030000" caption="PLL Update Register">
          <bitfield name="ID" caption="PLL ID" mask="0xF"/>
          <bitfield name="UPDATE" caption="PLL Setting Update (write-only)" mask="0x100" values="PMC_PLL_UPDT__UPDATE"/>
          <bitfield name="STUPTIM" caption="Start-up Time" mask="0x3F0000" values="PMC_PLL_UPDT__STUPTIM"/>
        </register>
        <register name="CKGR_MOR" offset="0x20" rw="RW" size="4" initval="0x00000008" caption="Main Oscillator Register">
          <bitfield name="MOSCXTEN" caption="Main Crystal Oscillator Enable" mask="0x1" values="CKGR_MOR__MOSCXTEN"/>
          <bitfield name="ULP1" caption="ULP Mode 1 Command (write-only)" mask="0x4" values="CKGR_MOR__ULP1"/>
          <bitfield name="MOSCRCEN" caption="Main RC Oscillator Enable" mask="0x8" values="CKGR_MOR__MOSCRCEN"/>
          <bitfield name="ULP2" caption="ULP Mode 2 Command (write-only)" mask="0x80" values="CKGR_MOR__ULP2"/>
          <bitfield name="MOSCXTST" caption="Main Crystal Oscillator Start-up Time" mask="0xFF00"/>
          <bitfield name="KEY" caption="Write Access Password" mask="0xFF0000" values="CKGR_MOR__KEY"/>
          <bitfield name="MOSCSEL" caption="Main Clock Oscillator Selection" mask="0x1000000" values="CKGR_MOR__MOSCSEL"/>
          <bitfield name="CFDEN" caption="Clock Failure Detector Enable" mask="0x2000000" values="CKGR_MOR__CFDEN"/>
          <bitfield name="XT32KFME" caption="32.768 kHz Crystal Oscillator Frequency Monitoring Enable" mask="0x4000000" values="CKGR_MOR__XT32KFME"/>
          <bitfield name="BMCKRST" caption="Bad MCK0 Clock Reset Enable" mask="0x8000000" values="CKGR_MOR__BMCKRST"/>
          <bitfield name="BMCKIC" caption="Bad MCK0 Clock Interrupt" mask="0x10000000" values="CKGR_MOR__BMCKIC"/>
          <bitfield name="AUTOMAINSW" caption="Automatic Main Clock Source Switching" mask="0x20000000" values="CKGR_MOR__AUTOMAINSW"/>
          <bitfield name="AUTOCPUSW" caption="Automatic Processor Clock Source Switching" mask="0x40000000" values="CKGR_MOR__AUTOCPUSW"/>
        </register>
        <register name="CKGR_MCFR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Main Clock Frequency Register">
          <bitfield name="MAINF" caption="Main Clock Frequency" mask="0xFFFF"/>
          <bitfield name="MAINFRDY" caption="Main Clock Frequency Measure Ready" mask="0x10000" values="CKGR_MCFR__MAINFRDY"/>
          <bitfield name="RCMEAS" caption="RC Oscillator Frequency Measure (write-only)" mask="0x100000" values="CKGR_MCFR__RCMEAS"/>
          <bitfield name="CCSS" caption="Counter Clock Source Selection" mask="0x1000000" values="CKGR_MCFR__CCSS"/>
        </register>
        <register name="PMC_CPU_CKR" offset="0x28" rw="RW" size="4" initval="0x00000001" caption="CPU Clock Register">
          <bitfield name="CSS" caption="MCK0 Source Selection" mask="0x3" values="PMC_CPU_CKR__CSS"/>
          <bitfield name="PRES" caption="Processor Clock Prescaler" mask="0x70" values="PMC_CPU_CKR__PRES"/>
          <bitfield name="MDIV" caption="MCK0 Division" mask="0x700" values="PMC_CPU_CKR__MDIV"/>
        </register>
        <register name="PMC_CPU_RATIO" offset="0x2C" rw="RW" size="4" initval="0x0000000F" caption="CPU Clock Ratio Register">
          <bitfield name="RATIO" caption="CPU Clock Ratio" mask="0xF"/>
        </register>
        <register name="PMC_MCR" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="Master Clock Register">
          <bitfield name="ID" caption="Master Clock Index" mask="0xF"/>
          <bitfield name="CMD" caption="Command" mask="0x80" values="PMC_MCR__CMD"/>
          <bitfield name="DIV" caption="Divisor Value" mask="0x700" values="PMC_MCR__DIV"/>
          <bitfield name="CSS" caption="Clock Source Selection" mask="0x1F0000" values="PMC_MCR__CSS"/>
          <bitfield name="EN" caption="Master Clock Enable" mask="0x10000000" values="PMC_MCR__EN"/>
        </register>
        <register name="PMC_XTALF" offset="0x34" rw="RW" size="4" initval="0x00000007" caption="Main XTAL Frequency Register">
          <bitfield name="XTALF" caption="Crystal Frequency" mask="0x7" values="PMC_XTALF__XTALF"/>
        </register>
        <register name="PMC_PCK" offset="0x40" rw="RW" size="4" count="8" initval="0x00000000" caption="Programmable Clock Register x">
          <bitfield name="CSS" caption="Programmable Clock Source Selection" mask="0x1F" values="PMC_PCK__CSS"/>
          <bitfield name="PRES" caption="Programmable Clock Prescaler" mask="0xFF00"/>
        </register>
        <register name="PMC_IER" offset="0x60" rw="W" size="4" atomic-op="set:PMC_IMR" caption="Interrupt Enable Register">
          <bitfield name="MOSCXTS" caption="Main Crystal Oscillator Status Interrupt Enable" mask="0x1"/>
          <bitfield name="MCKRDY" caption="Master Clock 0 Ready Interrupt Enable" mask="0x8"/>
          <bitfield name="PCKRDY0" caption="Programmable Clock Ready 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="PCKRDY1" caption="Programmable Clock Ready 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="PCKRDY2" caption="Programmable Clock Ready 2 Interrupt Enable" mask="0x400"/>
          <bitfield name="PCKRDY3" caption="Programmable Clock Ready 3 Interrupt Enable" mask="0x800"/>
          <bitfield name="PCKRDY4" caption="Programmable Clock Ready 4 Interrupt Enable" mask="0x1000"/>
          <bitfield name="PCKRDY5" caption="Programmable Clock Ready 5 Interrupt Enable" mask="0x2000"/>
          <bitfield name="PCKRDY6" caption="Programmable Clock Ready 6 Interrupt Enable" mask="0x4000"/>
          <bitfield name="PCKRDY7" caption="Programmable Clock Ready 7 Interrupt Enable" mask="0x8000"/>
          <bitfield name="MOSCSELS" caption="Main Clock Source Oscillator Selection Status Interrupt Enable" mask="0x10000"/>
          <bitfield name="MOSCRCS" caption="Main RC Oscillator Status Interrupt Enable" mask="0x20000"/>
          <bitfield name="CFDEV" caption="Clock Failure Detector Event Interrupt Enable" mask="0x40000"/>
          <bitfield name="XT32KERR" caption="32.768 kHz Crystal Oscillator Error Interrupt Enable" mask="0x200000"/>
          <bitfield name="MCKMON" caption="Master Clock 0 Clock Monitor Interrupt Enable" mask="0x800000"/>
          <bitfield name="PLL_INT" caption="PLL Interrupt Enable" mask="0x2000000"/>
          <bitfield name="MCKXRDY" caption="Master Clock x [x=1..4] Ready Interrupt Enable" mask="0x4000000"/>
        </register>
        <register name="PMC_IDR" offset="0x64" rw="W" size="4" atomic-op="clear:PMC_IMR" caption="Interrupt Disable Register">
          <bitfield name="MOSCXTS" caption="Main Crystal Oscillator Status Interrupt Disable" mask="0x1"/>
          <bitfield name="MCKRDY" caption="Master Clock 0 Ready Interrupt Disable" mask="0x8"/>
          <bitfield name="PCKRDY0" caption="Programmable Clock Ready 0 Interrupt Disable" mask="0x100"/>
          <bitfield name="PCKRDY1" caption="Programmable Clock Ready 1 Interrupt Disable" mask="0x200"/>
          <bitfield name="PCKRDY2" caption="Programmable Clock Ready 2 Interrupt Disable" mask="0x400"/>
          <bitfield name="PCKRDY3" caption="Programmable Clock Ready 3 Interrupt Disable" mask="0x800"/>
          <bitfield name="PCKRDY4" caption="Programmable Clock Ready 4 Interrupt Disable" mask="0x1000"/>
          <bitfield name="PCKRDY5" caption="Programmable Clock Ready 5 Interrupt Disable" mask="0x2000"/>
          <bitfield name="PCKRDY6" caption="Programmable Clock Ready 6 Interrupt Disable" mask="0x4000"/>
          <bitfield name="PCKRDY7" caption="Programmable Clock Ready 7 Interrupt Disable" mask="0x8000"/>
          <bitfield name="MOSCSELS" caption="Main Clock Source Oscillator Selection Status Interrupt Disable" mask="0x10000"/>
          <bitfield name="MOSCRCS" caption="Main RC Status Interrupt Disable" mask="0x20000"/>
          <bitfield name="CFDEV" caption="Clock Failure Detector Event Interrupt Disable" mask="0x40000"/>
          <bitfield name="XT32KERR" caption="32.768 kHz Crystal Oscillator Error Interrupt Disable" mask="0x200000"/>
          <bitfield name="MCKMON" caption="Master Clock 0 Clock Monitor Interrupt Disable" mask="0x800000"/>
          <bitfield name="PLL_INT" caption="PLL Interrupt Disable" mask="0x2000000"/>
          <bitfield name="MCKXRDY" caption="Master Clock x [x=1..4] Ready Interrupt Enable" mask="0x4000000"/>
        </register>
        <register name="PMC_SR" offset="0x68" rw="R" size="4" initval="0x00030008" caption="Status Register">
          <bitfield name="MOSCXTS" caption="Main Crystal Oscillator Status" mask="0x1" values="PMC_SR__MOSCXTS"/>
          <bitfield name="MCKRDY" caption="Master Clock 0 Status" mask="0x8" values="PMC_SR__MCKRDY"/>
          <bitfield name="OSCSELS" caption="Timing Domain Slow Clock Oscillator Selection" mask="0x80" values="PMC_SR__OSCSELS"/>
          <bitfield name="PCKRDY0" caption="Programmable Clock Ready Status" mask="0x100" values="PMC_SR__PCKRDY"/>
          <bitfield name="PCKRDY1" caption="Programmable Clock Ready Status" mask="0x200" values="PMC_SR__PCKRDY"/>
          <bitfield name="PCKRDY2" caption="Programmable Clock Ready Status" mask="0x400" values="PMC_SR__PCKRDY"/>
          <bitfield name="PCKRDY3" caption="Programmable Clock Ready Status" mask="0x800" values="PMC_SR__PCKRDY"/>
          <bitfield name="PCKRDY4" caption="Programmable Clock Ready Status" mask="0x1000" values="PMC_SR__PCKRDY"/>
          <bitfield name="PCKRDY5" caption="Programmable Clock Ready Status" mask="0x2000" values="PMC_SR__PCKRDY"/>
          <bitfield name="PCKRDY6" caption="Programmable Clock Ready Status" mask="0x4000" values="PMC_SR__PCKRDY"/>
          <bitfield name="PCKRDY7" caption="Programmable Clock Ready Status" mask="0x8000" values="PMC_SR__PCKRDY"/>
          <bitfield name="MOSCSELS" caption="Main Clock Source Oscillator Selection Status" mask="0x10000" values="PMC_SR__MOSCSELS"/>
          <bitfield name="MOSCRCS" caption="Main RC Oscillator Status" mask="0x20000" values="PMC_SR__MOSCRCS"/>
          <bitfield name="CFDEV" caption="Clock Failure Detector Event" mask="0x40000" values="PMC_SR__CFDEV"/>
          <bitfield name="CFDS" caption="Clock Failure Detector Status" mask="0x80000" values="PMC_SR__CFDS"/>
          <bitfield name="FOS" caption="Clock Failure Detector Fault Output Status" mask="0x100000" values="PMC_SR__FOS"/>
          <bitfield name="XT32KERR" caption="Slow Crystal Oscillator Error" mask="0x200000" values="PMC_SR__XT32KERR"/>
          <bitfield name="MCKMON" caption="Master Clock 0 Clock Monitor Error" mask="0x800000" values="PMC_SR__MCKMON"/>
          <bitfield name="GCLKRDY" caption="GCLK Ready" mask="0x1000000" values="PMC_SR__GCLKRDY"/>
          <bitfield name="PLL_INT" caption="PLL Interrupt Status" mask="0x2000000" values="PMC_SR__PLL_INT"/>
          <bitfield name="MCKXRDY" caption="Master Clock x [x=1..4] Ready Status" mask="0x4000000" values="PMC_SR__MCKXRDY"/>
        </register>
        <register name="PMC_IMR" offset="0x6C" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="MOSCXTS" caption="Main Crystal Oscillator Status Interrupt Mask" mask="0x1"/>
          <bitfield name="MCKRDY" caption="Master Clock 0 Ready Interrupt Mask" mask="0x8"/>
          <bitfield name="PCKRDY0" caption="Programmable Clock Ready 0 Interrupt Mask" mask="0x100"/>
          <bitfield name="PCKRDY1" caption="Programmable Clock Ready 1 Interrupt Mask" mask="0x200"/>
          <bitfield name="PCKRDY2" caption="Programmable Clock Ready 2 Interrupt Mask" mask="0x400"/>
          <bitfield name="PCKRDY3" caption="Programmable Clock Ready 3 Interrupt Mask" mask="0x800"/>
          <bitfield name="PCKRDY4" caption="Programmable Clock Ready 4 Interrupt Mask" mask="0x1000"/>
          <bitfield name="PCKRDY5" caption="Programmable Clock Ready 5 Interrupt Mask" mask="0x2000"/>
          <bitfield name="PCKRDY6" caption="Programmable Clock Ready 6 Interrupt Mask" mask="0x4000"/>
          <bitfield name="PCKRDY7" caption="Programmable Clock Ready 7 Interrupt Mask" mask="0x8000"/>
          <bitfield name="MOSCSELS" caption="Main Clock Source Oscillator Selection Status Interrupt Mask" mask="0x10000"/>
          <bitfield name="MOSCRCS" caption="Main RC Status Interrupt Mask" mask="0x20000"/>
          <bitfield name="CFDEV" caption="Clock Failure Detector Event Interrupt Mask" mask="0x40000"/>
          <bitfield name="XT32KERR" caption="32.768 kHz Crystal Oscillator Error Interrupt Mask" mask="0x200000"/>
          <bitfield name="MCKMON" caption="Master Clock 0 Monitor Error Interrupt Mask" mask="0x800000"/>
          <bitfield name="PLL_INT" caption="PLL Interrupt Mask" mask="0x2000000"/>
          <bitfield name="MCKXRDY" caption="Master Clock x [x=1..4] Ready Interrupt Mask" mask="0x4000000"/>
        </register>
        <register name="PMC_FSMR" offset="0x70" rw="RW" size="4" initval="0x00000000" caption="Fast Startup Mode Register">
          <bitfield name="RTTAL" caption="RTT Alarm Enable" mask="0x10000" values="PMC_FSMR__RTTAL"/>
          <bitfield name="RTCAL" caption="RTC Alarm Enable" mask="0x20000" values="PMC_FSMR__RTCAL"/>
          <bitfield name="USBAL" caption="USB Alarm Enable" mask="0x40000" values="PMC_FSMR__USBAL"/>
          <bitfield name="HSDHC" caption="HSDHC Alarm" mask="0x80000" values="PMC_FSMR__HSDHC"/>
        </register>
        <register name="PMC_WCR" offset="0x74" rw="RW" size="4" initval="0x00000000" caption="Wakeup Control Register">
          <bitfield name="WKPIONB" caption="Wakeup Input Number" mask="0xFF"/>
          <bitfield name="EN" caption="Wakeup Input Enable" mask="0x10000" values="PMC_WCR__EN"/>
          <bitfield name="WIP" caption="Wakeup Input Polarity" mask="0x20000"/>
          <bitfield name="CMD" caption="Command" mask="0x1000000" values="PMC_WCR__CMD"/>
        </register>
        <register name="PMC_FOCR" offset="0x78" rw="W" size="4" caption="Fault Output Clear Register">
          <bitfield name="FOCLR" caption="Fault Output Clear" mask="0x1"/>
        </register>
        <register name="PMC_WPMR" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="PMC_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="PMC_WPMR__WPITEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="PMC_WPMR__WPKEY"/>
        </register>
        <register name="PMC_WPSR" offset="0x84" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="PMC_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
        </register>
        <register name="PMC_PCR" offset="0x88" rw="RW" size="4" initval="0x00000000" caption="Peripheral Control Register">
          <bitfield name="PID" caption="Peripheral ID" mask="0x7F"/>
          <bitfield name="GCLKCSS" caption="Generic Clock Source Selection" mask="0x1F00" values="PMC_PCR__GCLKCSS"/>
          <bitfield name="MCKID" caption="Master Clock Index (Read-only)" mask="0xF0000"/>
          <bitfield name="GCLKDIV" caption="Generic Clock Division Ratio" mask="0xFF00000"/>
          <bitfield name="EN" caption="Enable" mask="0x10000000" values="PMC_PCR__EN"/>
          <bitfield name="GCLKEN" caption="Generic Clock Enable" mask="0x20000000" values="PMC_PCR__GCLKEN"/>
          <bitfield name="CMD" caption="Command" mask="0x80000000" values="PMC_PCR__CMD"/>
        </register>
        <register name="PMC_SLPWK_AIPR" offset="0x90" rw="R" size="4" caption="SleepWalking Activity In Progress Register">
          <bitfield name="AIP" caption="Activity In Progress" mask="0x1" values="PMC_SLPWK_AIPR__AIP"/>
        </register>
        <register name="PMC_SLPWKCR" offset="0x94" rw="RW" size="4" initval="0x00000000" caption="SleepWalking Control Register">
          <bitfield name="PID" caption="Peripheral ID" mask="0x7F"/>
          <bitfield name="CMD" caption="Command" mask="0x1000" values="PMC_SLPWKCR__CMD"/>
          <bitfield name="ASR" caption="Activity Status Register" mask="0x10000" values="PMC_SLPWKCR__ASR"/>
          <bitfield name="SLPWKSR" caption="SleepWalking Sleep Register" mask="0x10000000" values="PMC_SLPWKCR__SLPWKSR"/>
        </register>
        <register name="PMC_MCKLIM" offset="0x9C" rw="RW" size="4" initval="0x00000000" caption="MCK0 Monitor Limits Register">
          <bitfield name="MCK_LOW_IT" caption="MCK0 Monitoring Low IT Limit" mask="0xFF"/>
          <bitfield name="MCK_HIGH_IT" caption="MCK0 Monitoring High IT Limit" mask="0xFF00"/>
          <bitfield name="MCK_LOW_RES" caption="MCK0 Monitoring Low RESET Limit" mask="0xFF0000"/>
          <bitfield name="MCK_HIGH_RES" caption="MCK0 Monitoring High Reset Limit" mask="0xFF000000"/>
        </register>
        <register name="PMC_CSR0" offset="0xA0" rw="R" size="4" initval="0x00000000" caption="Peripheral Clock Status Register 0">
          <bitfield name="PID11" caption="Peripheral Clock 11 Status" mask="0x800" values="PMC_CSR0__PID"/>
          <bitfield name="PID19" caption="Peripheral Clock 19 Status" mask="0x80000" values="PMC_CSR0__PID"/>
          <bitfield name="PID21" caption="Peripheral Clock 21 Status" mask="0x200000" values="PMC_CSR0__PID"/>
          <bitfield name="PID22" caption="Peripheral Clock 22 Status" mask="0x400000" values="PMC_CSR0__PID"/>
          <bitfield name="PID23" caption="Peripheral Clock 23 Status" mask="0x800000" values="PMC_CSR0__PID"/>
          <bitfield name="PID24" caption="Peripheral Clock 24 Status" mask="0x1000000" values="PMC_CSR0__PID"/>
          <bitfield name="PID25" caption="Peripheral Clock 25 Status" mask="0x2000000" values="PMC_CSR0__PID"/>
          <bitfield name="PID27" caption="Peripheral Clock 27 Status" mask="0x8000000" values="PMC_CSR0__PID"/>
          <bitfield name="PID28" caption="Peripheral Clock 28 Status" mask="0x10000000" values="PMC_CSR0__PID"/>
          <bitfield name="PID30" caption="Peripheral Clock 30 Status" mask="0x40000000" values="PMC_CSR0__PID"/>
        </register>
        <register name="PMC_CSR1" offset="0xA4" rw="R" size="4" initval="0x00000000" caption="Peripheral Clock Status Register 1">
          <bitfield name="PID32" caption="Peripheral Clock 32 Status" mask="0x1" values="PMC_CSR1__PID"/>
          <bitfield name="PID33" caption="Peripheral Clock 33 Status" mask="0x2" values="PMC_CSR1__PID"/>
          <bitfield name="PID34" caption="Peripheral Clock 34 Status" mask="0x4" values="PMC_CSR1__PID"/>
          <bitfield name="PID37" caption="Peripheral Clock 37 Status" mask="0x20" values="PMC_CSR1__PID"/>
          <bitfield name="PID38" caption="Peripheral Clock 38 Status" mask="0x40" values="PMC_CSR1__PID"/>
          <bitfield name="PID39" caption="Peripheral Clock 39 Status" mask="0x80" values="PMC_CSR1__PID"/>
          <bitfield name="PID40" caption="Peripheral Clock 40 Status" mask="0x100" values="PMC_CSR1__PID"/>
          <bitfield name="PID41" caption="Peripheral Clock 41 Status" mask="0x200" values="PMC_CSR1__PID"/>
          <bitfield name="PID42" caption="Peripheral Clock 42 Status" mask="0x400" values="PMC_CSR1__PID"/>
          <bitfield name="PID43" caption="Peripheral Clock 43 Status" mask="0x800" values="PMC_CSR1__PID"/>
          <bitfield name="PID44" caption="Peripheral Clock 44 Status" mask="0x1000" values="PMC_CSR1__PID"/>
          <bitfield name="PID45" caption="Peripheral Clock 45 Status" mask="0x2000" values="PMC_CSR1__PID"/>
          <bitfield name="PID46" caption="Peripheral Clock 46 Status" mask="0x4000" values="PMC_CSR1__PID"/>
          <bitfield name="PID47" caption="Peripheral Clock 47 Status" mask="0x8000" values="PMC_CSR1__PID"/>
          <bitfield name="PID48" caption="Peripheral Clock 48 Status" mask="0x10000" values="PMC_CSR1__PID"/>
          <bitfield name="PID49" caption="Peripheral Clock 49 Status" mask="0x20000" values="PMC_CSR1__PID"/>
          <bitfield name="PID51" caption="Peripheral Clock 51 Status" mask="0x80000" values="PMC_CSR1__PID"/>
          <bitfield name="PID52" caption="Peripheral Clock 52 Status" mask="0x100000" values="PMC_CSR1__PID"/>
          <bitfield name="PID55" caption="Peripheral Clock 55 Status" mask="0x800000" values="PMC_CSR1__PID"/>
          <bitfield name="PID56" caption="Peripheral Clock 56 Status" mask="0x1000000" values="PMC_CSR1__PID"/>
          <bitfield name="PID57" caption="Peripheral Clock 57 Status" mask="0x2000000" values="PMC_CSR1__PID"/>
          <bitfield name="PID58" caption="Peripheral Clock 58 Status" mask="0x4000000" values="PMC_CSR1__PID"/>
          <bitfield name="PID60" caption="Peripheral Clock 60 Status" mask="0x10000000" values="PMC_CSR1__PID"/>
          <bitfield name="PID61" caption="Peripheral Clock 61 Status" mask="0x20000000" values="PMC_CSR1__PID"/>
          <bitfield name="PID62" caption="Peripheral Clock 62 Status" mask="0x40000000" values="PMC_CSR1__PID"/>
          <bitfield name="PID63" caption="Peripheral Clock 63 Status" mask="0x80000000" values="PMC_CSR1__PID"/>
        </register>
        <register name="PMC_CSR2" offset="0xA8" rw="R" size="4" initval="0x00000000" caption="Peripheral Clock Status Register 2">
          <bitfield name="PID64" caption="Peripheral Clock 64 Status" mask="0x1" values="PMC_CSR2__PID"/>
          <bitfield name="PID65" caption="Peripheral Clock 65 Status" mask="0x2" values="PMC_CSR2__PID"/>
          <bitfield name="PID66" caption="Peripheral Clock 66 Status" mask="0x4" values="PMC_CSR2__PID"/>
          <bitfield name="PID68" caption="Peripheral Clock 68 Status" mask="0x10" values="PMC_CSR2__PID"/>
          <bitfield name="PID69" caption="Peripheral Clock 69 Status" mask="0x20" values="PMC_CSR2__PID"/>
          <bitfield name="PID70" caption="Peripheral Clock 70 Status" mask="0x40" values="PMC_CSR2__PID"/>
          <bitfield name="PID71" caption="Peripheral Clock 71 Status" mask="0x80" values="PMC_CSR2__PID"/>
          <bitfield name="PID72" caption="Peripheral Clock 72 Status" mask="0x100" values="PMC_CSR2__PID"/>
          <bitfield name="PID73" caption="Peripheral Clock 73 Status" mask="0x200" values="PMC_CSR2__PID"/>
          <bitfield name="PID74" caption="Peripheral Clock 74 Status" mask="0x400" values="PMC_CSR2__PID"/>
          <bitfield name="PID75" caption="Peripheral Clock 75 Status" mask="0x800" values="PMC_CSR2__PID"/>
          <bitfield name="PID77" caption="Peripheral Clock 77 Status" mask="0x2000" values="PMC_CSR2__PID"/>
          <bitfield name="PID78" caption="Peripheral Clock 78 Status" mask="0x4000" values="PMC_CSR2__PID"/>
          <bitfield name="PID79" caption="Peripheral Clock 79 Status" mask="0x8000" values="PMC_CSR2__PID"/>
          <bitfield name="PID80" caption="Peripheral Clock 80 Status" mask="0x10000" values="PMC_CSR2__PID"/>
          <bitfield name="PID81" caption="Peripheral Clock 81 Status" mask="0x20000" values="PMC_CSR2__PID"/>
          <bitfield name="PID82" caption="Peripheral Clock 82 Status" mask="0x40000" values="PMC_CSR2__PID"/>
          <bitfield name="PID83" caption="Peripheral Clock 83 Status" mask="0x80000" values="PMC_CSR2__PID"/>
          <bitfield name="PID84" caption="Peripheral Clock 84 Status" mask="0x100000" values="PMC_CSR2__PID"/>
          <bitfield name="PID85" caption="Peripheral Clock 85 Status" mask="0x200000" values="PMC_CSR2__PID"/>
          <bitfield name="PID86" caption="Peripheral Clock 86 Status" mask="0x400000" values="PMC_CSR2__PID"/>
          <bitfield name="PID87" caption="Peripheral Clock 87 Status" mask="0x800000" values="PMC_CSR2__PID"/>
          <bitfield name="PID88" caption="Peripheral Clock 88 Status" mask="0x1000000" values="PMC_CSR2__PID"/>
          <bitfield name="PID89" caption="Peripheral Clock 89 Status" mask="0x2000000" values="PMC_CSR2__PID"/>
          <bitfield name="PID90" caption="Peripheral Clock 90 Status" mask="0x4000000" values="PMC_CSR2__PID"/>
          <bitfield name="PID91" caption="Peripheral Clock 91 Status" mask="0x8000000" values="PMC_CSR2__PID"/>
          <bitfield name="PID92" caption="Peripheral Clock 92 Status" mask="0x10000000" values="PMC_CSR2__PID"/>
          <bitfield name="PID93" caption="Peripheral Clock 93 Status" mask="0x20000000" values="PMC_CSR2__PID"/>
          <bitfield name="PID94" caption="Peripheral Clock 94 Status" mask="0x40000000" values="PMC_CSR2__PID"/>
          <bitfield name="PID95" caption="Peripheral Clock 95 Status" mask="0x80000000" values="PMC_CSR2__PID"/>
        </register>
        <register name="PMC_CSR3" offset="0xAC" rw="R" size="4" initval="0x00000000" caption="Peripheral Clock Status Register 3">
          <bitfield name="PID96" caption="Peripheral Clock 96 Status" mask="0x1" values="PMC_CSR3__PID"/>
          <bitfield name="PID97" caption="Peripheral Clock 97 Status" mask="0x2" values="PMC_CSR3__PID"/>
          <bitfield name="PID98" caption="Peripheral Clock 98 Status" mask="0x4" values="PMC_CSR3__PID"/>
          <bitfield name="PID104" caption="Peripheral Clock 104 Status" mask="0x100" values="PMC_CSR3__PID"/>
          <bitfield name="PID105" caption="Peripheral Clock 105 Status" mask="0x200" values="PMC_CSR3__PID"/>
          <bitfield name="PID106" caption="Peripheral Clock 106 Status" mask="0x400" values="PMC_CSR3__PID"/>
        </register>
        <register name="PMC_GCSR0" offset="0xC0" rw="R" size="4" initval="0x00000000" caption="Generic Clock Status Register 0">
          <bitfield name="GPID26" caption="Generic Clock 26 Status" mask="0x4000000" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID29" caption="Generic Clock 29 Status" mask="0x20000000" values="PMC_GCSR0__GPID"/>
          <bitfield name="GPID30" caption="Generic Clock 30 Status" mask="0x40000000" values="PMC_GCSR0__GPID"/>
        </register>
        <register name="PMC_GCSR1" offset="0xC4" rw="R" size="4" initval="0x00000000" caption="Generic Clock Status Register 1">
          <bitfield name="GPID33" caption="Generic Clock 33 Status" mask="0x2" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID38" caption="Generic Clock 38 Status" mask="0x40" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID39" caption="Generic Clock 39 Status" mask="0x80" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID40" caption="Generic Clock 40 Status" mask="0x100" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID41" caption="Generic Clock 41 Status" mask="0x200" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID42" caption="Generic Clock 42 Status" mask="0x400" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID43" caption="Generic Clock 43 Status" mask="0x800" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID44" caption="Generic Clock 44 Status" mask="0x1000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID45" caption="Generic Clock 45 Status" mask="0x2000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID46" caption="Generic Clock 46 Status" mask="0x4000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID47" caption="Generic Clock 47 Status" mask="0x8000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID48" caption="Generic Clock 48 Status" mask="0x10000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID49" caption="Generic Clock 49 Status" mask="0x20000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID51" caption="Generic Clock 51 Status" mask="0x80000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID52" caption="Generic Clock 52 Status" mask="0x100000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID53" caption="Generic Clock 53 Status" mask="0x200000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID54" caption="Generic Clock 54 Status" mask="0x400000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID57" caption="Generic Clock 57 Status" mask="0x2000000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID58" caption="Generic Clock 58 Status" mask="0x4000000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID61" caption="Generic Clock 61 Status" mask="0x20000000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID62" caption="Generic Clock 62 Status" mask="0x40000000" values="PMC_GCSR1__GPID"/>
          <bitfield name="GPID63" caption="Generic Clock 63 Status" mask="0x80000000" values="PMC_GCSR1__GPID"/>
        </register>
        <register name="PMC_GCSR2" offset="0xC8" rw="R" size="4" initval="0x00000000" caption="Generic Clock Status Register 2">
          <bitfield name="GPID64" caption="Generic Clock 64 Status" mask="0x1" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID65" caption="Generic Clock 65 Status" mask="0x2" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID66" caption="Generic Clock 66 Status" mask="0x4" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID68" caption="Generic Clock 68 Status" mask="0x10" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID69" caption="Generic Clock 69 Status" mask="0x20" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID70" caption="Generic Clock 70 Status" mask="0x40" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID71" caption="Generic Clock 71 Status" mask="0x80" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID72" caption="Generic Clock 72 Status" mask="0x100" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID73" caption="Generic Clock 73 Status" mask="0x200" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID74" caption="Generic Clock 74 Status" mask="0x400" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID75" caption="Generic Clock 75 Status" mask="0x800" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID78" caption="Generic Clock 78 Status" mask="0x4000" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID79" caption="Generic Clock 79 Status" mask="0x8000" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID80" caption="Generic Clock 80 Status" mask="0x10000" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID81" caption="Generic Clock 81 Status" mask="0x20000" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID82" caption="Generic Clock 82 Status" mask="0x40000" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID84" caption="Generic Clock 84 Status" mask="0x100000" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID85" caption="Generic Clock 85 Status" mask="0x200000" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID88" caption="Generic Clock 88 Status" mask="0x1000000" values="PMC_GCSR2__GPID"/>
          <bitfield name="GPID91" caption="Generic Clock 91 Status" mask="0x8000000" values="PMC_GCSR2__GPID"/>
        </register>
        <register name="PMC_GCSR3" offset="0xCC" rw="R" size="4" initval="0x00000000" caption="Generic Clock Status Register 3">
        </register>
        <register name="PMC_PLL_IER" offset="0xE0" rw="W" size="4" atomic-op="set:PMC_PLL_IMR" caption="PLL Interrupt Enable Register">
          <bitfield name="LOCK0" caption="PLL of Index 0 Lock Interrupt Enable" mask="0x1"/>
          <bitfield name="LOCK1" caption="PLL of Index 1 Lock Interrupt Enable" mask="0x2"/>
          <bitfield name="LOCK2" caption="PLL of Index 2 Lock Interrupt Enable" mask="0x4"/>
          <bitfield name="LOCK3" caption="PLL of Index 3 Lock Interrupt Enable" mask="0x8"/>
          <bitfield name="LOCK4" caption="PLL of Index 4 Lock Interrupt Enable" mask="0x10"/>
          <bitfield name="LOCK5" caption="PLL of Index 5 Lock Interrupt Enable" mask="0x20"/>
          <bitfield name="LOCK6" caption="PLL of Index 6 Lock Interrupt Enable" mask="0x40"/>
          <bitfield name="UNLOCK0" caption="PLL of Index 0 Unlock Interrupt Enable" mask="0x10000"/>
          <bitfield name="UNLOCK1" caption="PLL of Index 1 Unlock Interrupt Enable" mask="0x20000"/>
          <bitfield name="UNLOCK2" caption="PLL of Index 2 Unlock Interrupt Enable" mask="0x40000"/>
          <bitfield name="UNLOCK3" caption="PLL of Index 3 Unlock Interrupt Enable" mask="0x80000"/>
          <bitfield name="UNLOCK4" caption="PLL of Index 4 Unlock Interrupt Enable" mask="0x100000"/>
          <bitfield name="UNLOCK5" caption="PLL of Index 5 Unlock Interrupt Enable" mask="0x200000"/>
          <bitfield name="UNLOCK6" caption="PLL of Index 6 Unlock Interrupt Enable" mask="0x400000"/>
        </register>
        <register name="PMC_PLL_IDR" offset="0xE4" rw="W" size="4" atomic-op="clear:PMC_PLL_IMR" caption="PLL Interrupt Disable Register">
          <bitfield name="LOCK0" caption="PLL of Index 0 Lock Interrupt Disable" mask="0x1"/>
          <bitfield name="LOCK1" caption="PLL of Index 1 Lock Interrupt Disable" mask="0x2"/>
          <bitfield name="LOCK2" caption="PLL of Index 2 Lock Interrupt Disable" mask="0x4"/>
          <bitfield name="LOCK3" caption="PLL of Index 3 Lock Interrupt Disable" mask="0x8"/>
          <bitfield name="LOCK4" caption="PLL of Index 4 Lock Interrupt Disable" mask="0x10"/>
          <bitfield name="LOCK5" caption="PLL of Index 5 Lock Interrupt Disable" mask="0x20"/>
          <bitfield name="LOCK6" caption="PLL of Index 6 Lock Interrupt Disable" mask="0x40"/>
          <bitfield name="UNLOCK0" caption="PLL of Index 0 Unlock Interrupt Disable" mask="0x10000"/>
          <bitfield name="UNLOCK1" caption="PLL of Index 1 Unlock Interrupt Disable" mask="0x20000"/>
          <bitfield name="UNLOCK2" caption="PLL of Index 2 Unlock Interrupt Disable" mask="0x40000"/>
          <bitfield name="UNLOCK3" caption="PLL of Index 3 Unlock Interrupt Disable" mask="0x80000"/>
          <bitfield name="UNLOCK4" caption="PLL of Index 4 Unlock Interrupt Disable" mask="0x100000"/>
          <bitfield name="UNLOCK5" caption="PLL of Index 5 Unlock Interrupt Disable" mask="0x200000"/>
          <bitfield name="UNLOCK6" caption="PLL of Index 6 Unlock Interrupt Disable" mask="0x400000"/>
        </register>
        <register name="PMC_PLL_IMR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="PLL Interrupt Mask Register">
          <bitfield name="LOCK0" caption="PLL of Index 0 Lock Interrupt Mask" mask="0x1"/>
          <bitfield name="LOCK1" caption="PLL of Index 1 Lock Interrupt Mask" mask="0x2"/>
          <bitfield name="LOCK2" caption="PLL of Index 2 Lock Interrupt Mask" mask="0x4"/>
          <bitfield name="LOCK3" caption="PLL of Index 3 Lock Interrupt Mask" mask="0x8"/>
          <bitfield name="LOCK4" caption="PLL of Index 4 Lock Interrupt Mask" mask="0x10"/>
          <bitfield name="LOCK5" caption="PLL of Index 5 Lock Interrupt Mask" mask="0x20"/>
          <bitfield name="LOCK6" caption="PLL of Index 6 Lock Interrupt Mask" mask="0x40"/>
          <bitfield name="UNLOCK0" caption="PLL of Index 0 Unlock Interrupt Mask" mask="0x10000"/>
          <bitfield name="UNLOCK1" caption="PLL of Index 1 Unlock Interrupt Mask" mask="0x20000"/>
          <bitfield name="UNLOCK2" caption="PLL of Index 2 Unlock Interrupt Mask" mask="0x40000"/>
          <bitfield name="UNLOCK3" caption="PLL of Index 3 Unlock Interrupt Mask" mask="0x80000"/>
          <bitfield name="UNLOCK4" caption="PLL of Index 4 Unlock Interrupt Mask" mask="0x100000"/>
          <bitfield name="UNLOCK5" caption="PLL of Index 5 Unlock Interrupt Mask" mask="0x200000"/>
          <bitfield name="UNLOCK6" caption="PLL of Index 6 Unlock Interrupt Mask" mask="0x400000"/>
        </register>
        <register name="PMC_PLL_ISR0" offset="0xEC" rw="R" size="4" initval="0x00000000" caption="PLL Interrupt Status Register 0">
          <bitfield name="LOCK0" caption="PLL of Index 0 Lock Interrupt Status" mask="0x1" values="PMC_PLL_ISR0__LOCK"/>
          <bitfield name="LOCK1" caption="PLL of Index 1 Lock Interrupt Status" mask="0x2" values="PMC_PLL_ISR0__LOCK"/>
          <bitfield name="LOCK2" caption="PLL of Index 2 Lock Interrupt Status" mask="0x4" values="PMC_PLL_ISR0__LOCK"/>
          <bitfield name="LOCK3" caption="PLL of Index 3 Lock Interrupt Status" mask="0x8" values="PMC_PLL_ISR0__LOCK"/>
          <bitfield name="LOCK4" caption="PLL of Index 4 Lock Interrupt Status" mask="0x10" values="PMC_PLL_ISR0__LOCK"/>
          <bitfield name="LOCK5" caption="PLL of Index 5 Lock Interrupt Status" mask="0x20" values="PMC_PLL_ISR0__LOCK"/>
          <bitfield name="LOCK6" caption="PLL of Index 6 Lock Interrupt Status" mask="0x40" values="PMC_PLL_ISR0__LOCK"/>
          <bitfield name="UNLOCK0" caption="PLL of Index 0 Unlock Interrupt Status" mask="0x10000" values="PMC_PLL_ISR0__UNLOCK"/>
          <bitfield name="UNLOCK1" caption="PLL of Index 1 Unlock Interrupt Status" mask="0x20000" values="PMC_PLL_ISR0__UNLOCK"/>
          <bitfield name="UNLOCK2" caption="PLL of Index 2 Unlock Interrupt Status" mask="0x40000" values="PMC_PLL_ISR0__UNLOCK"/>
          <bitfield name="UNLOCK3" caption="PLL of Index 3 Unlock Interrupt Status" mask="0x80000" values="PMC_PLL_ISR0__UNLOCK"/>
          <bitfield name="UNLOCK4" caption="PLL of Index 4 Unlock Interrupt Status" mask="0x100000" values="PMC_PLL_ISR0__UNLOCK"/>
          <bitfield name="UNLOCK5" caption="PLL of Index 5 Unlock Interrupt Status" mask="0x200000" values="PMC_PLL_ISR0__UNLOCK"/>
          <bitfield name="UNLOCK6" caption="PLL of Index 6 Unlock Interrupt Status" mask="0x400000" values="PMC_PLL_ISR0__UNLOCK"/>
        </register>
        <register name="PMC_PLL_ISR1" offset="0xF0" rw="R" size="4" initval="0x00000000" caption="PLL Interrupt Status Register 1">
          <bitfield name="UDR0" caption="PLLx Underflow" mask="0x1" values="PMC_PLL_ISR1__UDR"/>
          <bitfield name="UDR1" caption="PLLx Underflow" mask="0x2" values="PMC_PLL_ISR1__UDR"/>
          <bitfield name="UDR2" caption="PLLx Underflow" mask="0x4" values="PMC_PLL_ISR1__UDR"/>
          <bitfield name="UDR3" caption="PLLx Underflow" mask="0x8" values="PMC_PLL_ISR1__UDR"/>
          <bitfield name="UDR4" caption="PLLx Underflow" mask="0x10" values="PMC_PLL_ISR1__UDR"/>
          <bitfield name="UDR5" caption="PLLx Underflow" mask="0x20" values="PMC_PLL_ISR1__UDR"/>
          <bitfield name="UDR6" caption="PLLx Underflow" mask="0x40" values="PMC_PLL_ISR1__UDR"/>
          <bitfield name="OVR0" caption="PLLx Overflow" mask="0x10000" values="PMC_PLL_ISR1__OVR"/>
          <bitfield name="OVR1" caption="PLLx Overflow" mask="0x20000" values="PMC_PLL_ISR1__OVR"/>
          <bitfield name="OVR2" caption="PLLx Overflow" mask="0x40000" values="PMC_PLL_ISR1__OVR"/>
          <bitfield name="OVR3" caption="PLLx Overflow" mask="0x80000" values="PMC_PLL_ISR1__OVR"/>
          <bitfield name="OVR4" caption="PLLx Overflow" mask="0x100000" values="PMC_PLL_ISR1__OVR"/>
          <bitfield name="OVR5" caption="PLLx Overflow" mask="0x200000" values="PMC_PLL_ISR1__OVR"/>
          <bitfield name="OVR6" caption="PLLx Overflow" mask="0x400000" values="PMC_PLL_ISR1__OVR"/>
        </register>
      </register-group>
      <value-group name="PMC_SCER__PCK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding Programmable Clock output." value="1"/>
      </value-group>
      <value-group name="PMC_SCDR__PCK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding Programmable Clock output." value="1"/>
      </value-group>
      <value-group name="PMC_SCSR__PCK">
        <value name="0" caption="The corresponding Programmable Clock output is disabled." value="0"/>
        <value name="1" caption="The corresponding Programmable Clock output is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_CTRL0__ENPLL">
        <value name="0" caption="The PLL is off." value="0"/>
        <value name="1" caption="The PLL is on." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_CTRL0__ENPLLCK">
        <value name="0" caption="The clock generated by the PLL is not send to the IP_Acronym." value="0"/>
        <value name="1" caption="The clock generated by the PLL is sent to the IP_Acronym." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_CTRL0__ENIOPLLCK">
        <value name="0" caption="The clock generated by the PLL is not send to the IO." value="0"/>
        <value name="1" caption="The clock generated by the PLL is sent to the IO." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_CTRL0__ENLOCK">
        <value name="0" caption="The lock signal sent by the PLL is ignored. The PLL is considered as locked once the start-up time defined by PMC_PLL_UPDT.STUPTIM has elapsed." value="0"/>
        <value name="1" caption="The PLL is considered as locked once the start-up time defined by PMC_PLL_UPDT.STUPTIM has elapsed and the lock signal sent by the PLL has risen." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_SSR__ENSPREAD">
        <value name="0" caption="The spread spectrum is not applied to the PLL." value="0"/>
        <value name="1" caption="The spread spectrum is applied to the PLL." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_UPDT__UPDATE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The PLL configuration written in PMC_PLL_CTRL0 and PMC_PLL_CTRL1 are applied to the PLL defined by the last ID written in the PMC_PLL_CTRL0 register." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_UPDT__STUPTIM">
        <value name="0" caption="Only the lock of the PLL is considered to know the lock status of the PLL. If the lock of the PLL is not enabled, the lock never rises." value="0"/>
      </value-group>
      <value-group name="CKGR_MOR__MOSCXTEN">
        <value name="0" caption="The main crystal oscillator is disabled." value="0"/>
        <value name="1" caption="The main crystal oscillator is enabled or in bypass." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__ULP1">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Puts the device in ULP mode 1." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__MOSCRCEN">
        <value name="0" caption="The main RC oscillator is disabled." value="0"/>
        <value name="1" caption="The main RC oscillator is enabled." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__ULP2">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the device to enter ULP mode 2. ULP mode 2 is entered when the processor WFE instruction is executed." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__KEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation. Always reads as 0." value="0x37"/>
      </value-group>
      <value-group name="CKGR_MOR__MOSCSEL">
        <value name="RC" caption="The main RC oscillator is selected." value="0"/>
        <value name="XT" caption="The main crystal oscillator is selected." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__CFDEN">
        <value name="0" caption="The clock failure detector is disabled." value="0"/>
        <value name="1" caption="The clock failure detector is enabled." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__XT32KFME">
        <value name="0" caption="The 32.768 kHz crystal oscillator frequency monitoring is disabled." value="0"/>
        <value name="1" caption="The 32.768 kHz crystal oscillator frequency monitoring is enabled." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__BMCKRST">
        <value name="0" caption="An MCK0 clock failure detection cannot reset the system." value="0"/>
        <value name="1" caption="An MCK0 clock failure detection can reset the system if the reset controller is configured accordingly." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__BMCKIC">
        <value name="0" caption="An MCK0 clock failure has no effect on the Interrupt Controller." value="0"/>
        <value name="1" caption="An MCK0 clock failure detection sends an interrupt signal to the Interrupt Controller." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__AUTOMAINSW">
        <value name="0" caption="A main crystal oscillator failure detection has no effect on the main clock source selection." value="0"/>
        <value name="1" caption="If a main crystal oscillator failure is detected, the main clock source selection automatically switches to the main RC." value="1"/>
      </value-group>
      <value-group name="CKGR_MOR__AUTOCPUSW">
        <value name="0" caption="A main crystal oscillator failure detection has no effect on the processor clock source selection." value="0"/>
        <value name="1" caption="If a main crystal oscillator failure is detected, the processor clock source selection automatically switches to the main clock." value="1"/>
      </value-group>
      <value-group name="CKGR_MCFR__MAINFRDY">
        <value name="0" caption="MAINF value is not valid or the measured oscillator is disabled or a measure has just been started by means of RCMEAS." value="0"/>
        <value name="1" caption="The measured oscillator has been enabled previously and MAINF value is available." value="1"/>
      </value-group>
      <value-group name="CKGR_MCFR__RCMEAS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Restarts measuring of the frequency of MAINCK. MAINF carries the new frequency as soon as a low-to-high transition occurs on the MAINFRDY flag." value="1"/>
      </value-group>
      <value-group name="CKGR_MCFR__CCSS">
        <value name="0" caption="The measured clock of the MAINF counter is the main RC oscillator." value="0"/>
        <value name="1" caption="The measured clock of the MAINF counter is the main crystal oscillator." value="1"/>
      </value-group>
      <value-group name="PMC_CPU_CKR__CSS">
        <value name="SLOW_CLK" caption="MD_SLCK is selected" value="0"/>
        <value name="MAIN_CLK" caption="MAINCK is selected" value="1"/>
        <value name="CPUPLLCK" caption="CPUPLLCK is selected" value="2"/>
        <value name="SYSPLLCK" caption="SYSPLLCK is selected" value="3"/>
      </value-group>
      <value-group name="PMC_CPU_CKR__PRES">
        <value name="CLK_1" caption="Selected clock" value="0"/>
        <value name="CLK_2" caption="Selected clock divided by 2" value="1"/>
        <value name="CLK_4" caption="Selected clock divided by 4" value="2"/>
        <value name="CLK_8" caption="Selected clock divided by 8" value="3"/>
        <value name="CLK_16" caption="Selected clock divided by 16" value="4"/>
        <value name="CLK_32" caption="Selected clock divided by 32" value="5"/>
        <value name="CLK_64" caption="Selected clock divided by 64" value="6"/>
        <value name="CLK_3" caption="Selected clock divided by 3" value="7"/>
      </value-group>
      <value-group name="PMC_CPU_CKR__MDIV">
        <value name="EQ_PCK" caption="MCK0 is FCLK divided by 1." value="0"/>
        <value name="PCK_DIV2" caption="MCK0 is FCLK divided by 2." value="1"/>
        <value name="PCK_DIV4" caption="MCK0 is FCLK divided by 4." value="2"/>
        <value name="PCK_DIV3" caption="MCK0 is FCLK divided by 3." value="3"/>
        <value name="PCK_DIV5" caption="MCK0 is FCLK divided by 5." value="4"/>
      </value-group>
      <value-group name="PMC_MCR__CMD">
        <value name="0" caption="Read mode." value="0"/>
        <value name="1" caption="Write mode." value="1"/>
      </value-group>
      <value-group name="PMC_MCR__DIV">
        <value name="MASTER_DIV1" caption="Selected clock divided by 1" value="0"/>
        <value name="MASTER_DIV2" caption="Selected clock divided by 2" value="1"/>
        <value name="MASTER_DIV4" caption="Selected clock divided by 4" value="2"/>
        <value name="MASTER_DIV8" caption="Selected clock divided by 8" value="3"/>
        <value name="MASTER_DIV16" caption="Selected clock divided by 16" value="4"/>
        <value name="MASTER_DIV32" caption="Selected clock divided by 32" value="5"/>
        <value name="MASTER_DIV64" caption="Selected clock divided by 64" value="6"/>
        <value name="MASTER_DIV3" caption="Selected clock divided by 3" value="7"/>
      </value-group>
      <value-group name="PMC_MCR__CSS">
        <value name="MD_SLOW_CLK" caption="MD_SLCK is selected" value="0"/>
        <value name="TD_SLOW_CLOCK" caption="TD_SLCK is selected" value="1"/>
        <value name="MAINCK" caption="MAINCK is selected" value="2"/>
        <value name="MCK0" caption="MCK0 is selected" value="3"/>
        <value name="SYSPLL" caption="SYSPLL is selected" value="5"/>
        <value name="DDRPLL" caption="DDRPLL is selected" value="6"/>
        <value name="IMGPLL" caption="IMGPLL is selected" value="7"/>
        <value name="BAUDPLL" caption="BAUDPLL is selected" value="8"/>
        <value name="AUDIOPLL" caption="AUDIOPLL is selected" value="9"/>
        <value name="ETHPLL" caption="ETHPLL is selected" value="10"/>
      </value-group>
      <value-group name="PMC_MCR__EN">
        <value name="0" caption="The corresponding MCKx is disabled." value="0"/>
        <value name="1" caption="The corresponding MCKx is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_XTALF__XTALF">
        <value name="F16M" caption="The main crystal frequency is 16 MHz." value="0"/>
        <value name="F20M" caption="The main crystal frequency is 20 MHz." value="2"/>
        <value name="F24M" caption="The main crystal frequency is 24 MHz." value="3"/>
        <value name="F32M" caption="The main crystal frequency is 32 MHz." value="5"/>
      </value-group>
      <value-group name="PMC_PCK__CSS">
        <value name="MD_SLOW_CLK" caption="MD_SLCK is selected" value="0"/>
        <value name="TD_SLOW_CLOCK" caption="TD_SLCK is selected" value="1"/>
        <value name="MAINCK" caption="MAINCK is selected" value="2"/>
        <value name="MCK0" caption="MCK0 is selected" value="3"/>
        <value name="SYSPLL" caption="SYSPLL is selected." value="5"/>
        <value name="DDRPLL" caption="DDRPLL is selected." value="6"/>
        <value name="IMGPLL" caption="IMGPLL is selected." value="7"/>
        <value name="BAUDPLL" caption="BAUDPLL is selected." value="8"/>
        <value name="AUDIOPLL" caption="AUDIOPLL is selected." value="9"/>
        <value name="ETHPLL" caption="ETHPLL is selected." value="10"/>
      </value-group>
      <value-group name="PMC_SR__MOSCXTS">
        <value name="0" caption="Main crystal oscillator is not stabilized." value="0"/>
        <value name="1" caption="Main crystal oscillator is stabilized." value="1"/>
      </value-group>
      <value-group name="PMC_SR__MCKRDY">
        <value name="0" caption="Master Clock 0 is not ready." value="0"/>
        <value name="1" caption="Master Clock 0 is ready." value="1"/>
      </value-group>
      <value-group name="PMC_SR__OSCSELS">
        <value name="0" caption="Embedded slow RC oscillator is selected." value="0"/>
        <value name="1" caption="32.768 kHz crystal oscillator is selected." value="1"/>
      </value-group>
      <value-group name="PMC_SR__PCKRDY">
        <value name="0" caption="Programmable Clock x is not ready." value="0"/>
        <value name="1" caption="Programmable Clock x is ready." value="1"/>
      </value-group>
      <value-group name="PMC_SR__MOSCSELS">
        <value name="0" caption="Selection is in progress." value="0"/>
        <value name="1" caption="Selection is done." value="1"/>
      </value-group>
      <value-group name="PMC_SR__MOSCRCS">
        <value name="0" caption="Main RC oscillator is not stabilized." value="0"/>
        <value name="1" caption="Main RC oscillator is stabilized." value="1"/>
      </value-group>
      <value-group name="PMC_SR__CFDEV">
        <value name="0" caption="No clock failure detection of the main crystal oscillator clock has occurred since the last read of PMC_SR." value="0"/>
        <value name="1" caption="At least one clock failure detection of the main crystal oscillator clock has occurred since the last read of PMC_SR." value="1"/>
      </value-group>
      <value-group name="PMC_SR__CFDS">
        <value name="0" caption="A clock failure of the main crystal oscillator clock is not detected." value="0"/>
        <value name="1" caption="A clock failure of the main crystal oscillator clock is detected." value="1"/>
      </value-group>
      <value-group name="PMC_SR__FOS">
        <value name="0" caption="The fault output of the clock failure detector is inactive." value="0"/>
        <value name="1" caption="The fault output of the clock failure detector is active. This status is cleared by writing a '1' to FOCLR in PMC_FOCR." value="1"/>
      </value-group>
      <value-group name="PMC_SR__XT32KERR">
        <value name="0" caption="The frequency of the 32.768 kHz crystal oscillator is correct (32.768 kHz \xb1 1%) or the monitoring is disabled." value="0"/>
        <value name="1" caption="The frequency of the 32.768 kHz crystal oscillator is incorrect or has been incorrect for an elapsed period of time since the monitoring has been enabled." value="1"/>
      </value-group>
      <value-group name="PMC_SR__MCKMON">
        <value name="0" caption="The Master Clock 0 is correct or the CPU clock monitor is disabled." value="0"/>
        <value name="1" caption="The Master Clock 0 is incorrect or has been incorrect for an elapsed period of time since the monitoring has been enabled." value="1"/>
      </value-group>
      <value-group name="PMC_SR__GCLKRDY">
        <value name="0" caption="A GCLK is not ready to use (clock switching in progress)." value="0"/>
        <value name="1" caption="All GCLKs are switched to their selected source clock and ready to use." value="1"/>
      </value-group>
      <value-group name="PMC_SR__PLL_INT">
        <value name="0" caption="No PLL interrupt has occurred." value="0"/>
        <value name="1" caption="A PLL interrupt has occurred. PLL interrupt is defined by the configuration of the PMC_IMR register." value="1"/>
      </value-group>
      <value-group name="PMC_SR__MCKXRDY">
        <value name="0" caption="At least one Master Clock is not established." value="0"/>
        <value name="1" caption="AlL Master Clocks are established." value="1"/>
      </value-group>
      <value-group name="PMC_FSMR__RTTAL">
        <value name="0" caption="The RTT alarm has no effect on the IP_Acronym." value="0"/>
        <value name="1" caption="The RTT alarm enables a fast restart signal to the IP_Acronym." value="1"/>
      </value-group>
      <value-group name="PMC_FSMR__RTCAL">
        <value name="0" caption="The RTC alarm has no effect on the IP_Acronym." value="0"/>
        <value name="1" caption="The RTC alarm enables a fast restart signal to the IP_Acronym." value="1"/>
      </value-group>
      <value-group name="PMC_FSMR__USBAL">
        <value name="0" caption="The USB alarm has no effect on the IP_Acronym." value="0"/>
        <value name="1" caption="The USB alarm enables a fast restart signal to the IP_Acronym." value="1"/>
      </value-group>
      <value-group name="PMC_FSMR__HSDHC">
        <value name="0" caption="The HSDHC alarm has no effect on the PMC." value="0"/>
        <value name="1" caption="The HSDHC alarm enables a fast restart signal to the PMC." value="1"/>
      </value-group>
      <value-group name="PMC_WCR__EN">
        <value name="0" caption="The selected wakeup input has no effect on the IP_Acronym." value="0"/>
        <value name="1" caption="The selected wakeup input enables a fast restart signal to the IP_Acronym." value="1"/>
      </value-group>
      <value-group name="PMC_WCR__CMD">
        <value name="0" caption="Read mode." value="0"/>
        <value name="1" caption="Write mode." value="1"/>
      </value-group>
      <value-group name="PMC_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x504D43 (&quot;PMC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x504D43 (&quot;PMC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PMC_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x504D43 (&quot;PMC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x504D43 (&quot;PMC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="PMC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." value="0x504D43"/>
      </value-group>
      <value-group name="PMC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of the PMC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of the PMC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="PMC_PCR__GCLKCSS">
        <value name="MD_SLOW_CLK" caption="MD_SLCK is selected" value="0"/>
        <value name="TD_SLOW_CLOCK" caption="TD_SLCK is selected" value="1"/>
        <value name="MAINCK" caption="MAINCK is selected" value="2"/>
        <value name="MCK0" caption="MCK0 is selected" value="3"/>
        <value name="SYSPLL" caption="SYSPLL is selected." value="5"/>
        <value name="DDRPLL" caption="DDRPLL is selected." value="6"/>
        <value name="IMGPLL" caption="IMGPLL is selected." value="7"/>
        <value name="BAUDPLL" caption="BAUDPLL is selected." value="8"/>
        <value name="AUDIOPLL" caption="AUDIOPLL is selected." value="9"/>
        <value name="ETHPLL" caption="ETHPLL is selected." value="10"/>
      </value-group>
      <value-group name="PMC_PCR__EN">
        <value name="0" caption="Selected Peripheral clock is disabled." value="0"/>
        <value name="1" caption="Selected Peripheral clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_PCR__GCLKEN">
        <value name="0" caption="The selected generic clock is disabled." value="0"/>
        <value name="1" caption="The selected generic clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_PCR__CMD">
        <value name="0" caption="Read mode." value="0"/>
        <value name="1" caption="Write mode." value="1"/>
      </value-group>
      <value-group name="PMC_SLPWK_AIPR__AIP">
        <value name="0" caption="There is no activity on peripherals. The asynchronous partial wakeup (SleepWalking) function can be activated on one or more peripherals. The device can enter ULP mode 1 or 2." value="0"/>
        <value name="1" caption="One or more peripherals are currently active. The device must not enter ULP mode 1 or 2 if the asynchronous partial wakeup is enabled for one of the following PIDs: FLEXCOMx, and ADCC." value="1"/>
      </value-group>
      <value-group name="PMC_SLPWKCR__CMD">
        <value name="0" caption="Read mode." value="0"/>
        <value name="1" caption="Write mode." value="1"/>
      </value-group>
      <value-group name="PMC_SLPWKCR__ASR">
        <value name="0" caption="The peripheral x is not currently active; the asynchronous partial wakeup (SleepWalking) function can be activated." value="0"/>
        <value name="1" caption="The peripheral x is currently active; the asynchronous partial wakeup (SleepWalking) function must not be activated." value="1"/>
      </value-group>
      <value-group name="PMC_SLPWKCR__SLPWKSR">
        <value name="0" caption="The asynchronous partial wakeup (SleepWalking) function of the peripheral is disabled." value="0"/>
        <value name="1" caption="The asynchronous partial wakeup (SleepWalking) function of the peripheral is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_CSR0__PID">
        <value name="0" caption="The corresponding peripheral clock is disabled." value="0"/>
        <value name="1" caption="The corresponding peripheral clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_CSR1__PID">
        <value name="0" caption="The corresponding peripheral clock is disabled." value="0"/>
        <value name="1" caption="The corresponding peripheral clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_CSR2__PID">
        <value name="0" caption="The corresponding peripheral clock is disabled." value="0"/>
        <value name="1" caption="The corresponding peripheral clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_CSR3__PID">
        <value name="0" caption="The corresponding peripheral clock is disabled." value="0"/>
        <value name="1" caption="The corresponding peripheral clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_GCSR0__GPID">
        <value name="0" caption="The corresponding Generic clock is disabled." value="0"/>
        <value name="1" caption="The corresponding Generic clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_GCSR1__GPID">
        <value name="0" caption="The corresponding Generic clock is disabled." value="0"/>
        <value name="1" caption="The corresponding Generic clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_GCSR2__GPID">
        <value name="0" caption="The corresponding Generic clock is disabled." value="0"/>
        <value name="1" caption="The corresponding Generic clock is enabled." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_ISR0__LOCK">
        <value name="0" caption="PLLx is not locked." value="0"/>
        <value name="1" caption="PLLx is locked." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_ISR0__UNLOCK">
        <value name="0" caption="PLL is not unlocked." value="0"/>
        <value name="1" caption="PLLx is unlocked. To know the unlock type, the PMC_PISR1 register can be read." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_ISR1__UDR">
        <value name="0" caption="PLL is not in underflow state." value="0"/>
        <value name="1" caption="PLL encountered an underflow." value="1"/>
      </value-group>
      <value-group name="PMC_PLL_ISR1__OVR">
        <value name="0" caption="PLL is not in overflow state." value="0"/>
        <value name="1" caption="PLL encountered an overflow." value="1"/>
      </value-group>
    </module>
    <module name="PWM" id="6343" version="802" caption="Pulse Width Modulation Controller">
      <register-group name="PWM_CH_NUM" size="0x20">
        <register name="PWM_CMR" offset="0x0" rw="RW" size="4" initval="0x0" caption="PWM Channel Mode Register ">
          <bitfield name="CPRE" caption="Channel Prescaler" mask="0xF" values="PWM_CMR__CPRE"/>
          <bitfield name="CALG" caption="Channel Alignment" mask="0x100" values="PWM_CMR__CALG"/>
          <bitfield name="CPOL" caption="Channel Polarity" mask="0x200" values="PWM_CMR__CPOL"/>
          <bitfield name="CES" caption="Counter Event Selection" mask="0x400" values="PWM_CMR__CES"/>
          <bitfield name="UPDS" caption="Update Selection" mask="0x800" values="PWM_CMR__UPDS"/>
          <bitfield name="DPOLI" caption="Disabled Polarity Inverted" mask="0x1000" values="PWM_CMR__DPOLI"/>
          <bitfield name="TCTS" caption="Timer Counter Trigger Selection" mask="0x2000" values="PWM_CMR__TCTS"/>
          <bitfield name="DTE" caption="Dead-Time Generator Enable" mask="0x10000" values="PWM_CMR__DTE"/>
          <bitfield name="DTHI" caption="Dead-Time PWMHx Output Inverted" mask="0x20000" values="PWM_CMR__DTHI"/>
          <bitfield name="DTLI" caption="Dead-Time PWMLx Output Inverted" mask="0x40000" values="PWM_CMR__DTLI"/>
          <bitfield name="PPM" caption="Push-Pull Mode" mask="0x80000" values="PWM_CMR__PPM"/>
        </register>
        <register name="PWM_CDTY" offset="0x4" rw="RW" size="4" initval="0x0" caption="PWM Channel Duty Cycle Register ">
          <bitfield name="CDTY" caption="Channel Duty-Cycle" mask="0xFFFFFF"/>
        </register>
        <register name="PWM_CDTYUPD" offset="0x8" rw="W" size="4" caption="PWM Channel Duty Cycle Update Register ">
          <bitfield name="CDTYUPD" caption="Channel Duty-Cycle Update" mask="0xFFFFFF"/>
        </register>
        <register name="PWM_CPRD" offset="0xC" rw="RW" size="4" initval="0x0" caption="PWM Channel Period Register ">
          <bitfield name="CPRD" caption="Channel Period" mask="0xFFFFFF"/>
        </register>
        <register name="PWM_CPRDUPD" offset="0x10" rw="W" size="4" caption="PWM Channel Period Update Register ">
          <bitfield name="CPRDUPD" caption="Channel Period Update" mask="0xFFFFFF"/>
        </register>
        <register name="PWM_CCNT" offset="0x14" rw="R" size="4" initval="0x0" caption="PWM Channel Counter Register ">
          <bitfield name="CNT" caption="Channel Counter Register" mask="0xFFFFFF"/>
        </register>
        <register name="PWM_DT" offset="0x18" rw="RW" size="4" initval="0x0" caption="PWM Channel Dead Time Register ">
          <bitfield name="DTH" caption="Dead-Time Value for PWMHx Output" mask="0xFFFF"/>
          <bitfield name="DTL" caption="Dead-Time Value for PWMLx Output" mask="0xFFFF0000"/>
        </register>
        <register name="PWM_DTUPD" offset="0x1C" rw="W" size="4" caption="PWM Channel Dead Time Update Register ">
          <bitfield name="DTHUPD" caption="Dead-Time Value Update for PWMHx Output" mask="0xFFFF"/>
          <bitfield name="DTLUPD" caption="Dead-Time Value Update for PWMLx Output" mask="0xFFFF0000"/>
        </register>
      </register-group>
      <register-group name="PWM_CMP" size="0x10">
        <register name="PWM_CMPV" offset="0x0" rw="RW" size="4" initval="0x0" caption="PWM Comparison x Value Register">
          <bitfield name="CV" caption="Comparison Value" mask="0xFFFFFF"/>
          <bitfield name="CVM" caption="Comparison Value Mode" mask="0x1000000" values="PWM_CMPV__CVM"/>
        </register>
        <register name="PWM_CMPVUPD" offset="0x4" rw="W" size="4" caption="PWM Comparison x Value Update Register">
          <bitfield name="CVUPD" caption="Comparison Value Update" mask="0xFFFFFF"/>
          <bitfield name="CVMUPD" caption="Comparison Value Mode Update" mask="0x1000000" values="PWM_CMPVUPD__CVMUPD"/>
        </register>
        <register name="PWM_CMPM" offset="0x8" rw="RW" size="4" initval="0x0" caption="PWM Comparison x Mode Register">
          <bitfield name="CEN" caption="Comparison Enable" mask="0x1" values="PWM_CMPM__CEN"/>
          <bitfield name="CTR" caption="Comparison Trigger" mask="0xF0"/>
          <bitfield name="CPR" caption="Comparison Period" mask="0xF00"/>
          <bitfield name="CPRCNT" caption="Comparison Period Counter" mask="0xF000"/>
          <bitfield name="CUPR" caption="Comparison Update Period" mask="0xF0000"/>
          <bitfield name="CUPRCNT" caption="Comparison Update Period Counter" mask="0xF00000"/>
        </register>
        <register name="PWM_CMPMUPD" offset="0xC" rw="W" size="4" caption="PWM Comparison x Mode Update Register">
          <bitfield name="CENUPD" caption="Comparison Enable Update" mask="0x1" values="PWM_CMPMUPD__CENUPD"/>
          <bitfield name="CTRUPD" caption="Comparison Trigger Update" mask="0xF0"/>
          <bitfield name="CPRUPD" caption="Comparison Period Update" mask="0xF00"/>
          <bitfield name="CUPRUPD" caption="Comparison Update Period Update" mask="0xF0000"/>
        </register>
      </register-group>
      <register-group name="PWM" caption="Pulse Width Modulation Controller">
        <register name="PWM_CLK" offset="0x0" rw="RW" size="4" initval="0x0" caption="PWM Clock Register">
          <bitfield name="DIVA" caption="CLKA Divide Factor" mask="0xFF" values="PWM_CLK__DIVA"/>
          <bitfield name="PREA" caption="CLKA Source Clock Selection" mask="0xF00" values="PWM_CLK__PREA"/>
          <bitfield name="DIVB" caption="CLKB Divide Factor" mask="0xFF0000" values="PWM_CLK__DIVB"/>
          <bitfield name="PREB" caption="CLKB Source Clock Selection" mask="0xF000000" values="PWM_CLK__PREB"/>
        </register>
        <register name="PWM_ENA" offset="0x4" rw="W" size="4" caption="PWM Enable Register">
          <bitfield name="CHID0" caption="Channel ID" mask="0x1" values="PWM_ENA__CHID"/>
          <bitfield name="CHID1" caption="Channel ID" mask="0x2" values="PWM_ENA__CHID"/>
          <bitfield name="CHID2" caption="Channel ID" mask="0x4" values="PWM_ENA__CHID"/>
          <bitfield name="CHID3" caption="Channel ID" mask="0x8" values="PWM_ENA__CHID"/>
        </register>
        <register name="PWM_DIS" offset="0x8" rw="W" size="4" atomic-op="clear:PWM_SR" caption="PWM Disable Register">
          <bitfield name="CHID0" caption="Channel ID" mask="0x1" values="PWM_DIS__CHID"/>
          <bitfield name="CHID1" caption="Channel ID" mask="0x2" values="PWM_DIS__CHID"/>
          <bitfield name="CHID2" caption="Channel ID" mask="0x4" values="PWM_DIS__CHID"/>
          <bitfield name="CHID3" caption="Channel ID" mask="0x8" values="PWM_DIS__CHID"/>
        </register>
        <register name="PWM_SR" offset="0xC" rw="R" size="4" initval="0x0" caption="PWM Status Register">
          <bitfield name="CHID0" caption="Channel ID" mask="0x1" values="PWM_SR__CHID"/>
          <bitfield name="CHID1" caption="Channel ID" mask="0x2" values="PWM_SR__CHID"/>
          <bitfield name="CHID2" caption="Channel ID" mask="0x4" values="PWM_SR__CHID"/>
          <bitfield name="CHID3" caption="Channel ID" mask="0x8" values="PWM_SR__CHID"/>
        </register>
        <register name="PWM_IER1" offset="0x10" rw="W" size="4" atomic-op="set:PWM_IMR1" caption="PWM Interrupt Enable Register 1">
          <bitfield name="CHID0" caption="Counter Event on Channel 0 Interrupt Enable" mask="0x1"/>
          <bitfield name="CHID1" caption="Counter Event on Channel 1 Interrupt Enable" mask="0x2"/>
          <bitfield name="CHID2" caption="Counter Event on Channel 2 Interrupt Enable" mask="0x4"/>
          <bitfield name="CHID3" caption="Counter Event on Channel 3 Interrupt Enable" mask="0x8"/>
          <bitfield name="FCHID0" caption="Fault Protection Trigger on Channel 0 Interrupt Enable" mask="0x10000"/>
          <bitfield name="FCHID1" caption="Fault Protection Trigger on Channel 1 Interrupt Enable" mask="0x20000"/>
          <bitfield name="FCHID2" caption="Fault Protection Trigger on Channel 2 Interrupt Enable" mask="0x40000"/>
          <bitfield name="FCHID3" caption="Fault Protection Trigger on Channel 3 Interrupt Enable" mask="0x80000"/>
        </register>
        <register name="PWM_IDR1" offset="0x14" rw="W" size="4" atomic-op="clear:PWM_IMR1" caption="PWM Interrupt Disable Register 1">
          <bitfield name="CHID0" caption="Counter Event on Channel 0 Interrupt Disable" mask="0x1"/>
          <bitfield name="CHID1" caption="Counter Event on Channel 1 Interrupt Disable" mask="0x2"/>
          <bitfield name="CHID2" caption="Counter Event on Channel 2 Interrupt Disable" mask="0x4"/>
          <bitfield name="CHID3" caption="Counter Event on Channel 3 Interrupt Disable" mask="0x8"/>
          <bitfield name="FCHID0" caption="Fault Protection Trigger on Channel 0 Interrupt Disable" mask="0x10000"/>
          <bitfield name="FCHID1" caption="Fault Protection Trigger on Channel 1 Interrupt Disable" mask="0x20000"/>
          <bitfield name="FCHID2" caption="Fault Protection Trigger on Channel 2 Interrupt Disable" mask="0x40000"/>
          <bitfield name="FCHID3" caption="Fault Protection Trigger on Channel 3 Interrupt Disable" mask="0x80000"/>
        </register>
        <register name="PWM_IMR1" offset="0x18" rw="R" size="4" initval="0x0" caption="PWM Interrupt Mask Register 1">
          <bitfield name="CHID0" caption="Counter Event on Channel 0 Interrupt Mask" mask="0x1"/>
          <bitfield name="CHID1" caption="Counter Event on Channel 1 Interrupt Mask" mask="0x2"/>
          <bitfield name="CHID2" caption="Counter Event on Channel 2 Interrupt Mask" mask="0x4"/>
          <bitfield name="CHID3" caption="Counter Event on Channel 3 Interrupt Mask" mask="0x8"/>
          <bitfield name="FCHID0" caption="Fault Protection Trigger on Channel 0 Interrupt Mask" mask="0x10000"/>
          <bitfield name="FCHID1" caption="Fault Protection Trigger on Channel 1 Interrupt Mask" mask="0x20000"/>
          <bitfield name="FCHID2" caption="Fault Protection Trigger on Channel 2 Interrupt Mask" mask="0x40000"/>
          <bitfield name="FCHID3" caption="Fault Protection Trigger on Channel 3 Interrupt Mask" mask="0x80000"/>
        </register>
        <register name="PWM_ISR1" offset="0x1C" rw="R" size="4" initval="0x0" caption="PWM Interrupt Status Register 1">
          <bitfield name="CHID0" caption="Counter Event on Channel 0" mask="0x1" values="PWM_ISR1__CHID"/>
          <bitfield name="CHID1" caption="Counter Event on Channel 1" mask="0x2" values="PWM_ISR1__CHID"/>
          <bitfield name="CHID2" caption="Counter Event on Channel 2" mask="0x4" values="PWM_ISR1__CHID"/>
          <bitfield name="CHID3" caption="Counter Event on Channel 3" mask="0x8" values="PWM_ISR1__CHID"/>
          <bitfield name="FCHID0" caption="Fault Protection Trigger on Channel 0" mask="0x10000" values="PWM_ISR1__FCHID"/>
          <bitfield name="FCHID1" caption="Fault Protection Trigger on Channel 1" mask="0x20000" values="PWM_ISR1__FCHID"/>
          <bitfield name="FCHID2" caption="Fault Protection Trigger on Channel 2" mask="0x40000" values="PWM_ISR1__FCHID"/>
          <bitfield name="FCHID3" caption="Fault Protection Trigger on Channel 3" mask="0x80000" values="PWM_ISR1__FCHID"/>
        </register>
        <register name="PWM_SCM" offset="0x20" rw="RW" size="4" initval="0x0" caption="PWM Sync Channels Mode Register">
          <bitfield name="SYNC0" caption="Synchronous Channel 0" mask="0x1" values="PWM_SCM__SYNC"/>
          <bitfield name="SYNC1" caption="Synchronous Channel 1" mask="0x2" values="PWM_SCM__SYNC"/>
          <bitfield name="SYNC2" caption="Synchronous Channel 2" mask="0x4" values="PWM_SCM__SYNC"/>
          <bitfield name="SYNC3" caption="Synchronous Channel 3" mask="0x8" values="PWM_SCM__SYNC"/>
          <bitfield name="UPDM" caption="Synchronous Channels Update Mode" mask="0x30000" values="PWM_SCM__UPDM"/>
          <bitfield name="PTRM" caption="DMA Controller Transfer Request Mode" mask="0x100000"/>
          <bitfield name="PTRCS" caption="DMA Controller Transfer Request Comparison Selection" mask="0xE00000"/>
        </register>
        <register name="PWM_DMAR" offset="0x24" rw="W" size="4" caption="PWM DMA Register">
          <bitfield name="DMADUTY" caption="Duty-Cycle Holding Register for DMA Access" mask="0xFFFFFF"/>
        </register>
        <register name="PWM_SCUC" offset="0x28" rw="RW" size="4" initval="0x0" caption="PWM Sync Channels Update Control Register">
          <bitfield name="UPDULOCK" caption="Synchronous Channels Update Unlock" mask="0x1" values="PWM_SCUC__UPDULOCK"/>
        </register>
        <register name="PWM_SCUP" offset="0x2C" rw="RW" size="4" initval="0x0" caption="PWM Sync Channels Update Period Register">
          <bitfield name="UPR" caption="Update Period" mask="0xF"/>
          <bitfield name="UPRCNT" caption="Update Period Counter" mask="0xF0"/>
        </register>
        <register name="PWM_SCUPUPD" offset="0x30" rw="W" size="4" caption="PWM Sync Channels Update Period Update Register">
          <bitfield name="UPRUPD" caption="Update Period Update" mask="0xF"/>
        </register>
        <register name="PWM_IER2" offset="0x34" rw="W" size="4" atomic-op="set:PWM_IMR2" caption="PWM Interrupt Enable Register 2">
          <bitfield name="WRDY" caption="Write Ready for Synchronous Channels Update Interrupt Enable" mask="0x1"/>
          <bitfield name="UNRE" caption="Synchronous Channels Update Underrun Error Interrupt Enable" mask="0x8"/>
          <bitfield name="CMPM0" caption="Comparison 0 Match Interrupt Enable" mask="0x100"/>
          <bitfield name="CMPM1" caption="Comparison 1 Match Interrupt Enable" mask="0x200"/>
          <bitfield name="CMPM2" caption="Comparison 2 Match Interrupt Enable" mask="0x400"/>
          <bitfield name="CMPM3" caption="Comparison 3 Match Interrupt Enable" mask="0x800"/>
          <bitfield name="CMPM4" caption="Comparison 4 Match Interrupt Enable" mask="0x1000"/>
          <bitfield name="CMPM5" caption="Comparison 5 Match Interrupt Enable" mask="0x2000"/>
          <bitfield name="CMPM6" caption="Comparison 6 Match Interrupt Enable" mask="0x4000"/>
          <bitfield name="CMPM7" caption="Comparison 7 Match Interrupt Enable" mask="0x8000"/>
          <bitfield name="CMPU0" caption="Comparison 0 Update Interrupt Enable" mask="0x10000"/>
          <bitfield name="CMPU1" caption="Comparison 1 Update Interrupt Enable" mask="0x20000"/>
          <bitfield name="CMPU2" caption="Comparison 2 Update Interrupt Enable" mask="0x40000"/>
          <bitfield name="CMPU3" caption="Comparison 3 Update Interrupt Enable" mask="0x80000"/>
          <bitfield name="CMPU4" caption="Comparison 4 Update Interrupt Enable" mask="0x100000"/>
          <bitfield name="CMPU5" caption="Comparison 5 Update Interrupt Enable" mask="0x200000"/>
          <bitfield name="CMPU6" caption="Comparison 6 Update Interrupt Enable" mask="0x400000"/>
          <bitfield name="CMPU7" caption="Comparison 7 Update Interrupt Enable" mask="0x800000"/>
        </register>
        <register name="PWM_IDR2" offset="0x38" rw="W" size="4" atomic-op="clear:PWM_IMR2" caption="PWM Interrupt Disable Register 2">
          <bitfield name="WRDY" caption="Write Ready for Synchronous Channels Update Interrupt Disable" mask="0x1"/>
          <bitfield name="UNRE" caption="Synchronous Channels Update Underrun Error Interrupt Disable" mask="0x8"/>
          <bitfield name="CMPM0" caption="Comparison 0 Match Interrupt Disable" mask="0x100"/>
          <bitfield name="CMPM1" caption="Comparison 1 Match Interrupt Disable" mask="0x200"/>
          <bitfield name="CMPM2" caption="Comparison 2 Match Interrupt Disable" mask="0x400"/>
          <bitfield name="CMPM3" caption="Comparison 3 Match Interrupt Disable" mask="0x800"/>
          <bitfield name="CMPM4" caption="Comparison 4 Match Interrupt Disable" mask="0x1000"/>
          <bitfield name="CMPM5" caption="Comparison 5 Match Interrupt Disable" mask="0x2000"/>
          <bitfield name="CMPM6" caption="Comparison 6 Match Interrupt Disable" mask="0x4000"/>
          <bitfield name="CMPM7" caption="Comparison 7 Match Interrupt Disable" mask="0x8000"/>
          <bitfield name="CMPU0" caption="Comparison 0 Update Interrupt Disable" mask="0x10000"/>
          <bitfield name="CMPU1" caption="Comparison 1 Update Interrupt Disable" mask="0x20000"/>
          <bitfield name="CMPU2" caption="Comparison 2 Update Interrupt Disable" mask="0x40000"/>
          <bitfield name="CMPU3" caption="Comparison 3 Update Interrupt Disable" mask="0x80000"/>
          <bitfield name="CMPU4" caption="Comparison 4 Update Interrupt Disable" mask="0x100000"/>
          <bitfield name="CMPU5" caption="Comparison 5 Update Interrupt Disable" mask="0x200000"/>
          <bitfield name="CMPU6" caption="Comparison 6 Update Interrupt Disable" mask="0x400000"/>
          <bitfield name="CMPU7" caption="Comparison 7 Update Interrupt Disable" mask="0x800000"/>
        </register>
        <register name="PWM_IMR2" offset="0x3C" rw="R" size="4" initval="0x0" caption="PWM Interrupt Mask Register 2">
          <bitfield name="WRDY" caption="Write Ready for Synchronous Channels Update Interrupt Mask" mask="0x1"/>
          <bitfield name="UNRE" caption="Synchronous Channels Update Underrun Error Interrupt Mask" mask="0x8"/>
          <bitfield name="CMPM0" caption="Comparison 0 Match Interrupt Mask" mask="0x100"/>
          <bitfield name="CMPM1" caption="Comparison 1 Match Interrupt Mask" mask="0x200"/>
          <bitfield name="CMPM2" caption="Comparison 2 Match Interrupt Mask" mask="0x400"/>
          <bitfield name="CMPM3" caption="Comparison 3 Match Interrupt Mask" mask="0x800"/>
          <bitfield name="CMPM4" caption="Comparison 4 Match Interrupt Mask" mask="0x1000"/>
          <bitfield name="CMPM5" caption="Comparison 5 Match Interrupt Mask" mask="0x2000"/>
          <bitfield name="CMPM6" caption="Comparison 6 Match Interrupt Mask" mask="0x4000"/>
          <bitfield name="CMPM7" caption="Comparison 7 Match Interrupt Mask" mask="0x8000"/>
          <bitfield name="CMPU0" caption="Comparison 0 Update Interrupt Mask" mask="0x10000"/>
          <bitfield name="CMPU1" caption="Comparison 1 Update Interrupt Mask" mask="0x20000"/>
          <bitfield name="CMPU2" caption="Comparison 2 Update Interrupt Mask" mask="0x40000"/>
          <bitfield name="CMPU3" caption="Comparison 3 Update Interrupt Mask" mask="0x80000"/>
          <bitfield name="CMPU4" caption="Comparison 4 Update Interrupt Mask" mask="0x100000"/>
          <bitfield name="CMPU5" caption="Comparison 5 Update Interrupt Mask" mask="0x200000"/>
          <bitfield name="CMPU6" caption="Comparison 6 Update Interrupt Mask" mask="0x400000"/>
          <bitfield name="CMPU7" caption="Comparison 7 Update Interrupt Mask" mask="0x800000"/>
        </register>
        <register name="PWM_ISR2" offset="0x40" rw="R" size="4" initval="0x0" caption="PWM Interrupt Status Register 2">
          <bitfield name="WRDY" caption="Write Ready for Synchronous Channels Update" mask="0x1" values="PWM_ISR2__WRDY"/>
          <bitfield name="UNRE" caption="Synchronous Channels Update Underrun Error" mask="0x8" values="PWM_ISR2__UNRE"/>
          <bitfield name="CMPM0" caption="Comparison 0 Match" mask="0x100" values="PWM_ISR2__CMPM"/>
          <bitfield name="CMPM1" caption="Comparison 1 Match" mask="0x200" values="PWM_ISR2__CMPM"/>
          <bitfield name="CMPM2" caption="Comparison 2 Match" mask="0x400" values="PWM_ISR2__CMPM"/>
          <bitfield name="CMPM3" caption="Comparison 3 Match" mask="0x800" values="PWM_ISR2__CMPM"/>
          <bitfield name="CMPM4" caption="Comparison 4 Match" mask="0x1000" values="PWM_ISR2__CMPM"/>
          <bitfield name="CMPM5" caption="Comparison 5 Match" mask="0x2000" values="PWM_ISR2__CMPM"/>
          <bitfield name="CMPM6" caption="Comparison 6 Match" mask="0x4000" values="PWM_ISR2__CMPM"/>
          <bitfield name="CMPM7" caption="Comparison 7 Match" mask="0x8000" values="PWM_ISR2__CMPM"/>
          <bitfield name="CMPU0" caption="Comparison 0 Update" mask="0x10000" values="PWM_ISR2__CMPU"/>
          <bitfield name="CMPU1" caption="Comparison 1 Update" mask="0x20000" values="PWM_ISR2__CMPU"/>
          <bitfield name="CMPU2" caption="Comparison 2 Update" mask="0x40000" values="PWM_ISR2__CMPU"/>
          <bitfield name="CMPU3" caption="Comparison 3 Update" mask="0x80000" values="PWM_ISR2__CMPU"/>
          <bitfield name="CMPU4" caption="Comparison 4 Update" mask="0x100000" values="PWM_ISR2__CMPU"/>
          <bitfield name="CMPU5" caption="Comparison 5 Update" mask="0x200000" values="PWM_ISR2__CMPU"/>
          <bitfield name="CMPU6" caption="Comparison 6 Update" mask="0x400000" values="PWM_ISR2__CMPU"/>
          <bitfield name="CMPU7" caption="Comparison 7 Update" mask="0x800000" values="PWM_ISR2__CMPU"/>
        </register>
        <register name="PWM_OOV" offset="0x44" rw="RW" size="4" initval="0x0" caption="PWM Output Override Value Register">
          <bitfield name="OOVH0" caption="Output Override Value for PWMH output of the channel 0" mask="0x1" values="PWM_OOV__OOVH"/>
          <bitfield name="OOVH1" caption="Output Override Value for PWMH output of the channel 1" mask="0x2" values="PWM_OOV__OOVH"/>
          <bitfield name="OOVH2" caption="Output Override Value for PWMH output of the channel 2" mask="0x4" values="PWM_OOV__OOVH"/>
          <bitfield name="OOVH3" caption="Output Override Value for PWMH output of the channel 3" mask="0x8" values="PWM_OOV__OOVH"/>
          <bitfield name="OOVL0" caption="Output Override Value for PWML output of the channel 0" mask="0x10000" values="PWM_OOV__OOVL"/>
          <bitfield name="OOVL1" caption="Output Override Value for PWML output of the channel 1" mask="0x20000" values="PWM_OOV__OOVL"/>
          <bitfield name="OOVL2" caption="Output Override Value for PWML output of the channel 2" mask="0x40000" values="PWM_OOV__OOVL"/>
          <bitfield name="OOVL3" caption="Output Override Value for PWML output of the channel 3" mask="0x80000" values="PWM_OOV__OOVL"/>
        </register>
        <register name="PWM_OS" offset="0x48" rw="RW" size="4" initval="0x0" caption="PWM Output Selection Register">
          <bitfield name="OSH0" caption="Output Selection for PWMH output of the channel 0" mask="0x1" values="PWM_OS__OSH"/>
          <bitfield name="OSH1" caption="Output Selection for PWMH output of the channel 1" mask="0x2" values="PWM_OS__OSH"/>
          <bitfield name="OSH2" caption="Output Selection for PWMH output of the channel 2" mask="0x4" values="PWM_OS__OSH"/>
          <bitfield name="OSH3" caption="Output Selection for PWMH output of the channel 3" mask="0x8" values="PWM_OS__OSH"/>
          <bitfield name="OSL0" caption="Output Selection for PWML output of the channel 0" mask="0x10000" values="PWM_OS__OSL"/>
          <bitfield name="OSL1" caption="Output Selection for PWML output of the channel 1" mask="0x20000" values="PWM_OS__OSL"/>
          <bitfield name="OSL2" caption="Output Selection for PWML output of the channel 2" mask="0x40000" values="PWM_OS__OSL"/>
          <bitfield name="OSL3" caption="Output Selection for PWML output of the channel 3" mask="0x80000" values="PWM_OS__OSL"/>
        </register>
        <register name="PWM_OSS" offset="0x4C" rw="W" size="4" caption="PWM Output Selection Set Register">
          <bitfield name="OSSH0" caption="Output Selection Set for PWMH output of the channel 0" mask="0x1" values="PWM_OSS__OSSH"/>
          <bitfield name="OSSH1" caption="Output Selection Set for PWMH output of the channel 1" mask="0x2" values="PWM_OSS__OSSH"/>
          <bitfield name="OSSH2" caption="Output Selection Set for PWMH output of the channel 2" mask="0x4" values="PWM_OSS__OSSH"/>
          <bitfield name="OSSH3" caption="Output Selection Set for PWMH output of the channel 3" mask="0x8" values="PWM_OSS__OSSH"/>
          <bitfield name="OSSL0" caption="Output Selection Set for PWML output of the channel 0" mask="0x10000" values="PWM_OSS__OSSL"/>
          <bitfield name="OSSL1" caption="Output Selection Set for PWML output of the channel 1" mask="0x20000" values="PWM_OSS__OSSL"/>
          <bitfield name="OSSL2" caption="Output Selection Set for PWML output of the channel 2" mask="0x40000" values="PWM_OSS__OSSL"/>
          <bitfield name="OSSL3" caption="Output Selection Set for PWML output of the channel 3" mask="0x80000" values="PWM_OSS__OSSL"/>
        </register>
        <register name="PWM_OSC" offset="0x50" rw="W" size="4" caption="PWM Output Selection Clear Register">
          <bitfield name="OSCH0" caption="Output Selection Clear for PWMH output of the channel 0" mask="0x1" values="PWM_OSC__OSCH"/>
          <bitfield name="OSCH1" caption="Output Selection Clear for PWMH output of the channel 1" mask="0x2" values="PWM_OSC__OSCH"/>
          <bitfield name="OSCH2" caption="Output Selection Clear for PWMH output of the channel 2" mask="0x4" values="PWM_OSC__OSCH"/>
          <bitfield name="OSCH3" caption="Output Selection Clear for PWMH output of the channel 3" mask="0x8" values="PWM_OSC__OSCH"/>
          <bitfield name="OSCL0" caption="Output Selection Clear for PWML output of the channel 0" mask="0x10000" values="PWM_OSC__OSCL"/>
          <bitfield name="OSCL1" caption="Output Selection Clear for PWML output of the channel 1" mask="0x20000" values="PWM_OSC__OSCL"/>
          <bitfield name="OSCL2" caption="Output Selection Clear for PWML output of the channel 2" mask="0x40000" values="PWM_OSC__OSCL"/>
          <bitfield name="OSCL3" caption="Output Selection Clear for PWML output of the channel 3" mask="0x80000" values="PWM_OSC__OSCL"/>
        </register>
        <register name="PWM_OSSUPD" offset="0x54" rw="W" size="4" caption="PWM Output Selection Set Update Register">
          <bitfield name="OSSUPH0" caption="Output Selection Set for PWMH output of the channel 0" mask="0x1" values="PWM_OSSUPD__OSSUPH"/>
          <bitfield name="OSSUPH1" caption="Output Selection Set for PWMH output of the channel 1" mask="0x2" values="PWM_OSSUPD__OSSUPH"/>
          <bitfield name="OSSUPH2" caption="Output Selection Set for PWMH output of the channel 2" mask="0x4" values="PWM_OSSUPD__OSSUPH"/>
          <bitfield name="OSSUPH3" caption="Output Selection Set for PWMH output of the channel 3" mask="0x8" values="PWM_OSSUPD__OSSUPH"/>
          <bitfield name="OSSUPL0" caption="Output Selection Set for PWML output of the channel 0" mask="0x10000" values="PWM_OSSUPD__OSSUPL"/>
          <bitfield name="OSSUPL1" caption="Output Selection Set for PWML output of the channel 1" mask="0x20000" values="PWM_OSSUPD__OSSUPL"/>
          <bitfield name="OSSUPL2" caption="Output Selection Set for PWML output of the channel 2" mask="0x40000" values="PWM_OSSUPD__OSSUPL"/>
          <bitfield name="OSSUPL3" caption="Output Selection Set for PWML output of the channel 3" mask="0x80000" values="PWM_OSSUPD__OSSUPL"/>
        </register>
        <register name="PWM_OSCUPD" offset="0x58" rw="W" size="4" caption="PWM Output Selection Clear Update Register">
          <bitfield name="OSCUPH0" caption="Output Selection Clear for PWMH output of the channel 0" mask="0x1" values="PWM_OSCUPD__OSCUPH"/>
          <bitfield name="OSCUPH1" caption="Output Selection Clear for PWMH output of the channel 1" mask="0x2" values="PWM_OSCUPD__OSCUPH"/>
          <bitfield name="OSCUPH2" caption="Output Selection Clear for PWMH output of the channel 2" mask="0x4" values="PWM_OSCUPD__OSCUPH"/>
          <bitfield name="OSCUPH3" caption="Output Selection Clear for PWMH output of the channel 3" mask="0x8" values="PWM_OSCUPD__OSCUPH"/>
          <bitfield name="OSCUPL0" caption="Output Selection Clear for PWML output of the channel 0" mask="0x10000" values="PWM_OSCUPD__OSCUPL"/>
          <bitfield name="OSCUPL1" caption="Output Selection Clear for PWML output of the channel 1" mask="0x20000" values="PWM_OSCUPD__OSCUPL"/>
          <bitfield name="OSCUPL2" caption="Output Selection Clear for PWML output of the channel 2" mask="0x40000" values="PWM_OSCUPD__OSCUPL"/>
          <bitfield name="OSCUPL3" caption="Output Selection Clear for PWML output of the channel 3" mask="0x80000" values="PWM_OSCUPD__OSCUPL"/>
        </register>
        <register name="PWM_FMR" offset="0x5C" rw="RW" size="4" initval="0x0" caption="PWM Fault Mode Register">
          <bitfield name="FPOL" caption="Fault Polarity" mask="0xFF" values="PWM_FMR__FPOL"/>
          <bitfield name="FMOD" caption="Fault Activation Mode" mask="0xFF00"/>
          <bitfield name="FFIL" caption="Fault Filtering" mask="0xFF0000"/>
        </register>
        <register name="PWM_FSR" offset="0x60" rw="R" size="4" initval="0x0" caption="PWM Fault Status Register">
          <bitfield name="FIV" caption="Fault Input Value" mask="0xFF"/>
          <bitfield name="FS" caption="Fault Status" mask="0xFF00"/>
        </register>
        <register name="PWM_FCR" offset="0x64" rw="W" size="4" caption="PWM Fault Clear Register">
          <bitfield name="FCLR" caption="Fault Clear" mask="0xFF"/>
        </register>
        <register name="PWM_FPV1" offset="0x68" rw="RW" size="4" initval="0x0" caption="PWM Fault Protection Value Register 1">
          <bitfield name="FPVH0" caption="Fault Protection Value for PWMH output on channel 0" mask="0x1" values="PWM_FPV1__FPVH"/>
          <bitfield name="FPVH1" caption="Fault Protection Value for PWMH output on channel 1" mask="0x2" values="PWM_FPV1__FPVH"/>
          <bitfield name="FPVH2" caption="Fault Protection Value for PWMH output on channel 2" mask="0x4" values="PWM_FPV1__FPVH"/>
          <bitfield name="FPVH3" caption="Fault Protection Value for PWMH output on channel 3" mask="0x8" values="PWM_FPV1__FPVH"/>
          <bitfield name="FPVL0" caption="Fault Protection Value for PWML output on channel 0" mask="0x10000" values="PWM_FPV1__FPVL"/>
          <bitfield name="FPVL1" caption="Fault Protection Value for PWML output on channel 1" mask="0x20000" values="PWM_FPV1__FPVL"/>
          <bitfield name="FPVL2" caption="Fault Protection Value for PWML output on channel 2" mask="0x40000" values="PWM_FPV1__FPVL"/>
          <bitfield name="FPVL3" caption="Fault Protection Value for PWML output on channel 3" mask="0x80000" values="PWM_FPV1__FPVL"/>
        </register>
        <register name="PWM_FPE" offset="0x6C" rw="RW" size="4" initval="0x0" caption="PWM Fault Protection Enable Register">
          <bitfield name="FPE0" caption="Fault Protection Enable for channel 0" mask="0xFF"/>
          <bitfield name="FPE1" caption="Fault Protection Enable for channel 1" mask="0xFF00"/>
          <bitfield name="FPE2" caption="Fault Protection Enable for channel 2" mask="0xFF0000"/>
          <bitfield name="FPE3" caption="Fault Protection Enable for channel 3" mask="0xFF000000"/>
        </register>
        <register name="PWM_ELMR" offset="0x7C" rw="RW" size="4" count="2" initval="0x0" caption="PWM Event Line x Mode Register">
          <bitfield name="CSEL0" caption="Comparison y Selection" mask="0x1" values="PWM_ELMR__CSEL"/>
          <bitfield name="CSEL1" caption="Comparison y Selection" mask="0x2" values="PWM_ELMR__CSEL"/>
          <bitfield name="CSEL2" caption="Comparison y Selection" mask="0x4" values="PWM_ELMR__CSEL"/>
          <bitfield name="CSEL3" caption="Comparison y Selection" mask="0x8" values="PWM_ELMR__CSEL"/>
          <bitfield name="CSEL4" caption="Comparison y Selection" mask="0x10" values="PWM_ELMR__CSEL"/>
          <bitfield name="CSEL5" caption="Comparison y Selection" mask="0x20" values="PWM_ELMR__CSEL"/>
          <bitfield name="CSEL6" caption="Comparison y Selection" mask="0x40" values="PWM_ELMR__CSEL"/>
          <bitfield name="CSEL7" caption="Comparison y Selection" mask="0x80" values="PWM_ELMR__CSEL"/>
        </register>
        <register name="PWM_SSPR" offset="0xA0" rw="RW" size="4" initval="0x0" caption="PWM Spread Spectrum Register">
          <bitfield name="SPRD" caption="Spread Spectrum Limit Value" mask="0xFFFFFF"/>
          <bitfield name="SPRDM" caption="Spread Spectrum Counter Mode" mask="0x1000000" values="PWM_SSPR__SPRDM"/>
        </register>
        <register name="PWM_SSPUP" offset="0xA4" rw="W" size="4" caption="PWM Spread Spectrum Update Register">
          <bitfield name="SPRDUP" caption="Spread Spectrum Limit Value Update" mask="0xFFFFFF"/>
        </register>
        <register name="PWM_SMMR" offset="0xB0" rw="RW" size="4" initval="0x0" caption="PWM Stepper Motor Mode Register">
          <bitfield name="GCEN0" caption="Gray Count Enable" mask="0x1" values="PWM_SMMR__GCEN"/>
          <bitfield name="GCEN1" caption="Gray Count Enable" mask="0x2" values="PWM_SMMR__GCEN"/>
          <bitfield name="DOWN0" caption="Down Count" mask="0x10000" values="PWM_SMMR__DOWN"/>
          <bitfield name="DOWN1" caption="Down Count" mask="0x20000" values="PWM_SMMR__DOWN"/>
        </register>
        <register name="PWM_FPV2" offset="0xC0" rw="RW" size="4" initval="0x003F003F" caption="PWM Fault Protection Value 2 Register">
          <bitfield name="FPZH0" caption="Fault Protection to Hi-Z for PWMH output on channel 0" mask="0x1" values="PWM_FPV2__FPZH"/>
          <bitfield name="FPZH1" caption="Fault Protection to Hi-Z for PWMH output on channel 1" mask="0x2" values="PWM_FPV2__FPZH"/>
          <bitfield name="FPZH2" caption="Fault Protection to Hi-Z for PWMH output on channel 2" mask="0x4" values="PWM_FPV2__FPZH"/>
          <bitfield name="FPZH3" caption="Fault Protection to Hi-Z for PWMH output on channel 3" mask="0x8" values="PWM_FPV2__FPZH"/>
          <bitfield name="FPZL0" caption="Fault Protection to Hi-Z for PWML output on channel 0" mask="0x10000" values="PWM_FPV2__FPZL"/>
          <bitfield name="FPZL1" caption="Fault Protection to Hi-Z for PWML output on channel 1" mask="0x20000" values="PWM_FPV2__FPZL"/>
          <bitfield name="FPZL2" caption="Fault Protection to Hi-Z for PWML output on channel 2" mask="0x40000" values="PWM_FPV2__FPZL"/>
          <bitfield name="FPZL3" caption="Fault Protection to Hi-Z for PWML output on channel 3" mask="0x80000" values="PWM_FPV2__FPZL"/>
        </register>
        <register name="PWM_WPCR" offset="0xE4" rw="W" size="4" caption="PWM Write Protection Control Register">
          <bitfield name="WPCMD" caption="Write Protection Command" mask="0x3" values="PWM_WPCR__WPCMD"/>
          <bitfield name="WPRG0" caption="Write Protection Register Group 0" mask="0x4" values="PWM_WPCR__WPRG"/>
          <bitfield name="WPRG1" caption="Write Protection Register Group 1" mask="0x8" values="PWM_WPCR__WPRG"/>
          <bitfield name="WPRG2" caption="Write Protection Register Group 2" mask="0x10" values="PWM_WPCR__WPRG"/>
          <bitfield name="WPRG3" caption="Write Protection Register Group 3" mask="0x20" values="PWM_WPCR__WPRG"/>
          <bitfield name="WPRG4" caption="Write Protection Register Group 4" mask="0x40" values="PWM_WPCR__WPRG"/>
          <bitfield name="WPRG5" caption="Write Protection Register Group 5" mask="0x80" values="PWM_WPCR__WPRG"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="PWM_WPCR__WPKEY"/>
        </register>
        <register name="PWM_WPSR" offset="0xE8" rw="R" size="4" initval="0x0" caption="PWM Write Protection Status Register">
          <bitfield name="WPSWS0" caption="Write Protect SW Status" mask="0x1" values="PWM_WPSR__WPSWS"/>
          <bitfield name="WPSWS1" caption="Write Protect SW Status" mask="0x2" values="PWM_WPSR__WPSWS"/>
          <bitfield name="WPSWS2" caption="Write Protect SW Status" mask="0x4" values="PWM_WPSR__WPSWS"/>
          <bitfield name="WPSWS3" caption="Write Protect SW Status" mask="0x8" values="PWM_WPSR__WPSWS"/>
          <bitfield name="WPSWS4" caption="Write Protect SW Status" mask="0x10" values="PWM_WPSR__WPSWS"/>
          <bitfield name="WPSWS5" caption="Write Protect SW Status" mask="0x20" values="PWM_WPSR__WPSWS"/>
          <bitfield name="WPVS" caption="Write Protect Violation Status" mask="0x80" values="PWM_WPSR__WPVS"/>
          <bitfield name="WPHWS0" caption="Write Protect HW Status" mask="0x100" values="PWM_WPSR__WPHWS"/>
          <bitfield name="WPHWS1" caption="Write Protect HW Status" mask="0x200" values="PWM_WPSR__WPHWS"/>
          <bitfield name="WPHWS2" caption="Write Protect HW Status" mask="0x400" values="PWM_WPSR__WPHWS"/>
          <bitfield name="WPHWS3" caption="Write Protect HW Status" mask="0x800" values="PWM_WPSR__WPHWS"/>
          <bitfield name="WPHWS4" caption="Write Protect HW Status" mask="0x1000" values="PWM_WPSR__WPHWS"/>
          <bitfield name="WPHWS5" caption="Write Protect HW Status" mask="0x2000" values="PWM_WPSR__WPHWS"/>
          <bitfield name="WPVSRC" caption="Write Protect Violation Source" mask="0xFFFF0000"/>
        </register>
        <register-group name="PWM_CMP" name-in-module="PWM_CMP" offset="0x130" size="0x10" count="8"/>
        <register-group name="PWM_CH_NUM" name-in-module="PWM_CH_NUM" offset="0x200" size="0x20" count="4"/>
        <register name="PWM_CMUPD0" offset="0x400" rw="W" size="4" caption="PWM Channel Mode Update Register (ch_num = 0)">
          <bitfield name="CPOLUP" caption="Channel Polarity Update" mask="0x200" values="PWM_CMUPD0__CPOLUP"/>
          <bitfield name="CPOLINVUP" caption="Channel Polarity Inversion Update" mask="0x2000" values="PWM_CMUPD0__CPOLINVUP"/>
        </register>
        <register name="PWM_CMUPD1" offset="0x420" rw="W" size="4" caption="PWM Channel Mode Update Register (ch_num = 1)">
          <bitfield name="CPOLUP" caption="Channel Polarity Update" mask="0x200" values="PWM_CMUPD1__CPOLUP"/>
          <bitfield name="CPOLINVUP" caption="Channel Polarity Inversion Update" mask="0x2000" values="PWM_CMUPD1__CPOLINVUP"/>
        </register>
        <register name="PWM_ETRG1" offset="0x42C" rw="RW" size="4" caption="PWM External Trigger Register 1">
          <bitfield name="MAXCNT" caption="Maximum Counter value" mask="0xFFFFFF"/>
          <bitfield name="TRGMODE" caption="External Trigger Mode" mask="0x3000000" values="PWM_ETRG1__TRGMODE"/>
          <bitfield name="TRGEDGE" caption="Edge Selection" mask="0x10000000" values="PWM_ETRG1__TRGEDGE"/>
          <bitfield name="TRGFILT" caption="Filtered input" mask="0x20000000" values="PWM_ETRG1__TRGFILT"/>
          <bitfield name="TRGSRC" caption="Trigger Source" mask="0x40000000" values="PWM_ETRG1__TRGSRC"/>
          <bitfield name="RFEN" caption="Recoverable Fault Enable" mask="0x80000000" values="PWM_ETRG1__RFEN"/>
        </register>
        <register name="PWM_LEBR1" offset="0x430" rw="RW" size="4" caption="PWM Leading-Edge Blanking Register 1">
          <bitfield name="LEBDELAY" caption="Leading-Edge Blanking Delay for TRGINx" mask="0x7F"/>
          <bitfield name="PWMLFEN" caption="PWML Falling Edge Enable" mask="0x10000" values="PWM_LEBR1__PWMLFEN"/>
          <bitfield name="PWMLREN" caption="PWML Rising Edge Enable" mask="0x20000" values="PWM_LEBR1__PWMLREN"/>
          <bitfield name="PWMHFEN" caption="PWMH Falling Edge Enable" mask="0x40000" values="PWM_LEBR1__PWMHFEN"/>
          <bitfield name="PWMHREN" caption="PWMH Rising Edge Enable" mask="0x80000" values="PWM_LEBR1__PWMHREN"/>
        </register>
        <register name="PWM_CMUPD2" offset="0x440" rw="W" size="4" caption="PWM Channel Mode Update Register (ch_num = 2)">
          <bitfield name="CPOLUP" caption="Channel Polarity Update" mask="0x200" values="PWM_CMUPD2__CPOLUP"/>
          <bitfield name="CPOLINVUP" caption="Channel Polarity Inversion Update" mask="0x2000" values="PWM_CMUPD2__CPOLINVUP"/>
        </register>
        <register name="PWM_ETRG2" offset="0x44C" rw="RW" size="4" caption="PWM External Trigger Register 2">
          <bitfield name="MAXCNT" caption="Maximum Counter value" mask="0xFFFFFF"/>
          <bitfield name="TRGMODE" caption="External Trigger Mode" mask="0x3000000" values="PWM_ETRG2__TRGMODE"/>
          <bitfield name="TRGEDGE" caption="Edge Selection" mask="0x10000000" values="PWM_ETRG2__TRGEDGE"/>
          <bitfield name="TRGFILT" caption="Filtered input" mask="0x20000000" values="PWM_ETRG2__TRGFILT"/>
          <bitfield name="TRGSRC" caption="Trigger Source" mask="0x40000000" values="PWM_ETRG2__TRGSRC"/>
          <bitfield name="RFEN" caption="Recoverable Fault Enable" mask="0x80000000" values="PWM_ETRG2__RFEN"/>
        </register>
        <register name="PWM_LEBR2" offset="0x450" rw="RW" size="4" caption="PWM Leading-Edge Blanking Register 2">
          <bitfield name="LEBDELAY" caption="Leading-Edge Blanking Delay for TRGINx" mask="0x7F"/>
          <bitfield name="PWMLFEN" caption="PWML Falling Edge Enable" mask="0x10000" values="PWM_LEBR2__PWMLFEN"/>
          <bitfield name="PWMLREN" caption="PWML Rising Edge Enable" mask="0x20000" values="PWM_LEBR2__PWMLREN"/>
          <bitfield name="PWMHFEN" caption="PWMH Falling Edge Enable" mask="0x40000" values="PWM_LEBR2__PWMHFEN"/>
          <bitfield name="PWMHREN" caption="PWMH Rising Edge Enable" mask="0x80000" values="PWM_LEBR2__PWMHREN"/>
        </register>
        <register name="PWM_CMUPD3" offset="0x460" rw="W" size="4" caption="PWM Channel Mode Update Register (ch_num = 3)">
          <bitfield name="CPOLUP" caption="Channel Polarity Update" mask="0x200" values="PWM_CMUPD3__CPOLUP"/>
          <bitfield name="CPOLINVUP" caption="Channel Polarity Inversion Update" mask="0x2000" values="PWM_CMUPD3__CPOLINVUP"/>
        </register>
      </register-group>
      <value-group name="PWM_CMR__CPRE">
        <value name="MCK" caption="Peripheral clock" value="0"/>
        <value name="MCK_DIV_2" caption="Peripheral clock/2" value="1"/>
        <value name="MCK_DIV_4" caption="Peripheral clock/4" value="2"/>
        <value name="MCK_DIV_8" caption="Peripheral clock/8" value="3"/>
        <value name="MCK_DIV_16" caption="Peripheral clock/16" value="4"/>
        <value name="MCK_DIV_32" caption="Peripheral clock/32" value="5"/>
        <value name="MCK_DIV_64" caption="Peripheral clock/64" value="6"/>
        <value name="MCK_DIV_128" caption="Peripheral clock/128" value="7"/>
        <value name="MCK_DIV_256" caption="Peripheral clock/256" value="8"/>
        <value name="MCK_DIV_512" caption="Peripheral clock/512" value="9"/>
        <value name="MCK_DIV_1024" caption="Peripheral clock/1024" value="10"/>
        <value name="CLKA" caption="Clock A" value="11"/>
        <value name="CLKB" caption="Clock B" value="12"/>
      </value-group>
      <value-group name="PWM_CMR__CALG">
        <value name="0" caption="The period is left-aligned." value="0"/>
        <value name="1" caption="The period is center-aligned." value="1"/>
      </value-group>
      <value-group name="PWM_CMR__CPOL">
        <value name="0" caption="The OCx output waveform (output from the comparator) starts at a low level." value="0"/>
        <value name="1" caption="The OCx output waveform (output from the comparator) starts at a high level." value="1"/>
      </value-group>
      <value-group name="PWM_CMR__CES">
        <value name="0" caption="The channel counter event occurs at the end of the PWM period." value="0"/>
        <value name="1" caption="The channel counter event occurs at the end of the PWM period and at half the PWM period." value="1"/>
      </value-group>
      <value-group name="PWM_CMR__UPDS">
        <value name="0" caption="The update occurs at the next end of the PWM period after writing the update register(s)." value="0"/>
        <value name="1" caption="The update occurs at the next end of the PWM half period after writing the update register(s)." value="1"/>
      </value-group>
      <value-group name="PWM_CMR__DPOLI">
        <value name="0" caption="When the PWM channel x is disabled (CHIDx(PWM_SR) = 0), the OCx output waveform is the same as the one defined by the CPOL bit." value="0"/>
        <value name="1" caption="When the PWM channel x is disabled (CHIDx(PWM_SR) = 0), the OCx output waveform is inverted compared to the one defined by the CPOL bit." value="1"/>
      </value-group>
      <value-group name="PWM_CMR__TCTS">
        <value name="0" caption="The comparator of the channel x (OCx) is used as the trigger source for the Timer Counter (TC)." value="0"/>
        <value name="1" caption="The counter events of the channel x is used as the trigger source for the Timer Counter (TC)." value="1"/>
      </value-group>
      <value-group name="PWM_CMR__DTE">
        <value name="0" caption="The dead-time generator is disabled." value="0"/>
        <value name="1" caption="The dead-time generator is enabled." value="1"/>
      </value-group>
      <value-group name="PWM_CMR__DTHI">
        <value name="0" caption="The dead-time PWMHx output is not inverted." value="0"/>
        <value name="1" caption="The dead-time PWMHx output is inverted." value="1"/>
      </value-group>
      <value-group name="PWM_CMR__DTLI">
        <value name="0" caption="The dead-time PWMLx output is not inverted." value="0"/>
        <value name="1" caption="The dead-time PWMLx output is inverted." value="1"/>
      </value-group>
      <value-group name="PWM_CMR__PPM">
        <value name="0" caption="The Push-Pull mode is disabled for channel x." value="0"/>
        <value name="1" caption="The Push-Pull mode is enabled for channel x." value="1"/>
      </value-group>
      <value-group name="PWM_CMPV__CVM">
        <value name="0" caption="The comparison x between the counter of the channel 0 and the comparison x value is performed when this counter is incrementing." value="0"/>
        <value name="1" caption="The comparison x between the counter of the channel 0 and the comparison x value is performed when this counter is decrementing." value="1"/>
      </value-group>
      <value-group name="PWM_CMPVUPD__CVMUPD">
        <value name="0" caption="The comparison x between the counter of the channel 0 and the comparison x value is performed when this counter is incrementing." value="0"/>
        <value name="1" caption="The comparison x between the counter of the channel 0 and the comparison x value is performed when this counter is decrementing." value="1"/>
      </value-group>
      <value-group name="PWM_CMPM__CEN">
        <value name="0" caption="The comparison x is disabled and can not match." value="0"/>
        <value name="1" caption="The comparison x is enabled and can match." value="1"/>
      </value-group>
      <value-group name="PWM_CMPMUPD__CENUPD">
        <value name="0" caption="The comparison x is disabled and can not match." value="0"/>
        <value name="1" caption="The comparison x is enabled and can match." value="1"/>
      </value-group>
      <value-group name="PWM_CLK__DIVA">
        <value name="CLKA_POFF" caption="CLKA clock is turned off" value="0"/>
        <value name="PREA" caption="CLKA clock is clock selected by PREA" value="1"/>
      </value-group>
      <value-group name="PWM_CLK__PREA">
        <value name="CLK" caption="Peripheral clock" value="0"/>
        <value name="CLK_DIV2" caption="Peripheral clock/2" value="1"/>
        <value name="CLK_DIV4" caption="Peripheral clock/4" value="2"/>
        <value name="CLK_DIV8" caption="Peripheral clock/8" value="3"/>
        <value name="CLK_DIV16" caption="Peripheral clock/16" value="4"/>
        <value name="CLK_DIV32" caption="Peripheral clock/32" value="5"/>
        <value name="CLK_DIV64" caption="Peripheral clock/64" value="6"/>
        <value name="CLK_DIV128" caption="Peripheral clock/128" value="7"/>
        <value name="CLK_DIV256" caption="Peripheral clock/256" value="8"/>
        <value name="CLK_DIV512" caption="Peripheral clock/512" value="9"/>
        <value name="CLK_DIV1024" caption="Peripheral clock/1024" value="10"/>
      </value-group>
      <value-group name="PWM_CLK__DIVB">
        <value name="CLKB_POFF" caption="CLKB clock is turned off" value="0"/>
        <value name="PREB" caption="CLKB clock is clock selected by PREB" value="1"/>
      </value-group>
      <value-group name="PWM_CLK__PREB">
        <value name="CLK" caption="Peripheral clock" value="0"/>
        <value name="CLK_DIV2" caption="Peripheral clock/2" value="1"/>
        <value name="CLK_DIV4" caption="Peripheral clock/4" value="2"/>
        <value name="CLK_DIV8" caption="Peripheral clock/8" value="3"/>
        <value name="CLK_DIV16" caption="Peripheral clock/16" value="4"/>
        <value name="CLK_DIV32" caption="Peripheral clock/32" value="5"/>
        <value name="CLK_DIV64" caption="Peripheral clock/64" value="6"/>
        <value name="CLK_DIV128" caption="Peripheral clock/128" value="7"/>
        <value name="CLK_DIV256" caption="Peripheral clock/256" value="8"/>
        <value name="CLK_DIV512" caption="Peripheral clock/512" value="9"/>
        <value name="CLK_DIV1024" caption="Peripheral clock/1024" value="10"/>
      </value-group>
      <value-group name="PWM_ENA__CHID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable PWM output for channel x." value="1"/>
      </value-group>
      <value-group name="PWM_DIS__CHID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable PWM output for channel x." value="1"/>
      </value-group>
      <value-group name="PWM_SR__CHID">
        <value name="0" caption="PWM output for channel x is disabled." value="0"/>
        <value name="1" caption="PWM output for channel x is enabled." value="1"/>
      </value-group>
      <value-group name="PWM_ISR1__CHID">
        <value name="0" caption="No new counter event has occurred since the last read of PWM_ISR1." value="0"/>
        <value name="1" caption="At least one counter event has occurred since the last read of PWM_ISR1." value="1"/>
      </value-group>
      <value-group name="PWM_ISR1__FCHID">
        <value name="0" caption="No new trigger of the fault protection since the last read of PWM_ISR1." value="0"/>
        <value name="1" caption="At least one trigger of the fault protection since the last read of PWM_ISR1." value="1"/>
      </value-group>
      <value-group name="PWM_SCM__SYNC">
        <value name="0" caption="Channel x is not a synchronous channel." value="0"/>
        <value name="1" caption="Channel x is a synchronous channel." value="1"/>
      </value-group>
      <value-group name="PWM_SCM__UPDM">
        <value name="MODE0" caption="Manual write of double buffer registers and manual update of synchronous channels" value="0"/>
        <value name="MODE1" caption="Manual write of double buffer registers and automatic update of synchronous channels" value="1"/>
        <value name="MODE2" caption="Automatic write of duty-cycle update registers by the DMA Controller and automatic update of synchronous channels" value="2"/>
      </value-group>
      <value-group name="PWM_SCUC__UPDULOCK">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="If the UPDM field is set to '0' in PWM Sync Channels Mode Register, writing the UPDULOCK bit to '1' triggers the update of the period value, the duty-cycle and the dead-time values of synchronous channels at the beginning of the next PWM period. If the field UPDM is set to '1' or '2', writing the UPDULOCK bit to '1' triggers only the update of the period value and of the dead-time values of synchronous channels." value="1"/>
      </value-group>
      <value-group name="PWM_ISR2__WRDY">
        <value name="0" caption="New duty-cycle and dead-time values for the synchronous channels cannot be written." value="0"/>
        <value name="1" caption="New duty-cycle and dead-time values for the synchronous channels can be written." value="1"/>
      </value-group>
      <value-group name="PWM_ISR2__UNRE">
        <value name="0" caption="No Synchronous Channels Update Underrun has occurred since the last read of the PWM_ISR2 register." value="0"/>
        <value name="1" caption="At least one Synchronous Channels Update Underrun has occurred since the last read of the PWM_ISR2 register." value="1"/>
      </value-group>
      <value-group name="PWM_ISR2__CMPM">
        <value name="0" caption="The comparison x has not matched since the last read of the PWM_ISR2 register." value="0"/>
        <value name="1" caption="The comparison x has matched at least one time since the last read of the PWM_ISR2 register." value="1"/>
      </value-group>
      <value-group name="PWM_ISR2__CMPU">
        <value name="0" caption="The comparison x has not been updated since the last read of the PWM_ISR2 register." value="0"/>
        <value name="1" caption="The comparison x has been updated at least one time since the last read of the PWM_ISR2 register." value="1"/>
      </value-group>
      <value-group name="PWM_OOV__OOVH">
        <value name="0" caption="Override value is 0 for PWMH output of channel x." value="0"/>
        <value name="1" caption="Override value is 1 for PWMH output of channel x." value="1"/>
      </value-group>
      <value-group name="PWM_OOV__OOVL">
        <value name="0" caption="Override value is 0 for PWML output of channel x." value="0"/>
        <value name="1" caption="Override value is 1 for PWML output of channel x." value="1"/>
      </value-group>
      <value-group name="PWM_OS__OSH">
        <value name="0" caption="Dead-time generator output DTOHx selected as PWMH output of channel x." value="0"/>
        <value name="1" caption="Output override value OOVHx selected as PWMH output of channel x." value="1"/>
      </value-group>
      <value-group name="PWM_OS__OSL">
        <value name="0" caption="Dead-time generator output DTOLx selected as PWML output of channel x." value="0"/>
        <value name="1" caption="Output override value OOVLx selected as PWML output of channel x." value="1"/>
      </value-group>
      <value-group name="PWM_OSS__OSSH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Output override value OOVHx selected as PWMH output of channel x." value="1"/>
      </value-group>
      <value-group name="PWM_OSS__OSSL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Output override value OOVLx selected as PWML output of channel x." value="1"/>
      </value-group>
      <value-group name="PWM_OSC__OSCH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Dead-time generator output DTOHx selected as PWMH output of channel x." value="1"/>
      </value-group>
      <value-group name="PWM_OSC__OSCL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Dead-time generator output DTOLx selected as PWML output of channel x." value="1"/>
      </value-group>
      <value-group name="PWM_OSSUPD__OSSUPH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Output override value OOVHx selected as PWMH output of channel x at the beginning of the next channel x PWM period." value="1"/>
      </value-group>
      <value-group name="PWM_OSSUPD__OSSUPL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Output override value OOVLx selected as PWML output of channel x at the beginning of the next channel x PWM period." value="1"/>
      </value-group>
      <value-group name="PWM_OSCUPD__OSCUPH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Dead-time generator output DTOHx selected as PWMH output of channel x at the beginning of the next channel x PWM period." value="1"/>
      </value-group>
      <value-group name="PWM_OSCUPD__OSCUPL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Dead-time generator output DTOLx selected as PWML output of channel x at the beginning of the next channel x PWM period." value="1"/>
      </value-group>
      <value-group name="PWM_FMR__FPOL">
        <value name="0" caption="The fault y becomes active when the fault input y is at 0." value="0"/>
        <value name="1" caption="The fault y becomes active when the fault input y is at 1." value="1"/>
      </value-group>
      <value-group name="PWM_FPV1__FPVH">
        <value name="0" caption="PWMH output of channel x is forced to '0' when fault occurs." value="0"/>
        <value name="1" caption="PWMH output of channel x is forced to '1' when fault occurs." value="1"/>
      </value-group>
      <value-group name="PWM_FPV1__FPVL">
        <value name="0" caption="PWML output of channel x is forced to '0' when fault occurs." value="0"/>
        <value name="1" caption="PWML output of channel x is forced to '1' when fault occurs." value="1"/>
      </value-group>
      <value-group name="PWM_ELMR__CSEL">
        <value name="0" caption="A pulse is not generated on the event line x when the comparison y matches." value="0"/>
        <value name="1" caption="A pulse is generated on the event line x when the comparison y match." value="1"/>
      </value-group>
      <value-group name="PWM_SSPR__SPRDM">
        <value name="0" caption="Triangular mode. The spread spectrum counter starts to count from -SPRD when the channel 0 is enabled and counts upwards at each PWM period. When it reaches +SPRD, it restarts to count from -SPRD again." value="0"/>
        <value name="1" caption="Random mode. The spread spectrum counter is loaded with a new random value at each PWM period. This random value is uniformly distributed and is between -SPRD and +SPRD." value="1"/>
      </value-group>
      <value-group name="PWM_SMMR__GCEN">
        <value name="0" caption="Disable Gray count generation on PWML[2*x], PWMH[2*x], PWML[2*x +1], PWMH[2*x +1]" value="0"/>
        <value name="1" caption="Enable Gray count generation on PWML[2*x], PWMH[2*x], PWML[2*x +1], PWMH[2*x +1]." value="1"/>
      </value-group>
      <value-group name="PWM_SMMR__DOWN">
        <value name="0" caption="Up counter." value="0"/>
        <value name="1" caption="Down counter." value="1"/>
      </value-group>
      <value-group name="PWM_FPV2__FPZH">
        <value name="0" caption="When fault occurs, PWMH output of channel x is forced to value defined by the bit FPVHx in PWM Fault Protection Value Register 1." value="0"/>
        <value name="1" caption="When fault occurs, PWMH output of channel x is forced to high-impedance state." value="1"/>
      </value-group>
      <value-group name="PWM_FPV2__FPZL">
        <value name="0" caption="When fault occurs, PWML output of channel x is forced to value defined by the bit FPVLx in PWM Fault Protection Value Register 1." value="0"/>
        <value name="1" caption="When fault occurs, PWML output of channel x is forced to high-impedance state." value="1"/>
      </value-group>
      <value-group name="PWM_WPCR__WPCMD">
        <value name="DISABLE_SW_PROT" caption="Disables the software write protection of the register groups of which the bit WPRGx is at '1'." value="0"/>
        <value name="ENABLE_SW_PROT" caption="Enables the software write protection of the register groups of which the bit WPRGx is at '1'." value="1"/>
        <value name="ENABLE_HW_PROT" caption="Enables the hardware write protection of the register groups of which the bit WPRGx is at '1'. Only a hardware reset of the PWM controller can disable the hardware write protection. Moreover, to meet security requirements, the PIO lines associated with the PWM can not be configured through the PIO interface." value="2"/>
      </value-group>
      <value-group name="PWM_WPCR__WPRG">
        <value name="0" caption="The WPCMD command has no effect on the register group x." value="0"/>
        <value name="1" caption="The WPCMD command is applied to the register group x." value="1"/>
      </value-group>
      <value-group name="PWM_WPCR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPCMD field. Always reads as 0" value="0x50574D"/>
      </value-group>
      <value-group name="PWM_WPSR__WPSWS">
        <value name="0" caption="The SW write protection x of the register group x is disabled." value="0"/>
        <value name="1" caption="The SW write protection x of the register group x is enabled." value="1"/>
      </value-group>
      <value-group name="PWM_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of PWM_WPSR." value="0"/>
        <value name="1" caption="At least one write protection violation has occurred since the last read of PWM_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="PWM_WPSR__WPHWS">
        <value name="0" caption="The HW write protection x of the register group x is disabled." value="0"/>
        <value name="1" caption="The HW write protection x of the register group x is enabled." value="1"/>
      </value-group>
      <value-group name="PWM_CMUPD0__CPOLUP">
        <value name="0" caption="The OCx output waveform (output from the comparator) starts at a low level." value="0"/>
        <value name="1" caption="The OCx output waveform (output from the comparator) starts at a high level." value="1"/>
      </value-group>
      <value-group name="PWM_CMUPD0__CPOLINVUP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The OCx output waveform (output from the comparator) is inverted." value="1"/>
      </value-group>
      <value-group name="PWM_CMUPD1__CPOLUP">
        <value name="0" caption="The OCx output waveform (output from the comparator) starts at a low level." value="0"/>
        <value name="1" caption="The OCx output waveform (output from the comparator) starts at a high level." value="1"/>
      </value-group>
      <value-group name="PWM_CMUPD1__CPOLINVUP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The OCx output waveform (output from the comparator) is inverted." value="1"/>
      </value-group>
      <value-group name="PWM_ETRG1__TRGMODE">
        <value name="OFF" caption="External trigger is not enabled." value="0"/>
        <value name="MODE1" caption="External PWM Reset Mode" value="1"/>
        <value name="MODE2" caption="External PWM Start Mode" value="2"/>
        <value name="MODE3" caption="Cycle-by-cycle Duty Mode" value="3"/>
      </value-group>
      <value-group name="PWM_ETRG1__TRGEDGE">
        <value name="FALLING_ZERO" caption="TRGMODE = 1: TRGINx event detection on falling edge. TRGMODE = 2, 3: TRGINx active level is 0" value="0x0"/>
        <value name="RISING_ONE" caption="TRGMODE = 1: TRGINx event detection on rising edge. TRGMODE = 2, 3: TRGINx active level is 1" value="0x1"/>
      </value-group>
      <value-group name="PWM_ETRG1__TRGFILT">
        <value name="0" caption="The external trigger input x is not filtered." value="0"/>
        <value name="1" caption="The external trigger input x is filtered." value="1"/>
      </value-group>
      <value-group name="PWM_ETRG1__TRGSRC">
        <value name="0" caption="The TRGINx signal is driven by the PWMEXTRGx input." value="0"/>
        <value name="1" caption="The TRGINx signal is driven by the Analog Comparator Controller." value="1"/>
      </value-group>
      <value-group name="PWM_ETRG1__RFEN">
        <value name="0" caption="The TRGINx signal does not generate a recoverable fault." value="0"/>
        <value name="1" caption="The TRGINx signal generate a recoverable fault in place of the fault x input." value="1"/>
      </value-group>
      <value-group name="PWM_LEBR1__PWMLFEN">
        <value name="0" caption="Leading-edge blanking is disabled on PWMLx output falling edge." value="0"/>
        <value name="1" caption="Leading-edge blanking is enabled on PWMLx output falling edge." value="1"/>
      </value-group>
      <value-group name="PWM_LEBR1__PWMLREN">
        <value name="0" caption="Leading-edge blanking is disabled on PWMLx output rising edge." value="0"/>
        <value name="1" caption="Leading-edge blanking is enabled on PWMLx output rising edge." value="1"/>
      </value-group>
      <value-group name="PWM_LEBR1__PWMHFEN">
        <value name="0" caption="Leading-edge blanking is disabled on PWMHx output falling edge." value="0"/>
        <value name="1" caption="Leading-edge blanking is enabled on PWMHx output falling edge." value="1"/>
      </value-group>
      <value-group name="PWM_LEBR1__PWMHREN">
        <value name="0" caption="Leading-edge blanking is disabled on PWMHx output rising edge." value="0"/>
        <value name="1" caption="Leading-edge blanking is enabled on PWMHx output rising edge." value="1"/>
      </value-group>
      <value-group name="PWM_CMUPD2__CPOLUP">
        <value name="0" caption="The OCx output waveform (output from the comparator) starts at a low level." value="0"/>
        <value name="1" caption="The OCx output waveform (output from the comparator) starts at a high level." value="1"/>
      </value-group>
      <value-group name="PWM_CMUPD2__CPOLINVUP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The OCx output waveform (output from the comparator) is inverted." value="1"/>
      </value-group>
      <value-group name="PWM_ETRG2__TRGMODE">
        <value name="OFF" caption="External trigger is not enabled." value="0"/>
        <value name="MODE1" caption="External PWM Reset Mode" value="1"/>
        <value name="MODE2" caption="External PWM Start Mode" value="2"/>
        <value name="MODE3" caption="Cycle-by-cycle Duty Mode" value="3"/>
      </value-group>
      <value-group name="PWM_ETRG2__TRGEDGE">
        <value name="FALLING_ZERO" caption="TRGMODE = 1: TRGINx event detection on falling edge. TRGMODE = 2, 3: TRGINx active level is 0" value="0x0"/>
        <value name="RISING_ONE" caption="TRGMODE = 1: TRGINx event detection on rising edge. TRGMODE = 2, 3: TRGINx active level is 1" value="0x1"/>
      </value-group>
      <value-group name="PWM_ETRG2__TRGFILT">
        <value name="0" caption="The external trigger input x is not filtered." value="0"/>
        <value name="1" caption="The external trigger input x is filtered." value="1"/>
      </value-group>
      <value-group name="PWM_ETRG2__TRGSRC">
        <value name="0" caption="The TRGINx signal is driven by the PWMEXTRGx input." value="0"/>
        <value name="1" caption="The TRGINx signal is driven by the Analog Comparator Controller." value="1"/>
      </value-group>
      <value-group name="PWM_ETRG2__RFEN">
        <value name="0" caption="The TRGINx signal does not generate a recoverable fault." value="0"/>
        <value name="1" caption="The TRGINx signal generate a recoverable fault in place of the fault x input." value="1"/>
      </value-group>
      <value-group name="PWM_LEBR2__PWMLFEN">
        <value name="0" caption="Leading-edge blanking is disabled on PWMLx output falling edge." value="0"/>
        <value name="1" caption="Leading-edge blanking is enabled on PWMLx output falling edge." value="1"/>
      </value-group>
      <value-group name="PWM_LEBR2__PWMLREN">
        <value name="0" caption="Leading-edge blanking is disabled on PWMLx output rising edge." value="0"/>
        <value name="1" caption="Leading-edge blanking is enabled on PWMLx output rising edge." value="1"/>
      </value-group>
      <value-group name="PWM_LEBR2__PWMHFEN">
        <value name="0" caption="Leading-edge blanking is disabled on PWMHx output falling edge." value="0"/>
        <value name="1" caption="Leading-edge blanking is enabled on PWMHx output falling edge." value="1"/>
      </value-group>
      <value-group name="PWM_LEBR2__PWMHREN">
        <value name="0" caption="Leading-edge blanking is disabled on PWMHx output rising edge." value="0"/>
        <value name="1" caption="Leading-edge blanking is enabled on PWMHx output rising edge." value="1"/>
      </value-group>
      <value-group name="PWM_CMUPD3__CPOLUP">
        <value name="0" caption="The OCx output waveform (output from the comparator) starts at a low level." value="0"/>
        <value name="1" caption="The OCx output waveform (output from the comparator) starts at a high level." value="1"/>
      </value-group>
      <value-group name="PWM_CMUPD3__CPOLINVUP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The OCx output waveform (output from the comparator) is inverted." value="1"/>
      </value-group>
    </module>
    <module name="QSPI" id="44132" version="324" caption="Quad Serial Peripheral Interface">
      <register-group name="QSPI" caption="Quad Serial Peripheral Interface">
        <register name="QSPI_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="QSPIEN" caption="QSPI Enable" mask="0x1" values="QSPI_CR__QSPIEN"/>
          <bitfield name="QSPIDIS" caption="QSPI Disable" mask="0x2" values="QSPI_CR__QSPIDIS"/>
          <bitfield name="DLLON" caption="DLL On Request" mask="0x4" values="QSPI_CR__DLLON"/>
          <bitfield name="DLLOFF" caption="DLL Off Request" mask="0x8" values="QSPI_CR__DLLOFF"/>
          <bitfield name="STPCAL" caption="Start Pad Calibration" mask="0x10" values="QSPI_CR__STPCAL"/>
          <bitfield name="SRFRSH" caption="Start REFRESH" mask="0x20" values="QSPI_CR__SRFRSH"/>
          <bitfield name="SWRST" caption="QSPI Software Reset" mask="0x80" values="QSPI_CR__SWRST"/>
          <bitfield name="UPDCFG" caption="Update Configuration" mask="0x100" values="QSPI_CR__UPDCFG"/>
          <bitfield name="STTFR" caption="Start Transfer" mask="0x200" values="QSPI_CR__STTFR"/>
          <bitfield name="RTOUT" caption="Reset Time-out" mask="0x400" values="QSPI_CR__RTOUT"/>
          <bitfield name="LASTXFER" caption="Last Transfer" mask="0x1000000" values="QSPI_CR__LASTXFER"/>
        </register>
        <register name="QSPI_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="SMM" caption="Serial Memory Mode" mask="0x1" values="QSPI_MR__SMM"/>
          <bitfield name="WDRBT" caption="Wait Data Read Before Transfer" mask="0x4" values="QSPI_MR__WDRBT"/>
          <bitfield name="DQSDLYEN" caption="DQS Delay Enable" mask="0x8" values="QSPI_MR__DQSDLYEN"/>
          <bitfield name="CSMODE" caption="Chip Select Mode" mask="0x30" values="QSPI_MR__CSMODE"/>
          <bitfield name="TAMPCLR" caption="Tamper Clear Enable" mask="0x80" values="QSPI_MR__TAMPCLR"/>
          <bitfield name="NBBITS" caption="Number Of Bits Per Transfer" mask="0xF00" values="QSPI_MR__NBBITS"/>
          <bitfield name="QICMEN" caption="QSPI Inter-chip Mode Enable" mask="0x2000" values="QSPI_MR__QICMEN"/>
          <bitfield name="OENSD" caption="Output Enable Shift Disabled" mask="0x8000" values="QSPI_MR__OENSD"/>
          <bitfield name="DLYBCT" caption="Delay Between Consecutive Transfers" mask="0xFF0000"/>
          <bitfield name="DLYCS" caption="Minimum Inactive QCS Delay" mask="0xFF000000"/>
        </register>
        <register name="QSPI_RDR" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Receive Data Register">
          <bitfield name="RD" caption="Receive Data" mask="0xFFFF"/>
        </register>
        <register name="QSPI_TDR" offset="0xC" rw="W" size="4" caption="Transmit Data Register">
          <bitfield name="TD" caption="Transmit Data" mask="0xFFFF"/>
        </register>
        <register name="QSPI_ISR" offset="0x10" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="RDRF" caption="Receive Data Register Full (cleared by reading QSPI_RDR)" mask="0x1" values="QSPI_ISR__RDRF"/>
          <bitfield name="TDRE" caption="Transmit Data Register Empty (cleared by writing QSPI_TDR)" mask="0x2" values="QSPI_ISR__TDRE"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty (cleared by writing QSPI_TDR)" mask="0x4" values="QSPI_ISR__TXEMPTY"/>
          <bitfield name="OVRES" caption="Overrun Error Status (cleared on read)" mask="0x8" values="QSPI_ISR__OVRES"/>
          <bitfield name="CSR" caption="Chip Select Rise (cleared on read)" mask="0x100" values="QSPI_ISR__CSR"/>
          <bitfield name="INSTRE" caption="Instruction End Status (cleared on read)" mask="0x400" values="QSPI_ISR__INSTRE"/>
          <bitfield name="LWRA" caption="Last Write Access (cleared on read)" mask="0x800" values="QSPI_ISR__LWRA"/>
          <bitfield name="QITF" caption="QSPI Interrupt Fall" mask="0x1000" values="QSPI_ISR__QITF"/>
          <bitfield name="QITR" caption="QSPI Interrupt Rise" mask="0x2000" values="QSPI_ISR__QITR"/>
          <bitfield name="CSFA" caption="Chip Select Fall Autoclear" mask="0x4000" values="QSPI_ISR__CSFA"/>
          <bitfield name="CSRA" caption="Chip Select Rise Autoclear" mask="0x8000" values="QSPI_ISR__CSRA"/>
          <bitfield name="RFRSHD" caption="Refresh Done" mask="0x10000" values="QSPI_ISR__RFRSHD"/>
          <bitfield name="TOUT" caption="QSPI Time-out" mask="0x20000" values="QSPI_ISR__TOUT"/>
        </register>
        <register name="QSPI_IER" offset="0x14" rw="W" size="4" atomic-op="set:QSPI_IMR" caption="Interrupt Enable Register">
          <bitfield name="RDRF" caption="Receive Data Register Full Interrupt Enable" mask="0x1"/>
          <bitfield name="TDRE" caption="Transmit Data Register Empty Interrupt Enable" mask="0x2"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty Enable" mask="0x4"/>
          <bitfield name="OVRES" caption="Overrun Error Interrupt Enable" mask="0x8"/>
          <bitfield name="CSR" caption="Chip Select Rise Interrupt Enable" mask="0x100"/>
          <bitfield name="INSTRE" caption="Instruction End Interrupt Enable" mask="0x400"/>
          <bitfield name="LWRA" caption="Last Write Access Interrupt Enable" mask="0x800"/>
          <bitfield name="QITF" caption="QSPI Interrupt Fall Interrupt Enable" mask="0x1000"/>
          <bitfield name="QITR" caption="QSPI Interrupt Rise Interrupt Enable" mask="0x2000"/>
          <bitfield name="CSFA" caption="Chip Select Fall Autoclear Interrupt Enable" mask="0x4000"/>
          <bitfield name="CSRA" caption="Chip Select Rise Autoclear Interrupt Enable" mask="0x8000"/>
          <bitfield name="RFRSHD" caption="Refresh Done Interrupt Enable" mask="0x10000"/>
          <bitfield name="TOUT" caption="QSPI Time-out Interrupt Enable" mask="0x20000"/>
        </register>
        <register name="QSPI_IDR" offset="0x18" rw="W" size="4" atomic-op="clear:QSPI_IMR" caption="Interrupt Disable Register">
          <bitfield name="RDRF" caption="Receive Data Register Full Interrupt Disable" mask="0x1"/>
          <bitfield name="TDRE" caption="Transmit Data Register Empty Interrupt Disable" mask="0x2"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty Disable" mask="0x4"/>
          <bitfield name="OVRES" caption="Overrun Error Interrupt Disable" mask="0x8"/>
          <bitfield name="CSR" caption="Chip Select Rise Interrupt Disable" mask="0x100"/>
          <bitfield name="INSTRE" caption="Instruction End Interrupt Disable" mask="0x400"/>
          <bitfield name="LWRA" caption="Last Write Access Interrupt Disable" mask="0x800"/>
          <bitfield name="QITF" caption="QSPI Interrupt Fall Interrupt Disable" mask="0x1000"/>
          <bitfield name="QITR" caption="QSPI Interrupt Rise Interrupt Disable" mask="0x2000"/>
          <bitfield name="CSFA" caption="Chip Select Fall Autoclear Interrupt Disable" mask="0x4000"/>
          <bitfield name="CSRA" caption="Chip Select Rise Autoclear Interrupt Disable" mask="0x8000"/>
          <bitfield name="RFRSHD" caption="Refresh Done Interrupt Disable" mask="0x10000"/>
          <bitfield name="TOUT" caption="QSPI Time-out Interrupt Disable" mask="0x20000"/>
        </register>
        <register name="QSPI_IMR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="RDRF" caption="Receive Data Register Full Interrupt Mask" mask="0x1"/>
          <bitfield name="TDRE" caption="Transmit Data Register Empty Interrupt Mask" mask="0x2"/>
          <bitfield name="TXEMPTY" caption="Transmission Registers Empty Mask" mask="0x4"/>
          <bitfield name="OVRES" caption="Overrun Error Interrupt Mask" mask="0x8"/>
          <bitfield name="CSR" caption="Chip Select Rise Interrupt Mask" mask="0x100"/>
          <bitfield name="INSTRE" caption="Instruction End Interrupt Mask" mask="0x400"/>
          <bitfield name="LWRA" caption="Last Write Access Interrupt Mask" mask="0x800"/>
          <bitfield name="QITF" caption="QSPI Interrupt Fall Interrupt Mask" mask="0x1000"/>
          <bitfield name="QITR" caption="QSPI Interrupt Rise Interrupt Mask" mask="0x2000"/>
          <bitfield name="CSFA" caption="Chip Select Fall Autoclear Interrupt Mask" mask="0x4000"/>
          <bitfield name="CSRA" caption="Chip Select Rise Autoclear Interrupt Mask" mask="0x8000"/>
          <bitfield name="RFRSHD" caption="Refresh Done Interrupt Mask" mask="0x10000"/>
          <bitfield name="TOUT" caption="QSPI Time-out Interrupt Mask" mask="0x20000"/>
        </register>
        <register name="QSPI_SCR" offset="0x20" rw="RW" size="4" atomic-op="clear:QSPI_SR" initval="0x00000000" caption="Serial Clock Register">
          <bitfield name="CPOL" caption="Clock Polarity" mask="0x1" values="QSPI_SCR__CPOL"/>
          <bitfield name="CPHA" caption="Clock Phase" mask="0x2" values="QSPI_SCR__CPHA"/>
          <bitfield name="DLYBS" caption="Delay Before QSCK" mask="0xFF0000"/>
        </register>
        <register name="QSPI_SR" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="SYNCBSY" caption="Synchronization Busy" mask="0x1" values="QSPI_SR__SYNCBSY"/>
          <bitfield name="QSPIENS" caption="QSPI Enable Status" mask="0x2" values="QSPI_SR__QSPIENS"/>
          <bitfield name="CSS" caption="Chip Select Status" mask="0x4" values="QSPI_SR__CSS"/>
          <bitfield name="RBUSY" caption="Read Busy" mask="0x8" values="QSPI_SR__RBUSY"/>
          <bitfield name="HIDLE" caption="QSPI Idle" mask="0x10" values="QSPI_SR__HIDLE"/>
          <bitfield name="DLOCK" caption="DLL Lock" mask="0x20" values="QSPI_SR__DLOCK"/>
          <bitfield name="CALBSY" caption="Pad Calibration Busy" mask="0x40" values="QSPI_SR__CALBSY"/>
        </register>
        <register name="QSPI_IAR" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="Instruction Address Register">
          <bitfield name="ADDR" caption="Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="QSPI_WICR" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="Write Instruction Code Register">
          <bitfield name="WRINST" caption="Write Instruction Code" mask="0xFFFF"/>
          <bitfield name="WROPT" caption="Write Option Code" mask="0xFF0000"/>
        </register>
        <register name="QSPI_IFR" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="Instruction Frame Register">
          <bitfield name="WIDTH" caption="Width of Instruction Code, Address, Option Code and Data" mask="0xF" values="QSPI_IFR__WIDTH"/>
          <bitfield name="INSTEN" caption="Instruction Enable" mask="0x10" values="QSPI_IFR__INSTEN"/>
          <bitfield name="ADDREN" caption="Address Enable" mask="0x20" values="QSPI_IFR__ADDREN"/>
          <bitfield name="OPTEN" caption="Option Enable" mask="0x40" values="QSPI_IFR__OPTEN"/>
          <bitfield name="DATAEN" caption="Data Enable" mask="0x80" values="QSPI_IFR__DATAEN"/>
          <bitfield name="OPTL" caption="Option Code Length" mask="0x300" values="QSPI_IFR__OPTL"/>
          <bitfield name="ADDRL" caption="Address Length" mask="0xC00" values="QSPI_IFR__ADDRL"/>
          <bitfield name="TFRTYP" caption="Data Transfer Type" mask="0x1000" values="QSPI_IFR__TFRTYP"/>
          <bitfield name="CRM" caption="Continuous Read Mode" mask="0x4000" values="QSPI_IFR__CRM"/>
          <bitfield name="DDREN" caption="DDR Mode Enable" mask="0x8000" values="QSPI_IFR__DDREN"/>
          <bitfield name="NBDUM" caption="Number Of Dummy Cycles" mask="0x1F0000"/>
          <bitfield name="END" caption="Endianness" mask="0x400000" values="QSPI_IFR__END"/>
          <bitfield name="SMRM" caption="Serial Memory Register Mode" mask="0x800000" values="QSPI_IFR__SMRM"/>
          <bitfield name="APBTFRTYP" caption="Peripheral BusTransfer Type" mask="0x1000000" values="QSPI_IFR__APBTFRTYP"/>
          <bitfield name="DQSEN" caption="DQS Sampling Enable" mask="0x2000000" values="QSPI_IFR__DQSEN"/>
          <bitfield name="DDRCMDEN" caption="DDR Mode Command Enable" mask="0x4000000" values="QSPI_IFR__DDRCMDEN"/>
          <bitfield name="HFWBEN" caption="HyperFlash Write Buffer Enable" mask="0x8000000" values="QSPI_IFR__HFWBEN"/>
          <bitfield name="PROTTYP" caption="Protocol Type" mask="0x30000000" values="QSPI_IFR__PROTTYP"/>
        </register>
        <register name="QSPI_RICR" offset="0x3C" rw="RW" size="4" initval="0x00000000" caption="Read Instruction Code Register">
          <bitfield name="RDINST" caption="Read Instruction Code" mask="0xFFFF"/>
          <bitfield name="RDOPT" caption="Read Option Code" mask="0xFF0000"/>
        </register>
        <register name="QSPI_SMR" offset="0x40" rw="RW" size="4" initval="0x00000000" caption="Scrambling Mode Register">
          <bitfield name="SCREN" caption="Scrambling/Unscrambling Enable" mask="0x1" values="QSPI_SMR__SCREN"/>
          <bitfield name="RVDIS" caption="Scrambling/Unscrambling Random Value Disable" mask="0x2" values="QSPI_SMR__RVDIS"/>
          <bitfield name="SCRKL" caption="Scrambling Key Lock" mask="0x4" values="QSPI_SMR__SCRKL"/>
        </register>
        <register name="QSPI_SKR" offset="0x44" rw="W" size="4" caption="Scrambling Key Register">
          <bitfield name="USRK" caption="User Scrambling Key" mask="0xFFFFFFFF"/>
        </register>
        <register name="QSPI_REFRESH" offset="0x50" rw="RW" size="4" initval="0x00000000" caption="Refresh Register">
          <bitfield name="REFRESH" caption="REFRESH Delay Counter" mask="0xFFFFFFFF"/>
        </register>
        <register name="QSPI_WRACNT" offset="0x54" rw="RW" size="4" initval="0x00000000" caption="Write Access Counter Register">
          <bitfield name="NBWRA" caption="Number of Write Accesses" mask="0xFFFFFFFF"/>
        </register>
        <register name="QSPI_DLLCFG" offset="0x58" rw="RW" size="4" initval="0x00000000" caption="DLL Configuration Register">
          <bitfield name="RANGE" caption="DLL Range" mask="0x1" values="QSPI_DLLCFG__RANGE"/>
        </register>
        <register name="QSPI_PCALCFG" offset="0x5C" rw="RW" size="4" initval="0x00000070" caption="Pad Calibration Configuration Register">
          <bitfield name="AAON" caption="Analog Always On" mask="0x1" values="QSPI_PCALCFG__AAON"/>
          <bitfield name="DAPCAL" caption="Disable Automatic Pad Calibration" mask="0x2" values="QSPI_PCALCFG__DAPCAL"/>
          <bitfield name="DIFFPM" caption="Differential Pad Mode" mask="0x4" values="QSPI_PCALCFG__DIFFPM"/>
          <bitfield name="CLKDIV" caption="Calibration Clock Division" mask="0x70"/>
          <bitfield name="CALCNT" caption="Pad Calibration Counter" mask="0x1FF00"/>
          <bitfield name="CALP" caption="Calibration Code for P-channel" mask="0xF000000"/>
          <bitfield name="CALN" caption="Calibration Code for N-channel" mask="0xF0000000"/>
        </register>
        <register name="QSPI_PCALBP" offset="0x60" rw="RW" size="4" initval="0x00000000" caption="Pad Calibration Bypass Register">
          <bitfield name="BPEN" caption="Bypass Enable" mask="0x1" values="QSPI_PCALBP__BPEN"/>
          <bitfield name="CALPBP" caption="Calibration Code Bypass for P-channel" mask="0xF00"/>
          <bitfield name="CALNBP" caption="Calibration Code Bypass for N-channel" mask="0xF0000"/>
        </register>
        <register name="QSPI_TOUT" offset="0x64" rw="RW" size="4" initval="0x00000000" caption="Timeout Register">
          <bitfield name="TCNTM" caption="Time-out Counter Maximum Value" mask="0xFFFF"/>
        </register>
        <register name="QSPI_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="QSPI_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="QSPI_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Register Enable" mask="0x4" values="QSPI_WPMR__WPCREN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="QSPI_WPMR__WPKEY"/>
        </register>
        <register name="QSPI_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="QSPI_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFF00"/>
        </register>
      </register-group>
      <value-group name="QSPI_CR__QSPIEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the QSPI to transfer and receive data." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__QSPIDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the QSPI." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__DLLON">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the DLL. When the DLL is locked (DLOCK flags in QSPI_SR), the QSPI Core receives a clock and is functional." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__DLLOFF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the DLL. When the DLL is not locked (DLOCK flags in QSPI_SR), the QSPI Core does not receive a clock and is not functional." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__STPCAL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts a QSPI pad calibration. QSPI_SR.CALBSY indicates the state of the calibration." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__SRFRSH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts a refresh sequence. QSPI_ISR.RFRSHD indicates when the refresh sequence is over." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the QSPI. A software-triggered hardware reset of the QSPI interface is performed." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__UPDCFG">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Requests an update of the QSPI Controller core configuration." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__STTFR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts the transfer when TFRTYP = 0 and SMRM = 1 or when DATAEN = 0." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__RTOUT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Request a TOUT flag reset." value="1"/>
      </value-group>
      <value-group name="QSPI_CR__LASTXFER">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The chip select is deasserted after the end of character transmission." value="1"/>
      </value-group>
      <value-group name="QSPI_MR__SMM">
        <value name="SPI" caption="The QSPI is in SPI mode." value="0"/>
        <value name="MEMORY" caption="The QSPI is in Serial Memory mode." value="1"/>
      </value-group>
      <value-group name="QSPI_MR__WDRBT">
        <value name="DISABLED" caption="No effect. In SPI mode, a transfer can be initiated whatever the state of QSPI_RDR is." value="0"/>
        <value name="ENABLED" caption="In SPI mode, a transfer can start only if QSPI_RDR is empty, i.e., does not contain any unread data. This mode prevents overrun error in reception." value="1"/>
      </value-group>
      <value-group name="QSPI_MR__DQSDLYEN">
        <value name="DISABLED" caption="DQS Delay cell is disabled." value="0"/>
        <value name="ENABLED" caption="DQS Delay cell is enabled. The DQS Delay cell automatic refresh is triggered according to the configuration of QSPI_REFRESH." value="1"/>
      </value-group>
      <value-group name="QSPI_MR__CSMODE">
        <value name="NOT_RELOADED" caption="The chip select is deasserted if QSPI_TDR.TD has not been reloaded before the end of the current transfer." value="0"/>
        <value name="LASTXFER" caption="The chip select is deasserted when the bit LASTXFER is written to '1' and the character written in QSPI_TDR.TD has been transferred." value="1"/>
        <value name="SYSTEMATICALLY" caption="The chip select is deasserted systematically after each transfer." value="2"/>
      </value-group>
      <value-group name="QSPI_MR__TAMPCLR">
        <value name="0" caption="A tamper detection event has no effect on QSPI scrambling keys." value="0"/>
        <value name="1" caption="A tamper detection event immediately clears QSPI scrambling keys." value="1"/>
      </value-group>
      <value-group name="QSPI_MR__NBBITS">
        <value name="8_BIT" caption="8 bits for transfer" value="0"/>
        <value name="16_BIT" caption="16 bits for transfer" value="8"/>
      </value-group>
      <value-group name="QSPI_MR__QICMEN">
        <value name="DISABLED" caption="QSPI_WICR.WROPT and QSPI_RICR.RDOPT define the transfer options and QSPI_IFR.NBDUM defines the number of dummy cycles." value="0"/>
        <value name="ENABLED" caption="No dummy cycles are inserted for write accesses, whatever the value configured in QSPI_IFR.NBDUM. The option field of the frame is automatically generated by the QSPI depending on the type of system bus transfer (the fields QSPI_RICR.RDOPT and QSPI_WICR.WROPT have no effect)." value="1"/>
      </value-group>
      <value-group name="QSPI_MR__OENSD">
        <value name="0" caption="By default, the pad output enable signal is held for one QSCK period during the dummy cycles if QSPI.IFR_NBDUM is not equal to '0'." value="0"/>
        <value name="1" caption="The pad output enable signal is not held for one QSCK period during the dummy cycles." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__RDRF">
        <value name="0" caption="No data has been received since the last read of QSPI_RDR." value="0"/>
        <value name="1" caption="Data has been received and the received data has been transferred from the serializer to QSPI_RDR since the last read of QSPI_RDR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__TDRE">
        <value name="0" caption="Data has been written to QSPI_TDR and not yet transferred to the serializer." value="0"/>
        <value name="1" caption="The last data written in the QSPI_TDR has been transferred to the serializer." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__TXEMPTY">
        <value name="0" caption="As soon as data is written in QSPI_TDR." value="0"/>
        <value name="1" caption="QSPI_TDR and the internal shifter are empty. If a transfer delay has been defined, TXEMPTY is set after the completion of such delay." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__OVRES">
        <value name="0" caption="No overrun has been detected since the last read of QSPI_ISR." value="0"/>
        <value name="1" caption="At least one overrun error has occurred since the last read of QSPI_ISR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__CSR">
        <value name="0" caption="No chip select rise has been detected since the last read of QSPI_SR." value="0"/>
        <value name="1" caption="At least one chip select rise has been detected since the last read of QSPI_SR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__INSTRE">
        <value name="0" caption="No instruction end has been detected since the last read of QSPI_SR." value="0"/>
        <value name="1" caption="At least one instruction end has been detected since the last read of QSPI_SR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__LWRA">
        <value name="0" caption="Last write access has not been sent since the last read of QSPI_SR or NBWRA = 0." value="0"/>
        <value name="1" caption="At least one last write access has been sent since the last read of QSPI_SR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__QITF">
        <value name="0" caption="No falling of the QSPI memory interrupt line has been detected since the last read of QSPI_ISR." value="0"/>
        <value name="1" caption="At least one QSPI memory interrupt line falling edge occurred since the last read of QSPI_ISR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__QITR">
        <value name="0" caption="No rising of the QSPI memory interrupt line has been detected since the last read of QSPI_ISR." value="0"/>
        <value name="1" caption="At least one QSPI memory interrupt line rising edge occurred since the last read of QSPI_ISR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__CSFA">
        <value name="0" caption="No chip select fall has been detected since end of the last command or the last read of QSPI_ISR." value="0"/>
        <value name="1" caption="One chip select fall has been detected since the end of the last command or the last read of QSPI_ISR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__CSRA">
        <value name="0" caption="No chip select rise has been detected since beginning of the last command or the last read of QSPI_ISR." value="0"/>
        <value name="1" caption="One chip select rise has been detected since the beginning of the last command or the last read of QSPI_ISR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__RFRSHD">
        <value name="0" caption="No refresh done event occurred since the last read of QSPI_ISR." value="0"/>
        <value name="1" caption="One refresh done event has been detected since the end of the last refresh command or the last read of QSPI_ISR." value="1"/>
      </value-group>
      <value-group name="QSPI_ISR__TOUT">
        <value name="0" caption="No QSPI time-out occurred since the last write of RTOUT bit on QSPI_CR." value="0"/>
        <value name="1" caption="At least one QSPI time-out occurred since the last write of RTOUT bit on QSPI_CR." value="1"/>
      </value-group>
      <value-group name="QSPI_SCR__CPOL">
        <value name="0" caption="The inactive state value of QSCK is logic level zero." value="0"/>
        <value name="1" caption="The inactive state value of QSCK is logic level one." value="1"/>
      </value-group>
      <value-group name="QSPI_SCR__CPHA">
        <value name="0" caption="Data is captured on the leading edge of QSCK and changed on the following edge of QSCK." value="0"/>
        <value name="1" caption="Data is changed on the leading edge of QSCK and captured on the following edge of QSCK." value="1"/>
      </value-group>
      <value-group name="QSPI_SR__SYNCBSY">
        <value name="0" caption="No event synchronization between the QSPI Controller interface and QSPI Controller core is ongoing. Register accesses requiring synchronization are allowed, see Register Synchronization." value="0"/>
        <value name="1" caption="Event synchronization between the QSPI Controller interface and QSPI Controller core is ongoing. Register accesses requiring synchronization are not allowed, see Register Synchronization." value="1"/>
      </value-group>
      <value-group name="QSPI_SR__QSPIENS">
        <value name="0" caption="The QSPI is disabled." value="0"/>
        <value name="1" caption="The QSPI is enabled." value="1"/>
      </value-group>
      <value-group name="QSPI_SR__CSS">
        <value name="0" caption="The chip select is asserted." value="0"/>
        <value name="1" caption="The chip select is not asserted." value="1"/>
      </value-group>
      <value-group name="QSPI_SR__RBUSY">
        <value name="0" caption="The system bus interface has no activity." value="0"/>
        <value name="1" caption="The system bus interface is currently processing accesses." value="1"/>
      </value-group>
      <value-group name="QSPI_SR__HIDLE">
        <value name="0" caption="The QSPI is not in Idle state (either transmitting or Chip Select is active)." value="0"/>
        <value name="1" caption="The QSPI is in Idle state (not transmitting and Chip Select is inactive)." value="1"/>
      </value-group>
      <value-group name="QSPI_SR__DLOCK">
        <value name="0" caption="DLL is not locked. The QSPI Controller and physical interface have not received a clock yet." value="0"/>
        <value name="1" caption="DLL is locked. The QSPI Controller and physical interface have received a clock." value="1"/>
      </value-group>
      <value-group name="QSPI_SR__CALBSY">
        <value name="0" caption="Pad calibration is not ongoing." value="0"/>
        <value name="1" caption="Pad calibration is ongoing." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__WIDTH">
        <value name="SINGLE_BIT_SPI" caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Single-bit SPI" value="0"/>
        <value name="DUAL_OUTPUT" caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Dual SPI" value="1"/>
        <value name="QUAD_OUTPUT" caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Quad SPI" value="2"/>
        <value name="DUAL_IO" caption="Instruction: Single-bit SPI / Address-Option: Dual SPI / Data: Dual SPI" value="3"/>
        <value name="QUAD_IO" caption="Instruction: Single-bit SPI / Address-Option: Quad SPI / Data: Quad SPI" value="4"/>
        <value name="DUAL_CMD" caption="Instruction: Dual SPI / Address-Option: Dual SPI / Data: Dual SPI" value="5"/>
        <value name="QUAD_CMD" caption="Instruction: Quad SPI / Address-Option: Quad SPI / Data: Quad SPI" value="6"/>
        <value name="OCT_OUTPUT" caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Octal SPI" value="7"/>
        <value name="OCT_IO" caption="Instruction: Single-bit SPI / Address-Option: Octal SPI / Data: Octal SPI" value="8"/>
        <value name="OCT_CMD" caption="Instruction: Octal SPI / Address-Option: Octal SPI / Data: Octal SPI" value="9"/>
      </value-group>
      <value-group name="QSPI_IFR__INSTEN">
        <value name="0" caption="The instruction is not sent to the serial Flash memory." value="0"/>
        <value name="1" caption="The instruction is sent to the serial Flash memory." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__ADDREN">
        <value name="0" caption="The transfer address is not sent to the serial Flash memory." value="0"/>
        <value name="1" caption="The transfer address is sent to the serial Flash memory." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__OPTEN">
        <value name="0" caption="The option is not sent to the serial Flash memory." value="0"/>
        <value name="1" caption="The option is sent to the serial Flash memory." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__DATAEN">
        <value name="0" caption="No data is sent/received to/from the serial Flash memory." value="0"/>
        <value name="1" caption="Data is sent/received to/from the serial Flash memory." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__OPTL">
        <value name="OPTION_1BIT" caption="The option code is 1 bit long." value="0"/>
        <value name="OPTION_2BIT" caption="The option code is 2 bits long." value="1"/>
        <value name="OPTION_4BIT" caption="The option code is 4 bits long." value="2"/>
        <value name="OPTION_8BIT" caption="The option code is 8 bits long." value="3"/>
      </value-group>
      <value-group name="QSPI_IFR__ADDRL">
        <value name="8_BIT" caption="8-bit address size" value="0"/>
        <value name="16_BIT" caption="16-bit address size" value="1"/>
        <value name="24_BIT" caption="24-bit address size" value="2"/>
        <value name="32_BIT" caption="32-bit address size" value="3"/>
      </value-group>
      <value-group name="QSPI_IFR__TFRTYP">
        <value name="TRSFR_REGISTER" caption="Read/Write transfer from the serial memory. Read at random location (fetch) in the serial Flash memory is not possible." value="0x0"/>
        <value name="TRSFR_MEMORY" caption="Read/Write data transfer from the serial memory. If enabled, scrambling is performed. Read at random location (fetch) in the serial Flash memory is possible. Transfers are launched only through the system bus interface." value="0x1"/>
      </value-group>
      <value-group name="QSPI_IFR__CRM">
        <value name="DISABLED" caption="Continuous Read mode is disabled." value="0"/>
        <value name="ENABLED" caption="Continuous Read mode is enabled." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__DDREN">
        <value name="DISABLED" caption="Transfers are performed in Single Data Rate mode." value="0"/>
        <value name="ENABLED" caption="Transfers are performed in Double Data Rate mode, whereas the instruction field is still transferred in Single Data Rate mode." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__END">
        <value name="0" caption="Data are sent in little-endian format to the memory." value="0"/>
        <value name="1" caption="Data are sent in big-endian format to the memory." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__SMRM">
        <value name="0" caption="Serial Memory registers are written via AHB access. See Instruction Frame Transmission for details." value="0"/>
        <value name="1" caption="Serial Memory registers are written via APB access. See Instruction Frame Transmission for details." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__APBTFRTYP">
        <value name="0" caption="Peripheral bus register transfer to the memory is a write transfer. Used when TRFTYP is written to '0' and SMRM to '1'." value="0"/>
        <value name="1" caption="Peripheral bus register transfer to the memory is a read transfer. Used when TRFTYP is written to '0' and SMRM to '1'." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__DQSEN">
        <value name="0" caption="Data from the memory are not sampled with DQS signal." value="0"/>
        <value name="1" caption="Data from the memory are sampled with DQS signal." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__DDRCMDEN">
        <value name="DISABLED" caption="Transfer of instruction field is performed in Single Data Rate mode even if DDREN is written to '1'." value="0"/>
        <value name="ENABLED" caption="Transfer of instruction field is performed in Double Data Rate mode if DDREN bit is written to '1'. If DDREN is written to '0', the instruction field is sent in Single Data Rate mode." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__HFWBEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Each write access received on the system bus interface generates a new command. IMPORTANT: Mandatory if HyperFlash Write Buffer feature is used." value="1"/>
      </value-group>
      <value-group name="QSPI_IFR__PROTTYP">
        <value name="STD_SPI" caption="Standard (Q)SPI Protocol" value="0"/>
        <value name="TWIN_QUAD" caption="Twin-Quad Protocol" value="1"/>
        <value name="OCTAFLASH" caption="OctaFlash Protocol" value="2"/>
        <value name="HYPERFLASH" caption="HyperFlash Protocol" value="3"/>
      </value-group>
      <value-group name="QSPI_SMR__SCREN">
        <value name="DISABLED" caption="The scrambling/unscrambling is disabled." value="0"/>
        <value name="ENABLED" caption="The scrambling/unscrambling is enabled." value="1"/>
      </value-group>
      <value-group name="QSPI_SMR__RVDIS">
        <value name="0" caption="The scrambling/unscrambling algorithm includes the user scrambling key plus a random value that may differ between devices." value="0"/>
        <value name="1" caption="The scrambling/unscrambling algorithm includes only the user scrambling key." value="1"/>
      </value-group>
      <value-group name="QSPI_SMR__SCRKL">
        <value name="0" caption="No action." value="0"/>
        <value name="1" caption="QSPI_SKR.USRK cannot be written until the next VDDCORE reset." value="1"/>
      </value-group>
      <value-group name="QSPI_DLLCFG__RANGE">
        <value name="0" caption="The QSPI Core clock is between 25 MHz and 100 MHz." value="0"/>
        <value name="1" caption="The QSPI Core clock is between 50 MHz and 208 MHz." value="1"/>
      </value-group>
      <value-group name="QSPI_PCALCFG__AAON">
        <value name="0" caption="The analog part of the pad calibration circuitry is switched off after each calibration (long delay for each calibration)." value="0"/>
        <value name="1" caption="The analog part of the pad calibration circuitry is not switched off after each calibration (shorter delay after the first calibration)." value="1"/>
      </value-group>
      <value-group name="QSPI_PCALCFG__DAPCAL">
        <value name="0" caption="Pad calibration is started automatically depending on the configuration of QSPI_REFRESH." value="0"/>
        <value name="1" caption="Pad calibration is not started automatically." value="1"/>
      </value-group>
      <value-group name="QSPI_PCALCFG__DIFFPM">
        <value name="0" caption="Pad differential mode is not enabled." value="0"/>
        <value name="1" caption="Pad differential mode is enabled." value="1"/>
      </value-group>
      <value-group name="QSPI_PCALBP__BPEN">
        <value name="0" caption="Calibration code is not overridden by values of CALNBP and CALPBP." value="0"/>
        <value name="1" caption="Calibration code is overridden by values of CALNBP and CALPBP." value="1"/>
      </value-group>
      <value-group name="QSPI_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x515350 (&quot;QSP&quot; in ASCII)" value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x515350 (&quot;QSP&quot; in ASCII)" value="1"/>
      </value-group>
      <value-group name="QSPI_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on Interrupt registers if WPKEY corresponds to 0x515350." value="0"/>
        <value name="1" caption="Enables the write protection on Interrupt registers if WPKEY corresponds to 0x515350." value="1"/>
      </value-group>
      <value-group name="QSPI_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on the Control register if WPKEY corresponds to 0x515350." value="0"/>
        <value name="1" caption="Enables the write protection on the Control register if WPKEY corresponds to 0x515350." value="1"/>
      </value-group>
      <value-group name="QSPI_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." value="0x515350"/>
      </value-group>
      <value-group name="QSPI_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of the QSPI_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of the QSPI_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
    </module>
    <module name="RSTC" id="44161" version="0" caption="Reset Controller">
      <register-group name="RSTC" caption="Reset Controller">
        <register name="RSTC_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="PROCRST" caption="Processor Reset" mask="0x1" values="RSTC_CR__PROCRST"/>
          <bitfield name="EXTRST" caption="External Reset" mask="0x8" values="RSTC_CR__EXTRST"/>
          <bitfield name="KEY" caption="System Reset Key" mask="0xFF000000" values="RSTC_CR__KEY"/>
        </register>
        <register name="RSTC_SR" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="URSTS" caption="User Reset Status" mask="0x1" values="RSTC_SR__URSTS"/>
          <bitfield name="RSTTYP" caption="Reset Type" mask="0xF00" values="RSTC_SR__RSTTYP"/>
          <bitfield name="NRSTL" caption="NRST Pin Level" mask="0x10000"/>
          <bitfield name="SRCMP" caption="Software Reset Command in Progress" mask="0x20000" values="RSTC_SR__SRCMP"/>
        </register>
        <register name="RSTC_MR" offset="0x8" rw="RW" size="4" initval="0x00000001" caption="Mode Register">
          <bitfield name="URSTEN" caption="User Reset Enable" mask="0x1" values="RSTC_MR__URSTEN"/>
          <bitfield name="SCKSW" caption="Slow Clock Switching" mask="0x2" values="RSTC_MR__SCKSW"/>
          <bitfield name="URSTASYNC" caption="User Reset Asynchronous Control" mask="0x4" values="RSTC_MR__URSTASYNC"/>
          <bitfield name="URSTIEN" caption="User Reset Interrupt Enable" mask="0x10" values="RSTC_MR__URSTIEN"/>
          <bitfield name="ERSTL" caption="External Reset Length" mask="0xF00"/>
          <bitfield name="ENGCLR" caption="Enable GPBR Clear on Tamper Event" mask="0x100000" values="RSTC_MR__ENGCLR"/>
          <bitfield name="KEY" caption="Write Access Password" mask="0xFF000000" values="RSTC_MR__KEY"/>
        </register>
        <register name="RSTC_GRSTR" offset="0xE4" rw="RW" size="4" initval="0x00000070" caption="Generic Reset Register">
          <bitfield name="DDR_RST" caption="DDR Reset" mask="0x1" values="RSTC_GRSTR__DDR_RST"/>
          <bitfield name="DDR_PHY_RST" caption="DDR PHY Reset" mask="0x4" values="RSTC_GRSTR__DDR_PHY_RST"/>
          <bitfield name="USB_RST1" caption="USB Reset" mask="0x10" values="RSTC_GRSTR__USB_RST"/>
          <bitfield name="USB_RST2" caption="USB Reset" mask="0x20" values="RSTC_GRSTR__USB_RST"/>
          <bitfield name="USB_RST3" caption="USB Reset" mask="0x40" values="RSTC_GRSTR__USB_RST"/>
        </register>
      </register-group>
      <value-group name="RSTC_CR__PROCRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="If KEY = 0xA5, resets the processor and all the embedded peripherals." value="1"/>
      </value-group>
      <value-group name="RSTC_CR__EXTRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="If KEY = 0xA5, asserts the NRST_OUT pin." value="1"/>
      </value-group>
      <value-group name="RSTC_CR__KEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation." value="0xA5"/>
      </value-group>
      <value-group name="RSTC_SR__URSTS">
        <value name="0" caption="No high-to-low edge on NRST happened since the last read of RSTC_SR." value="0"/>
        <value name="1" caption="At least one high-to-low transition of NRST has been detected since the last read of RSTC_SR." value="1"/>
      </value-group>
      <value-group name="RSTC_SR__RSTTYP">
        <value name="GENERAL_RST" caption="First powerup reset" value="0"/>
        <value name="BACKUP_RST" caption="Return from Backup mode" value="1"/>
        <value name="WDT_RST" caption="Watchdog fault occurred" value="2"/>
        <value name="SOFT_RST" caption="Processor reset required by the software" value="3"/>
        <value name="USER_RST" caption="NRST pin detected low" value="4"/>
        <value name="SLCK_XTAL_RST" caption="32.768 kHz crystal failure detection fault occurred" value="7"/>
        <value name="ULP2_RST" caption="ULP Mode 2 reset" value="8"/>
      </value-group>
      <value-group name="RSTC_SR__SRCMP">
        <value name="0" caption="No software command is being performed by the RSTC. The RSTC is ready for a software command." value="0"/>
        <value name="1" caption="A Software reset command is being performed by the RSTC. The RSTC is busy." value="1"/>
      </value-group>
      <value-group name="RSTC_MR__URSTEN">
        <value name="0" caption="The detection of a low level on the NRST pin does not generate a User reset." value="0"/>
        <value name="1" caption="The detection of a low level on the NRST pin triggers a User reset." value="1"/>
      </value-group>
      <value-group name="RSTC_MR__SCKSW">
        <value name="0" caption="The detection of a 32.768 kHz crystal failure has no effect." value="0"/>
        <value name="1" caption="The detection of a 32.768 kHz crystal failure resets the logic supplied by VDDCORE." value="1"/>
      </value-group>
      <value-group name="RSTC_MR__URSTASYNC">
        <value name="0" caption="The NRST input signal is managed synchronously." value="0"/>
        <value name="1" caption="The NRST input signal is managed asynchronously. Note: this mode cannot be selected if the external bus interface drives an SDR/DDR memory device and another memory on the same bus." value="1"/>
      </value-group>
      <value-group name="RSTC_MR__URSTIEN">
        <value name="0" caption="RSTC_SR.USRTS at '1' has no effect on the RSTC interrupt line." value="0"/>
        <value name="1" caption="RSTC_SR.USRTS at '1' asserts the RSTC interrupt line if URSTEN = 0." value="1"/>
      </value-group>
      <value-group name="RSTC_MR__ENGCLR">
        <value name="0" caption="Disables the GPBR immediate clear on tamper detection event." value="0"/>
        <value name="1" caption="Enables the GPBR immediate clear on tamper detection event." value="1"/>
      </value-group>
      <value-group name="RSTC_MR__KEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation. Always reads as 0." value="0xA5"/>
      </value-group>
      <value-group name="RSTC_GRSTR__DDR_RST">
        <value name="0" caption="DDR Controller reset is asserted." value="0"/>
        <value name="1" caption="DDR Controller reset is de-asserted." value="1"/>
      </value-group>
      <value-group name="RSTC_GRSTR__DDR_PHY_RST">
        <value name="0" caption="DDR PHY reset is asserted." value="0"/>
        <value name="1" caption="DDR PHY reset is de-asserted." value="1"/>
      </value-group>
      <value-group name="RSTC_GRSTR__USB_RST">
        <value name="POR_DISABLED" caption="POR is disabled." value="0"/>
        <value name="POR_ENABLED" caption="POR is enabled." value="1"/>
      </value-group>
    </module>
    <module name="RTC" id="6056" version="0" caption="Real-time Clock">
      <register-group name="RTC" caption="Real-time Clock">
        <register name="RTC_CR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="UPDTIM" caption="Update Request Time Register" mask="0x1" values="RTC_CR__UPDTIM"/>
          <bitfield name="UPDCAL" caption="Update Request Calendar Register" mask="0x2" values="RTC_CR__UPDCAL"/>
          <bitfield name="TIMEVSEL" caption="Time Event Selection" mask="0x300" values="RTC_CR__TIMEVSEL"/>
          <bitfield name="CALEVSEL" caption="Calendar Event Selection" mask="0x30000" values="RTC_CR__CALEVSEL"/>
        </register>
        <register name="RTC_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="HRMOD" caption="12-/24-hour Mode" mask="0x1" values="RTC_MR__HRMOD"/>
          <bitfield name="PERSIAN" caption="PERSIAN Calendar" mask="0x2" values="RTC_MR__PERSIAN"/>
          <bitfield name="UTC" caption="UTC Time Format" mask="0x4" values="RTC_MR__UTC"/>
          <bitfield name="NEGPPM" caption="NEGative PPM Correction" mask="0x10" values="RTC_MR__NEGPPM"/>
          <bitfield name="CORRECTION" caption="Slow Clock Correction" mask="0x7F00" values="RTC_MR__CORRECTION"/>
          <bitfield name="HIGHPPM" caption="HIGH PPM Correction" mask="0x8000" values="RTC_MR__HIGHPPM"/>
          <bitfield name="OUT0" caption="RTCOUT0 Output and All ADC Channel Trigger Event Source Selection" mask="0x70000" values="RTC_MR__OUT0"/>
          <bitfield name="OUT1" caption="RTCOUT1 Output and ADC Last Channel Trigger Event Source Selection" mask="0x700000" values="RTC_MR__OUT1"/>
          <bitfield name="THIGH" caption="High Duration of the Output Pulse" mask="0x7000000" values="RTC_MR__THIGH"/>
          <bitfield name="TPERIOD" caption="Period of the Output Pulse" mask="0x30000000" values="RTC_MR__TPERIOD"/>
        </register>
        <register name="RTC_TIMR" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Time Register">
          <mode name="DEFAULT"/>
          <mode name="UTC"/>
          <bitfield modes="DEFAULT" name="SEC" caption="Current Second" mask="0x7F"/>
          <bitfield modes="DEFAULT" name="MIN" caption="Current Minute" mask="0x7F00"/>
          <bitfield modes="DEFAULT" name="HOUR" caption="Current Hour" mask="0x3F0000"/>
          <bitfield modes="DEFAULT" name="AMPM" caption="Ante Meridiem Post Meridiem Indicator" mask="0x400000" values="RTC_TIMR__AMPM"/>
          <bitfield modes="UTC" name="UTC_TIME" caption="Current UTC Time" mask="0xFFFFFFFF"/>
        </register>
        <register name="RTC_CALR" offset="0xC" rw="RW" size="4" initval="0x01E11220" caption="Calendar Register">
          <bitfield name="CENT" caption="Current Century" mask="0x7F"/>
          <bitfield name="YEAR" caption="Current Year" mask="0xFF00"/>
          <bitfield name="MONTH" caption="Current Month" mask="0x1F0000"/>
          <bitfield name="DAY" caption="Current Day in Current Week" mask="0xE00000"/>
          <bitfield name="DATE" caption="Current Day in Current Month" mask="0x3F000000"/>
        </register>
        <register name="RTC_TIMALR" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Time Alarm Register">
          <mode name="DEFAULT"/>
          <mode name="UTC"/>
          <bitfield modes="DEFAULT" name="SEC" caption="Second Alarm" mask="0x7F"/>
          <bitfield modes="DEFAULT" name="SECEN" caption="Second Alarm Enable" mask="0x80" values="RTC_TIMALR__SECEN"/>
          <bitfield modes="DEFAULT" name="MIN" caption="Minute Alarm" mask="0x7F00"/>
          <bitfield modes="DEFAULT" name="MINEN" caption="Minute Alarm Enable" mask="0x8000" values="RTC_TIMALR__MINEN"/>
          <bitfield modes="DEFAULT" name="HOUR" caption="Hour Alarm" mask="0x3F0000"/>
          <bitfield modes="DEFAULT" name="AMPM" caption="AM/PM Indicator" mask="0x400000"/>
          <bitfield modes="DEFAULT" name="HOUREN" caption="Hour Alarm Enable" mask="0x800000" values="RTC_TIMALR__HOUREN"/>
          <bitfield modes="UTC" name="UTC_TIME" caption="UTC_TIME Alarm" mask="0xFFFFFFFF" values="RTC_TIMALR__UTC_TIME"/>
        </register>
        <register name="RTC_CALALR" offset="0x14" rw="RW" size="4" initval="0x01010000" caption="Calendar Alarm Register">
          <mode name="DEFAULT"/>
          <mode name="UTC"/>
          <bitfield modes="UTC" name="UTCEN" caption="UTC Alarm Enable" mask="0x1" values="RTC_CALALR__UTCEN"/>
          <bitfield modes="DEFAULT" name="MONTH" caption="Month Alarm" mask="0x1F0000"/>
          <bitfield modes="DEFAULT" name="MTHEN" caption="Month Alarm Enable" mask="0x800000" values="RTC_CALALR__MTHEN"/>
          <bitfield modes="DEFAULT" name="DATE" caption="Date Alarm" mask="0x3F000000"/>
          <bitfield modes="DEFAULT" name="DATEEN" caption="Date Alarm Enable" mask="0x80000000" values="RTC_CALALR__DATEEN"/>
        </register>
        <register name="RTC_SR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="ACKUPD" caption="Acknowledge for Update" mask="0x1" values="RTC_SR__ACKUPD"/>
          <bitfield name="ALARM" caption="Alarm Flag" mask="0x2" values="RTC_SR__ALARM"/>
          <bitfield name="SEC" caption="Second Event" mask="0x4" values="RTC_SR__SEC"/>
          <bitfield name="TIMEV" caption="Time Event" mask="0x8" values="RTC_SR__TIMEV"/>
          <bitfield name="CALEV" caption="Calendar Event" mask="0x10" values="RTC_SR__CALEV"/>
          <bitfield name="TDERR" caption="Time and/or Date Free Running Error" mask="0x20" values="RTC_SR__TDERR"/>
        </register>
        <register name="RTC_SCCR" offset="0x1C" rw="W" size="4" caption="Status Clear Command Register">
          <bitfield name="ACKCLR" caption="Acknowledge Clear" mask="0x1"/>
          <bitfield name="ALRCLR" caption="Alarm Clear" mask="0x2"/>
          <bitfield name="SECCLR" caption="Second Clear" mask="0x4"/>
          <bitfield name="TIMCLR" caption="Time Clear" mask="0x8"/>
          <bitfield name="CALCLR" caption="Calendar Clear" mask="0x10"/>
          <bitfield name="TDERRCLR" caption="Time and/or Date Free Running Error Clear" mask="0x20"/>
        </register>
        <register name="RTC_IER" offset="0x20" rw="W" size="4" atomic-op="set:RTC_IMR" caption="Interrupt Enable Register">
          <bitfield name="ACKEN" caption="Acknowledge Update Interrupt Enable" mask="0x1"/>
          <bitfield name="ALREN" caption="Alarm Interrupt Enable" mask="0x2"/>
          <bitfield name="SECEN" caption="Second Event Interrupt Enable" mask="0x4"/>
          <bitfield name="TIMEN" caption="Time Event Interrupt Enable" mask="0x8"/>
          <bitfield name="CALEN" caption="Calendar Event Interrupt Enable" mask="0x10"/>
          <bitfield name="TDERREN" caption="Time and/or Date Error Interrupt Enable" mask="0x20"/>
        </register>
        <register name="RTC_IDR" offset="0x24" rw="W" size="4" atomic-op="clear:RTC_IMR" caption="Interrupt Disable Register">
          <bitfield name="ACKDIS" caption="Acknowledge Update Interrupt Disable" mask="0x1"/>
          <bitfield name="ALRDIS" caption="Alarm Interrupt Disable" mask="0x2"/>
          <bitfield name="SECDIS" caption="Second Event Interrupt Disable" mask="0x4"/>
          <bitfield name="TIMDIS" caption="Time Event Interrupt Disable" mask="0x8"/>
          <bitfield name="CALDIS" caption="Calendar Event Interrupt Disable" mask="0x10"/>
          <bitfield name="TDERRDIS" caption="Time and/or Date Error Interrupt Disable" mask="0x20"/>
        </register>
        <register name="RTC_IMR" offset="0x28" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="ACK" caption="Acknowledge Update Interrupt Mask" mask="0x1"/>
          <bitfield name="ALR" caption="Alarm Interrupt Mask" mask="0x2"/>
          <bitfield name="SEC" caption="Second Event Interrupt Mask" mask="0x4"/>
          <bitfield name="TIM" caption="Time Event Interrupt Mask" mask="0x8"/>
          <bitfield name="CAL" caption="Calendar Event Interrupt Mask" mask="0x10"/>
          <bitfield name="TDERR" caption="Time and/or Date Error Mask" mask="0x20"/>
        </register>
        <register name="RTC_VER" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="Valid Entry Register">
          <bitfield name="NVTIM" caption="Non-valid Time" mask="0x1" values="RTC_VER__NVTIM"/>
          <bitfield name="NVCAL" caption="Non-valid Calendar" mask="0x2" values="RTC_VER__NVCAL"/>
          <bitfield name="NVTIMALR" caption="Non-valid Time Alarm" mask="0x4" values="RTC_VER__NVTIMALR"/>
          <bitfield name="NVCALALR" caption="Non-valid Calendar Alarm" mask="0x8" values="RTC_VER__NVCALALR"/>
        </register>
        <register name="RTC_TSTR0" offset="0xB0" rw="R" size="4" initval="0x00000000" caption="TimeStamp Time Register 0">
          <mode name="DEFAULT"/>
          <mode name="UTC"/>
          <bitfield modes="DEFAULT" name="SEC" caption="Seconds of the Tamper (cleared by reading RTC_TSSR0)" mask="0x7F"/>
          <bitfield modes="DEFAULT" name="MIN" caption="Minutes of the Tamper (cleared by reading RTC_TSSR0)" mask="0x7F00"/>
          <bitfield modes="DEFAULT" name="HOUR" caption="Hours of the Tamper (cleared by reading RTC_TSSR0)" mask="0x3F0000"/>
          <bitfield modes="DEFAULT" name="AMPM" caption="AM/PM Indicator of the Tamper (cleared by reading RTC_TSSR0)" mask="0x400000"/>
          <bitfield name="TEVCNT" caption="Tamper Events Counter (cleared by reading RTC_TSSR0)" mask="0xF000000"/>
          <bitfield modes="UTC" name="BACKUP" caption="System Mode of the Tamper (cleared by reading RTC_TSSR0)" mask="0x80000000" values="RTC_TSTR0_UTC__BACKUP"/>
          <bitfield modes="DEFAULT" name="BACKUP" caption="System Mode of the Tamper (cleared by reading RTC_TSSR0)" mask="0x80000000" values="RTC_TSTR0__BACKUP"/>
        </register>
        <register name="RTC_TSDR0" offset="0xB4" rw="R" size="4" initval="0x00000000" caption="TimeStamp Date Register 0">
          <mode name="DEFAULT"/>
          <mode name="UTC"/>
          <bitfield modes="DEFAULT" name="CENT" caption="Century of the Tamper (cleared by reading RTC_TSSRx)" mask="0x7F"/>
          <bitfield modes="DEFAULT" name="YEAR" caption="Year of the Tamper (cleared by reading RTC_TSSRx)" mask="0xFF00"/>
          <bitfield modes="DEFAULT" name="MONTH" caption="Month of the Tamper (cleared by reading RTC_TSSRx)" mask="0x1F0000"/>
          <bitfield modes="DEFAULT" name="DAY" caption="Day of the Tamper (cleared by reading RTC_TSSRx)" mask="0xE00000"/>
          <bitfield modes="DEFAULT" name="DATE" caption="Date of the Tamper (cleared by reading RTC_TSSRx)" mask="0x3F000000"/>
          <bitfield modes="UTC" name="UTC_TIME" caption="Time of the Tamper (UTC format)" mask="0xFFFFFFFF"/>
        </register>
        <register name="RTC_TSSR0" offset="0xB8" rw="R" size="4" initval="0x00000000" caption="TimeStamp Source Register 0">
          <bitfield name="DWDTSW" caption="Dual WatchDog Timer Event(cleared on read)" mask="0x1"/>
          <bitfield name="TST" caption="Test Pin Monitor (cleared on read)" mask="0x4"/>
          <bitfield name="JTAG" caption="JTAG Pins Monitor (cleared on read)" mask="0x8"/>
          <bitfield name="DET0" caption="PIOBU Intrusion Detector (cleared on read)" mask="0x40000"/>
          <bitfield name="DET1" caption="PIOBU Intrusion Detector (cleared on read)" mask="0x80000"/>
          <bitfield name="DET2" caption="PIOBU Intrusion Detector (cleared on read)" mask="0x100000"/>
          <bitfield name="DET3" caption="PIOBU Intrusion Detector (cleared on read)" mask="0x200000"/>
        </register>
        <register name="RTC_TSTR1" offset="0xBC" rw="R" size="4" initval="0x00000000" caption="TimeStamp Time Register 1">
          <mode name="DEFAULT"/>
          <mode name="UTC"/>
          <bitfield modes="DEFAULT" name="SEC" caption="Seconds of the Tamper (cleared by reading RTC_TSSR1)" mask="0x7F"/>
          <bitfield modes="DEFAULT" name="MIN" caption="Minutes of the Tamper (cleared by reading RTC_TSSR1)" mask="0x7F00"/>
          <bitfield modes="DEFAULT" name="HOUR" caption="Hours of the Tamper (cleared by reading RTC_TSSR1)" mask="0x3F0000"/>
          <bitfield modes="DEFAULT" name="AMPM" caption="AM/PM Indicator of the Tamper (cleared by reading RTC_TSSR1)" mask="0x400000"/>
          <bitfield name="BACKUP" caption="System Mode of the Tamper (cleared by reading RTC_TSSR1)" mask="0x80000000" values="RTC_TSTR1__BACKUP"/>
        </register>
        <register name="RTC_TSDR1" offset="0xC0" rw="R" size="4" initval="0x00000000" caption="TimeStamp Date Register 1">
          <mode name="DEFAULT"/>
          <mode name="UTC"/>
          <bitfield modes="DEFAULT" name="CENT" caption="Century of the Tamper (cleared by reading RTC_TSSRx)" mask="0x7F"/>
          <bitfield modes="DEFAULT" name="YEAR" caption="Year of the Tamper (cleared by reading RTC_TSSRx)" mask="0xFF00"/>
          <bitfield modes="DEFAULT" name="MONTH" caption="Month of the Tamper (cleared by reading RTC_TSSRx)" mask="0x1F0000"/>
          <bitfield modes="DEFAULT" name="DAY" caption="Day of the Tamper (cleared by reading RTC_TSSRx)" mask="0xE00000"/>
          <bitfield modes="DEFAULT" name="DATE" caption="Date of the Tamper (cleared by reading RTC_TSSRx)" mask="0x3F000000"/>
          <bitfield modes="UTC" name="UTC_TIME" caption="Time of the Tamper (UTC format)" mask="0xFFFFFFFF"/>
        </register>
        <register name="RTC_TSSR1" offset="0xC4" rw="R" size="4" initval="0x00000000" caption="TimeStamp Source Register 1">
          <bitfield name="DWDTSW" caption="Dual WatchDog Timer Event(cleared on read)" mask="0x1"/>
          <bitfield name="TST" caption="Test Pin Monitor (cleared on read)" mask="0x4"/>
          <bitfield name="JTAG" caption="JTAG Pins Monitor (cleared on read)" mask="0x8"/>
          <bitfield name="DET0" caption="PIOBU Intrusion Detector (cleared on read)" mask="0x40000"/>
          <bitfield name="DET1" caption="PIOBU Intrusion Detector (cleared on read)" mask="0x80000"/>
          <bitfield name="DET2" caption="PIOBU Intrusion Detector (cleared on read)" mask="0x100000"/>
          <bitfield name="DET3" caption="PIOBU Intrusion Detector (cleared on read)" mask="0x200000"/>
        </register>
      </register-group>
      <value-group name="RTC_CR__UPDTIM">
        <value name="0" caption="No effect or, if UPDTIM has been previously written to 1, stops the update procedure." value="0"/>
        <value name="1" caption="Stops the RTC time counting." value="1"/>
      </value-group>
      <value-group name="RTC_CR__UPDCAL">
        <value name="0" caption="No effect or, if UPDCAL has been previously written to 1, stops the update procedure." value="0"/>
        <value name="1" caption="Stops the RTC calendar counting." value="1"/>
      </value-group>
      <value-group name="RTC_CR__TIMEVSEL">
        <value name="MINUTE" caption="Minute change" value="0"/>
        <value name="HOUR" caption="Hour change" value="1"/>
        <value name="MIDNIGHT" caption="Every day at midnight" value="2"/>
        <value name="NOON" caption="Every day at noon" value="3"/>
      </value-group>
      <value-group name="RTC_CR__CALEVSEL">
        <value name="WEEK" caption="Week change (every Monday at time 00:00:00)" value="0"/>
        <value name="MONTH" caption="Month change (every 01 of each month at time 00:00:00)" value="1"/>
        <value name="YEAR" caption="Year change (every January 1 at time 00:00:00)" value="2"/>
      </value-group>
      <value-group name="RTC_MR__HRMOD">
        <value name="0" caption="24-hour mode is selected." value="0"/>
        <value name="1" caption="12-hour mode is selected." value="1"/>
      </value-group>
      <value-group name="RTC_MR__PERSIAN">
        <value name="0" caption="Gregorian calendar." value="0"/>
        <value name="1" caption="Persian calendar." value="1"/>
      </value-group>
      <value-group name="RTC_MR__UTC">
        <value name="0" caption="Gregorian or Persian calendar." value="0"/>
        <value name="1" caption="UTC format." value="1"/>
      </value-group>
      <value-group name="RTC_MR__NEGPPM">
        <value name="0" caption="Positive correction (the divider will be slightly higher than 32768)." value="0"/>
        <value name="1" caption="Negative correction (the divider will be slightly lower than 32768)." value="1"/>
      </value-group>
      <value-group name="RTC_MR__CORRECTION">
        <value name="0" caption="No correction" value="0"/>
      </value-group>
      <value-group name="RTC_MR__HIGHPPM">
        <value name="0" caption="Lower range ppm correction with accurate correction." value="0"/>
        <value name="1" caption="Higher range ppm correction with accurate correction." value="1"/>
      </value-group>
      <value-group name="RTC_MR__OUT0">
        <value name="NO_WAVE" caption="No waveform, stuck at '0'" value="0"/>
        <value name="FREQ1HZ" caption="1 Hz square wave" value="1"/>
        <value name="FREQ32HZ" caption="32 Hz square wave" value="2"/>
        <value name="FREQ64HZ" caption="64 Hz square wave" value="3"/>
        <value name="FREQ512HZ" caption="512 Hz square wave" value="4"/>
        <value name="ALARM_TOGGLE" caption="Output toggles when alarm flag rises" value="5"/>
        <value name="ALARM_FLAG" caption="Output is a copy of the alarm flag" value="6"/>
        <value name="PROG_PULSE" caption="Duty cycle programmable pulse" value="7"/>
      </value-group>
      <value-group name="RTC_MR__OUT1">
        <value name="NO_WAVE" caption="No waveform, stuck at '0'" value="0"/>
        <value name="FREQ1HZ" caption="1 Hz square wave" value="1"/>
        <value name="FREQ32HZ" caption="32 Hz square wave" value="2"/>
        <value name="FREQ64HZ" caption="64 Hz square wave" value="3"/>
        <value name="FREQ512HZ" caption="512 Hz square wave" value="4"/>
        <value name="ALARM_TOGGLE" caption="Output toggles when alarm flag rises" value="5"/>
        <value name="ALARM_FLAG" caption="Output is a copy of the alarm flag" value="6"/>
        <value name="PROG_PULSE" caption="Duty cycle programmable pulse" value="7"/>
      </value-group>
      <value-group name="RTC_MR__THIGH">
        <value name="H_31MS" caption="31.2 ms" value="0"/>
        <value name="H_16MS" caption="15.6 ms" value="1"/>
        <value name="H_4MS" caption="3.91 ms" value="2"/>
        <value name="H_976US" caption="976 us" value="3"/>
        <value name="H_488US" caption="488 us" value="4"/>
        <value name="H_122US" caption="122 us" value="5"/>
        <value name="H_30US" caption="30.5 us" value="6"/>
        <value name="H_15US" caption="15.2 us" value="7"/>
      </value-group>
      <value-group name="RTC_MR__TPERIOD">
        <value name="P_1S" caption="1 second" value="0"/>
        <value name="P_500MS" caption="500 ms" value="1"/>
        <value name="P_250MS" caption="250 ms" value="2"/>
        <value name="P_125MS" caption="125 ms" value="3"/>
      </value-group>
      <value-group name="RTC_TIMR__AMPM">
        <value name="0" caption="AM." value="0"/>
        <value name="1" caption="PM." value="1"/>
      </value-group>
      <value-group name="RTC_TIMALR__SECEN">
        <value name="0" caption="The second-matching alarm is disabled." value="0"/>
        <value name="1" caption="The second-matching alarm is enabled." value="1"/>
      </value-group>
      <value-group name="RTC_TIMALR__MINEN">
        <value name="0" caption="The minute-matching alarm is disabled." value="0"/>
        <value name="1" caption="The minute-matching alarm is enabled." value="1"/>
      </value-group>
      <value-group name="RTC_TIMALR__HOUREN">
        <value name="0" caption="The hour-matching alarm is disabled." value="0"/>
        <value name="1" caption="The hour-matching alarm is enabled." value="1"/>
      </value-group>
      <value-group name="RTC_TIMALR__UTC_TIME">
        <value name="1" caption="Disable the UTC alarm by clearing the UTCEN bit in RTC_CALALR if it is not already cleared." value="1"/>
        <value name="2" caption="Change the UTC_TIME alarm value." value="2"/>
        <value name="3" caption="Enable the UTC alarm by setting the UTCEN bit in RTC_CALALR." value="3"/>
      </value-group>
      <value-group name="RTC_CALALR__UTCEN">
        <value name="0" caption="The UTC-matching alarm is disabled." value="0"/>
        <value name="1" caption="The UTC-matching alarm is enabled." value="1"/>
      </value-group>
      <value-group name="RTC_CALALR__MTHEN">
        <value name="0" caption="The month-matching alarm is disabled." value="0"/>
        <value name="1" caption="The month-matching alarm is enabled." value="1"/>
      </value-group>
      <value-group name="RTC_CALALR__DATEEN">
        <value name="0" caption="The date-matching alarm is disabled." value="0"/>
        <value name="1" caption="The date-matching alarm is enabled." value="1"/>
      </value-group>
      <value-group name="RTC_SR__ACKUPD">
        <value name="FREERUN" caption="Time and calendar registers cannot be updated." value="0x0"/>
        <value name="UPDATE" caption="Time and calendar registers can be updated." value="0x1"/>
      </value-group>
      <value-group name="RTC_SR__ALARM">
        <value name="NO_ALARMEVENT" caption="No alarm matching condition occurred." value="0x0"/>
        <value name="ALARMEVENT" caption="An alarm matching condition has occurred." value="0x1"/>
      </value-group>
      <value-group name="RTC_SR__SEC">
        <value name="NO_SECEVENT" caption="No second event has occurred since the last clear." value="0x0"/>
        <value name="SECEVENT" caption="At least one second event has occurred since the last clear." value="0x1"/>
      </value-group>
      <value-group name="RTC_SR__TIMEV">
        <value name="NO_TIMEVENT" caption="No time event has occurred since the last clear." value="0x0"/>
        <value name="TIMEVENT" caption="At least one time event has occurred since the last clear." value="0x1"/>
      </value-group>
      <value-group name="RTC_SR__CALEV">
        <value name="NO_CALEVENT" caption="No calendar event has occurred since the last clear." value="0x0"/>
        <value name="CALEVENT" caption="At least one calendar event has occurred since the last clear." value="0x1"/>
      </value-group>
      <value-group name="RTC_SR__TDERR">
        <value name="CORRECT" caption="The internal free running counters are carrying valid values since the last read of the Status Register (RTC_SR)." value="0x0"/>
        <value name="ERR_TIMEDATE" caption="The internal free running counters have been corrupted (invalid date or time, non-BCD values) since the last read and/or they are still invalid." value="0x1"/>
      </value-group>
      <value-group name="RTC_VER__NVTIM">
        <value name="0" caption="No invalid data has been detected in RTC_TIMR (Time register)." value="0"/>
        <value name="1" caption="RTC_TIMR has contained invalid data since it was last programmed." value="1"/>
      </value-group>
      <value-group name="RTC_VER__NVCAL">
        <value name="0" caption="No invalid data has been detected in RTC_CALR (Calendar register)." value="0"/>
        <value name="1" caption="RTC_CALR has contained invalid data since it was last programmed." value="1"/>
      </value-group>
      <value-group name="RTC_VER__NVTIMALR">
        <value name="0" caption="No invalid data has been detected in RTC_TIMALR (Time Alarm register)." value="0"/>
        <value name="1" caption="RTC_TIMALR has contained invalid data since it was last programmed." value="1"/>
      </value-group>
      <value-group name="RTC_VER__NVCALALR">
        <value name="0" caption="No invalid data has been detected in RTC_CALALR (Calendar Alarm register)." value="0"/>
        <value name="1" caption="RTC_CALALR has contained invalid data since it was last programmed." value="1"/>
      </value-group>
      <value-group name="RTC_TSTR0_UTC__BACKUP">
        <value name="0" caption="The state of the system is different from Backup mode when the tamper event occurs." value="0"/>
        <value name="1" caption="The system is in Backup mode when the tamper event occurs." value="1"/>
      </value-group>
      <value-group name="RTC_TSTR0__BACKUP">
        <value name="0" caption="The state of the system is different from backup mode when the tamper event occurs." value="0"/>
        <value name="1" caption="The system is in backup mode when the tamper event occurs." value="1"/>
      </value-group>
      <value-group name="RTC_TSTR1__BACKUP">
        <value name="0" caption="The state of the system is different from Backup mode when the tamper event occurs." value="0"/>
        <value name="1" caption="The system is in Backup mode when the tamper event occurs." value="1"/>
      </value-group>
    </module>
    <module name="RTT" id="6081" version="0" caption="Real-time Timer">
      <register-group name="RTT" caption="Real-time Timer">
        <register name="RTT_MR" offset="0x0" rw="RW" size="4" initval="0x00008000" caption="Mode Register">
          <bitfield name="RTPRES" caption="Real-time Timer Prescaler Value" mask="0xFFFF"/>
          <bitfield name="ALMIEN" caption="Alarm Interrupt Enable" mask="0x10000" values="RTT_MR__ALMIEN"/>
          <bitfield name="RTTINCIEN" caption="Real-time Timer Increment Interrupt Enable" mask="0x20000" values="RTT_MR__RTTINCIEN"/>
          <bitfield name="RTTRST" caption="Real-time Timer Restart" mask="0x40000" values="RTT_MR__RTTRST"/>
          <bitfield name="RTTDIS" caption="Real-time Timer Disable" mask="0x100000" values="RTT_MR__RTTDIS"/>
          <bitfield name="INC2AEN" caption="RTTINC2 Alarm and Interrupt Enable" mask="0x200000" values="RTT_MR__INC2AEN"/>
          <bitfield name="RTC1HZ" caption="Real-Time Clock 1Hz Clock Selection" mask="0x1000000" values="RTT_MR__RTC1HZ"/>
        </register>
        <register name="RTT_AR" offset="0x4" rw="RW" size="4" initval="0xFFFFFFFF" caption="Alarm Register">
          <bitfield name="ALMV" caption="Alarm Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="RTT_VR" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Value Register">
          <bitfield name="CRTV" caption="Current Real-time Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="RTT_SR" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="ALMS" caption="Real-time Alarm Status (cleared on read)" mask="0x1" values="RTT_SR__ALMS"/>
          <bitfield name="RTTINC" caption="Prescaler Roll-over Status (cleared on read)" mask="0x2" values="RTT_SR__RTTINC"/>
          <bitfield name="RTTINC2" caption="Predefined Number of Prescaler Roll-overs Status (cleared on read)" mask="0x4" values="RTT_SR__RTTINC2"/>
        </register>
        <register name="RTT_MODR" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Modulo Selection Register">
          <bitfield name="SELINC2" caption="Selection of the 32-bit Counter Modulo to generate RTTINC2 Flag" mask="0x7" values="RTT_MODR__SELINC2"/>
        </register>
        <register name="RTT_TSR" offset="0x14" rw="R" size="4" initval="0x00000000" caption="TimeStamp Register">
          <bitfield name="TSTAMP" caption="Real-time Timer Value Timestamp" mask="0xFFFFFF"/>
        </register>
      </register-group>
      <value-group name="RTT_MR__ALMIEN">
        <value name="0" caption="The bit ALMS in RTT_SR has no effect on interrupt." value="0"/>
        <value name="1" caption="The bit ALMS in RTT_SR asserts interrupt." value="1"/>
      </value-group>
      <value-group name="RTT_MR__RTTINCIEN">
        <value name="0" caption="The bit RTTINC in RTT_SR has no effect on interrupt." value="0"/>
        <value name="1" caption="The bit RTTINC in RTT_SR asserts interrupt." value="1"/>
      </value-group>
      <value-group name="RTT_MR__RTTRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Reloads and restarts the clock divider with the new programmed value. This also resets the 32-bit counter." value="1"/>
      </value-group>
      <value-group name="RTT_MR__RTTDIS">
        <value name="0" caption="The real-time timer is enabled." value="0"/>
        <value name="1" caption="The real-time timer is disabled (no dynamic power consumption)." value="1"/>
      </value-group>
      <value-group name="RTT_MR__INC2AEN">
        <value name="0" caption="The RTTINC2 flag is not a source of the RTT alarm signal nor a source of interrupt." value="0"/>
        <value name="1" caption="The RTTINC2 flag is a source of the RTT alarm signal and a source of interrupt." value="1"/>
      </value-group>
      <value-group name="RTT_MR__RTC1HZ">
        <value name="0" caption="The RTT 32-bit counter is driven by the 16-bit prescaler roll-over events." value="0"/>
        <value name="1" caption="The RTT 32-bit counter is driven by the 1Hz RTC clock." value="1"/>
      </value-group>
      <value-group name="RTT_SR__ALMS">
        <value name="0" caption="The Real-time Alarm has not occurred since the last read of RTT_SR." value="0"/>
        <value name="1" caption="The Real-time Alarm occurred since the last read of RTT_SR." value="1"/>
      </value-group>
      <value-group name="RTT_SR__RTTINC">
        <value name="0" caption="No prescaler roll-over occurred since the last read of the RTT_SR." value="0"/>
        <value name="1" caption="Prescaler roll-over occurred since the last read of the RTT_SR." value="1"/>
      </value-group>
      <value-group name="RTT_SR__RTTINC2">
        <value name="0" caption="SELINC2=0 or the number of prescaler roll-overs programmed through the SELINC2 field in RTT_MODR has not been reached since the last read of the RTT_SR." value="0"/>
        <value name="1" caption="The number of prescaler roll-overs programmed through the SELINC2 field has been reached since the last read of the RTT_SR." value="1"/>
      </value-group>
      <value-group name="RTT_MODR__SELINC2">
        <value name="NO_RTTINC2" caption="The RTTINC2 flag never rises" value="0"/>
        <value name="MOD64" caption="The RTTINC2 flag is set when CRTV modulo 64 equals 0" value="1"/>
        <value name="MOD128" caption="The RTTINC2 flag is set when CRTV modulo 128 equals 0" value="2"/>
        <value name="MOD256" caption="The RTTINC2 flag is set when CRTV modulo 256 equals 0" value="3"/>
        <value name="MOD512" caption="The RTTINC2 flag is set when CRTV modulo 512 equals 0" value="4"/>
        <value name="MOD1024" caption="The RTTINC2 flag is set when CRTV modulo 1024 equals 0. Example: If RTPRES=32 then RTTINC2 flag rises once per second if the slow clock is 32.768 kHz." value="5"/>
        <value name="MOD2048" caption="The RTTINC2 flag is set when CRTV modulo 2048 equals 0" value="6"/>
        <value name="MOD4096" caption="The RTTINC2 flag is set when CRTV modulo 4096 equals 0" value="7"/>
      </value-group>
    </module>
    <module name="SCKC" id="11073" version="0" caption="Slow Clock Controller">
      <register-group name="SCKC" caption="Slow Clock Controller">
        <register name="SCKC_CR" offset="0x0" rw="RW" size="4" initval="0x00000001" caption="Slow Clock Controller Configuration Register">
          <bitfield name="TD_OSCSEL" caption="Timing Domain Slow Clock Selector" mask="0x1000000" values="SCKC_CR__TD_OSCSEL"/>
        </register>
      </register-group>
      <value-group name="SCKC_CR__TD_OSCSEL">
        <value name="RC" caption="Slow clock of the timing domain is driven by the embedded 32 kHz (typical) RC oscillator." value="0"/>
        <value name="XTAL" caption="Slow clock of the timing domain is driven by the 32.768 kHz crystal oscillator." value="1"/>
      </value-group>
    </module>
    <module name="SDMMC" id="44002" version="311MF1" caption="Secure Digital MultiMedia Card Controller">
      <register-group name="SDMMC" caption="Secure Digital MultiMedia Card Controller">
        <register name="SDMMC_SSAR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="SDMA System Address / Argument 2 Register">
          <mode name="DEFAULT"/>
          <mode name="CMD23"/>
          <bitfield caption="SDMA System Address" mask="0xFFFFFFFF" modes="DEFAULT" name="ADDR"/>
          <bitfield caption="Argument 2" mask="0xFFFFFFFF" modes="CMD23" name="ARG2"/>
        </register>
        <register name="SDMMC_BSR" offset="0x4" rw="RW" size="2" initval="0x0000" caption="Block Size Register">
          <bitfield name="BLKSIZE" caption="Transfer Block Size" mask="0x3FF"/>
          <bitfield name="BOUNDARY" caption="SDMA Buffer Boundary" mask="0x7000" values="SDMMC_BSR__BOUNDARY"/>
        </register>
        <register name="SDMMC_BCR" offset="0x6" rw="RW" size="2" initval="0x0000" caption="Block Count Register">
          <bitfield name="BLKCNT" caption="Block Count for Current Transfer" mask="0xFFFF"/>
        </register>
        <register name="SDMMC_ARG1R" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Argument 1 Register">
          <bitfield name="ARG1" caption="Argument 1" mask="0xFFFFFFFF"/>
        </register>
        <register name="SDMMC_TMR" offset="0xC" rw="RW" size="2" initval="0x0000" caption="Transfer Mode Register">
          <bitfield name="DMAEN" caption="DMA Enable" mask="0x1" values="SDMMC_TMR__DMAEN"/>
          <bitfield name="BCEN" caption="Block Count Enable" mask="0x2" values="SDMMC_TMR__BCEN"/>
          <bitfield name="ACMDEN" caption="Auto Command Enable" mask="0xC" values="SDMMC_TMR__ACMDEN"/>
          <bitfield name="DTDSEL" caption="Data Transfer Direction Selection" mask="0x10" values="SDMMC_TMR__DTDSEL"/>
          <bitfield name="MSBSEL" caption="Multi/Single Block Selection" mask="0x20"/>
        </register>
        <register name="SDMMC_CR" offset="0xE" rw="RW" size="2" initval="0x0000" caption="Command Register">
          <bitfield name="RESPTYP" caption="Response Type" mask="0x3" values="SDMMC_CR__RESPTYP"/>
          <bitfield name="CMDCCEN" caption="Command CRC Check Enable" mask="0x8" values="SDMMC_CR__CMDCCEN"/>
          <bitfield name="CMDICEN" caption="Command Index Check Enable" mask="0x10" values="SDMMC_CR__CMDICEN"/>
          <bitfield name="DPSEL" caption="Data Present Select" mask="0x20" values="SDMMC_CR__DPSEL"/>
          <bitfield name="CMDTYP" caption="Command Type" mask="0xC0" values="SDMMC_CR__CMDTYP"/>
          <bitfield name="CMDIDX" caption="Command Index" mask="0x3F00"/>
        </register>
        <register name="SDMMC_RR" offset="0x10" rw="R" size="4" count="4" initval="0x00000000" caption="Response Register x">
          <bitfield name="CMDRESP" caption="Command Response" mask="0xFFFFFFFF"/>
        </register>
        <register name="SDMMC_BDPR" offset="0x20" rw="RW" size="4" caption="Buffer Data Port Register">
          <bitfield name="BUFDATA" caption="Buffer Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="SDMMC_PSR" offset="0x24" rw="R" size="4" initval="0x00F80000" caption="Present State Register">
          <bitfield name="CMDINHC" caption="Command Inhibit (CMD)" mask="0x1" values="SDMMC_PSR__CMDINHC"/>
          <bitfield name="CMDINHD" caption="Command Inhibit (DAT)" mask="0x2" values="SDMMC_PSR__CMDINHD"/>
          <bitfield name="DLACT" caption="DAT Line Active" mask="0x4" values="SDMMC_PSR__DLACT"/>
          <bitfield name="WTACT" caption="Write Transfer Active" mask="0x100"/>
          <bitfield name="RTACT" caption="Read Transfer Active" mask="0x200"/>
          <bitfield name="BUFWREN" caption="Buffer Write Enable" mask="0x400"/>
          <bitfield name="BUFRDEN" caption="Buffer Read Enable" mask="0x800"/>
          <bitfield name="CARDINS" caption="Card Inserted" mask="0x10000"/>
          <bitfield name="CARDSS" caption="Card State Stable" mask="0x20000" values="SDMMC_PSR__CARDSS"/>
          <bitfield name="CARDDPL" caption="Card Detect Pin Level" mask="0x40000" values="SDMMC_PSR__CARDDPL"/>
          <bitfield name="WRPPL" caption="Write Protect Pin Level" mask="0x80000" values="SDMMC_PSR__WRPPL"/>
          <bitfield name="DATLL" caption="DAT[3:0] Line Level" mask="0xF00000"/>
          <bitfield name="CMDLL" caption="CMD Line Level" mask="0x1000000"/>
        </register>
        <register name="SDMMC_HC1R" offset="0x28" rw="RW" size="1" initval="0x00" caption="Host Control 1 Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="LEDCTRL" caption="LED Control" mask="0x1" values="SDMMC_HC1R__LEDCTRL"/>
          <bitfield modes="SD_SDIO" name="DW" caption="Data Width" mask="0x2" values="SDMMC_HC1R__DW"/>
          <bitfield modes="EMMC" name="DW" caption="Data Width" mask="0x2" values="SDMMC_HC1R__DW"/>
          <bitfield modes="SD_SDIO" name="HSEN" caption="High Speed Enable" mask="0x4" values="SDMMC_HC1R__HSEN"/>
          <bitfield modes="EMMC" name="HSEN" caption="High Speed Enable" mask="0x4" values="SDMMC_HC1R__HSEN"/>
          <bitfield modes="SD_SDIO" name="DMASEL" caption="DMA Select" mask="0x18" values="SDMMC_HC1R__DMASEL"/>
          <bitfield modes="EMMC" name="DMASEL" caption="DMA Select" mask="0x18" values="SDMMC_HC1R__DMASEL"/>
          <bitfield modes="EMMC" name="EXTDW" caption="Extended Data Width" mask="0x20"/>
          <bitfield modes="SD_SDIO" name="CARDDTL" caption="Card Detect Test Level" mask="0x40" values="SDMMC_HC1R__CARDDTL"/>
          <bitfield modes="SD_SDIO" name="CARDDSEL" caption="Card Detect Signal Selection" mask="0x80" values="SDMMC_HC1R__CARDDSEL"/>
        </register>
        <register name="SDMMC_PCR" offset="0x29" rw="RW" size="1" initval="0x0E" caption="Power Control Register">
          <bitfield name="SDBPWR" caption="SD Bus Power" mask="0x1"/>
        </register>
        <register name="SDMMC_BGCR" offset="0x2A" rw="RW" size="1" initval="0x00" caption="Block Gap Control Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="STPBGR" caption="Stop At Block Gap Request" mask="0x1" values="SDMMC_BGCR__STPBGR"/>
          <bitfield modes="EMMC" name="STPBGR" caption="Stop At Block Gap Request" mask="0x1" values="SDMMC_BGCR__STPBGR"/>
          <bitfield modes="SD_SDIO" name="CONTR" caption="Continue Request" mask="0x2" values="SDMMC_BGCR__CONTR"/>
          <bitfield modes="EMMC" name="CONTR" caption="Continue Request" mask="0x2" values="SDMMC_BGCR__CONTR"/>
          <bitfield modes="SD_SDIO" name="RWCTRL" caption="Read Wait Control" mask="0x4" values="SDMMC_BGCR__RWCTRL"/>
          <bitfield modes="SD_SDIO" name="INTBG" caption="Interrupt at Block Gap" mask="0x8" values="SDMMC_BGCR__INTBG"/>
        </register>
        <register name="SDMMC_WCR" offset="0x2B" rw="RW" size="1" initval="0x00" caption="Wakeup Control Register">
          <bitfield name="WKENCINT" caption="Wakeup Event Enable on Card Interrupt" mask="0x1" values="SDMMC_WCR__WKENCINT"/>
          <bitfield name="WKENCINS" caption="Wakeup Event Enable on Card Insertion" mask="0x2" values="SDMMC_WCR__WKENCINS"/>
          <bitfield name="WKENCREM" caption="Wakeup Event Enable on Card Removal" mask="0x4" values="SDMMC_WCR__WKENCREM"/>
        </register>
        <register name="SDMMC_CCR" offset="0x2C" rw="RW" size="2" initval="0x0000" caption="Clock Control Register">
          <bitfield name="INTCLKEN" caption="Internal Clock Enable" mask="0x1" values="SDMMC_CCR__INTCLKEN"/>
          <bitfield name="INTCLKS" caption="Internal Clock Stable" mask="0x2" values="SDMMC_CCR__INTCLKS"/>
          <bitfield name="SDCLKEN" caption="SD Clock Enable" mask="0x4" values="SDMMC_CCR__SDCLKEN"/>
          <bitfield name="CLKGSEL" caption="Clock Generator Select" mask="0x20" values="SDMMC_CCR__CLKGSEL"/>
          <bitfield name="USDCLKFSEL" caption="Upper Bits of SDCLK Frequency Select" mask="0xC0"/>
          <bitfield name="SDCLKFSEL" caption="SDCLK Frequency Select" mask="0xFF00"/>
        </register>
        <register name="SDMMC_TCR" offset="0x2E" rw="RW" size="1" initval="0x00" caption="Timeout Control Register">
          <bitfield name="DTCVAL" caption="Data Timeout Counter Value" mask="0xF"/>
        </register>
        <register name="SDMMC_SRR" offset="0x2F" rw="RW" size="1" initval="0x00" caption="Software Reset Register">
          <bitfield name="SWRSTALL" caption="Software reset for All" mask="0x1" values="SDMMC_SRR__SWRSTALL"/>
          <bitfield name="SWRSTCMD" caption="Software reset for CMD line" mask="0x2" values="SDMMC_SRR__SWRSTCMD"/>
          <bitfield name="SWRSTDAT" caption="Software reset for DAT line" mask="0x4" values="SDMMC_SRR__SWRSTDAT"/>
        </register>
        <register name="SDMMC_NISTR" offset="0x30" rw="RW" size="2" initval="0x0000" caption="Normal Interrupt Status Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="CMDC" caption="Command Complete" mask="0x1" values="SDMMC_NISTR__CMDC"/>
          <bitfield modes="EMMC" name="CMDC" caption="Command Complete" mask="0x1" values="SDMMC_NISTR__CMDC"/>
          <bitfield modes="SD_SDIO" name="TRFC" caption="Transfer Complete" mask="0x2" values="SDMMC_NISTR__TRFC"/>
          <bitfield modes="EMMC" name="TRFC" caption="Transfer Complete" mask="0x2" values="SDMMC_NISTR__TRFC"/>
          <bitfield modes="SD_SDIO" name="BLKGE" caption="Block Gap Event" mask="0x4" values="SDMMC_NISTR__BLKGE"/>
          <bitfield modes="EMMC" name="BLKGE" caption="Block Gap Event" mask="0x4" values="SDMMC_NISTR__BLKGE"/>
          <bitfield modes="SD_SDIO" name="DMAINT" caption="DMA Interrupt" mask="0x8" values="SDMMC_NISTR_SD_SDIO__DMAINT"/>
          <bitfield modes="EMMC" name="DMAINT" caption="DMA Interrupt" mask="0x8" values="SDMMC_NISTR_EMMC__DMAINT"/>
          <bitfield modes="SD_SDIO" name="BWRRDY" caption="Buffer Write Ready" mask="0x10" values="SDMMC_NISTR__BWRRDY"/>
          <bitfield modes="EMMC" name="BWRRDY" caption="Buffer Write Ready" mask="0x10" values="SDMMC_NISTR__BWRRDY"/>
          <bitfield modes="SD_SDIO" name="BRDRDY" caption="Buffer Read Ready" mask="0x20" values="SDMMC_NISTR__BRDRDY"/>
          <bitfield modes="EMMC" name="BRDRDY" caption="Buffer Read Ready" mask="0x20" values="SDMMC_NISTR__BRDRDY"/>
          <bitfield modes="SD_SDIO" name="CINS" caption="Card Insertion" mask="0x40" values="SDMMC_NISTR__CINS"/>
          <bitfield modes="SD_SDIO" name="CREM" caption="Card Removal" mask="0x80" values="SDMMC_NISTR__CREM"/>
          <bitfield modes="SD_SDIO" name="CINT" caption="Card Interrupt" mask="0x100" values="SDMMC_NISTR__CINT"/>
          <bitfield modes="EMMC" name="BOOTAR" caption="Boot Acknowledge Received" mask="0x4000" values="SDMMC_NISTR__BOOTAR"/>
          <bitfield modes="SD_SDIO" name="ERRINT" caption="Error Interrupt" mask="0x8000" values="SDMMC_NISTR__ERRINT"/>
          <bitfield modes="EMMC" name="ERRINT" caption="Error Interrupt" mask="0x8000" values="SDMMC_NISTR__ERRINT"/>
        </register>
        <register name="SDMMC_EISTR" offset="0x32" rw="RW" size="2" initval="0x0000" caption="Error Interrupt Status Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="CMDTEO" caption="Command Timeout Error" mask="0x1"/>
          <bitfield modes="EMMC" name="CMDTEO" caption="Command Timeout Error" mask="0x1"/>
          <bitfield modes="SD_SDIO" name="CMDCRC" caption="Command CRC Error" mask="0x2"/>
          <bitfield modes="EMMC" name="CMDCRC" caption="Command CRC Error" mask="0x2"/>
          <bitfield modes="SD_SDIO" name="CMDEND" caption="Command End Bit Error" mask="0x4" values="SDMMC_EISTR__CMDEND"/>
          <bitfield modes="EMMC" name="CMDEND" caption="Command End Bit Error" mask="0x4" values="SDMMC_EISTR__CMDEND"/>
          <bitfield modes="SD_SDIO" name="CMDIDX" caption="Command Index Error" mask="0x8" values="SDMMC_EISTR__CMDIDX"/>
          <bitfield modes="EMMC" name="CMDIDX" caption="Command Index Error" mask="0x8" values="SDMMC_EISTR__CMDIDX"/>
          <bitfield modes="SD_SDIO" name="DATTEO" caption="Data Timeout Error" mask="0x10" values="SDMMC_EISTR__DATTEO"/>
          <bitfield modes="EMMC" name="DATTEO" caption="Data Timeout error" mask="0x10" values="SDMMC_EISTR__DATTEO"/>
          <bitfield modes="EMMC" name="DATCRC" caption="Data CRC Error" mask="0x20" values="SDMMC_EISTR__DATCRC"/>
          <bitfield modes="SD_SDIO" name="DATCRC" caption="Data CRC error" mask="0x20" values="SDMMC_EISTR__DATCRC"/>
          <bitfield modes="SD_SDIO" name="DATEND" caption="Data End Bit Error" mask="0x40" values="SDMMC_EISTR__DATEND"/>
          <bitfield modes="EMMC" name="DATEND" caption="Data End Bit Error" mask="0x40" values="SDMMC_EISTR__DATEND"/>
          <bitfield modes="SD_SDIO" name="CURLIM" caption="Current Limit Error" mask="0x80" values="SDMMC_EISTR__CURLIM"/>
          <bitfield modes="EMMC" name="CURLIM" caption="Current Limit Error" mask="0x80" values="SDMMC_EISTR__CURLIM"/>
          <bitfield modes="SD_SDIO" name="ACMD" caption="Auto CMD Error" mask="0x100" values="SDMMC_EISTR__ACMD"/>
          <bitfield modes="EMMC" name="ACMD" caption="Auto CMD Error" mask="0x100" values="SDMMC_EISTR__ACMD"/>
          <bitfield modes="SD_SDIO" name="ADMA" caption="ADMA Error" mask="0x200" values="SDMMC_EISTR__ADMA"/>
          <bitfield modes="EMMC" name="ADMA" caption="ADMA Error" mask="0x200" values="SDMMC_EISTR__ADMA"/>
          <bitfield modes="SD_SDIO" name="TUNING" caption="Tuning Error" mask="0x400" values="SDMMC_EISTR__TUNING"/>
          <bitfield modes="EMMC" name="TUNING" caption="Tuning Error" mask="0x400" values="SDMMC_EISTR__TUNING"/>
          <bitfield modes="EMMC" name="BOOTAE" caption="Boot Acknowledge Error" mask="0x1000" values="SDMMC_EISTR__BOOTAE"/>
        </register>
        <register name="SDMMC_NISTER" offset="0x34" rw="RW" size="2" initval="0x0000" caption="Normal Interrupt Status Enable Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="CMDC" caption="Command Complete Status Enable" mask="0x1" values="SDMMC_NISTER__CMDC"/>
          <bitfield modes="EMMC" name="CMDC" caption="Command Complete Status Enable" mask="0x1" values="SDMMC_NISTER__CMDC"/>
          <bitfield modes="SD_SDIO" name="TRFC" caption="Transfer Complete Status Enable" mask="0x2" values="SDMMC_NISTER__TRFC"/>
          <bitfield modes="EMMC" name="TRFC" caption="Transfer Complete Status Enable" mask="0x2" values="SDMMC_NISTER__TRFC"/>
          <bitfield modes="SD_SDIO" name="BLKGE" caption="Block Gap Event Status Enable" mask="0x4" values="SDMMC_NISTER__BLKGE"/>
          <bitfield modes="EMMC" name="BLKGE" caption="Block Gap Event Status Enable" mask="0x4" values="SDMMC_NISTER__BLKGE"/>
          <bitfield modes="SD_SDIO" name="DMAINT" caption="DMA Interrupt Status Enable" mask="0x8" values="SDMMC_NISTER__DMAINT"/>
          <bitfield modes="EMMC" name="DMAINT" caption="DMA Interrupt Status Enable" mask="0x8" values="SDMMC_NISTER__DMAINT"/>
          <bitfield modes="SD_SDIO" name="BWRRDY" caption="Buffer Write Ready Status Enable" mask="0x10" values="SDMMC_NISTER__BWRRDY"/>
          <bitfield modes="EMMC" name="BWRRDY" caption="Buffer Write Ready Status Enable" mask="0x10" values="SDMMC_NISTER__BWRRDY"/>
          <bitfield modes="SD_SDIO" name="BRDRDY" caption="Buffer Read Ready Status Enable" mask="0x20" values="SDMMC_NISTER__BRDRDY"/>
          <bitfield modes="EMMC" name="BRDRDY" caption="Buffer Read Ready Status Enable" mask="0x20" values="SDMMC_NISTER__BRDRDY"/>
          <bitfield modes="SD_SDIO" name="CINS" caption="Card Insertion Status Enable" mask="0x40" values="SDMMC_NISTER__CINS"/>
          <bitfield modes="SD_SDIO" name="CREM" caption="Card Removal Status Enable" mask="0x80" values="SDMMC_NISTER__CREM"/>
          <bitfield modes="SD_SDIO" name="CINT" caption="Card Interrupt Status Enable" mask="0x100" values="SDMMC_NISTER__CINT"/>
          <bitfield modes="EMMC" name="BOOTAR" caption="Boot Acknowledge Received Status Enable" mask="0x4000" values="SDMMC_NISTER__BOOTAR"/>
        </register>
        <register name="SDMMC_EISTER" offset="0x36" rw="RW" size="2" initval="0x0000" caption="Error Interrupt Status Enable Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="CMDTEO" caption="Command Timeout Error Status Enable" mask="0x1" values="SDMMC_EISTER__CMDTEO"/>
          <bitfield modes="EMMC" name="CMDTEO" caption="Command Timeout Error Status Enable" mask="0x1" values="SDMMC_EISTER__CMDTEO"/>
          <bitfield modes="SD_SDIO" name="CMDCRC" caption="Command CRC Error Status Enable" mask="0x2" values="SDMMC_EISTER__CMDCRC"/>
          <bitfield modes="EMMC" name="CMDCRC" caption="Command CRC Error Status Enable" mask="0x2" values="SDMMC_EISTER__CMDCRC"/>
          <bitfield modes="SD_SDIO" name="CMDEND" caption="Command End Bit Error Status Enable" mask="0x4" values="SDMMC_EISTER__CMDEND"/>
          <bitfield modes="EMMC" name="CMDEND" caption="Command End Bit Error Status Enable" mask="0x4" values="SDMMC_EISTER__CMDEND"/>
          <bitfield modes="SD_SDIO" name="CMDIDX" caption="Command Index Error Status Enable" mask="0x8" values="SDMMC_EISTER__CMDIDX"/>
          <bitfield modes="EMMC" name="CMDIDX" caption="Command Index Error Status Enable" mask="0x8" values="SDMMC_EISTER__CMDIDX"/>
          <bitfield modes="SD_SDIO" name="DATTEO" caption="Data Timeout Error Status Enable" mask="0x10" values="SDMMC_EISTER__DATTEO"/>
          <bitfield modes="EMMC" name="DATTEO" caption="Data Timeout Error Status Enable" mask="0x10" values="SDMMC_EISTER__DATTEO"/>
          <bitfield modes="SD_SDIO" name="DATCRC" caption="Data CRC Error Status Enable" mask="0x20" values="SDMMC_EISTER__DATCRC"/>
          <bitfield modes="EMMC" name="DATCRC" caption="Data CRC Error Status Enable" mask="0x20" values="SDMMC_EISTER__DATCRC"/>
          <bitfield modes="SD_SDIO" name="DATEND" caption="Data End Bit Error Status Enable" mask="0x40" values="SDMMC_EISTER__DATEND"/>
          <bitfield modes="EMMC" name="DATEND" caption="Data End Bit Error Status Enable" mask="0x40" values="SDMMC_EISTER__DATEND"/>
          <bitfield modes="SD_SDIO" name="CURLIM" caption="Current Limit Error Status Enable" mask="0x80" values="SDMMC_EISTER__CURLIM"/>
          <bitfield modes="EMMC" name="CURLIM" caption="Current Limit Error Status Enable" mask="0x80" values="SDMMC_EISTER__CURLIM"/>
          <bitfield modes="SD_SDIO" name="ACMD" caption="Auto CMD Error Status Enable" mask="0x100" values="SDMMC_EISTER__ACMD"/>
          <bitfield modes="EMMC" name="ACMD" caption="Auto CMD Error Status Enable" mask="0x100" values="SDMMC_EISTER__ACMD"/>
          <bitfield modes="SD_SDIO" name="ADMA" caption="ADMA Error Status Enable" mask="0x200" values="SDMMC_EISTER__ADMA"/>
          <bitfield modes="EMMC" name="ADMA" caption="ADMA Error Status Enable" mask="0x200" values="SDMMC_EISTER__ADMA"/>
          <bitfield modes="SD_SDIO" name="TUNING" caption="Tuning Error Status Enable" mask="0x400" values="SDMMC_EISTER__TUNING"/>
          <bitfield modes="EMMC" name="TUNING" caption="Tuning Error Status Enable" mask="0x400" values="SDMMC_EISTER__TUNING"/>
          <bitfield modes="EMMC" name="BOOTAE" caption="Boot Acknowledge Error Status Enable" mask="0x1000" values="SDMMC_EISTER__BOOTAE"/>
        </register>
        <register name="SDMMC_NISIER" offset="0x38" rw="RW" size="2" initval="0x0000" caption="Normal Interrupt Signal Enable Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="CMDC" caption="Command Complete Signal Enable" mask="0x1" values="SDMMC_NISIER__CMDC"/>
          <bitfield modes="EMMC" name="CMDC" caption="Command Complete Signal Enable" mask="0x1" values="SDMMC_NISIER__CMDC"/>
          <bitfield modes="SD_SDIO" name="TRFC" caption="Transfer Complete Signal Enable" mask="0x2" values="SDMMC_NISIER__TRFC"/>
          <bitfield modes="EMMC" name="TRFC" caption="Transfer Complete Signal Enable" mask="0x2" values="SDMMC_NISIER__TRFC"/>
          <bitfield modes="SD_SDIO" name="BLKGE" caption="Block Gap Event Signal Enable" mask="0x4" values="SDMMC_NISIER__BLKGE"/>
          <bitfield modes="EMMC" name="BLKGE" caption="Block Gap Event Signal Enable" mask="0x4" values="SDMMC_NISIER__BLKGE"/>
          <bitfield modes="SD_SDIO" name="DMAINT" caption="DMA Interrupt Signal Enable" mask="0x8" values="SDMMC_NISIER__DMAINT"/>
          <bitfield modes="EMMC" name="DMAINT" caption="DMA Interrupt Signal Enable" mask="0x8" values="SDMMC_NISIER__DMAINT"/>
          <bitfield modes="SD_SDIO" name="BWRRDY" caption="Buffer Write Ready Signal Enable" mask="0x10" values="SDMMC_NISIER__BWRRDY"/>
          <bitfield modes="EMMC" name="BWRRDY" caption="Buffer Write Ready Signal Enable" mask="0x10" values="SDMMC_NISIER__BWRRDY"/>
          <bitfield modes="SD_SDIO" name="BRDRDY" caption="Buffer Read Ready Signal Enable" mask="0x20" values="SDMMC_NISIER__BRDRDY"/>
          <bitfield modes="EMMC" name="BRDRDY" caption="Buffer Read Ready Signal Enable" mask="0x20" values="SDMMC_NISIER__BRDRDY"/>
          <bitfield modes="SD_SDIO" name="CINS" caption="Card Insertion Signal Enable" mask="0x40" values="SDMMC_NISIER__CINS"/>
          <bitfield modes="SD_SDIO" name="CREM" caption="Card Removal Signal Enable" mask="0x80" values="SDMMC_NISIER__CREM"/>
          <bitfield modes="SD_SDIO" name="CINT" caption="Card Interrupt Signal Enable" mask="0x100" values="SDMMC_NISIER__CINT"/>
          <bitfield modes="EMMC" name="BOOTAR" caption="Boot Acknowledge Received Signal Enable" mask="0x4000" values="SDMMC_NISIER__BOOTAR"/>
        </register>
        <register name="SDMMC_EISIER" offset="0x3A" rw="RW" size="2" initval="0x0000" caption="Error Interrupt Signal Enable Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="CMDTEO" caption="Command Timeout Error Signal Enable" mask="0x1" values="SDMMC_EISIER__CMDTEO"/>
          <bitfield modes="EMMC" name="CMDTEO" caption="Command Timeout Error Signal Enable" mask="0x1" values="SDMMC_EISIER__CMDTEO"/>
          <bitfield modes="SD_SDIO" name="CMDCRC" caption="Command CRC Error Signal Enable" mask="0x2" values="SDMMC_EISIER__CMDCRC"/>
          <bitfield modes="EMMC" name="CMDCRC" caption="Command CRC Error Signal Enable" mask="0x2" values="SDMMC_EISIER__CMDCRC"/>
          <bitfield modes="SD_SDIO" name="CMDEND" caption="Command End Bit Error Signal Enable" mask="0x4" values="SDMMC_EISIER__CMDEND"/>
          <bitfield modes="EMMC" name="CMDEND" caption="Command End Bit Error Signal Enable" mask="0x4" values="SDMMC_EISIER__CMDEND"/>
          <bitfield modes="SD_SDIO" name="CMDIDX" caption="Command Index Error Signal Enable" mask="0x8" values="SDMMC_EISIER__CMDIDX"/>
          <bitfield modes="EMMC" name="CMDIDX" caption="Command Index Error Signal Enable" mask="0x8" values="SDMMC_EISIER__CMDIDX"/>
          <bitfield modes="SD_SDIO" name="DATTEO" caption="Data Timeout Error Signal Enable" mask="0x10" values="SDMMC_EISIER__DATTEO"/>
          <bitfield modes="EMMC" name="DATTEO" caption="Data Timeout Error Signal Enable" mask="0x10" values="SDMMC_EISIER__DATTEO"/>
          <bitfield modes="SD_SDIO" name="DATCRC" caption="Data CRC Error Signal Enable" mask="0x20" values="SDMMC_EISIER__DATCRC"/>
          <bitfield modes="EMMC" name="DATCRC" caption="Data CRC Error Signal Enable" mask="0x20" values="SDMMC_EISIER__DATCRC"/>
          <bitfield modes="SD_SDIO" name="DATEND" caption="Data End Bit Error Signal Enable" mask="0x40" values="SDMMC_EISIER__DATEND"/>
          <bitfield modes="EMMC" name="DATEND" caption="Data End Bit Error Signal Enable" mask="0x40" values="SDMMC_EISIER__DATEND"/>
          <bitfield modes="SD_SDIO" name="CURLIM" caption="Current Limit Error Signal Enable" mask="0x80" values="SDMMC_EISIER__CURLIM"/>
          <bitfield modes="EMMC" name="CURLIM" caption="Current Limit Error Signal Enable" mask="0x80" values="SDMMC_EISIER__CURLIM"/>
          <bitfield modes="SD_SDIO" name="ACMD" caption="Auto CMD Error Signal Enable" mask="0x100" values="SDMMC_EISIER__ACMD"/>
          <bitfield modes="EMMC" name="ACMD" caption="Auto CMD Error Signal Enable" mask="0x100" values="SDMMC_EISIER__ACMD"/>
          <bitfield modes="SD_SDIO" name="ADMA" caption="ADMA Error Signal Enable" mask="0x200" values="SDMMC_EISIER__ADMA"/>
          <bitfield modes="EMMC" name="ADMA" caption="ADMA Error Signal Enable" mask="0x200" values="SDMMC_EISIER__ADMA"/>
          <bitfield modes="SD_SDIO" name="TUNING" caption="Tuning Error Signal Enable" mask="0x400" values="SDMMC_EISIER__TUNING"/>
          <bitfield modes="EMMC" name="TUNING" caption="Tuning Error Signal Enable" mask="0x400" values="SDMMC_EISIER__TUNING"/>
          <bitfield modes="EMMC" name="BOOTAE" caption="Boot Acknowledge Error Signal Enable" mask="0x1000" values="SDMMC_EISIER__BOOTAE"/>
        </register>
        <register name="SDMMC_ACESR" offset="0x3C" rw="R" size="2" initval="0x0000" caption="Auto CMD Error Status Register">
          <bitfield name="ACMD12NE" caption="Auto CMD12 Not Executed" mask="0x1" values="SDMMC_ACESR__ACMD12NE"/>
          <bitfield name="ACMDTEO" caption="Auto CMD Timeout Error" mask="0x2"/>
          <bitfield name="ACMDCRC" caption="Auto CMD CRC Error" mask="0x4"/>
          <bitfield name="ACMDEND" caption="Auto CMD End Bit Error" mask="0x8" values="SDMMC_ACESR__ACMDEND"/>
          <bitfield name="ACMDIDX" caption="Auto CMD Index Error" mask="0x10" values="SDMMC_ACESR__ACMDIDX"/>
          <bitfield name="CMDNI" caption="Command Not Issued by Auto CMD12 Error" mask="0x80" values="SDMMC_ACESR__CMDNI"/>
        </register>
        <register name="SDMMC_HC2R" offset="0x3E" rw="RW" size="2" initval="0x0000" caption="Host Control 2 Register">
          <mode name="EMMC"/>
          <mode name="SD_SDIO"/>
          <bitfield modes="SD_SDIO" name="UHSMS" caption="UHS Mode Select" mask="0x7" values="SDMMC_HC2R__UHSMS"/>
          <bitfield modes="SD_SDIO" name="VS18EN" caption="1.8V Signaling Enable" mask="0x8" values="SDMMC_HC2R__VS18EN"/>
          <bitfield modes="EMMC" name="HS200EN" caption="HS200 Mode Enable" mask="0xF"/>
          <bitfield modes="SD_SDIO" name="DRVSEL" caption="Driver Strength Select" mask="0x30" values="SDMMC_HC2R__DRVSEL"/>
          <bitfield modes="EMMC" name="DRVSEL" caption="Driver Strength Select" mask="0x30" values="SDMMC_HC2R__DRVSEL"/>
          <bitfield modes="EMMC" name="EXTUN" caption="Execute Tuning" mask="0x40" values="SDMMC_HC2R_EMMC__EXTUN"/>
          <bitfield modes="SD_SDIO" name="EXTUN" caption="Execute Tuning" mask="0x40" values="SDMMC_HC2R_SD_SDIO__EXTUN"/>
          <bitfield modes="SD_SDIO" name="SCLKSEL" caption="Sampling Clock Select" mask="0x80" values="SDMMC_HC2R__SCLKSEL"/>
          <bitfield modes="EMMC" name="SCLKSEL" caption="Sampling Clock Select" mask="0x80" values="SDMMC_HC2R__SCLKSEL"/>
          <bitfield modes="SD_SDIO" name="ASINTEN" caption="Asynchronous Interrupt Enable" mask="0x4000" values="SDMMC_HC2R__ASINTEN"/>
          <bitfield modes="SD_SDIO" name="PVALEN" caption="Preset Value Enable" mask="0x8000" values="SDMMC_HC2R__PVALEN"/>
          <bitfield modes="EMMC" name="PVALEN" caption="Preset Value Enable" mask="0x8000" values="SDMMC_HC2R__PVALEN"/>
        </register>
        <register name="SDMMC_CA0R" offset="0x40" rw="RW" size="4" caption="Capabilities 0 Register">
          <bitfield name="TEOCLKF" caption="Timeout Clock Frequency" mask="0x3F"/>
          <bitfield name="TEOCLKU" caption="Timeout Clock Unit" mask="0x80" values="SDMMC_CA0R__TEOCLKU"/>
          <bitfield name="BASECLKF" caption="Base Clock Frequency" mask="0xFF00"/>
          <bitfield name="MAXBLKL" caption="Max Block Length" mask="0x30000" values="SDMMC_CA0R__MAXBLKL"/>
          <bitfield name="ED8SUP" caption="8-Bit Support for Embedded Device" mask="0x40000" values="SDMMC_CA0R__ED8SUP"/>
          <bitfield name="ADMA2SUP" caption="ADMA2 Support" mask="0x80000" values="SDMMC_CA0R__ADMA2SUP"/>
          <bitfield name="HSSUP" caption="High Speed Support" mask="0x200000" values="SDMMC_CA0R__HSSUP"/>
          <bitfield name="SDMASUP" caption="SDMA Support" mask="0x400000" values="SDMMC_CA0R__SDMASUP"/>
          <bitfield name="SRSUP" caption="Suspend/Resume Support" mask="0x800000" values="SDMMC_CA0R__SRSUP"/>
          <bitfield name="V33VSUP" caption="Voltage Support 3.3V" mask="0x1000000" values="SDMMC_CA0R__V33VSUP"/>
          <bitfield name="V30VSUP" caption="Voltage Support 3.0V" mask="0x2000000" values="SDMMC_CA0R__V30VSUP"/>
          <bitfield name="V18VSUP" caption="Voltage Support 1.8V" mask="0x4000000" values="SDMMC_CA0R__V18VSUP"/>
          <bitfield name="SB64SUP" caption="64-Bit System Bus Support" mask="0x10000000" values="SDMMC_CA0R__SB64SUP"/>
          <bitfield name="ASINTSUP" caption="Asynchronous Interrupt Support" mask="0x20000000" values="SDMMC_CA0R__ASINTSUP"/>
          <bitfield name="SLTYPE" caption="Slot Type" mask="0xC0000000" values="SDMMC_CA0R__SLTYPE"/>
        </register>
        <register name="SDMMC_CA1R" offset="0x44" rw="RW" size="4" initval="0x00010F77" caption="Capabilities 1 Register">
          <bitfield name="SDR50SUP" caption="SDR50 Support" mask="0x1" values="SDMMC_CA1R__SDR50SUP"/>
          <bitfield name="SDR104SUP" caption="SDR104 Support" mask="0x2" values="SDMMC_CA1R__SDR104SUP"/>
          <bitfield name="DDR50SUP" caption="DDR50 Support" mask="0x4" values="SDMMC_CA1R__DDR50SUP"/>
          <bitfield name="DRVASUP" caption="Driver Type A Support" mask="0x10" values="SDMMC_CA1R__DRVASUP"/>
          <bitfield name="DRVCSUP" caption="Driver Type C Support" mask="0x20" values="SDMMC_CA1R__DRVCSUP"/>
          <bitfield name="DRVDSUP" caption="Driver Type D Support" mask="0x40" values="SDMMC_CA1R__DRVDSUP"/>
          <bitfield name="TCNTRT" caption="Timer Count For Retuning" mask="0xF00"/>
          <bitfield name="TSDR50" caption="Use Tuning for SDR50" mask="0x2000" values="SDMMC_CA1R__TSDR50"/>
          <bitfield name="RTMOD" caption="Retuning Modes" mask="0xC000" values="SDMMC_CA1R__RTMOD"/>
          <bitfield name="CLKMULT" caption="Clock Multiplier" mask="0xFF0000"/>
        </register>
        <register name="SDMMC_MCCAR" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="Maximum Current Capabilities Register">
          <bitfield name="MAXCUR33V" caption="Maximum Current for 3.3V" mask="0xFF"/>
          <bitfield name="MAXCUR30V" caption="Maximum Current for 3.0V" mask="0xFF00"/>
          <bitfield name="MAXCUR18V" caption="Maximum Current for 1.8V" mask="0xFF0000"/>
        </register>
        <register name="SDMMC_FERACES" offset="0x50" rw="W" size="2" caption="Force Event Register for Auto CMD Error Status">
          <bitfield name="ACMD12NE" caption="Force Event for Auto CMD12 Not Executed" mask="0x1"/>
          <bitfield name="ACMDTEO" caption="Force Event for Auto CMD Timeout Error" mask="0x2"/>
          <bitfield name="ACMDCRC" caption="Force Event for Auto CMD CRC Error" mask="0x4"/>
          <bitfield name="ACMDEND" caption="Force Event for Auto CMD End Bit Error" mask="0x8"/>
          <bitfield name="ACMDIDX" caption="Force Event for Auto CMD Index Error" mask="0x10"/>
          <bitfield name="CMDNI" caption="Force Event for Command Not Issued by Auto CMD12 Error" mask="0x80"/>
        </register>
        <register name="SDMMC_FEREIS" offset="0x52" rw="W" size="2" caption="Force Event Register for Error Interrupt Status">
          <bitfield name="CMDTEO" caption="Force Event for Command Timeout Error" mask="0x1"/>
          <bitfield name="CMDCRC" caption="Force Event for Command CRC Error" mask="0x2"/>
          <bitfield name="CMDEND" caption="Force Event for Command End Bit Error" mask="0x4"/>
          <bitfield name="CMDIDX" caption="Force Event for Command Index Error" mask="0x8"/>
          <bitfield name="DATTEO" caption="Force Event for Data Timeout error" mask="0x10"/>
          <bitfield name="DATCRC" caption="Force Event for Data CRC error" mask="0x20"/>
          <bitfield name="DATEND" caption="Force Event for Data End Bit Error" mask="0x40"/>
          <bitfield name="CURLIM" caption="Force Event for Current Limit Error" mask="0x80"/>
          <bitfield name="ACMD" caption="Force Event for Auto CMD Error" mask="0x100"/>
          <bitfield name="ADMA" caption="Force Event for ADMA Error" mask="0x200"/>
          <bitfield name="BOOTAE" caption="Force Event for Boot Acknowledge Error" mask="0x1000"/>
        </register>
        <register name="SDMMC_AESR" offset="0x54" rw="R" size="1" initval="0x00" caption="ADMA Error Status Register">
          <bitfield name="ERRST" caption="ADMA Error State" mask="0x3" values="SDMMC_AESR__ERRST"/>
          <bitfield name="LMIS" caption="ADMA Length Mismatch Error" mask="0x4" values="SDMMC_AESR__LMIS"/>
        </register>
        <register name="SDMMC_ASAR0" offset="0x58" rw="RW" size="4" initval="0x00000000" caption="ADMA System Address Register 0">
          <bitfield name="ADMASA" caption="ADMA System Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="SDMMC_PVR" offset="0x60" rw="RW" size="2" count="8" initval="0x0000" caption="Preset Value Register x (for initialization)">
          <bitfield name="SDCLKFSEL" caption="SDCLK Frequency Select" mask="0x3FF"/>
          <bitfield name="CLKGSEL" caption="Clock Generator Select" mask="0x400"/>
          <bitfield name="DRVSEL" caption="Driver Strength Select" mask="0xC000"/>
        </register>
        <register name="SDMMC_SISR" offset="0xFC" rw="R" size="2" initval="0x0000" caption="Slot Interrupt Status Register">
          <bitfield name="INTSSL" caption="Interrupt Signal for Each Slot" mask="0x7"/>
        </register>
        <register name="SDMMC_HCVR" offset="0xFE" rw="R" size="2" initval="0x3002" caption="Host Controller Version Register">
          <bitfield name="SVER" caption="Specification Version Number" mask="0xFF"/>
          <bitfield name="VVER" caption="Vendor Version Number" mask="0xFF00"/>
        </register>
        <register name="SDMMC_APSR" offset="0x200" rw="R" size="4" initval="0x0000000F" caption="Additional Present State Register">
          <bitfield name="HDATLL" caption="DAT[7:4] High Line Level" mask="0xF"/>
        </register>
        <register name="SDMMC_MC1R" offset="0x204" rw="RW" size="1" initval="0x00" caption="e.MMC Control 1 Register">
          <bitfield name="CMDTYP" caption="e.MMC Command Type" mask="0x3" values="SDMMC_MC1R__CMDTYP"/>
          <bitfield name="DDR" caption="e.MMC HSDDR Mode" mask="0x8" values="SDMMC_MC1R__DDR"/>
          <bitfield name="OPD" caption="e.MMC Open Drain Mode" mask="0x10" values="SDMMC_MC1R__OPD"/>
          <bitfield name="BOOTA" caption="e.MMC Boot Acknowledge Enable" mask="0x20"/>
          <bitfield name="RSTN" caption="e.MMC Reset Signal" mask="0x40" values="SDMMC_MC1R__RSTN"/>
          <bitfield name="FCD" caption="e.MMC Force Card Detect" mask="0x80" values="SDMMC_MC1R__FCD"/>
        </register>
        <register name="SDMMC_MC2R" offset="0x205" rw="W" size="1" caption="e.MMC Control 2 Register">
          <bitfield name="SRESP" caption="e.MMC Abort Wait IRQ" mask="0x1"/>
          <bitfield name="ABOOT" caption="e.MMC Abort Boot" mask="0x2"/>
        </register>
        <register name="SDMMC_MC3R" offset="0x206" rw="RW" size="1" initval="0x00" caption="e.MMC Control 3 Register">
          <bitfield name="HS400EN" caption="HS400 Mode Enable" mask="0x1" values="SDMMC_MC3R__HS400EN"/>
          <bitfield name="ESMEN" caption="Enhanced Strobe Mode Enable" mask="0x2" values="SDMMC_MC3R__ESMEN"/>
          <bitfield name="DQSUPVAL" caption="DQS Delay Update Timer Value" mask="0x38" values="SDMMC_MC3R__DQSUPVAL"/>
        </register>
        <register name="SDMMC_DEBR" offset="0x207" rw="RW" size="1" initval="0x00" caption="Debounce Register">
          <bitfield name="CDDVAL" caption="Card Detect Debounce Value" mask="0x3"/>
        </register>
        <register name="SDMMC_ACR" offset="0x208" rw="RW" size="4" initval="0x00" caption="AHB Control Register">
          <bitfield name="BMAX" caption="AHB Maximum Burst" mask="0x3" values="SDMMC_ACR__BMAX"/>
          <bitfield name="BUFM" caption="AHB Bufferable Mode" mask="0x300" values="SDMMC_ACR__BUFM"/>
          <bitfield name="DFQOS" caption="Descriptor Fetch QOS" mask="0xF000"/>
        </register>
        <register name="SDMMC_CC2R" offset="0x20C" rw="RW" size="4" initval="0x00000000" caption="Clock Control 2 Register">
          <bitfield name="FSDCLKD" caption="Force SDCLK Disabled" mask="0x1" values="SDMMC_CC2R__FSDCLKD"/>
        </register>
        <register name="SDMMC_RTC1R" offset="0x210" rw="RW" size="1" initval="0x00" caption="Retuning Timer Control 1 Register">
          <bitfield name="TMREN" caption="Retuning Timer Enable" mask="0x1" values="SDMMC_RTC1R__TMREN"/>
        </register>
        <register name="SDMMC_RTC2R" offset="0x211" rw="W" size="1" caption="Retuning Timer Control 2 Register">
          <bitfield name="RLD" caption="Retuning Timer Reload" mask="0x1"/>
        </register>
        <register name="SDMMC_RTCVR" offset="0x214" rw="RW" size="4" initval="0x00000000" caption="Retuning Timer Counter Value Register">
          <bitfield name="TCVAL" caption="Retuning Timer Counter Value" mask="0xF"/>
        </register>
        <register name="SDMMC_RTISTER" offset="0x218" rw="RW" size="1" initval="0x00" caption="Retuning Timer Interrupt Status Enable Register">
          <bitfield name="TEVT" caption="Retuning Timer Event" mask="0x1" values="SDMMC_RTISTER__TEVT"/>
        </register>
        <register name="SDMMC_RTISIER" offset="0x219" rw="RW" size="1" initval="0x00" caption="Retuning Timer Interrupt Signal Enable Register">
          <bitfield name="TEVT" caption="Retuning Timer Event" mask="0x1" values="SDMMC_RTISIER__TEVT"/>
        </register>
        <register name="SDMMC_RTISTR" offset="0x21C" rw="RW" size="1" initval="0x00" caption="Retuning Timer Interrupt Status Register">
          <bitfield name="TEVT" caption="Retuning Timer Event" mask="0x1" values="SDMMC_RTISTR__TEVT"/>
        </register>
        <register name="SDMMC_RTSSR" offset="0x21D" rw="R" size="1" initval="0x00" caption="Retuning Timer Status Slots Register">
          <bitfield name="TEVTSLOT" caption="Retuning Timer Event Slots" mask="0x7"/>
        </register>
        <register name="SDMMC_TUNCR" offset="0x220" rw="RW" size="4" initval="0x00000000" caption="Tuning Control Register">
          <bitfield name="SMPLPT" caption="Sampling Point" mask="0x1" values="SDMMC_TUNCR__SMPLPT"/>
        </register>
        <register name="SDMMC_CACR" offset="0x230" rw="RW" size="4" initval="0x00000000" caption="Capabilities Control Register">
          <bitfield name="CAPWREN" caption="Capabilities Write Enable" mask="0x1" values="SDMMC_CACR__CAPWREN"/>
          <bitfield name="KEY" caption="Key" mask="0xFF00" values="SDMMC_CACR__KEY"/>
        </register>
        <register name="SDMMC_DBGR" offset="0x234" rw="RW" size="4" initval="0x00000000" caption="Debug Register">
          <bitfield name="NIDBG" caption="Nonintrusive Debug" mask="0x1" values="SDMMC_DBGR__NIDBG"/>
        </register>
        <register name="SDMMC_CALCR" offset="0x240" rw="RW" size="4" initval="0x0000500E" caption="Calibration Control Register">
          <bitfield name="EN" caption="PADs Calibration Enable" mask="0x1" values="SDMMC_CALCR__EN"/>
          <bitfield name="CLKDIV" caption="Calibration Clock Division" mask="0xE"/>
          <bitfield name="ALWYSON" caption="Calibration Analog Always ON" mask="0x10" values="SDMMC_CALCR__ALWYSON"/>
          <bitfield name="TUNDIS" caption="Calibration During Tuning Disabled" mask="0x20" values="SDMMC_CALCR__TUNDIS"/>
          <bitfield name="BPEN" caption="Calibration Bypass Enabled" mask="0x40" values="SDMMC_CALCR__BPEN"/>
          <bitfield name="CNTVAL" caption="Calibration Counter Value" mask="0xFF00"/>
          <bitfield name="CALN" caption="Calibration N Status" mask="0xF0000"/>
          <bitfield name="CALNBP" caption="Calibration N Bypass value" mask="0xF00000"/>
          <bitfield name="CALP" caption="Calibration P Status" mask="0xF000000"/>
          <bitfield name="CALPBP" caption="Calibration PBypass value" mask="0xF0000000"/>
        </register>
        <register name="SDMMC_EPVR8" offset="0x244" rw="RW" size="2" initval="0x0000" caption="Extended Preset Value Register 8(for HS400)">
          <bitfield name="SDCLKFSEL" caption="SDCLK Frequency Select" mask="0x3FF"/>
          <bitfield name="CLKGSEL" caption="Clock Generator Select" mask="0x400"/>
          <bitfield name="DRVSEL" caption="Driver Strength Select" mask="0xC000"/>
        </register>
      </register-group>
      <value-group name="SDMMC_BSR__BOUNDARY">
        <value name="4K" caption="4-Kbyte boundary" value="0"/>
        <value name="8K" caption="8-Kbyte boundary" value="1"/>
        <value name="16K" caption="16-Kbyte boundary" value="2"/>
        <value name="32K" caption="32-Kbyte boundary" value="3"/>
        <value name="64K" caption="64-Kbyte boundary" value="4"/>
        <value name="128K" caption="128-Kbyte boundary" value="5"/>
        <value name="256k" caption="256-Kbyte boundary" value="6"/>
        <value name="512K" caption="512-Kbyte boundary" value="7"/>
      </value-group>
      <value-group name="SDMMC_TMR__DMAEN">
        <value name="DISABLED" caption="DMA functionality is disabled." value="0"/>
        <value name="ENABLED" caption="DMA functionality is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_TMR__BCEN">
        <value name="DISABLED" caption="Block count is disabled." value="0"/>
        <value name="ENABLED" caption="Block count is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_TMR__ACMDEN">
        <value name="DISABLED" caption="Auto Command Disabled" value="0"/>
        <value name="CMD12" caption="Auto CMD12 Enabled" value="1"/>
        <value name="CMD23" caption="Auto CMD23 Enabled" value="2"/>
      </value-group>
      <value-group name="SDMMC_TMR__DTDSEL">
        <value name="WRITE" caption="Writes data from the SDMMC to the device." value="0"/>
        <value name="READ" caption="Reads data from the device to the SDMMC." value="1"/>
      </value-group>
      <value-group name="SDMMC_CR__RESPTYP">
        <value name="NORESP" caption="No Response" value="0"/>
        <value name="RL136" caption="Response Length 136" value="1"/>
        <value name="RL48" caption="Response Length 48" value="2"/>
        <value name="RL48BUSY" caption="Response Length 48 with Busy" value="3"/>
      </value-group>
      <value-group name="SDMMC_CR__CMDCCEN">
        <value name="DISABLED" caption="The Command CRC Check is disabled." value="0"/>
        <value name="ENABLED" caption="The Command CRC Check is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_CR__CMDICEN">
        <value name="DISABLED" caption="The Command Index Check is disabled." value="0"/>
        <value name="ENABLED" caption="The Command Index Check is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_CR__DPSEL">
        <value name="0" caption="No data present" value="0"/>
        <value name="1" caption="Data present" value="1"/>
      </value-group>
      <value-group name="SDMMC_CR__CMDTYP">
        <value name="NORMAL" caption="Other commands" value="0"/>
        <value name="SUSPEND" caption="CMD52 to write &quot;Bus Suspend&quot; in the Card Common Control Registers (CCCR) (for SDIO only)" value="1"/>
        <value name="RESUME" caption="CMD52 to write &quot;Function Select&quot; in the Card Common Control Registers (CCCR) (for SDIO only)" value="2"/>
        <value name="ABORT" caption="CMD12, CMD52 to write &quot;I/O Abort&quot; in the Card Common Control Registers (CCCR) (for SDIO only)" value="3"/>
      </value-group>
      <value-group name="SDMMC_PSR__CMDINHC">
        <value name="0" caption="Can issue a command using only CMD line." value="0"/>
        <value name="1" caption="Cannot issue a command." value="1"/>
      </value-group>
      <value-group name="SDMMC_PSR__CMDINHD">
        <value name="0" caption="Can issue a command which uses the DAT line(s)." value="0"/>
        <value name="1" caption="Cannot issue a command which uses the DAT line(s)." value="1"/>
      </value-group>
      <value-group name="SDMMC_PSR__DLACT">
        <value name="0" caption="DAT line inactive." value="0"/>
        <value name="1" caption="DAT line active." value="1"/>
      </value-group>
      <value-group name="SDMMC_PSR__CARDSS">
        <value name="0" caption="Reset or debouncing." value="0"/>
        <value name="1" caption="No card or card inserted." value="1"/>
      </value-group>
      <value-group name="SDMMC_PSR__CARDDPL">
        <value name="0" caption="No card present (SDMMC_CD = 1)." value="0"/>
        <value name="1" caption="Card present (SDMMC_CD = 0)." value="1"/>
      </value-group>
      <value-group name="SDMMC_PSR__WRPPL">
        <value name="0" caption="Write protected (SDMMC_WP = 0)" value="0"/>
        <value name="1" caption="Write enabled (SDMMC_WP = 1)" value="1"/>
      </value-group>
      <value-group name="SDMMC_HC1R__LEDCTRL">
        <value name="OFF" caption="LED off." value="0"/>
        <value name="ON" caption="LED on." value="1"/>
      </value-group>
      <value-group name="SDMMC_HC1R__DW">
        <value name="1_BIT" caption="1-bit mode." value="0"/>
        <value name="4_BIT" caption="4-bit mode." value="1"/>
      </value-group>
      <value-group name="SDMMC_HC1R__HSEN">
        <value name="0" caption="Normal Speed mode." value="0"/>
        <value name="1" caption="High Speed mode." value="1"/>
      </value-group>
      <value-group name="SDMMC_HC1R__DMASEL">
        <value name="SDMA" caption="SDMA is selected" value="0"/>
        <value name="ADMA32" caption="32-bit Address ADMA2 is selected" value="2"/>
      </value-group>
      <value-group name="SDMMC_HC1R__CARDDTL">
        <value name="0" caption="No card." value="0"/>
        <value name="1" caption="Card inserted." value="1"/>
      </value-group>
      <value-group name="SDMMC_HC1R__CARDDSEL">
        <value name="0" caption="The SDMMC_CD pin is selected." value="0"/>
        <value name="1" caption="The Card Detect Test Level (CARDDTL) is selected (for test purpose)." value="1"/>
      </value-group>
      <value-group name="SDMMC_BGCR__STPBGR">
        <value name="0" caption="Transfer" value="0"/>
        <value name="1" caption="Stop" value="1"/>
      </value-group>
      <value-group name="SDMMC_BGCR__CONTR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Restart." value="1"/>
      </value-group>
      <value-group name="SDMMC_BGCR__RWCTRL">
        <value name="0" caption="Disables Read Wait control." value="0"/>
        <value name="1" caption="Enables Read Wait control." value="1"/>
      </value-group>
      <value-group name="SDMMC_BGCR__INTBG">
        <value name="DISABLED" caption="Interrupt detection disabled." value="0"/>
        <value name="ENABLED" caption="Interrupt detection enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_WCR__WKENCINT">
        <value name="DISABLED" caption="Wakeup Event disabled." value="0"/>
        <value name="ENABLED" caption="Wakeup Event enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_WCR__WKENCINS">
        <value name="DISABLED" caption="Wakeup Event disabled." value="0"/>
        <value name="ENABLED" caption="Wakeup Event enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_WCR__WKENCREM">
        <value name="DISABLED" caption="Wakeup Event disabled." value="0"/>
        <value name="ENABLED" caption="Wakeup Event enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_CCR__INTCLKEN">
        <value name="0" caption="The internal clock stops." value="0"/>
        <value name="1" caption="The internal clock oscillates." value="1"/>
      </value-group>
      <value-group name="SDMMC_CCR__INTCLKS">
        <value name="0" caption="Internal clock not ready." value="0"/>
        <value name="1" caption="Internal clock ready." value="1"/>
      </value-group>
      <value-group name="SDMMC_CCR__SDCLKEN">
        <value name="0" caption="SD Clock disabled" value="0"/>
        <value name="1" caption="SD Clock enabled" value="1"/>
      </value-group>
      <value-group name="SDMMC_CCR__CLKGSEL">
        <value name="0" caption="Divided Clock mode (BASECLK is used to generate SDCLK)." value="0"/>
        <value name="1" caption="Programmable Clock mode (MULTCLK is used to generate SDCLK)." value="1"/>
      </value-group>
      <value-group name="SDMMC_SRR__SWRSTALL">
        <value name="0" caption="Work" value="0"/>
        <value name="1" caption="Reset" value="1"/>
      </value-group>
      <value-group name="SDMMC_SRR__SWRSTCMD">
        <value name="0" caption="Work" value="0"/>
        <value name="1" caption="Reset" value="1"/>
      </value-group>
      <value-group name="SDMMC_SRR__SWRSTDAT">
        <value name="0" caption="Work" value="0"/>
        <value name="1" caption="Reset" value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__CMDC">
        <value name="0" caption="No command complete." value="0"/>
        <value name="1" caption="Command complete." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__TRFC">
        <value name="0" caption="Command execution is not complete." value="0"/>
        <value name="1" caption="Command execution is complete." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__BLKGE">
        <value name="0" caption="No block gap event." value="0"/>
        <value name="1" caption="Transaction stopped at block gap." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR_SD_SDIO__DMAINT">
        <value name="0" caption="No DMA Interrupt." value="0"/>
        <value name="1" caption="DMA Interrupt." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR_EMMC__DMAINT">
        <value name="0" caption="No DMA interrupt." value="0"/>
        <value name="1" caption="DMA interrupt." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__BWRRDY">
        <value name="0" caption="Not ready to write buffer." value="0"/>
        <value name="1" caption="Ready to write buffer." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__BRDRDY">
        <value name="0" caption="Not ready to read buffer." value="0"/>
        <value name="1" caption="Ready to read buffer." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__CINS">
        <value name="0" caption="Card state unstable or card removed." value="0"/>
        <value name="1" caption="Card inserted." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__CREM">
        <value name="0" caption="Card state unstable or card inserted." value="0"/>
        <value name="1" caption="Card removed." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__CINT">
        <value name="0" caption="No card interrupt." value="0"/>
        <value name="1" caption="Card interrupt." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__BOOTAR">
        <value name="0" caption="Boot Acknowledge pattern not received." value="0"/>
        <value name="1" caption="Boot Acknowledge pattern received." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTR__ERRINT">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__CMDEND">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__CMDIDX">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__DATTEO">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__DATCRC">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__DATEND">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__CURLIM">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__ACMD">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__ADMA">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__TUNING">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTR__BOOTAE">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__CMDC">
        <value name="MASKED" caption="The CMDC status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The CMDC status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__TRFC">
        <value name="MASKED" caption="The TRFC status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The TRFC status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__BLKGE">
        <value name="MASKED" caption="The BLKGE status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The BLKGE status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__DMAINT">
        <value name="MASKED" caption="The DMAINT status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The DMAINT status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__BWRRDY">
        <value name="MASKED" caption="The BWRRDY status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The BWRRDY status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__BRDRDY">
        <value name="MASKED" caption="The BRDRDY status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The BRDRDY status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__CINS">
        <value name="MASKED" caption="The CINS status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The CINS status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__CREM">
        <value name="MASKED" caption="The CREM status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The CREM status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__CINT">
        <value name="MASKED" caption="The CINT status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The CINT status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISTER__BOOTAR">
        <value name="MASKED" caption="The BOOTAR status flag in SDMMC_NISTR is masked." value="0"/>
        <value name="ENABLED" caption="The BOOTAR status flag in SDMMC_NISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__CMDTEO">
        <value name="MASKED" caption="The CMDTEO status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The CMDTEO status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__CMDCRC">
        <value name="MASKED" caption="The CMDCRC status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The CMDCRC status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__CMDEND">
        <value name="MASKED" caption="The CMDEND status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The CMDEND status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__CMDIDX">
        <value name="MASKED" caption="The CMDIDX status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The CMDIDX status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__DATTEO">
        <value name="MASKED" caption="The DATTEO status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The DATTEO status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__DATCRC">
        <value name="MASKED" caption="The DATCRC status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The DATCRC status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__DATEND">
        <value name="MASKED" caption="The DATEND status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The DATEND status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__CURLIM">
        <value name="MASKED" caption="The CURLIM status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The CURLIM status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__ACMD">
        <value name="MASKED" caption="The ACMD status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The ACMD status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__ADMA">
        <value name="MASKED" caption="The ADMA status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The ADMA status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__TUNING">
        <value name="MASKED" caption="The TUNING status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The TUNING status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISTER__BOOTAE">
        <value name="MASKED" caption="The BOOTAE status flag in SDMMC_EISTR is masked." value="0"/>
        <value name="ENABLED" caption="The BOOTAE status flag in SDMMC_EISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__CMDC">
        <value name="MASKED" caption="No interrupt is generated when the CMDC status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the CMDC status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__TRFC">
        <value name="MASKED" caption="No interrupt is generated when the TRFC status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the TRFC status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__BLKGE">
        <value name="MASKED" caption="No interrupt is generated when the BLKGE status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the BLKGE status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__DMAINT">
        <value name="MASKED" caption="No interrupt is generated when the DMAINT status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the DMAINT status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__BWRRDY">
        <value name="MASKED" caption="No interrupt is generated when the BWRRDY status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the BWRRDY status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__BRDRDY">
        <value name="MASKED" caption="No interrupt is generated when the BRDRDY status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the BRDRDY status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__CINS">
        <value name="MASKED" caption="No interrupt is generated when the CINS status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the CINS status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__CREM">
        <value name="MASKED" caption="No interrupt is generated when the CREM status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the CREM status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__CINT">
        <value name="MASKED" caption="No interrupt is generated when the CINT status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the CINT status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_NISIER__BOOTAR">
        <value name="MASKED" caption="No interrupt is generated when the BOOTAR status rises in SDMMC_NISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the BOOTAR status rises in SDMMC_NISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__CMDTEO">
        <value name="MASKED" caption="No interrupt is generated when the CMDTEO status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the CMDTEO status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__CMDCRC">
        <value name="MASKED" caption="No interrupt is generated when the CDMCRC status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the CMDCRC status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__CMDEND">
        <value name="MASKED" caption="No interrupt is generated when the CMDEND status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the CMDEND status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__CMDIDX">
        <value name="MASKED" caption="No interrupt is generated when the CMDIDX status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the CMDIDX status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__DATTEO">
        <value name="MASKED" caption="No interrupt is generated when the DATTEO status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the DATTEO status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__DATCRC">
        <value name="MASKED" caption="No interrupt is generated when the DATCRC status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the DATCRC status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__DATEND">
        <value name="MASKED" caption="No interrupt is generated when the DATEND status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the DATEND status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__CURLIM">
        <value name="MASKED" caption="No interrupt is generated when the CURLIM status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the CURLIM status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__ACMD">
        <value name="MASKED" caption="No interrupt is generated when the ACMD status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the ACMD status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__ADMA">
        <value name="MASKED" caption="No interrupt is generated when the ADMA status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the ADMA status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__TUNING">
        <value name="MASKED" caption="No interrupt is generated when the TUNING status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the TUNING status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_EISIER__BOOTAE">
        <value name="MASKED" caption="No interrupt is generated when the BOOTAE status rises in SDMMC_EISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the BOOTAE status rises in SDMMC_EISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_ACESR__ACMD12NE">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_ACESR__ACMDEND">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_ACESR__ACMDIDX">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_ACESR__CMDNI">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_HC2R__UHSMS">
        <value name="SDR12" caption="UHS SDR12 Mode" value="0"/>
        <value name="SDR25" caption="UHS SDR25 Mode" value="1"/>
        <value name="SDR50" caption="UHS SDR50 Mode" value="2"/>
        <value name="SDR104" caption="UHS SDR104 Mode" value="3"/>
        <value name="DDR50" caption="UHS DDR50 Mode" value="4"/>
      </value-group>
      <value-group name="SDMMC_HC2R__VS18EN">
        <value name="0" caption="3.3V signaling." value="0"/>
        <value name="1" caption="1.8V signaling." value="1"/>
      </value-group>
      <value-group name="SDMMC_HC2R__DRVSEL">
        <value name="TYPEB" caption="Driver Type B is selected (Default)" value="0"/>
        <value name="TYPEA" caption="Driver Type A is selected" value="1"/>
        <value name="TYPEC" caption="Driver Type C is selected" value="2"/>
        <value name="TYPED" caption="Driver Type D is selected" value="3"/>
      </value-group>
      <value-group name="SDMMC_HC2R_EMMC__EXTUN">
        <value name="0" caption="Not tuned or tuning completed" value="0"/>
        <value name="1" caption="Execute tuning" value="1"/>
      </value-group>
      <value-group name="SDMMC_HC2R_SD_SDIO__EXTUN">
        <value name="0" caption="Not tuned or tuning completed." value="0"/>
        <value name="1" caption="Execute tuning." value="1"/>
      </value-group>
      <value-group name="SDMMC_HC2R__SCLKSEL">
        <value name="0" caption="The fixed clock is used to sample data." value="0"/>
        <value name="1" caption="The tuned clock is used to sample data." value="1"/>
      </value-group>
      <value-group name="SDMMC_HC2R__ASINTEN">
        <value name="0" caption="Disabled" value="0"/>
        <value name="1" caption="Enabled" value="1"/>
      </value-group>
      <value-group name="SDMMC_HC2R__PVALEN">
        <value name="0" caption="SDCLK and Driver strength are controlled by the user." value="0"/>
        <value name="1" caption="Automatic selection by Preset Value is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__TEOCLKU">
        <value name="0" caption="KHz" value="0"/>
        <value name="1" caption="MHz" value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__MAXBLKL">
        <value name="512" caption="512 bytes" value="0"/>
        <value name="1024" caption="1024 bytes" value="1"/>
        <value name="2048" caption="2048 bytes" value="2"/>
      </value-group>
      <value-group name="SDMMC_CA0R__ED8SUP">
        <value name="0" caption="8-bit bus width not supported." value="0"/>
        <value name="1" caption="8-bit bus width supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__ADMA2SUP">
        <value name="0" caption="ADMA2 not supported." value="0"/>
        <value name="1" caption="ADMA2 supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__HSSUP">
        <value name="0" caption="High Speed not supported." value="0"/>
        <value name="1" caption="High Speed supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__SDMASUP">
        <value name="0" caption="SDMA not supported." value="0"/>
        <value name="1" caption="SDMA supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__SRSUP">
        <value name="0" caption="Suspend/Resume not supported." value="0"/>
        <value name="1" caption="Suspend/Resume supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__V33VSUP">
        <value name="0" caption="3.3V Voltage supply not supported." value="0"/>
        <value name="1" caption="3.3V Voltage supply supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__V30VSUP">
        <value name="0" caption="3.0V Voltage supply not supported." value="0"/>
        <value name="1" caption="3.0V Voltage supply supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__V18VSUP">
        <value name="0" caption="1.8V Voltage supply not supported." value="0"/>
        <value name="1" caption="1.8V Voltage supply supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__SB64SUP">
        <value name="0" caption="64-bit address bus not supported." value="0"/>
        <value name="1" caption="64-bit address bus supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__ASINTSUP">
        <value name="0" caption="Asynchronous interrupt not supported." value="0"/>
        <value name="1" caption="Asynchronous interrupt supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA0R__SLTYPE">
        <value name="REMOVABLECARD" caption="Removable Card Slot" value="0"/>
        <value name="EMBEDDED" caption="Embedded Slot for One Device" value="1"/>
      </value-group>
      <value-group name="SDMMC_CA1R__SDR50SUP">
        <value name="0" caption="SDR50 mode is not supported." value="0"/>
        <value name="1" caption="SDR50 mode is supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA1R__SDR104SUP">
        <value name="0" caption="SDR104 mode is not supported." value="0"/>
        <value name="1" caption="SDR104 mode is supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA1R__DDR50SUP">
        <value name="0" caption="DDR50 mode is not supported." value="0"/>
        <value name="1" caption="DDR50 mode is supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA1R__DRVASUP">
        <value name="0" caption="Driver type A is not supported." value="0"/>
        <value name="1" caption="Driver type A is supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA1R__DRVCSUP">
        <value name="0" caption="Driver type C is not supported." value="0"/>
        <value name="1" caption="Driver type C is supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA1R__DRVDSUP">
        <value name="0" caption="Driver type D is not supported." value="0"/>
        <value name="1" caption="Driver type D is supported." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA1R__TSDR50">
        <value name="0" caption="SDR50 does not require tuning." value="0"/>
        <value name="1" caption="SDR50 requires tuning." value="1"/>
      </value-group>
      <value-group name="SDMMC_CA1R__RTMOD">
        <value name="MODE1" caption="Timer" value="0"/>
        <value name="MODE2" caption="Timer and Retuning Request" value="1"/>
        <value name="MODE3" caption="Auto Retuning (for transfer) Timer and Retuning Request" value="2"/>
      </value-group>
      <value-group name="SDMMC_AESR__ERRST">
        <value name="STOP" caption="(Stop DMA) SDMMC_ASAR points to the descriptor following the error descriptor" value="0"/>
        <value name="FDS" caption="(Fetch Descriptor) SDMMC_ASAR points to the error descriptor" value="1"/>
        <value name="TFR" caption="(Transfer Data) SDMMC_ASAR points to the descriptor following the error descriptor" value="3"/>
      </value-group>
      <value-group name="SDMMC_AESR__LMIS">
        <value name="0" caption="No error." value="0"/>
        <value name="1" caption="Error." value="1"/>
      </value-group>
      <value-group name="SDMMC_MC1R__CMDTYP">
        <value name="NORMAL" caption="The command is not an e.MMC specific command." value="0"/>
        <value name="WAITIRQ" caption="This bit must be set to 1 when the e.MMC is in Interrupt mode (CMD40). See &quot;Interrupt Mode&quot; in the Embedded MultiMedia Card (e.MMC) Electrical Standard 4.51." value="1"/>
        <value name="STREAM" caption="This bit must be set to 1 in the case of Stream Read(CMD11) or Stream Write (CMD20). Only effective for e.MMC up to revision 4.41." value="2"/>
        <value name="BOOT" caption="Starts a Boot Operation mode at the next write to SDMMC_CR. Boot data are read directly from e.MMC device." value="3"/>
      </value-group>
      <value-group name="SDMMC_MC1R__DDR">
        <value name="0" caption="High Speed DDR is not selected." value="0"/>
        <value name="1" caption="High Speed DDR is selected." value="1"/>
      </value-group>
      <value-group name="SDMMC_MC1R__OPD">
        <value name="0" caption="The command line is in push-pull." value="0"/>
        <value name="1" caption="The command line is in open drain." value="1"/>
      </value-group>
      <value-group name="SDMMC_MC1R__RSTN">
        <value name="0" caption="Reset signal is inactive." value="0"/>
        <value name="1" caption="Reset signal is active." value="1"/>
      </value-group>
      <value-group name="SDMMC_MC1R__FCD">
        <value name="DISABLED" caption="E.MMC Forced Card Detect is disabled. The SDMMC_CD signal is used and debounce timing is applied." value="0"/>
        <value name="ENABLED" caption="E.MMC Forced Card Detect is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_MC3R__HS400EN">
        <value name="DISABLED" caption="HS400 mode is disabled." value="0"/>
        <value name="ENABLED" caption="HS400 mode is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_MC3R__ESMEN">
        <value name="DISABLED" caption="Enhanced Strobe mode is disabled." value="0"/>
        <value name="ENABLED" caption="Enhanced Strobe mode is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_MC3R__DQSUPVAL">
        <value name="0" caption="DQS delay update is performed each time a command is sent to the device." value="0"/>
      </value-group>
      <value-group name="SDMMC_ACR__BMAX">
        <value name="INCR16" caption="The maximum burst size is INCR16." value="0"/>
        <value name="INCR8" caption="The maximum burst size is INCR8." value="1"/>
        <value name="INCR4" caption="The maximum burst size is INCR4." value="2"/>
        <value name="SINGLE" caption="Only SINGLE transfers are performed." value="3"/>
      </value-group>
      <value-group name="SDMMC_ACR__BUFM">
        <value name="NEVER" caption="All SDMA/ADMA AHB accesses are not bufferable." value="0"/>
        <value name="ALWAYS" caption="All SDMA/ADMA AHB accesses are bufferable." value="1"/>
        <value name="BLOCK" caption="All SDMA/ADMA AHB accesses are bufferable except the last access of a data block." value="2"/>
        <value name="TRANSFER" caption="All SDMA/ADMA AHB accesses are bufferable except the last access of a data transfer." value="3"/>
      </value-group>
      <value-group name="SDMMC_CC2R__FSDCLKD">
        <value name="0" caption="The SDCLK is forced and it cannot be stopped immediately after the transaction." value="0"/>
        <value name="1" caption="The SDCLK is not forced and it can be stopped immediately after the transaction." value="1"/>
      </value-group>
      <value-group name="SDMMC_RTC1R__TMREN">
        <value name="DISABLED" caption="The retuning timer is disabled." value="0"/>
        <value name="ENABLED" caption="The retuning timer is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_RTISTER__TEVT">
        <value name="MASKED" caption="The TEVT status flag in SDMMC_RTISTR is masked." value="0"/>
        <value name="ENABLED" caption="The TEVT status flag in SDMMC_RTISTR is enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_RTISIER__TEVT">
        <value name="MASKED" caption="No interrupt is generated when the TEVT status rises in SDMMC_RTISTR." value="0"/>
        <value name="ENABLED" caption="An interrupt is generated when the TEVT status rises in SDMMC_RTISTR." value="1"/>
      </value-group>
      <value-group name="SDMMC_RTISTR__TEVT">
        <value name="0" caption="No retuning timer event." value="0"/>
        <value name="1" caption="Retuning timer event." value="1"/>
      </value-group>
      <value-group name="SDMMC_TUNCR__SMPLPT">
        <value name="0" caption="Sampling point is set at 50% of the data window." value="0"/>
        <value name="1" caption="Sampling point is set at 75% of the data window." value="1"/>
      </value-group>
      <value-group name="SDMMC_CACR__CAPWREN">
        <value name="0" caption="Capabilities registers (SDMMC_CA0R, SDMMC_CA1R and SDMMC_MCCAR) cannot be written." value="0"/>
        <value name="1" caption="Capabilities registers (SDMMC_CA0R, SDMMC_CA1R and SDMMC_MCCAR) can be written." value="1"/>
      </value-group>
      <value-group name="SDMMC_CACR__KEY">
        <value name="KEY" caption="Writing any other value in this field aborts the write operation of the CAPWREN bit. Always reads as 0." value="0x46"/>
      </value-group>
      <value-group name="SDMMC_DBGR__NIDBG">
        <value name="DISABLED" caption="Reading the SDMMC_BDPR via debugger increments the dual port RAM read pointer." value="0"/>
        <value name="ENABLED" caption="Reading the SDMMC_BDPR via debugger does not increment the dual port RAM read pointer." value="1"/>
      </value-group>
      <value-group name="SDMMC_CALCR__EN">
        <value name="0" caption="SDMMC I/O calibration disabled." value="0"/>
        <value name="1" caption="SDMMC I/O calibration enabled." value="1"/>
      </value-group>
      <value-group name="SDMMC_CALCR__ALWYSON">
        <value name="0" caption="Calibration analog is shut down after each calibration." value="0"/>
        <value name="1" caption="Calibration analog remains powered after calibration." value="1"/>
      </value-group>
      <value-group name="SDMMC_CALCR__TUNDIS">
        <value name="0" caption="Calibration is launched before each tuning." value="0"/>
        <value name="1" caption="Calibration is not launched at tuning." value="1"/>
      </value-group>
      <value-group name="SDMMC_CALCR__BPEN">
        <value name="0" caption="Calibration bypass is not enabled." value="0"/>
        <value name="1" caption="Calibration bypass is enabled. CALPBP and CALNBP codes are applied to the calibration cell." value="1"/>
      </value-group>
    </module>
    <module name="SECUMOD" id="44116" version="0" caption="Security Module">
      <register-group name="SECUMOD" caption="Security Module">
        <register name="SECUMOD_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="BACKUP" caption="Backup Mode" mask="0x1" values="SECUMOD_CR__BACKUP"/>
          <bitfield name="NORMAL" caption="Normal Mode" mask="0x2" values="SECUMOD_CR__NORMAL"/>
          <bitfield name="SWPROT" caption="Software Protection" mask="0x4" values="SECUMOD_CR__SWPROT"/>
          <bitfield name="NIMP_EN" caption="Non-Imprinting Enable" mask="0x18" values="SECUMOD_CR__NIMP_EN"/>
          <bitfield name="AUTOBKP" caption="Automatic Normal to Backup Mode Switching" mask="0x60" values="SECUMOD_CR__AUTOBKP"/>
          <bitfield name="RESERVED" caption="Reserved for test (write zero)" mask="0x80"/>
          <bitfield name="SCRAMB" caption="Memory Scrambling Enable" mask="0x600" values="SECUMOD_CR__SCRAMB"/>
          <bitfield name="KEY" caption="Password" mask="0xFFFF0000"/>
        </register>
        <register name="SECUMOD_SYSR" offset="0x4" rw="RW" size="4" initval="0x000000D4" caption="System Status Register">
          <bitfield name="ERASE_DONE" caption="Erasable Memories State (RW)" mask="0x1" values="SECUMOD_SYSR__ERASE_DONE"/>
          <bitfield name="ERASE_ON" caption="Erase Process Ongoing (RO)" mask="0x2" values="SECUMOD_SYSR__ERASE_ON"/>
          <bitfield name="BACKUP" caption="Backup Mode (RO)" mask="0x4" values="SECUMOD_SYSR__BACKUP"/>
          <bitfield name="SWKUP" caption="SWKUP State (RO)" mask="0x8" values="SECUMOD_SYSR__SWKUP"/>
          <bitfield name="NIMP_EN" caption="Non-Imprinting Enabled (RO)" mask="0x20" values="SECUMOD_SYSR__NIMP_EN"/>
          <bitfield name="AUTOBKP" caption="Automatic Backup Mode Enabled (RO)" mask="0x40" values="SECUMOD_SYSR__AUTOBKP"/>
          <bitfield name="SCRAMB" caption="Scrambling Enabled (RO)" mask="0x80" values="SECUMOD_SYSR__SCRAMB"/>
          <bitfield name="NIMP_IDLE" caption="&quot;CPU in idle&quot; preliminary condition for non-imprinting (RO)" mask="0x100" values="SECUMOD_SYSR__NIMP_IDLE"/>
        </register>
        <register name="SECUMOD_SR" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="DBLFM" caption="Double Frequency Monitor" mask="0x2"/>
          <bitfield name="TST" caption="Test Pin Monitor" mask="0x4"/>
          <bitfield name="JTAG" caption="JTAG Pins Monitor" mask="0x8"/>
          <bitfield name="REGANA" caption="VDDANA regulator Monitor" mask="0x10"/>
          <bitfield name="MCKM" caption="Master Clock Monitor" mask="0x20"/>
          <bitfield name="TPML" caption="Low Temperature Monitor" mask="0x40"/>
          <bitfield name="TPMH" caption="High Temperature Monitor" mask="0x80"/>
          <bitfield name="VBATL" caption="Low VBAT Voltage Monitor" mask="0x400"/>
          <bitfield name="VBATH" caption="High VBAT Voltage Monitor" mask="0x800"/>
          <bitfield name="VDDCOREL" caption="Low VDDCORE Voltage Monitor" mask="0x1000"/>
          <bitfield name="VDDCPUL" caption="Low VDDCPU Voltage Monitor" mask="0x2000"/>
          <bitfield name="VDDCOREH" caption="High VDDCORE Voltage Monitor" mask="0x4000"/>
          <bitfield name="VDDCPUH" caption="High VDDCPU Voltage Monitor" mask="0x8000"/>
          <bitfield name="DET0" caption="PIOBU Intrusion Detector" mask="0x40000"/>
          <bitfield name="DET1" caption="PIOBU Intrusion Detector" mask="0x80000"/>
          <bitfield name="DET2" caption="PIOBU Intrusion Detector" mask="0x100000"/>
          <bitfield name="DET3" caption="PIOBU Intrusion Detector" mask="0x200000"/>
        </register>
        <register name="SECUMOD_ASR" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Auxiliary Status Register">
          <bitfield name="MCKM_LO" caption="Low frequency limit reached is the cause of MCKM flag in SECUMOD_SR." mask="0x1"/>
          <bitfield name="MCKM_HI" caption="High frequency limit reached is the cause of MCKM flag in SECUMOD_SR." mask="0x2"/>
          <bitfield name="REGANA_LO" caption="Low voltage alarm from VDDANA regulator is the cause of REGANA flag in SECUMOD_SR." mask="0x4"/>
          <bitfield name="REGANA_HI" caption="High voltage alarm from VDDANA regulator is the cause of REGANA flag in SECUMOD_SR." mask="0x8"/>
          <bitfield name="JTAG" caption="JTAGSEL or processor debug acknowledge is the cause of JTAG flag in SECUMOD_SR." mask="0x10"/>
          <bitfield name="TCK" caption="TCK/TMS activity detected is the cause of JTAG flag in SECUMOD_SR." mask="0x20"/>
          <bitfield name="BULO" caption="VBAT low alarm detected is the cause of VBATL flag in SECUMOD_SR." mask="0x40"/>
          <bitfield name="PSWLO" caption="VDDIN33 (used as secondary LDO power source through backup powerswitch) low alarm detected is the cause of VBATL flag in SECUMOD_SR." mask="0x80"/>
          <bitfield name="BUHI" caption="VBAT high alarm detected is the cause of VBATH flag in SECUMOD_SR." mask="0x100"/>
          <bitfield name="PSWHI" caption="VDDIN33 (used as secondary LDO power source through backup powerswitch) low alarm detected is the cause of VBATL flag in SECUMOD_SR." mask="0x200"/>
        </register>
        <register name="SECUMOD_SCR" offset="0x10" rw="W" size="4" atomic-op="clear:SECUMOD_SR" caption="Status Clear Register">
          <bitfield name="DBLFM" caption="Double Frequency Monitor" mask="0x2"/>
          <bitfield name="TST" caption="Test Pin Monitor" mask="0x4"/>
          <bitfield name="JTAG" caption="JTAG Pins Monitor" mask="0x8"/>
          <bitfield name="REGANA" caption="VDDANA regulator Monitor" mask="0x10"/>
          <bitfield name="MCKM" caption="Master Clock Monitor" mask="0x20"/>
          <bitfield name="TPML" caption="Low Temperature Monitor" mask="0x40"/>
          <bitfield name="TPMH" caption="High Temperature Monitor" mask="0x80"/>
          <bitfield name="VBATL" caption="Low VBAT Voltage Monitor" mask="0x400"/>
          <bitfield name="VBATH" caption="High VBAT Voltage Monitor" mask="0x800"/>
          <bitfield name="VDDCOREL" caption="Low VDDCORE Voltage Monitor" mask="0x1000"/>
          <bitfield name="VDDCPUL" caption="Low VDDCPU Voltage Monitor" mask="0x2000"/>
          <bitfield name="VDDCOREH" caption="High VDDCORE Voltage Monitor" mask="0x4000"/>
          <bitfield name="VDDCPUH" caption="High VDDCPU Voltage Monitor" mask="0x8000"/>
          <bitfield name="DET0" caption="PIOBU Intrusion Detector" mask="0x40000"/>
          <bitfield name="DET1" caption="PIOBU Intrusion Detector" mask="0x80000"/>
          <bitfield name="DET2" caption="PIOBU Intrusion Detector" mask="0x100000"/>
          <bitfield name="DET3" caption="PIOBU Intrusion Detector" mask="0x200000"/>
        </register>
        <register name="SECUMOD_RAMRDY" offset="0x14" rw="R" size="4" caption="RAM Access Ready Register">
          <bitfield name="READY" caption="Ready for system access flag" mask="0x1"/>
        </register>
        <register name="SECUMOD_PIOBU" offset="0x18" rw="RW" size="4" count="4" initval="0x1000" caption="PIO Backup Register x">
          <bitfield name="PIOBU_AFV" caption="PIOBU Alarm Filter Value" mask="0xF"/>
          <bitfield name="PIOBU_RFV" caption="PIOBUx Reset Filter Value" mask="0xF0"/>
          <bitfield name="OUTPUT" caption="Configure I/O Line in Input/Output" mask="0x100" values="SECUMOD_PIOBU__OUTPUT"/>
          <bitfield name="PIO_SOD" caption="Set/Clear the I/O Line when configured in Output Mode (OUTPUT =1)" mask="0x200" values="SECUMOD_PIOBU__PIO_SOD"/>
          <bitfield name="PIO_PDS" caption="Level on the Pin in Input Mode (OUTPUT = 0) (Read-only)" mask="0x400" values="SECUMOD_PIOBU__PIO_PDS"/>
          <bitfield name="PULLUP" caption="Programmable Pullup State" mask="0x3000"/>
          <bitfield name="SCHEDULE" caption="Pullup/Pulldown Scheduled" mask="0x4000" values="SECUMOD_PIOBU__SCHEDULE"/>
          <bitfield name="SWITCH" caption="Switch State for Intrusion Detection" mask="0x8000" values="SECUMOD_PIOBU__SWITCH"/>
          <bitfield name="DYNSTAT" caption="Switch for Static or Dynamic Detection Intrusion" mask="0x100000" values="SECUMOD_PIOBU__DYNSTAT"/>
          <bitfield name="FILTER3_5" caption="Filter for Dynamic Signatures Input" mask="0x200000" values="SECUMOD_PIOBU__FILTER3_5"/>
        </register>
        <register name="SECUMOD_VBUFR" offset="0x58" rw="RW" size="4" initval="0x7" caption="VBAT Filter Register">
          <bitfield name="VBATFV" caption="VBAT Filter Value" mask="0x7"/>
        </register>
        <register name="SECUMOD_VCOREFR" offset="0x64" rw="RW" size="4" initval="0x1FFF" caption="VDDCORE Filter Register">
          <bitfield name="VDDCORE_DBTV" caption="VDDCORE Programmable Debouncing Time Value" mask="0x1FFF"/>
        </register>
        <register name="SECUMOD_VCPUFR" offset="0x68" rw="RW" size="4" initval="0x1FFF" caption="VDDCPU Filter Register">
          <bitfield name="VDDCPU_DBTV" caption="VDDCPU Programmable Debouncing Time Value" mask="0x1FFF"/>
        </register>
        <register name="SECUMOD_JTAGCR" offset="0x70" rw="RW" size="4" initval="0x0" caption="JTAG Protection Control Register">
          <bitfield name="FNTRST" caption="Force NTRST" mask="0x1" values="SECUMOD_JTAGCR__FNTRST"/>
          <bitfield name="PROC_DEBUG_MODE" caption="Invasive/Non-Invasive Secure/Non-Secure Debug Permissions" mask="0xE"/>
          <bitfield name="PROC_DEBUG_MON" caption="Debug Acknowledge (DBGACK) Monitoring" mask="0x10" values="SECUMOD_JTAGCR__PROC_DEBUG_MON"/>
        </register>
        <register name="SECUMOD_DYSTUNE" offset="0x74" rw="RW" size="4" initval="0x10501" caption="Dynamic Signatures Tuning Register">
          <bitfield name="RX_ERROR_THRESHOLD" caption="Error Detection Threshold" mask="0x7F"/>
          <bitfield name="NOPA" caption="No Periodic Alarm" mask="0x80" values="SECUMOD_DYSTUNE__NOPA"/>
          <bitfield name="RX_OK_CORREL_NUMBER" caption="Error Counter Reset Threshold" mask="0xFF00"/>
          <bitfield name="PERIOD" caption="Signature Clock Period" mask="0xFFFF0000"/>
        </register>
        <register name="SECUMOD_SCRKEY" offset="0x78" rw="RW" size="4" caption="Scrambling Key Register">
          <bitfield name="SCRKEY" caption="Scrambling Key Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="SECUMOD_RAMACC" offset="0x7C" rw="RW" size="4" initval="0x3FFFF" caption="RAM Access Rights Register">
          <bitfield name="RW0" caption="Access right for RAM region [0; 1 Kbyte]" mask="0x3"/>
          <bitfield name="RW1" caption="Access right for RAM region [1 Kbyte; 2 Kbytes]" mask="0xC"/>
          <bitfield name="RW2" caption="Access right for RAM region [2 Kbytes; 3 Kbytes]" mask="0x30"/>
          <bitfield name="RW3" caption="Access right for RAM region [3 Kbytes; 4 Kbytes]" mask="0xC0"/>
          <bitfield name="RW4" caption="Access right for RAM region [4 Kbytes; 5 Kbytes]" mask="0x300"/>
          <bitfield name="RW5" caption="Access right for RAM region [5 Kbytes; 6 Kbytes] (register bank BUREG256b)" mask="0xC00"/>
        </register>
        <register name="SECUMOD_RAMACCSR" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="RAM Access Rights Status Register">
          <bitfield name="RW0" caption="Access right status for RAM region [0; 1 Kbyte]" mask="0x3"/>
          <bitfield name="RW1" caption="Access right status for RAM region [1 Kbytes; 2 Kbytes]" mask="0xC"/>
          <bitfield name="RW2" caption="Access right status for RAM region [2 Kbytes; 3 Kbytes]" mask="0x30"/>
          <bitfield name="RW3" caption="Access right status for RAM region [3 Kbytes; 4 Kbytes]" mask="0xC0"/>
          <bitfield name="RW4" caption="Access right status for RAM region [4 Kbytes; 5 Kbytes]" mask="0x300"/>
          <bitfield name="RW5" caption="Access right status for RAM region [5 Kbytes; 6 Kbytes] (register bank BUREG256b)" mask="0xC00"/>
        </register>
        <register name="SECUMOD_BMPR" offset="0x84" rw="RW" size="4" initval="0x000F0CCF" caption="Backup Mode Protection Register">
          <bitfield name="DBLFM" caption="Double Frequency Monitor Protection" mask="0x2"/>
          <bitfield name="TST" caption="Test Pin Protection" mask="0x4"/>
          <bitfield name="JTAG" caption="JTAG Pin Protection" mask="0x8"/>
          <bitfield name="TPML" caption="Low Temperature Monitor Protection" mask="0x40"/>
          <bitfield name="TPMH" caption="High Temperature Monitor Protection" mask="0x80"/>
          <bitfield name="VBATL" caption="Low VBAT Voltage Monitor Protection" mask="0x400"/>
          <bitfield name="VBATH" caption="High VBAT Voltage Monitor Protection" mask="0x800"/>
          <bitfield name="DET0" caption="PIOBU Intrusion Detector Protection" mask="0x40000"/>
          <bitfield name="DET1" caption="PIOBU Intrusion Detector Protection" mask="0x80000"/>
          <bitfield name="DET2" caption="PIOBU Intrusion Detector Protection" mask="0x100000"/>
          <bitfield name="DET3" caption="PIOBU Intrusion Detector Protection" mask="0x200000"/>
        </register>
        <register name="SECUMOD_NMPR" offset="0x88" rw="RW" size="4" initval="0x000FFFFF" caption="Normal Mode Protection Register">
          <bitfield name="DBLFM" caption="Double Frequency Monitor Protection" mask="0x2"/>
          <bitfield name="TST" caption="Test Pin Protection" mask="0x4"/>
          <bitfield name="JTAG" caption="JTAG Pin Protection" mask="0x8"/>
          <bitfield name="REGANA" caption="VDDANA regulator voltage monitor Protection" mask="0x10"/>
          <bitfield name="MCKM" caption="Master Clock Monitor Protection" mask="0x20"/>
          <bitfield name="TPML" caption="Low Temperature Monitor Protection" mask="0x40"/>
          <bitfield name="TPMH" caption="High Temperature Monitor Protection" mask="0x80"/>
          <bitfield name="VBATL" caption="Low VBAT Voltage Monitor Protection" mask="0x400"/>
          <bitfield name="VBATH" caption="High VBAT Voltage Monitor Protection" mask="0x800"/>
          <bitfield name="VDDCOREL" caption="Low VDDCORE Voltage Monitor Protection" mask="0x1000"/>
          <bitfield name="VDDCPUL" caption="Low VDDCPU Voltage Monitor Protection" mask="0x2000"/>
          <bitfield name="VDDCOREH" caption="High VDDCORE Voltage Monitor Protection" mask="0x4000"/>
          <bitfield name="VDDCPUH" caption="High VDDCPU Voltage Monitor Protection" mask="0x8000"/>
          <bitfield name="DET0" caption="PIOBU Intrusion Detector Protection" mask="0x40000"/>
          <bitfield name="DET1" caption="PIOBU Intrusion Detector Protection" mask="0x80000"/>
          <bitfield name="DET2" caption="PIOBU Intrusion Detector Protection" mask="0x100000"/>
          <bitfield name="DET3" caption="PIOBU Intrusion Detector Protection" mask="0x200000"/>
        </register>
        <register name="SECUMOD_NIEPR" offset="0x8C" rw="W" size="4" caption="Normal Interrupt Enable Protection Register">
          <bitfield name="DBLFM" caption="Double Frequency Monitor Protection Interrupt Enable" mask="0x2"/>
          <bitfield name="TST" caption="Test Pin Protection Interrupt Enable" mask="0x4"/>
          <bitfield name="JTAG" caption="JTAG Pin Protection Interrupt Enable" mask="0x8"/>
          <bitfield name="REGANA" caption="VDDANA regulator voltage monitor Protection Interrupt Enable" mask="0x10"/>
          <bitfield name="MCKM" caption="Master Clock Monitor Protection Interrupt Enable" mask="0x20"/>
          <bitfield name="TPML" caption="Low Temperature Monitor Protection Interrupt Enable" mask="0x40"/>
          <bitfield name="TPMH" caption="High Temperature Monitor Protection Interrupt Enable" mask="0x80"/>
          <bitfield name="VBATL" caption="Low VBAT Voltage Monitor Protection Interrupt Enable" mask="0x400"/>
          <bitfield name="VBATH" caption="High VBAT Voltage Monitor Protection Interrupt Enable" mask="0x800"/>
          <bitfield name="VDDCOREL" caption="Low VDDCORE Voltage Monitor Protection Interrupt Enable" mask="0x1000"/>
          <bitfield name="VDDCPUL" caption="Low VDDCPU Voltage Monitor Protection Interrupt Enable" mask="0x2000"/>
          <bitfield name="VDDCOREH" caption="High VDDCORE Voltage Monitor Protection Interrupt Enable" mask="0x4000"/>
          <bitfield name="VDDCPUH" caption="High VDDCPU Voltage Monitor Protection Interrupt Enable" mask="0x8000"/>
          <bitfield name="DET0" caption="PIOBU Intrusion Detector Protection Interrupt Enable" mask="0x40000"/>
          <bitfield name="DET1" caption="PIOBU Intrusion Detector Protection Interrupt Enable" mask="0x80000"/>
          <bitfield name="DET2" caption="PIOBU Intrusion Detector Protection Interrupt Enable" mask="0x100000"/>
          <bitfield name="DET3" caption="PIOBU Intrusion Detector Protection Interrupt Enable" mask="0x200000"/>
        </register>
        <register name="SECUMOD_NIDPR" offset="0x90" rw="W" size="4" caption="Normal Interrupt Disable Protection Register">
          <bitfield name="DBLFM" caption="Double Frequency Monitor Protection Interrupt Disable" mask="0x2"/>
          <bitfield name="TST" caption="Test Pin Protection Interrupt Disable" mask="0x4"/>
          <bitfield name="JTAG" caption="JTAG Pin Protection Interrupt Disable" mask="0x8"/>
          <bitfield name="REGANA" caption="VDDANA regulator voltage monitor Protection Interrupt Disable" mask="0x10"/>
          <bitfield name="MCKM" caption="Master Clock Monitor Protection Interrupt Disable" mask="0x20"/>
          <bitfield name="TPML" caption="Low Temperature Monitor Protection Interrupt Disable" mask="0x40"/>
          <bitfield name="TPMH" caption="High Temperature Monitor Protection Interrupt Disable" mask="0x80"/>
          <bitfield name="VBATL" caption="Low VBAT Voltage Monitor Protection Interrupt Disable" mask="0x400"/>
          <bitfield name="VBATH" caption="High VBAT Voltage Monitor Protection Interrupt Disable" mask="0x800"/>
          <bitfield name="VDDCOREL" caption="Low VDDCORE Voltage Monitor Protection Interrupt Disable" mask="0x1000"/>
          <bitfield name="VDDCPUL" caption="Low VDDCPU Voltage Monitor Protection Interrupt Disable" mask="0x2000"/>
          <bitfield name="VDDCOREH" caption="High VDDCORE Voltage Monitor Protection Interrupt Disable" mask="0x4000"/>
          <bitfield name="VDDCPUH" caption="High VDDCPU Voltage Monitor Protection Interrupt Disable" mask="0x8000"/>
          <bitfield name="DET0" caption="PIOBU Intrusion Detector Protection Interrupt Disable" mask="0x40000"/>
          <bitfield name="DET1" caption="PIOBU Intrusion Detector Protection Interrupt Disable" mask="0x80000"/>
          <bitfield name="DET2" caption="PIOBU Intrusion Detector Protection Interrupt Disable" mask="0x100000"/>
          <bitfield name="DET3" caption="PIOBU Intrusion Detector Protection Interrupt Disable" mask="0x200000"/>
        </register>
        <register name="SECUMOD_NIMPR" offset="0x94" rw="R" size="4" initval="0x0" caption="Normal Interrupt Mask Protection Register">
          <bitfield name="DBLFM" caption="Double Frequency Monitor Protection Interrupt Mask" mask="0x2"/>
          <bitfield name="TST" caption="Test Pin Protection Interrupt Mask" mask="0x4"/>
          <bitfield name="JTAG" caption="JTAG Pin Protection Interrupt Mask" mask="0x8"/>
          <bitfield name="REGANA" caption="VDDANA regulator voltage monitor Protection Interrupt Mask" mask="0x10"/>
          <bitfield name="MCKM" caption="Master Clock Monitor Protection Interrupt Mask" mask="0x20"/>
          <bitfield name="TPML" caption="Low Temperature Monitor Protection Interrupt Mask" mask="0x40"/>
          <bitfield name="TPMH" caption="High Temperature Monitor Protection Interrupt Mask" mask="0x80"/>
          <bitfield name="VBATL" caption="Low VBAT Voltage Monitor Protection Interrupt Mask" mask="0x400"/>
          <bitfield name="VBATH" caption="High VBAT Voltage Monitor Protection Interrupt Mask" mask="0x800"/>
          <bitfield name="VDDCOREL" caption="Low VDDCORE Voltage Monitor Protection Interrupt Mask" mask="0x1000"/>
          <bitfield name="VDDCPUL" caption="Low VDDCPU Voltage Monitor Protection Interrupt Mask" mask="0x2000"/>
          <bitfield name="VDDCOREH" caption="High VDDCORE Voltage Monitor Protection Interrupt Mask" mask="0x4000"/>
          <bitfield name="VDDCPUH" caption="High VDDCPU Voltage Monitor Protection Interrupt Mask" mask="0x8000"/>
          <bitfield name="DET0" caption="PIOBU Intrusion Detector Protection Interrupt Mask" mask="0x40000"/>
          <bitfield name="DET1" caption="PIOBU Intrusion Detector Protection Interrupt Mask" mask="0x80000"/>
          <bitfield name="DET2" caption="PIOBU Intrusion Detector Protection Interrupt Mask" mask="0x100000"/>
          <bitfield name="DET3" caption="PIOBU Intrusion Detector Protection Interrupt Mask" mask="0x200000"/>
        </register>
        <register name="SECUMOD_WKPR" offset="0x98" rw="RW" size="4" initval="0x0" caption="Wakeup Protection Register">
          <bitfield name="DBLFM" caption="Double Frequency Monitor Protection" mask="0x2"/>
          <bitfield name="TST" caption="Test Pin Protection" mask="0x4"/>
          <bitfield name="JTAG" caption="JTAG Pin Protection" mask="0x8"/>
          <bitfield name="TPML" caption="Low Temperature Monitor Protection" mask="0x40"/>
          <bitfield name="TPMH" caption="High Temperature Monitor Protection" mask="0x80"/>
          <bitfield name="VBATL" caption="Low VBAT Voltage Monitor Protection" mask="0x400"/>
          <bitfield name="VBATH" caption="High VBAT Voltage Monitor Protection" mask="0x800"/>
          <bitfield name="DET0" caption="PIOBU Intrusion Detector Protection" mask="0x40000"/>
          <bitfield name="DET1" caption="PIOBU Intrusion Detector Protection" mask="0x80000"/>
          <bitfield name="DET2" caption="PIOBU Intrusion Detector Protection" mask="0x100000"/>
          <bitfield name="DET3" caption="PIOBU Intrusion Detector Protection" mask="0x200000"/>
        </register>
        <register name="SECUMOD_GPSBR" offset="0x9C" rw="RW" size="4" caption="General Purpose Security Bits Register">
          <bitfield name="PSWBU" caption="Enables the backup domain power source to automatically switch from VDDIN33 to VBAT supply when security module enters &quot;backup&quot; mode. Refer to SFRBU specification for details on backup power switch control." mask="0x1"/>
          <bitfield name="TSRANGE" caption="" mask="0x2" values="SECUMOD_GPSBR__TSRANGE"/>
          <bitfield name="SMCPURANGE" caption="" mask="0x4" values="SECUMOD_GPSBR__SMCPURANGE"/>
          <bitfield name="KEY" caption="Safety key, must write 0xD5E to enable GPSBR modifications" mask="0xFFF00000"/>
        </register>
      </register-group>
      <value-group name="SECUMOD_CR__BACKUP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Switches to Backup mode." value="1"/>
      </value-group>
      <value-group name="SECUMOD_CR__NORMAL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Switches to Normal mode." value="1"/>
      </value-group>
      <value-group name="SECUMOD_CR__SWPROT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts the BUSRAM4KB and BUREG256b Clear content." value="1"/>
      </value-group>
      <value-group name="SECUMOD_CR__NIMP_EN">
        <value name="00" caption="No effect." value="0"/>
        <value name="01" caption="The non-imprinting mechanism is authorized to start when core power is off or ahb reset is asserted." value="1"/>
        <value name="10" caption="The non-imprinting mechanism is disabled (default)." value="2"/>
        <value name="11" caption="The non-imprinting mechanism is authorized to start when core power is off or ahb reset is asserted or cpu is in idle." value="3"/>
      </value-group>
      <value-group name="SECUMOD_CR__AUTOBKP">
        <value name="01" caption="When in Normal mode, the powerdown of the core supply automatically switches to Backup mode simultaneously with core to backup isolation barrier activation (default)." value="1"/>
        <value name="10" caption="When in Normal mode, the software must switch to Backup mode before powering down the core." value="2"/>
      </value-group>
      <value-group name="SECUMOD_CR__SCRAMB">
        <value name="01" caption="Memories are scrambled (default)." value="1"/>
        <value name="10" caption="Memories are not scrambled." value="2"/>
      </value-group>
      <value-group name="SECUMOD_SYSR__ERASE_DONE">
        <value name="0" caption="Secure memories content has not been erased since the last clear." value="0"/>
        <value name="1" caption="Secure memories content has been erased since the last clear. The user must write '1' into this bit to clear this flag. Note that not clearing this flag does not prevent the next erase processes. This flag also activates the SECURAM interrupt line as long as it is not cleared." value="1"/>
      </value-group>
      <value-group name="SECUMOD_SYSR__ERASE_ON">
        <value name="0" caption="Erase automaton is not running." value="0"/>
        <value name="1" caption="Erase automaton is currently running, memories are not accessible." value="1"/>
      </value-group>
      <value-group name="SECUMOD_SYSR__BACKUP">
        <value name="0" caption="Normal mode active." value="0"/>
        <value name="1" caption="Backup mode active." value="1"/>
      </value-group>
      <value-group name="SECUMOD_SYSR__SWKUP">
        <value name="0" caption="No SWKUP signal sent since the last clear." value="0"/>
        <value name="1" caption="SWKUP signal has been sent since the last clear." value="1"/>
      </value-group>
      <value-group name="SECUMOD_SYSR__NIMP_EN">
        <value name="0" caption="Disabled." value="0"/>
        <value name="1" caption="Enabled." value="1"/>
      </value-group>
      <value-group name="SECUMOD_SYSR__AUTOBKP">
        <value name="0" caption="Disabled." value="0"/>
        <value name="1" caption="Enabled." value="1"/>
      </value-group>
      <value-group name="SECUMOD_SYSR__SCRAMB">
        <value name="0" caption="Disabled." value="0"/>
        <value name="1" caption="Enabled." value="1"/>
      </value-group>
      <value-group name="SECUMOD_SYSR__NIMP_IDLE">
        <value name="0" caption="Idle is not part of preliminary conditions list." value="0"/>
        <value name="1" caption="Idle is part of preliminary conditions list." value="1"/>
      </value-group>
      <value-group name="SECUMOD_PIOBU__OUTPUT">
        <value name="0" caption="The I/O line is a pure input." value="0"/>
        <value name="1" caption="The I/O line is enabled in output." value="1"/>
      </value-group>
      <value-group name="SECUMOD_PIOBU__PIO_SOD">
        <value name="0" caption="Clears the data to be driven on the I/O line." value="0"/>
        <value name="1" caption="Sets the data to be driven on the I/O line." value="1"/>
      </value-group>
      <value-group name="SECUMOD_PIOBU__PIO_PDS">
        <value name="0" caption="The I/O line is at level 0." value="0"/>
        <value name="1" caption="The I/O line is at level 1." value="1"/>
      </value-group>
      <value-group name="SECUMOD_PIOBU__SCHEDULE">
        <value name="0" caption="Pullup/Pulldown is not scheduled." value="0"/>
        <value name="1" caption="Pullup/Pulldown is scheduled." value="1"/>
      </value-group>
      <value-group name="SECUMOD_PIOBU__SWITCH">
        <value name="0" caption="Input default state is low level." value="0"/>
        <value name="1" caption="Input default state is high level." value="1"/>
      </value-group>
      <value-group name="SECUMOD_PIOBU__DYNSTAT">
        <value name="0" caption="Static detection intrusion (default) mode is selected." value="0"/>
        <value name="1" caption="Dynamic detection intrusion mode is selected." value="1"/>
      </value-group>
      <value-group name="SECUMOD_PIOBU__FILTER3_5">
        <value name="0" caption="3-stage majority vote (default)." value="0"/>
        <value name="1" caption="5-stage majority vote." value="1"/>
      </value-group>
      <value-group name="SECUMOD_JTAGCR__FNTRST">
        <value name="0" caption="The processor's TAP controller access and Boundary JTAG are not blocked by the Security Module." value="0"/>
        <value name="1" caption="NDBGRESET of the processor's TAP controller and Boundary JTAG reset are held low, preventing the processor to switch to debug state and Boundary JTAG to work." value="1"/>
      </value-group>
      <value-group name="SECUMOD_JTAGCR__PROC_DEBUG_MON">
        <value name="0" caption="The processor's pin DBGACK is not monitored; as a consequence, the software can access debug features of the processor without causing an intrusion in the Security Module." value="0"/>
        <value name="1" caption="The processor's pin DBGACK is monitored. Processor entering Debug mode triggers an intrusion." value="1"/>
      </value-group>
      <value-group name="SECUMOD_DYSTUNE__NOPA">
        <value name="0" caption="The alarm is regenerated periodically while intrusion is maintained." value="0"/>
        <value name="1" caption="The alarm is not regenerated periodically while intrusion is maintained." value="1"/>
      </value-group>
      <value-group name="SECUMOD_GPSBR__TSRANGE">
        <value name="0" caption="Sets Temperature Sensor high threshold to 105\xfb C" value="0"/>
        <value name="1" caption="Sets Temperature Sensor high threshold to 120\xfb C" value="1"/>
      </value-group>
      <value-group name="SECUMOD_GPSBR__SMCPURANGE">
        <value name="0" caption="Sets SM VDDCPU thresholds for 600MHz max frequency operation" value="0"/>
        <value name="1" caption="Sets SM VDDCPU thresholds for 800MHz max frequency operation" value="1"/>
      </value-group>
    </module>
    <module name="SECURAM" id="TBD" name2="TBD" version="0" caption="">
    </module>
    <module name="SFR" id="44158" version="0" caption="Special Function Register">
      <register-group name="SFR" caption="Special Function Register">
        <register name="SFR_OHCIICR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="OHCI Interrupt Configuration Register">
          <bitfield name="ARIE" caption="OHCI Asynchronous Resume Interrupt Enable" mask="0x1" values="SFR_OHCIICR__ARIE"/>
          <bitfield name="APPSTART" caption="Reserved" mask="0x2"/>
          <bitfield name="SUSPEND0" caption="USB PORT 0" mask="0x100" values="SFR_OHCIICR__SUSPEND"/>
          <bitfield name="SUSPEND1" caption="USB PORT 1" mask="0x200" values="SFR_OHCIICR__SUSPEND"/>
          <bitfield name="SUSPEND2" caption="USB PORT 2" mask="0x400" values="SFR_OHCIICR__SUSPEND"/>
        </register>
        <register name="SFR_OHCIISR" offset="0x4" rw="R" size="4" initval="0x00000000" caption="OHCI Interrupt Status Register">
          <bitfield name="RIS0" caption="OHCI Resume Interrupt Status Port 0" mask="0x1" values="SFR_OHCIISR__RIS"/>
          <bitfield name="RIS1" caption="OHCI Resume Interrupt Status Port 1" mask="0x2" values="SFR_OHCIISR__RIS"/>
          <bitfield name="RIS2" caption="OHCI Resume Interrupt Status Port 2" mask="0x4" values="SFR_OHCIISR__RIS"/>
        </register>
        <register name="SFR_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="SFR_WPMR__WPEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="SFR_WPMR__WPKEY"/>
        </register>
        <register name="SFR_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="SFR_WPSR__WPVS"/>
          <bitfield name="WPSRC" caption="Write Protection Source" mask="0xFFFF00"/>
        </register>
        <register name="SFR_DEBUG" offset="0x200C" rw="RW" size="4" initval="0x00000000" caption="Debug Register">
          <bitfield name="PROT" caption="Protection Debug" mask="0x1" values="SFR_DEBUG__PROT"/>
        </register>
        <register name="SFR_HSS_AXIQOS" offset="0x2028" rw="RW" size="4" initval="0x00000000" caption="HSS AXI QOS Register">
          <bitfield name="READ" caption="QOS value for read transfer from HSS to the DDR controller" mask="0xF"/>
          <bitfield name="WRITE" caption="QOS value for write transfer from HSS to the DDR controller" mask="0xF00"/>
        </register>
        <register name="SFR_UDDRC" offset="0x202C" rw="RW" size="4" initval="0x00000000" caption="UDDRC Register">
          <bitfield name="DIS_DECERR" caption="Disable Decode Error" mask="0x1" values="SFR_UDDRC__DIS_DECERR"/>
        </register>
        <register name="SFR_CAN_SRAM_SEL" offset="0x2030" rw="RW" size="4" initval="0x00000000" caption="SFR CAN SRAM Selection Register">
          <bitfield name="UPPER_CAN0" caption="CANx Upper 64K SRAM Selection" mask="0x1" values="SFR_CAN_SRAM_SEL__UPPER_CAN"/>
          <bitfield name="UPPER_CAN1" caption="CANx Upper 64K SRAM Selection" mask="0x2" values="SFR_CAN_SRAM_SEL__UPPER_CAN"/>
          <bitfield name="UPPER_CAN2" caption="CANx Upper 64K SRAM Selection" mask="0x4" values="SFR_CAN_SRAM_SEL__UPPER_CAN"/>
          <bitfield name="UPPER_CAN3" caption="CANx Upper 64K SRAM Selection" mask="0x8" values="SFR_CAN_SRAM_SEL__UPPER_CAN"/>
          <bitfield name="UPPER_CAN4" caption="CANx Upper 64K SRAM Selection" mask="0x10" values="SFR_CAN_SRAM_SEL__UPPER_CAN"/>
          <bitfield name="UPPER_CAN5" caption="CANx Upper 64K SRAM Selection" mask="0x20" values="SFR_CAN_SRAM_SEL__UPPER_CAN"/>
        </register>
      </register-group>
      <value-group name="SFR_OHCIICR__ARIE">
        <value name="0" caption="Interrupt is disabled." value="0"/>
        <value name="1" caption="Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="SFR_OHCIICR__SUSPEND">
        <value name="0" caption="Suspends controlled by EHCI-OCHI." value="0"/>
        <value name="1" caption="Forces the suspend for PORTx." value="1"/>
      </value-group>
      <value-group name="SFR_OHCIISR__RIS">
        <value name="0" caption="OHCI port resume not detected." value="0"/>
        <value name="1" caption="OHCI port resume detected." value="1"/>
      </value-group>
      <value-group name="SFR_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY value corresponds to 0x534652 (&quot;SFR&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY value corresponds to 0x534652 (&quot;SFR&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="SFR_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." value="0x534652"/>
      </value-group>
      <value-group name="SFR_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of SFR_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of SFR_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPSRC." value="1"/>
      </value-group>
      <value-group name="SFR_DEBUG__PROT">
        <value name="0" caption="Protection debug is disabled." value="0"/>
        <value name="1" caption="Protection debug is enabled." value="1"/>
      </value-group>
      <value-group name="SFR_UDDRC__DIS_DECERR">
        <value name="0" caption="Enables decode error when reading a non-existing register in the DDR controller Configuration Address Space." value="0"/>
        <value name="1" caption="Disables decode error when reading a non-existing register in the DDR controller Configuration Address Space." value="1"/>
      </value-group>
      <value-group name="SFR_CAN_SRAM_SEL__UPPER_CAN">
        <value name="0" caption="CANx accesses the lower 64K SRAM." value="0"/>
        <value name="1" caption="CANx accesses the upper 64K SRAM." value="1"/>
      </value-group>
    </module>
    <module name="SFRBU" id="44159" version="0" caption="Special Function Register Backup">
      <register-group name="SFRBU" caption="Special Function Register Backup">
        <register name="SFRBU_PSWBU" offset="0x0" rw="RW" size="4" initval="0x00000001" caption="Power Switch BU Control">
          <bitfield name="CTRL" caption="Power Switch BU Control" mask="0x1" values="SFRBU_PSWBU__CTRL"/>
          <bitfield name="SOFTSWITCH" caption="Power Switch BU Source Selection" mask="0x2" values="SFRBU_PSWBU__SOFTSWITCH"/>
          <bitfield name="STATE" caption="Power Switch BU State (Read-only)" mask="0x4" values="SFRBU_PSWBU__STATE"/>
          <bitfield name="PSWKEY" caption="Specific Value Mandatory to Allow Writing of Other Register Bits (Write-only)" mask="0xFFFFFF00" values="SFRBU_PSWBU__PSWKEY"/>
        </register>
        <register name="SFRBU_LDO25CR" offset="0xC" rw="RW" size="4" initval="0x00000001" caption="VDDANAout LDO Pulldown Value">
          <bitfield name="PD_VALUE" caption="LDOANA Pull-down Value" mask="0x3" values="SFRBU_LDO25CR__PD_VALUE"/>
          <bitfield name="LOWPOWER" caption="LDOANA Low-Power Mode Control" mask="0x4" values="SFRBU_LDO25CR__LOWPOWER"/>
          <bitfield name="STATE" caption="LDOANA Switch On/Off Control" mask="0x8" values="SFRBU_LDO25CR__STATE"/>
          <bitfield name="LDOANAKEY" caption="Specific value mandatory to allow writing of other register bits" mask="0xFFFFFF00" values="SFRBU_LDO25CR__LDOANAKEY"/>
        </register>
        <register name="SFRBU_DDRPWR" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="DDR Power Control">
          <bitfield name="STATE" caption="DDR Power Mode State" mask="0x1" values="SFRBU_DDRPWR__STATE"/>
        </register>
      </register-group>
      <value-group name="SFRBU_PSWBU__CTRL">
        <value name="HARD" caption="Power Switch BU is controlled by hardware (SOFTSWITCH bit has no action)." value="0"/>
        <value name="SOFT" caption="Power Switch BU is controlled by software (SOFTSWITCH bit has an action)." value="1"/>
      </value-group>
      <value-group name="SFRBU_PSWBU__SOFTSWITCH">
        <value name="VBAT" caption="LDO Supply source is VBAT." value="0"/>
        <value name="VDDIN33" caption="LDO Supply source is VDDIN33." value="1"/>
      </value-group>
      <value-group name="SFRBU_PSWBU__STATE">
        <value name="VBAT" caption="LDO BU Supply source is VBAT." value="0"/>
        <value name="VDDIN33" caption="LDO BU Supply source is VDDIN33." value="1"/>
      </value-group>
      <value-group name="SFRBU_PSWBU__PSWKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation in the SFRBU_PSWBU register. Always reads as 0." value="0x4BD20C"/>
      </value-group>
      <value-group name="SFRBU_LDO25CR__PD_VALUE">
        <value name="NONE" caption="No pull-down plugged on LDO output when off." value="0"/>
        <value name="500_OHMS" caption="500 Ohms pull-down plugged on LDO output when off." value="1"/>
        <value name="200_OHMS" caption="200 Ohms pull-down plugged on LDO output when off." value="2"/>
        <value name="100_OHMS" caption="100 Ohms pull-down plugged on LDO output when off." value="3"/>
      </value-group>
      <value-group name="SFRBU_LDO25CR__LOWPOWER">
        <value name="NOT_SET" caption="Switches LDOANA Low-power mode off." value="0"/>
        <value name="SET" caption="Switches LDOANA Low-power mode on." value="1"/>
      </value-group>
      <value-group name="SFRBU_LDO25CR__STATE">
        <value name="ON" caption="Switches LDOANA on." value="0"/>
        <value name="OFF" caption="Switches LDOANA off." value="1"/>
      </value-group>
      <value-group name="SFRBU_LDO25CR__LDOANAKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation in the SFRBU_LDO25CR register. Always reads as 0." value="0x3B6E18"/>
      </value-group>
      <value-group name="SFRBU_DDRPWR__STATE">
        <value name="ON" caption="DDR Power mode is on." value="0"/>
        <value name="OFF" caption="DDR Power mode is off." value="1"/>
      </value-group>
    </module>
    <module name="SHA" id="6156" version="700" caption="Secure Hash Algorithm">
      <register-group name="SHA" caption="Secure Hash Algorithm">
        <register name="SHA_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="START" caption="Start Processing" mask="0x1" values="SHA_CR__START"/>
          <bitfield name="FIRST" caption="First Block of a Message" mask="0x10" values="SHA_CR__FIRST"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x100" values="SHA_CR__SWRST"/>
          <bitfield name="WUIHV" caption="Write User Initial Hash Values" mask="0x1000" values="SHA_CR__WUIHV"/>
          <bitfield name="WUIEHV" caption="Write User Initial or Expected Hash Values" mask="0x2000" values="SHA_CR__WUIEHV"/>
          <bitfield name="UNLOCK" caption="Unlock Processing" mask="0x1000000" values="SHA_CR__UNLOCK"/>
        </register>
        <register name="SHA_MR" offset="0x4" rw="RW" size="4" initval="0x0000100" caption="Mode Register">
          <bitfield name="SMOD" caption="Start Mode" mask="0x3" values="SHA_MR__SMOD"/>
          <bitfield name="AOE" caption="Always ON Enable" mask="0x8" values="SHA_MR__AOE"/>
          <bitfield name="PROCDLY" caption="Processing Delay" mask="0x10" values="SHA_MR__PROCDLY"/>
          <bitfield name="UIHV" caption="User Initial Hash Value Registers" mask="0x20" values="SHA_MR__UIHV"/>
          <bitfield name="UIEHV" caption="User Initial or Expected Hash Value Registers" mask="0x40" values="SHA_MR__UIEHV"/>
          <bitfield name="BPE" caption="Block Processing End" mask="0x80" values="SHA_MR__BPE"/>
          <bitfield name="ALGO" caption="SHA Algorithm" mask="0xF00" values="SHA_MR__ALGO"/>
          <bitfield name="TMPLCK" caption="Tamper Lock Enable" mask="0x8000" values="SHA_MR__TMPLCK"/>
          <bitfield name="DUALBUFF" caption="Dual Input Buffer" mask="0x10000" values="SHA_MR__DUALBUFF"/>
          <bitfield name="CHECK" caption="Hash Check" mask="0x3000000" values="SHA_MR__CHECK"/>
          <bitfield name="CHKCNT" caption="Check Counter" mask="0xF0000000"/>
        </register>
        <register name="SHA_IER" offset="0x10" rw="W" size="4" atomic-op="set:SHA_IMR" caption="Interrupt Enable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Enable" mask="0x100"/>
          <bitfield name="CHECKF" caption="Check Done Interrupt Enable" mask="0x10000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Enable" mask="0x1000000"/>
        </register>
        <register name="SHA_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:SHA_IMR" caption="Interrupt Disable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Disable" mask="0x100"/>
          <bitfield name="CHECKF" caption="Check Done Interrupt Disable" mask="0x10000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Disable" mask="0x1000000"/>
        </register>
        <register name="SHA_IMR" offset="0x18" rw="R" size="4" initval="0x0" caption="Interrupt Mask Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Mask" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Mask" mask="0x100"/>
          <bitfield name="CHECKF" caption="Check Done Interrupt Mask" mask="0x10000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Mask" mask="0x1000000"/>
        </register>
        <register name="SHA_ISR" offset="0x1C" rw="R" size="4" initval="0x0" caption="Interrupt Status Register">
          <bitfield name="DATRDY" caption="Data Ready (cleared by writing a 1 to bit SWRST or START in SHA_CR, or by reading SHA_IODATARx)" mask="0x1" values="SHA_ISR__DATRDY"/>
          <bitfield name="WRDY" caption="Input Data Register Write Ready" mask="0x10" values="SHA_ISR__WRDY"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Status (cleared by writing a 1 to SWRST bit in SHA_CR)" mask="0x100" values="SHA_ISR__URAD"/>
          <bitfield name="URAT" caption="Unspecified Register Access Type (cleared by writing a 1 to SWRST bit in SHA_CR)" mask="0x7000"/>
          <bitfield name="CHECKF" caption="Check Done Status (cleared by writing START or SWRST bits in SHA_CR or by reading SHA_IODATARx)" mask="0x10000" values="SHA_ISR__CHECKF"/>
          <bitfield name="CHKST" caption="Check Status (cleared by writing START or SWRST bits in SHA_CR or by reading SHA_IODATARx)" mask="0xF00000"/>
          <bitfield name="SECE" caption="Security and/or Safety Event" mask="0x1000000" values="SHA_ISR__SECE"/>
        </register>
        <register name="SHA_MSR" offset="0x20" rw="RW" size="4" initval="0x0" caption="Message Size Register">
          <bitfield name="MSGSIZE" caption="Message Size" mask="0xFFFFFFFF"/>
        </register>
        <register name="SHA_BCR" offset="0x30" rw="RW" size="4" initval="0x0" caption="Bytes Count Register">
          <bitfield name="BYTCNT" caption="Remaining Byte Count Before Auto Padding" mask="0xFFFFFFFF"/>
        </register>
        <register name="SHA_IDATAR" offset="0x40" rw="W" size="4" count="16" caption="Input Data x Register">
          <bitfield name="IDATA" caption="Input Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="SHA_IODATAR" offset="0x80" rw="RW" size="4" count="16" initval="0x0" caption="Input/Output Data x Register">
          <bitfield name="IODATA" caption="Input/Output Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="SHA_WPMR" offset="0xE4" rw="RW" size="4" initval="0x0" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Configuration Enable" mask="0x1" values="SHA_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interruption Enable" mask="0x2" values="SHA_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="SHA_WPMR__WPCREN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="SHA_WPMR__FIRSTE"/>
          <bitfield name="ACTION" caption="Action on Abnormal Event Detection" mask="0x60" values="SHA_WPMR__ACTION"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="SHA_WPMR__WPKEY"/>
        </register>
        <register name="SHA_WPSR" offset="0xE8" rw="R" size="4" initval="0x0" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="SHA_WPSR__WPVS"/>
          <bitfield name="CGD" caption="Clock Glitch Detected (cleared on read)" mask="0x2" values="SHA_WPSR__CGD"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="SHA_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="SHA_WPSR__SWE"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0xF000000" values="SHA_WPSR__SWETYP"/>
          <bitfield name="ECLASS" caption="Software Error Class (cleared on read)" mask="0x80000000" values="SHA_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group name="SHA_CR__START">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts manual hash algorithm process." value="1"/>
      </value-group>
      <value-group name="SHA_CR__FIRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Indicates that the next block to process is the first one of a message." value="1"/>
      </value-group>
      <value-group name="SHA_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the SHA. A software-triggered hardware reset of the SHA interface is performed." value="1"/>
      </value-group>
      <value-group name="SHA_CR__WUIHV">
        <value name="0" caption="SHA_IDATARx accesses are routed to the data registers." value="0"/>
        <value name="1" caption="SHA_IDATARx accesses are routed to the internal registers (IR0)." value="1"/>
      </value-group>
      <value-group name="SHA_CR__WUIEHV">
        <value name="0" caption="SHA_IDATARx accesses are routed to the data registers." value="0"/>
        <value name="1" caption="SHA_IDATARx accesses are routed to the internal registers (IR1)." value="1"/>
      </value-group>
      <value-group name="SHA_CR__UNLOCK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Unlocks the processing in case of abnormal event detection if SHA_WPMR.ACTION &gt; 0." value="1"/>
      </value-group>
      <value-group name="SHA_MR__SMOD">
        <value name="MANUAL_START" caption="Manual mode" value="0"/>
        <value name="AUTO_START" caption="Auto mode" value="1"/>
        <value name="IDATAR0_START" caption="SHA_IDATAR0 access only mode (mandatory when DMA is used)" value="2"/>
      </value-group>
      <value-group name="SHA_MR__AOE">
        <value name="0" caption="The SHA operates in functional operating modes." value="0"/>
        <value name="1" caption="As soon as a START command is written, the SHA processes dummy calculations until AOE=0, without software intervention. This can be used to create an additional current consumption when AES is used to encrypt/decrypt." value="1"/>
      </value-group>
      <value-group name="SHA_MR__PROCDLY">
        <value name="SHORTEST" caption="SHA processing runtime is the shortest one" value="0x0"/>
        <value name="LONGEST" caption="SHA processing runtime is the longest one (reduces the SHA bandwidth requirement, reduces the system bus overload)" value="0x1"/>
      </value-group>
      <value-group name="SHA_MR__UIHV">
        <value name="0" caption="The SHA algorithm is started with the standard initial values as defined in the FIPS180-2 specification." value="0"/>
        <value name="1" caption="The SHA algorithm is started with the user initial hash values stored in the internal register 0 (IR0). If HMAC is configured, UIHV has no effect (i.e. IR0 is selected)." value="1"/>
      </value-group>
      <value-group name="SHA_MR__UIEHV">
        <value name="0" caption="The SHA algorithm is started with the standard initial values as defined in the FIPS180-2 specification." value="0"/>
        <value name="1" caption="The SHA algorithm is started with the user initial hash values stored in the internal register 1 (IR1). If HMAC is configured, UIEHV has no effect (i.e. IR1 is always selected)." value="1"/>
      </value-group>
      <value-group name="SHA_MR__BPE">
        <value name="0" caption="BPE must be cleared when a DMA transfers data. When SMOD=2, SHA_ISR.DATRDY flag rises only when the SHA or HMAC processing cycle has completed. No intermediate block processing is reported." value="0"/>
        <value name="1" caption="When processing small messages, data transfer by software can improve performance compared to DMA. In this case, BPE can be written to 1, forcing the SHA_ISR.DATRDY to rise when a data must be loaded into SHA_IDATARx." value="1"/>
      </value-group>
      <value-group name="SHA_MR__ALGO">
        <value name="SHA1" caption="SHA1 algorithm processed" value="0"/>
        <value name="SHA256" caption="SHA256 algorithm processed" value="1"/>
        <value name="SHA384" caption="SHA384 algorithm processed" value="2"/>
        <value name="SHA512" caption="SHA512 algorithm processed" value="3"/>
        <value name="SHA224" caption="SHA224 algorithm processed" value="4"/>
        <value name="SHA512_224" caption="SHA512/224 algorithm processed" value="5"/>
        <value name="SHA512_256" caption="SHA512/256 algorithm processed" value="6"/>
        <value name="HMAC_SHA1" caption="HMAC algorithm with SHA1 Hash processed" value="8"/>
        <value name="HMAC_SHA256" caption="HMAC algorithm with SHA256 Hash processed" value="9"/>
        <value name="HMAC_SHA384" caption="HMAC algorithm with SHA384 Hash processed" value="10"/>
        <value name="HMAC_SHA512" caption="HMAC algorithm with SHA512 Hash processed" value="11"/>
        <value name="HMAC_SHA224" caption="HMAC algorithm with SHA224 Hash processed" value="12"/>
        <value name="HMAC_SHA512_224" caption="HMAC algorithm with SHA512/224 Hash processed" value="13"/>
        <value name="HMAC_SHA512_256" caption="HMAC algorithm with SHA512/256 Hash processed" value="14"/>
      </value-group>
      <value-group name="SHA_MR__TMPLCK">
        <value name="0" caption="A tamper event has no effect." value="0"/>
        <value name="1" caption="A tamper event locks the SHA until the tamper root cause is cleared and SHA_CR.UNLOCK is written to 1." value="1"/>
      </value-group>
      <value-group name="SHA_MR__DUALBUFF">
        <value name="INACTIVE" caption="SHA_IDATARx and SHA_IODATARx cannot be written during processing of previous block." value="0x0"/>
        <value name="ACTIVE" caption="SHA_IDATARx and SHA_IODATARx can be written during processing of previous block when SMOD value = 2. It speeds up the overall runtime of large files." value="0x1"/>
      </value-group>
      <value-group name="SHA_MR__CHECK">
        <value name="NO_CHECK" caption="No check is performed" value="0"/>
        <value name="CHECK_EHV" caption="Check is performed with expected hash stored in internal expected hash value registers." value="1"/>
        <value name="CHECK_MESSAGE" caption="Check is performed with expected hash provided after the message." value="2"/>
      </value-group>
      <value-group name="SHA_ISR__DATRDY">
        <value name="0" caption="Output data is not valid." value="0"/>
        <value name="1" caption="512/1024-bit block process is completed." value="1"/>
      </value-group>
      <value-group name="SHA_ISR__WRDY">
        <value name="0" caption="SHA_IDATAR0 cannot be written" value="0"/>
        <value name="1" caption="SHA_IDATAR0 can be written" value="1"/>
      </value-group>
      <value-group name="SHA_ISR__URAD">
        <value name="0" caption="No unspecified register access has been detected since the last SWRST." value="0"/>
        <value name="1" caption="At least one unspecified register access has been detected since the last SWRST." value="1"/>
      </value-group>
      <value-group name="SHA_ISR__CHECKF">
        <value name="0" caption="Hash check has not been computed." value="0"/>
        <value name="1" caption="Hash check has been computed, status is available in the CHKST bits." value="1"/>
      </value-group>
      <value-group name="SHA_ISR__SECE">
        <value name="0" caption="There is no report in SHA_WPSR." value="0"/>
        <value name="1" caption="There is a Security and/or Safety Event reported in SHA_WPSR." value="1"/>
      </value-group>
      <value-group name="SHA_WPMR__WPEN">
        <value name="0" caption="Disables the write protection on configuration registers if WPKEY corresponds to 0x534841 (&quot;SHA&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on configuration registers if WPKEY corresponds to 0x534841 (&quot;SHA&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="SHA_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x534841 (&quot;SHA&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x534841 (&quot;SHA&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="SHA_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x534841 (&quot;SHA&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x534841 (&quot;SHA&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="SHA_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in SHA_WPSR.WPVSRC and the last software control error type is reported in SHA_WPSR.SWETYP. The SHA_ISR.SECE flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in SHA_WPSR.WPVSRC and only the first software control error type is reported in SHA_WPSR.SWETYP. The SHA_ISR.SECE flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="SHA_WPMR__ACTION">
        <value name="REPORT_ONLY" caption="No action (stop or clear key) is performed when one of WPVS,CGD,SEQE, or SWE flag is set." value="0"/>
        <value name="LOCK_WPVS_SWE" caption="If a processing is in progress when the SHA_WPSR.WPVS/SWE event detection occurs, the current processing is ended normally but no other processing is started while a SHA_CR.UNLOCK command is issued." value="1"/>
        <value name="LOCK_CGD_SEQE" caption="If a processing is in progress when the SHA_WPSR.CGD/SEQE event detection occurs, the current processing is ended normally but no other processing is started while a SHA_CR.UNLOCK command is issued." value="2"/>
        <value name="LOCK_ANY_EV" caption="If a processing is in progress when the SHA_WPSR.WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a SHA_CR.UNLOCK command is issued." value="3"/>
      </value-group>
      <value-group name="SHA_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN,WPITEN,WPCREN bits. Always reads as 0." value="0x534841"/>
      </value-group>
      <value-group name="SHA_WPSR__WPVS">
        <value name="0" caption="No write protect violation has occurred since the last read of SHA_WPSR." value="0"/>
        <value name="1" caption="A write protect violation has occurred since the last read of SHA_WPSR. The address offset of the violated register is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="SHA_WPSR__CGD">
        <value name="0" caption="The clock monitoring circuitry has not been corrupted since the last read of SHA_WPSR. Under normal operating conditions, this bit is always cleared." value="0"/>
        <value name="1" caption="The clock monitoring circuitry has been corrupted since the last read of SHA_WPSR. This flag can only be set in case of an abnormal clock signal waveform (glitch)." value="1"/>
      </value-group>
      <value-group name="SHA_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of SHA_WPSR." value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of SHA_WPSR. This flag can only be set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="SHA_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of SHA_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of SHA_WPSR. The field SWETYP details the type of software error; the associated incorrect software access is reported in the field WPVSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="SHA_WPSR__SWETYP">
        <value name="READ_WO" caption="A write-only register has been read (Warning)." value="0"/>
        <value name="WRITE_RO" caption="SHA is enabled and a write access has been performed on a read-only register (Warning)." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address (Warning)." value="2"/>
        <value name="CTRL_START" caption="SHA is locked and a start command with SHA_CR.START has been performed." value="3"/>
        <value name="AUTO_START" caption="SHA is locked and a tentative automatic start has been performed by writing input data registers (SHA_MR.SMOD&gt;0)." value="4"/>
        <value name="BAD_START" caption="SHA is not locked and a start command with SHA_CR.START has been performed whereas Start mode is automatic (SHA_MR.SMOD&gt;0)" value="5"/>
      </value-group>
      <value-group name="SHA_WPSR__ECLASS">
        <value name="WARNING" caption="An abnormal access that does not affect system functionality" value="0"/>
        <value name="ERROR" caption="An access is performed into key, input data, control registers while the SHA is performing an encryption/decryption or a start is request by software or DMA while the key is not fully configured." value="1"/>
      </value-group>
    </module>
    <module name="SHDWC" id="6122" version="0" caption="Shutdown Controller">
      <register-group name="SHDWC" caption="Shutdown Controller">
        <register name="SHDW_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="SHDW" caption="Shutdown Command" mask="0x1" values="SHDW_CR__SHDW"/>
          <bitfield name="LPMEN" caption="LPM Pad Enable" mask="0x200000" values="SHDW_CR__LPMEN"/>
          <bitfield name="LPMDIS" caption="LPM Pad Disable" mask="0x400000" values="SHDW_CR__LPMDIS"/>
          <bitfield name="KEY" caption="Password" mask="0xFF000000" values="SHDW_CR__KEY"/>
        </register>
        <register name="SHDW_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="LPDBCEN0" caption="Low-Power Debouncer Enable WKUPx" mask="0x1" values="SHDW_MR__LPDBCEN"/>
          <bitfield name="LPDBCEN1" caption="Low-Power Debouncer Enable WKUPx" mask="0x2" values="SHDW_MR__LPDBCEN"/>
          <bitfield name="LPDBC" caption="Low-Power Debouncer Period" mask="0x700" values="SHDW_MR__LPDBC"/>
          <bitfield name="RTTWKEN" caption="Real-time Timer Wake-up Enable" mask="0x10000" values="SHDW_MR__RTTWKEN"/>
          <bitfield name="RTCWKEN" caption="Real-time Clock Wake-up Enable" mask="0x20000" values="SHDW_MR__RTCWKEN"/>
          <bitfield name="AUTOLPM" caption="Automatic LPM Pad Management" mask="0x100000" values="SHDW_MR__AUTOLPM"/>
          <bitfield name="WKUPDBC" caption="Wakeup Inputs Debouncer Period" mask="0x7000000" values="SHDW_MR__WKUPDBC"/>
        </register>
        <register name="SHDW_SR" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Status Register">
          <bitfield name="WKUPS" caption="PIOBU, WKUP Wakeup Status" mask="0x1" values="SHDW_SR__WKUPS"/>
          <bitfield name="RTTWK" caption="Real-time Timer Wake-up" mask="0x10" values="SHDW_SR__RTTWK"/>
          <bitfield name="RTCWK" caption="Real-time Clock Wake-up" mask="0x20" values="SHDW_SR__RTCWK"/>
          <bitfield name="LPM" caption="Low-Power Mode Pad Status" mask="0x100" values="SHDW_SR__LPM"/>
          <bitfield name="WKUPIS0" caption="Wakeup 0 to 15 Input Status" mask="0x10000" values="SHDW_SR__WKUPIS"/>
          <bitfield name="WKUPIS1" caption="Wakeup 0 to 15 Input Status" mask="0x20000" values="SHDW_SR__WKUPIS"/>
          <bitfield name="WKUPIS2" caption="Wakeup 0 to 15 Input Status" mask="0x40000" values="SHDW_SR__WKUPIS"/>
          <bitfield name="WKUPIS3" caption="Wakeup 0 to 15 Input Status" mask="0x80000" values="SHDW_SR__WKUPIS"/>
          <bitfield name="WKUPIS4" caption="Wakeup 0 to 15 Input Status" mask="0x100000" values="SHDW_SR__WKUPIS"/>
          <bitfield name="WKUPIS5" caption="Wakeup 0 to 15 Input Status" mask="0x200000" values="SHDW_SR__WKUPIS"/>
        </register>
        <register name="SHDW_WUIR" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Wakeup Inputs Register">
          <bitfield name="WKUPEN0" caption="Wakeup 0 to 15 Input Enable" mask="0x1" values="SHDW_WUIR__WKUPEN"/>
          <bitfield name="WKUPEN1" caption="Wakeup 0 to 15 Input Enable" mask="0x2" values="SHDW_WUIR__WKUPEN"/>
          <bitfield name="WKUPEN2" caption="Wakeup 0 to 15 Input Enable" mask="0x4" values="SHDW_WUIR__WKUPEN"/>
          <bitfield name="WKUPEN3" caption="Wakeup 0 to 15 Input Enable" mask="0x8" values="SHDW_WUIR__WKUPEN"/>
          <bitfield name="WKUPEN4" caption="Wakeup 0 to 15 Input Enable" mask="0x10" values="SHDW_WUIR__WKUPEN"/>
          <bitfield name="WKUPEN5" caption="Wakeup 0 to 15 Input Enable" mask="0x20" values="SHDW_WUIR__WKUPEN"/>
          <bitfield name="WKUPT0" caption="Wakeup 0 to 15 Input Type" mask="0x10000" values="SHDW_WUIR__WKUPT"/>
          <bitfield name="WKUPT1" caption="Wakeup 0 to 15 Input Type" mask="0x20000" values="SHDW_WUIR__WKUPT"/>
          <bitfield name="WKUPT2" caption="Wakeup 0 to 15 Input Type" mask="0x40000" values="SHDW_WUIR__WKUPT"/>
          <bitfield name="WKUPT3" caption="Wakeup 0 to 15 Input Type" mask="0x80000" values="SHDW_WUIR__WKUPT"/>
          <bitfield name="WKUPT4" caption="Wakeup 0 to 15 Input Type" mask="0x100000" values="SHDW_WUIR__WKUPT"/>
          <bitfield name="WKUPT5" caption="Wakeup 0 to 15 Input Type" mask="0x200000" values="SHDW_WUIR__WKUPT"/>
        </register>
      </register-group>
      <value-group name="SHDW_CR__SHDW">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="If KEY value is correct, asserts the SHDN pin." value="1"/>
      </value-group>
      <value-group name="SHDW_CR__LPMEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The LPM pad is set high (external regulator is set in special powering state)." value="1"/>
      </value-group>
      <value-group name="SHDW_CR__LPMDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The LPM pad is set low (external regulator is set in standard powering state)." value="1"/>
      </value-group>
      <value-group name="SHDW_CR__KEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation." value="0xA5"/>
      </value-group>
      <value-group name="SHDW_MR__LPDBCEN">
        <value name="NOT_ENABLE" caption="The WKUPx input pin is not connected to the low-power debouncer." value="0"/>
        <value name="ENABLE" caption="The WKUPx input pin is connected to the low-power debouncer and forces a system wakeup." value="1"/>
      </value-group>
      <value-group name="SHDW_MR__LPDBC">
        <value name="DISABLE" caption="Disables the low-power debouncers." value="0"/>
        <value name="2_RTCOUT" caption="WKUP0/1 in active state for at least 2 RTCOUTx clock periods" value="1"/>
        <value name="3_RTCOUT" caption="WKUP0/1 in active state for at least 3 RTCOUTx clock periods" value="2"/>
        <value name="4_RTCOUT" caption="WKUP0/1 in active state for at least 4 RTCOUTx clock periods" value="3"/>
        <value name="5_RTCOUT" caption="WKUP0/1 in active state for at least 5 RTCOUTx clock periods" value="4"/>
        <value name="6_RTCOUT" caption="WKUP0/1 in active state for at least 6 RTCOUTx clock periods" value="5"/>
        <value name="7_RTCOUT" caption="WKUP0/1 in active state for at least 7 RTCOUTx clock periods" value="6"/>
        <value name="8_RTCOUT" caption="WKUP0/1 in active state for at least 8 RTCOUTx clock periods" value="7"/>
      </value-group>
      <value-group name="SHDW_MR__RTTWKEN">
        <value name="0" caption="The RTT Alarm signal has no effect on the SHDWC." value="0"/>
        <value name="1" caption="The RTT Alarm signal forces the de-assertion of the SHDN pin." value="1"/>
      </value-group>
      <value-group name="SHDW_MR__RTCWKEN">
        <value name="0" caption="The RTC Alarm signal has no effect on the SHDWC." value="0"/>
        <value name="1" caption="The RTC Alarm signal forces the de-assertion of the SHDN pin." value="1"/>
      </value-group>
      <value-group name="SHDW_MR__AUTOLPM">
        <value name="0" caption="The LPM pad is never automatically modified by the RSTC." value="0"/>
        <value name="1" caption="The LPM pad is automatically modified by the RSTC when the system goes into or out of the ULP mode 2." value="1"/>
      </value-group>
      <value-group name="SHDW_MR__WKUPDBC">
        <value name="IMMEDIATE" caption="Immediate, no debouncing, detected active at least on one SLCK edge." value="0"/>
        <value name="3_SLCK" caption="PIOBUx shall be in its active state for at least 3 SLCK periods" value="1"/>
        <value name="32_SLCK" caption="PIOBUx shall be in its active state for at least 32 SLCK periods" value="2"/>
        <value name="512_SLCK" caption="PIOBUx shall be in its active state for at least 512 SLCK periods" value="3"/>
        <value name="4096_SLCK" caption="PIOBUx shall be in its active state for at least 4,096 SLCK periods" value="4"/>
        <value name="32768_SLCK" caption="PIOBUx shall be in its active state for at least 32,768 SLCK periods" value="5"/>
      </value-group>
      <value-group name="SHDW_SR__WKUPS">
        <value name="NO" caption="No wakeup due to the assertion of the PIOBU, WKUP pins has occurred since the last read of SHDW_SR." value="0"/>
        <value name="PRESENT" caption="At least one wakeup due to the assertion of the PIOBU, WKUP pins has occurred since the last read of SHDW_SR." value="1"/>
      </value-group>
      <value-group name="SHDW_SR__RTTWK">
        <value name="0" caption="No wake-up alarm from the RTT occurred since the last read of SHDW_SR." value="0"/>
        <value name="1" caption="At least one wake-up alarm from the RTT occurred since the last read of SHDW_SR." value="1"/>
      </value-group>
      <value-group name="SHDW_SR__RTCWK">
        <value name="0" caption="No wake-up alarm from the RTC occurred since the last read of SHDW_SR." value="0"/>
        <value name="1" caption="At least one wake-up alarm from the RTC occurred since the last read of SHDW_SR." value="1"/>
      </value-group>
      <value-group name="SHDW_SR__LPM">
        <value name="0" caption="The LPM pad is currently set to 0." value="0"/>
        <value name="1" caption="The LPM pad is currently set to 1." value="1"/>
      </value-group>
      <value-group name="SHDW_SR__WKUPIS">
        <value name="DISABLE" caption="The corresponding wakeup input is disabled, or was inactive at the time the debouncer triggered a wakeup event." value="0"/>
        <value name="ENABLE" caption="The corresponding wakeup input was active at the time the debouncer triggered a wakeup event." value="1"/>
      </value-group>
      <value-group name="SHDW_WUIR__WKUPEN">
        <value name="DISABLE" caption="The corresponding wakeup input has no wakeup effect." value="0"/>
        <value name="ENABLE" caption="The corresponding wakeup input forces wakeup of the core power supply." value="1"/>
      </value-group>
      <value-group name="SHDW_WUIR__WKUPT">
        <value name="LOW" caption="A falling edge followed by a low level on the corresponding wakeup input, for a period defined by WKUPDBC, forces wakeup of the core power supply." value="0"/>
        <value name="HIGH" caption="A rising edge followed by a high level on the corresponding wakeup input, for a period defined by WKUPDBC, forces wakeup of the core power supply." value="1"/>
      </value-group>
    </module>
    <module name="SMC" id="11036" version="304" caption="Static Memory Controller">
      <register-group name="SMC_CS_NUMBER" size="0x14">
        <register name="HSMC_SETUP" offset="0x0" rw="RW" size="4" initval="0x01010101" caption="Setup Register ">
          <bitfield name="NWE_SETUP" caption="NWE Setup Length" mask="0x3F"/>
          <bitfield name="NCS_WR_SETUP" caption="NCS Setup Length in Write Access" mask="0x3F00"/>
          <bitfield name="NRD_SETUP" caption="NRD Setup Length" mask="0x3F0000"/>
          <bitfield name="NCS_RD_SETUP" caption="NCS Setup Length in Read Access" mask="0x3F000000"/>
        </register>
        <register name="HSMC_PULSE" offset="0x4" rw="RW" size="4" initval="0x01010101" caption="Pulse Register ">
          <bitfield name="NWE_PULSE" caption="NWE Pulse Length" mask="0x7F"/>
          <bitfield name="NCS_WR_PULSE" caption="NCS Pulse Length in WRITE Access" mask="0x7F00"/>
          <bitfield name="NRD_PULSE" caption="NRD Pulse Length" mask="0x7F0000"/>
          <bitfield name="NCS_RD_PULSE" caption="NCS Pulse Length in READ Access" mask="0x7F000000"/>
        </register>
        <register name="HSMC_CYCLE" offset="0x8" rw="RW" size="4" initval="0x00030003" caption="Cycle Register ">
          <bitfield name="NWE_CYCLE" caption="Total Write Cycle Length" mask="0x1FF"/>
          <bitfield name="NRD_CYCLE" caption="Total Read Cycle Length" mask="0x1FF0000"/>
        </register>
        <register name="HSMC_TIMINGS" offset="0xC" rw="RW" size="4" initval="0x00001003" caption="Timings Register ">
          <bitfield name="TCLR" caption="CLE to REN Low Delay" mask="0xF"/>
          <bitfield name="TADL" caption="ALE to Data Start" mask="0xF0"/>
          <bitfield name="TAR" caption="ALE to REN Low Delay" mask="0xF00"/>
          <bitfield name="OCMS" caption="Off Chip Memory Scrambling Enable" mask="0x1000"/>
          <bitfield name="TRR" caption="Ready to REN Low Delay" mask="0xF0000"/>
          <bitfield name="TWB" caption="WEN High to REN to Busy" mask="0xF000000"/>
          <bitfield name="NFSEL" caption="NAND Flash Selection" mask="0x80000000"/>
        </register>
        <register name="HSMC_MODE" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Mode Register ">
          <bitfield name="READ_MODE" caption="Selection of the Control Signal for Read Operation" mask="0x1" values="HSMC_MODE__READ_MODE"/>
          <bitfield name="WRITE_MODE" caption="Selection of the Control Signal for Write Operation" mask="0x2" values="HSMC_MODE__WRITE_MODE"/>
          <bitfield name="EXNW_MODE" caption="NWAIT Mode" mask="0x30" values="HSMC_MODE__EXNW_MODE"/>
          <bitfield name="BAT" caption="Byte Access Type" mask="0x100" values="HSMC_MODE__BAT"/>
          <bitfield name="DBW" caption="Data Bus Width" mask="0x1000" values="HSMC_MODE__DBW"/>
          <bitfield name="TDF_CYCLES" caption="Data Float Time" mask="0xF0000"/>
          <bitfield name="TDF_MODE" caption="TDF Optimization" mask="0x100000" values="HSMC_MODE__TDF_MODE"/>
        </register>
      </register-group>
      <register-group name="SMC_PMECC" size="0x40">
        <register name="HSMC_PMECC" offset="0x0" rw="R" size="4" count="14" initval="0x0" caption="PMECC Redundancy x Register ">
          <bitfield name="ECC" caption="BCH Redundancy" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <register-group name="SMC_REM" size="0x40">
        <register name="HSMC_REM" offset="0x0" rw="R" size="4" count="16" initval="0x0" caption="PMECC Remainder x Register ">
          <bitfield name="REM2NP1" caption="BCH Remainder 2 * N + 1" mask="0x3FFF"/>
          <bitfield name="REM2NP3" caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000"/>
        </register>
      </register-group>
      <register-group name="SMC" caption="Static Memory Controller">
        <register name="HSMC_CFG" offset="0x0" rw="RW" size="4" initval="0x0" caption="NFC Configuration Register">
          <bitfield name="PAGESIZE" caption="Page Size of the NAND Flash Device" mask="0x7" values="HSMC_CFG__PAGESIZE"/>
          <bitfield name="WSPARE" caption="Write Spare Area" mask="0x100" values="HSMC_CFG__WSPARE"/>
          <bitfield name="RSPARE" caption="Read Spare Area" mask="0x200" values="HSMC_CFG__RSPARE"/>
          <bitfield name="EDGECTRL" caption="Rising/Falling Edge Detection Control" mask="0x1000" values="HSMC_CFG__EDGECTRL"/>
          <bitfield name="RBEDGE" caption="Ready/Busy Signal Edge Detection" mask="0x2000" values="HSMC_CFG__RBEDGE"/>
          <bitfield name="DTOCYC" caption="Data Timeout Cycle Number" mask="0xF0000"/>
          <bitfield name="DTOMUL" caption="Data Timeout Multiplier" mask="0x700000" values="HSMC_CFG__DTOMUL"/>
          <bitfield name="NFCSPARESIZE" caption="NAND Flash Spare Area Size Retrieved by the Host Controller" mask="0x7F000000"/>
        </register>
        <register name="HSMC_CTRL" offset="0x4" rw="W" size="4" caption="NFC Control Register">
          <bitfield name="NFCEN" caption="NAND Flash Controller Enable" mask="0x1" values="HSMC_CTRL__NFCEN"/>
          <bitfield name="NFCDIS" caption="NAND Flash Controller Disable" mask="0x2" values="HSMC_CTRL__NFCDIS"/>
        </register>
        <register name="HSMC_SR" offset="0x8" rw="R" size="4" initval="0x0" caption="NFC Status Register">
          <bitfield name="SMCSTS" caption="NAND Flash Controller Status (this field cannot be reset)" mask="0x1" values="HSMC_SR__SMCSTS"/>
          <bitfield name="RB_RISE" caption="Selected Ready Busy Rising Edge Detected" mask="0x10"/>
          <bitfield name="RB_FALL" caption="Selected Ready Busy Falling Edge Detected" mask="0x20"/>
          <bitfield name="NFCBUSY" caption="NFC Busy (this field cannot be reset)" mask="0x100"/>
          <bitfield name="NFCWR" caption="NFC Write/Read Operation (this field cannot be reset)" mask="0x800"/>
          <bitfield name="NFCSID" caption="NFC Chip Select ID (this field cannot be reset)" mask="0x7000"/>
          <bitfield name="XFRDONE" caption="NFC Data Transfer Terminated" mask="0x10000"/>
          <bitfield name="CMDDONE" caption="Command Done" mask="0x20000"/>
          <bitfield name="DTOE" caption="Data Timeout Error" mask="0x100000"/>
          <bitfield name="UNDEF" caption="Undefined Area Error" mask="0x200000"/>
          <bitfield name="AWB" caption="Accessing While Busy" mask="0x400000"/>
          <bitfield name="NFCASE" caption="NFC Access Size Error" mask="0x800000"/>
          <bitfield name="RB_EDGE0" caption="Ready/Busy Line 0 Edge Detected" mask="0x1000000"/>
        </register>
        <register name="HSMC_IER" offset="0xC" rw="W" size="4" atomic-op="set:HSMC_IMR" caption="NFC Interrupt Enable Register">
          <bitfield name="RB_RISE" caption="Ready Busy Rising Edge Detection Interrupt Enable" mask="0x10" values="HSMC_IER__RB_RISE"/>
          <bitfield name="RB_FALL" caption="Ready Busy Falling Edge Detection Interrupt Enable" mask="0x20" values="HSMC_IER__RB_FALL"/>
          <bitfield name="XFRDONE" caption="Transfer Done Interrupt Enable" mask="0x10000" values="HSMC_IER__XFRDONE"/>
          <bitfield name="CMDDONE" caption="Command Done Interrupt Enable" mask="0x20000" values="HSMC_IER__CMDDONE"/>
          <bitfield name="DTOE" caption="Data Timeout Error Interrupt Enable" mask="0x100000" values="HSMC_IER__DTOE"/>
          <bitfield name="UNDEF" caption="Undefined Area Access Interrupt Enable" mask="0x200000" values="HSMC_IER__UNDEF"/>
          <bitfield name="AWB" caption="Accessing While Busy Interrupt Enable" mask="0x400000" values="HSMC_IER__AWB"/>
          <bitfield name="NFCASE" caption="NFC Access Size Error Interrupt Enable" mask="0x800000" values="HSMC_IER__NFCASE"/>
          <bitfield name="RB_EDGE0" caption="Ready/Busy Line 0 Interrupt Enable" mask="0x1000000" values="HSMC_IER__RB_EDGE0"/>
        </register>
        <register name="HSMC_IDR" offset="0x10" rw="W" size="4" atomic-op="clear:HSMC_IMR" caption="NFC Interrupt Disable Register">
          <bitfield name="RB_RISE" caption="Ready Busy Rising Edge Detection Interrupt Disable" mask="0x10" values="HSMC_IDR__RB_RISE"/>
          <bitfield name="RB_FALL" caption="Ready Busy Falling Edge Detection Interrupt Disable" mask="0x20" values="HSMC_IDR__RB_FALL"/>
          <bitfield name="XFRDONE" caption="Transfer Done Interrupt Disable" mask="0x10000" values="HSMC_IDR__XFRDONE"/>
          <bitfield name="CMDDONE" caption="Command Done Interrupt Disable" mask="0x20000" values="HSMC_IDR__CMDDONE"/>
          <bitfield name="DTOE" caption="Data Timeout Error Interrupt Disable" mask="0x100000" values="HSMC_IDR__DTOE"/>
          <bitfield name="UNDEF" caption="Undefined Area Access Interrupt Disable" mask="0x200000" values="HSMC_IDR__UNDEF"/>
          <bitfield name="AWB" caption="Accessing While Busy Interrupt Disable" mask="0x400000" values="HSMC_IDR__AWB"/>
          <bitfield name="NFCASE" caption="NFC Access Size Error Interrupt Disable" mask="0x800000" values="HSMC_IDR__NFCASE"/>
          <bitfield name="RB_EDGE0" caption="Ready/Busy Line 0 Interrupt Disable" mask="0x1000000" values="HSMC_IDR__RB_EDGE0"/>
        </register>
        <register name="HSMC_IMR" offset="0x14" rw="R" size="4" initval="0x0" caption="NFC Interrupt Mask Register">
          <bitfield name="RB_RISE" caption="Ready Busy Rising Edge Detection Interrupt Mask" mask="0x10" values="HSMC_IMR__RB_RISE"/>
          <bitfield name="RB_FALL" caption="Ready Busy Falling Edge Detection Interrupt Mask" mask="0x20" values="HSMC_IMR__RB_FALL"/>
          <bitfield name="XFRDONE" caption="Transfer Done Interrupt Mask" mask="0x10000" values="HSMC_IMR__XFRDONE"/>
          <bitfield name="CMDDONE" caption="Command Done Interrupt Mask" mask="0x20000" values="HSMC_IMR__CMDDONE"/>
          <bitfield name="DTOE" caption="Data Timeout Error Interrupt Mask" mask="0x100000" values="HSMC_IMR__DTOE"/>
          <bitfield name="UNDEF" caption="Undefined Area Access Interrupt Mask5" mask="0x200000" values="HSMC_IMR__UNDEF"/>
          <bitfield name="AWB" caption="Accessing While Busy Interrupt Mask" mask="0x400000" values="HSMC_IMR__AWB"/>
          <bitfield name="NFCASE" caption="NFC Access Size Error Interrupt Mask" mask="0x800000" values="HSMC_IMR__NFCASE"/>
          <bitfield name="RB_EDGE0" caption="Ready/Busy Line 0 Interrupt Mask" mask="0x1000000" values="HSMC_IMR__RB_EDGE0"/>
        </register>
        <register name="HSMC_ADDR" offset="0x18" rw="RW" size="4" initval="0x0" caption="NFC Address Cycle Zero Register">
          <bitfield name="ADDR_CYCLE0" caption="NAND Flash Array Address Cycle 0" mask="0xFF"/>
        </register>
        <register name="HSMC_BANK" offset="0x1C" rw="RW" size="4" initval="0x0" caption="Bank Address Register">
          <bitfield name="BANK" caption="Bank Identifier" mask="0x1" values="HSMC_BANK__BANK"/>
        </register>
        <register name="HSMC_PMECCFG" offset="0x70" rw="RW" size="4" initval="0x0" caption="PMECC Configuration Register">
          <bitfield name="BCH_ERR" caption="Error Correcting Capability" mask="0x7" values="HSMC_PMECCFG__BCH_ERR"/>
          <bitfield name="SECTORSZ" caption="Sector Size" mask="0x10" values="HSMC_PMECCFG__SECTORSZ"/>
          <bitfield name="PAGESIZE" caption="Number of Sectors in the Page" mask="0x300" values="HSMC_PMECCFG__PAGESIZE"/>
          <bitfield name="NANDWR" caption="NAND Write Access" mask="0x1000" values="HSMC_PMECCFG__NANDWR"/>
          <bitfield name="SPAREEN" caption="Spare Enable" mask="0x10000" values="HSMC_PMECCFG__SPAREEN"/>
          <bitfield name="AUTO" caption="Automatic Mode Enable" mask="0x100000" values="HSMC_PMECCFG__AUTO"/>
        </register>
        <register name="HSMC_PMECCSAREA" offset="0x74" rw="RW" size="4" initval="0x0" caption="PMECC Spare Area Size Register">
          <bitfield name="SPARESIZE" caption="Spare Area Size" mask="0x1FF"/>
        </register>
        <register name="HSMC_PMECCSADDR" offset="0x78" rw="RW" size="4" initval="0x0" caption="PMECC Start Address Register">
          <bitfield name="STARTADDR" caption="ECC Area Start Address" mask="0x1FF"/>
        </register>
        <register name="HSMC_PMECCEADDR" offset="0x7C" rw="RW" size="4" initval="0x0" caption="PMECC End Address Register">
          <bitfield name="ENDADDR" caption="ECC Area End Address" mask="0x1FF"/>
        </register>
        <register name="HSMC_PMECCTRL" offset="0x84" rw="W" size="4" caption="PMECC Control Register">
          <bitfield name="RST" caption="Reset the PMECC Module" mask="0x1" values="HSMC_PMECCTRL__RST"/>
          <bitfield name="DATA" caption="Start a Data Phase" mask="0x2" values="HSMC_PMECCTRL__DATA"/>
          <bitfield name="USER" caption="Start a User Mode Phase" mask="0x4" values="HSMC_PMECCTRL__USER"/>
          <bitfield name="ENABLE" caption="PMECC Enable" mask="0x10" values="HSMC_PMECCTRL__ENABLE"/>
          <bitfield name="DISABLE" caption="PMECC Enable" mask="0x20" values="HSMC_PMECCTRL__DISABLE"/>
        </register>
        <register name="HSMC_PMECCSR" offset="0x88" rw="R" size="4" initval="0x0" caption="PMECC Status Register">
          <bitfield name="BUSY" caption="The kernel of the PMECC is busy" mask="0x1" values="HSMC_PMECCSR__BUSY"/>
          <bitfield name="ENABLE" caption="PMECC Enable bit" mask="0x10" values="HSMC_PMECCSR__ENABLE"/>
        </register>
        <register name="HSMC_PMECCIER" offset="0x8C" rw="W" size="4" atomic-op="set:HSMC_PMECCIMR" caption="PMECC Interrupt Enable register">
          <bitfield name="ERRIE" caption="Error Interrupt Enable" mask="0x1" values="HSMC_PMECCIER__ERRIE"/>
        </register>
        <register name="HSMC_PMECCIDR" offset="0x90" rw="W" size="4" atomic-op="clear:HSMC_PMECCIMR" caption="PMECC Interrupt Disable Register">
          <bitfield name="ERRID" caption="Error Interrupt Disable" mask="0x1" values="HSMC_PMECCIDR__ERRID"/>
        </register>
        <register name="HSMC_PMECCIMR" offset="0x94" rw="R" size="4" initval="0x0" caption="PMECC Interrupt Mask Register">
          <bitfield name="ERRIM" caption="Error Interrupt Mask" mask="0x1" values="HSMC_PMECCIMR__ERRIM"/>
        </register>
        <register name="HSMC_PMECCISR" offset="0x98" rw="R" size="4" initval="0x0" caption="PMECC Interrupt Status Register">
          <bitfield name="ERRIS" caption="Error Interrupt Status Register" mask="0xFF"/>
        </register>
        <register-group name="SMC_PMECC" name-in-module="SMC_PMECC" offset="0xB0" size="0x40" count="8"/>
        <register-group name="SMC_REM" name-in-module="SMC_REM" offset="0x2B0" size="0x40" count="8"/>
        <register name="HSMC_ELCFG" offset="0x500" rw="RW" size="4" initval="0x0" caption="PMECC Error Location Configuration Register">
          <bitfield name="SECTORSZ" caption="Sector Size" mask="0x1" values="HSMC_ELCFG__SECTORSZ"/>
          <bitfield name="ERRNUM" caption="Number of Errors" mask="0x1F0000"/>
        </register>
        <register name="HSMC_ELPRIM" offset="0x504" rw="R" size="4" initval="0x401A" caption="PMECC Error Location Primitive Register">
          <bitfield name="PRIMITIV" caption="Primitive Polynomial" mask="0xFFFF"/>
        </register>
        <register name="HSMC_ELEN" offset="0x508" rw="W" size="4" atomic-op="set:HSMC_ELSR" caption="PMECC Error Location Enable Register">
          <bitfield name="ENINIT" caption="Error Location Enable" mask="0x3FFF"/>
        </register>
        <register name="HSMC_ELDIS" offset="0x50C" rw="W" size="4" atomic-op="clear:HSMC_ELSR" caption="PMECC Error Location Disable Register">
          <bitfield name="DIS" caption="Disable Error Location Engine" mask="0x1" values="HSMC_ELDIS__DIS"/>
        </register>
        <register name="HSMC_ELSR" offset="0x510" rw="R" size="4" initval="0x0" caption="PMECC Error Location Status Register">
          <bitfield name="BUSY" caption="Error Location Engine Busy" mask="0x1" values="HSMC_ELSR__BUSY"/>
        </register>
        <register name="HSMC_ELIER" offset="0x514" rw="W" size="4" atomic-op="set:HSMC_ELIMR" caption="PMECC Error Location Interrupt Enable register">
          <bitfield name="DONE" caption="Computation Terminated Interrupt Enable" mask="0x1" values="HSMC_ELIER__DONE"/>
        </register>
        <register name="HSMC_ELIDR" offset="0x518" rw="W" size="4" atomic-op="clear:HSMC_ELIMR" caption="PMECC Error Location Interrupt Disable Register">
          <bitfield name="DONE" caption="Computation Terminated Interrupt Disable" mask="0x1" values="HSMC_ELIDR__DONE"/>
        </register>
        <register name="HSMC_ELIMR" offset="0x51C" rw="R" size="4" initval="0x0" caption="PMECC Error Location Interrupt Mask Register">
          <bitfield name="DONE" caption="Computation Terminated Interrupt Mask" mask="0x1" values="HSMC_ELIMR__DONE"/>
        </register>
        <register name="HSMC_ELISR" offset="0x520" rw="R" size="4" initval="0x0" caption="PMECC Error Location Interrupt Status Register">
          <bitfield name="DONE" caption="Computation Terminated Interrupt Status" mask="0x1"/>
          <bitfield name="ERR_CNT" caption="Error Counter value" mask="0x3F00"/>
        </register>
        <register name="HSMC_SIGMA0" offset="0x528" rw="R" size="4" initval="0x1" caption="PMECC Error Location SIGMA 0 Register">
          <bitfield name="SIGMA0" caption="Coefficient of degree 0 in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA1" offset="0x52C" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 1 Register">
          <bitfield name="SIGMA1" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA2" offset="0x530" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 2 Register">
          <bitfield name="SIGMA2" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA3" offset="0x534" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 3 Register">
          <bitfield name="SIGMA3" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA4" offset="0x538" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 4 Register">
          <bitfield name="SIGMA4" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA5" offset="0x53C" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 5 Register">
          <bitfield name="SIGMA5" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA6" offset="0x540" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 6 Register">
          <bitfield name="SIGMA6" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA7" offset="0x544" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 7 Register">
          <bitfield name="SIGMA7" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA8" offset="0x548" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 8 Register">
          <bitfield name="SIGMA8" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA9" offset="0x54C" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 9 Register">
          <bitfield name="SIGMA9" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA10" offset="0x550" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 10 Register">
          <bitfield name="SIGMA10" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA11" offset="0x554" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 11 Register">
          <bitfield name="SIGMA11" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA12" offset="0x558" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 12 Register">
          <bitfield name="SIGMA12" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA13" offset="0x55C" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 13 Register">
          <bitfield name="SIGMA13" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA14" offset="0x560" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 14 Register">
          <bitfield name="SIGMA14" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA15" offset="0x564" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 15 Register">
          <bitfield name="SIGMA15" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA16" offset="0x568" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 16 Register">
          <bitfield name="SIGMA16" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA17" offset="0x56C" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 17 Register">
          <bitfield name="SIGMA17" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA18" offset="0x570" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 18 Register">
          <bitfield name="SIGMA18" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA19" offset="0x574" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 19 Register">
          <bitfield name="SIGMA19" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA20" offset="0x578" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 20 Register">
          <bitfield name="SIGMA20" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA21" offset="0x57C" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 21 Register">
          <bitfield name="SIGMA21" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA22" offset="0x580" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 22 Register">
          <bitfield name="SIGMA22" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA23" offset="0x584" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 23 Register">
          <bitfield name="SIGMA23" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA24" offset="0x588" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 24 Register">
          <bitfield name="SIGMA24" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA25" offset="0x58C" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 25 Register">
          <bitfield name="SIGMA25" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA26" offset="0x590" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 26 Register">
          <bitfield name="SIGMA26" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA27" offset="0x594" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 27 Register">
          <bitfield name="SIGMA27" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA28" offset="0x598" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 28 Register">
          <bitfield name="SIGMA28" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA29" offset="0x59C" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 29 Register">
          <bitfield name="SIGMA29" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA30" offset="0x5A0" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 30 Register">
          <bitfield name="SIGMA30" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA31" offset="0x5A4" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 31 Register">
          <bitfield name="SIGMA31" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_SIGMA32" offset="0x5A8" rw="RW" size="4" initval="0x0" caption="PMECC Error Location SIGMA 32 Register">
          <bitfield name="SIGMA32" caption="Coefficient of degree x in the SIGMA polynomial" mask="0x3FFF"/>
        </register>
        <register name="HSMC_ERRLOC" offset="0x5AC" rw="R" size="4" count="32" initval="0x0" caption="PMECC Error Location x Register">
          <bitfield name="ERRLOCN" caption="Error Position within the Set {sector area, spare area}" mask="0x3FFF"/>
        </register>
        <register-group name="SMC_CS_NUMBER" name-in-module="SMC_CS_NUMBER" offset="0x700" size="20" count="4"/>
        <register name="HSMC_OCMS" offset="0x7A0" rw="RW" size="4" initval="0x0" caption="Off Chip Memory Scrambling Register">
          <bitfield name="SMSE" caption="Static Memory Controller Scrambling Enable" mask="0x1" values="HSMC_OCMS__SMSE"/>
          <bitfield name="SRSE" caption="NFC Internal SRAM Scrambling Enable" mask="0x2" values="HSMC_OCMS__SRSE"/>
        </register>
        <register name="HSMC_KEY1" offset="0x7A4" rw="W" size="4" initval="0x0" caption="Off Chip Memory Scrambling KEY1 Register">
          <bitfield name="KEY1" caption="Off Chip Memory Scrambling (OCMS) Key Part 1" mask="0xFFFFFFFF"/>
        </register>
        <register name="HSMC_KEY2" offset="0x7A8" rw="W" size="4" initval="0x0" caption="Off Chip Memory Scrambling KEY2 Register">
          <bitfield name="KEY2" caption="Off Chip Memory Scrambling (OCMS) Key Part 2" mask="0xFFFFFFFF"/>
        </register>
        <register name="HSMC_CLKCFG" offset="0x7AC" rw="RW" size="4" initval="0x0" caption="Clock Configuration Register">
          <bitfield name="CLKDIV" caption="SMC Clock Divider" mask="0x1FF"/>
          <bitfield name="CLKEN" caption="SMC Clock Enable" mask="0x10000"/>
          <bitfield name="CLKEDGE" caption="SMC Clock Edge" mask="0x20000"/>
        </register>
        <register name="HSMC_WPMR" offset="0x7E4" rw="RW" size="4" initval="0x0" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="HSMC_WPMR__WPEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="HSMC_WPMR__WPKEY"/>
        </register>
        <register name="HSMC_WPSR" offset="0x7E8" rw="R" size="4" initval="0x0" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="HSMC_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
        </register>
      </register-group>
      <value-group name="HSMC_MODE__READ_MODE">
        <value name="NCS_CTRL" caption="The Read operation is controlled by the NCS signal." value="0x0"/>
        <value name="NRD_CTRL" caption="The Read operation is controlled by the NRD signal." value="0x1"/>
      </value-group>
      <value-group name="HSMC_MODE__WRITE_MODE">
        <value name="NCS_CTRL" caption="The Write operation is controller by the NCS signal." value="0x0"/>
        <value name="NWE_CTRL" caption="The Write operation is controlled by the NWE signal" value="0x1"/>
      </value-group>
      <value-group name="HSMC_MODE__EXNW_MODE">
        <value name="DISABLED" caption="Disabled-The NWAIT input signal is ignored on the corresponding Chip Select." value="0"/>
        <value name="FROZEN" caption="Frozen Mode-If asserted, the NWAIT signal freezes the current read or write cycle. After deassertion, the read/write cycle is resumed from the point where it was stopped." value="2"/>
        <value name="READY" caption="Ready Mode-The NWAIT signal indicates the availability of the external device at the end of the pulse of the controlling read or write signal, to complete the access. If high, the access normally completes. If low, the access is extended until NWAIT returns high." value="3"/>
      </value-group>
      <value-group name="HSMC_MODE__BAT">
        <value name="BYTE_SELECT" caption="Byte select access type: - Write operation is controlled using NCS, NWE, NBS0, NBS1. - Read operation is controlled using NCS, NRD, NBS0, NBS1." value="0x0"/>
        <value name="BYTE_WRITE" caption="Byte write access type: - Write operation is controlled using NCS, NWR0, NWR1.  - Read operation is controlled using NCS and NRD." value="0x1"/>
      </value-group>
      <value-group name="HSMC_MODE__DBW">
        <value name="BIT_8" caption="8-bit bus" value="0x0"/>
        <value name="BIT_16" caption="16-bit bus" value="0x1"/>
      </value-group>
      <value-group name="HSMC_MODE__TDF_MODE">
        <value name="0" caption="TDF optimization disabled" value="0"/>
        <value name="1" caption="TDF optimization enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_CFG__PAGESIZE">
        <value name="PS512" caption="Main area 512 bytes" value="0"/>
        <value name="PS1024" caption="Main area 1024 bytes" value="1"/>
        <value name="PS2048" caption="Main area 2048 bytes" value="2"/>
        <value name="PS4096" caption="Main area 4096 bytes" value="3"/>
        <value name="PS8192" caption="Main area 8192 bytes" value="4"/>
      </value-group>
      <value-group name="HSMC_CFG__WSPARE">
        <value name="0" caption="The NFC skips the spare area in Write mode." value="0"/>
        <value name="1" caption="The NFC writes both main area and spare area in Write mode." value="1"/>
      </value-group>
      <value-group name="HSMC_CFG__RSPARE">
        <value name="0" caption="The NFC skips the spare area in Read mode." value="0"/>
        <value name="1" caption="The NFC reads both main area and spare area in Read mode." value="1"/>
      </value-group>
      <value-group name="HSMC_CFG__EDGECTRL">
        <value name="0" caption="Rising edge is detected" value="0"/>
        <value name="1" caption="Falling edge is detected" value="1"/>
      </value-group>
      <value-group name="HSMC_CFG__RBEDGE">
        <value name="0" caption="RBEDGE indicates the level of the Ready/Busy line." value="0"/>
        <value name="1" caption="RBEDGE indicates a transition has occurred on the on Ready/Busy lines." value="1"/>
      </value-group>
      <value-group name="HSMC_CFG__DTOMUL">
        <value name="X1" caption="DTOCYC" value="0"/>
        <value name="X16" caption="DTOCYC x 16" value="1"/>
        <value name="X128" caption="DTOCYC x 128" value="2"/>
        <value name="X256" caption="DTOCYC x 256" value="3"/>
        <value name="X1024" caption="DTOCYC x 1024" value="4"/>
        <value name="X4096" caption="DTOCYC x 4096" value="5"/>
        <value name="X65536" caption="DTOCYC x 65536" value="6"/>
        <value name="X1048576" caption="DTOCYC x 1048576" value="7"/>
      </value-group>
      <value-group name="HSMC_CTRL__NFCEN">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enable the NAND Flash controller." value="1"/>
      </value-group>
      <value-group name="HSMC_CTRL__NFCDIS">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable the NAND Flash controller." value="1"/>
      </value-group>
      <value-group name="HSMC_SR__SMCSTS">
        <value name="0" caption="NAND Flash Controller disabled" value="0"/>
        <value name="1" caption="NAND Flash Controller enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IER__RB_RISE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IER__RB_FALL">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IER__XFRDONE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IER__CMDDONE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IER__DTOE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IER__UNDEF">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IER__AWB">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IER__NFCASE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IER__RB_EDGE0">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IDR__RB_RISE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source disabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IDR__RB_FALL">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source disabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IDR__XFRDONE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source disabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IDR__CMDDONE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source disabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IDR__DTOE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source disabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IDR__UNDEF">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source disabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IDR__AWB">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source disabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IDR__NFCASE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source disabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IDR__RB_EDGE0">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt source disabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IMR__RB_RISE">
        <value name="0" caption="Interrupt source disabled" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IMR__RB_FALL">
        <value name="0" caption="Interrupt source disabled" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IMR__XFRDONE">
        <value name="0" caption="Interrupt source disabled" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IMR__CMDDONE">
        <value name="0" caption="Interrupt source disabled" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IMR__DTOE">
        <value name="0" caption="Interrupt source disabled" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IMR__UNDEF">
        <value name="0" caption="Interrupt source disabled" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IMR__AWB">
        <value name="0" caption="Interrupt source disabled" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IMR__NFCASE">
        <value name="0" caption="Interrupt source disabled" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_IMR__RB_EDGE0">
        <value name="0" caption="Interrupt source disabled" value="0"/>
        <value name="1" caption="Interrupt source enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_BANK__BANK">
        <value name="0" caption="Bank 0 is used." value="0"/>
        <value name="1" caption="Bank 1 is used." value="1"/>
      </value-group>
      <value-group name="HSMC_PMECCFG__BCH_ERR">
        <value name="BCH_ERR2" caption="2 errors" value="0"/>
        <value name="BCH_ERR4" caption="4 errors" value="1"/>
        <value name="BCH_ERR8" caption="8 errors" value="2"/>
        <value name="BCH_ERR12" caption="12 errors" value="3"/>
        <value name="BCH_ERR24" caption="24 errors" value="4"/>
        <value name="BCH_ERR32" caption="32 errors" value="5"/>
      </value-group>
      <value-group name="HSMC_PMECCFG__SECTORSZ">
        <value name="0" caption="The ECC computation is based on a sector of 512 bytes." value="0"/>
        <value name="1" caption="The ECC computation is based on a sector of 1024 bytes." value="1"/>
      </value-group>
      <value-group name="HSMC_PMECCFG__PAGESIZE">
        <value name="PAGESIZE_1SEC" caption="1 sector for main area (512 or 1024 bytes)" value="0"/>
        <value name="PAGESIZE_2SEC" caption="2 sectors for main area (1024 or 2048 bytes)" value="1"/>
        <value name="PAGESIZE_4SEC" caption="4 sectors for main area (2048 or 4096 bytes)" value="2"/>
        <value name="PAGESIZE_8SEC" caption="8 sectors for main area (4096 or 8192 bytes)" value="3"/>
      </value-group>
      <value-group name="HSMC_PMECCFG__NANDWR">
        <value name="0" caption="NAND read access" value="0"/>
        <value name="1" caption="NAND write access" value="1"/>
      </value-group>
      <value-group name="HSMC_PMECCFG__SPAREEN">
        <value name="0" caption="The spare area is skipped" value="0"/>
        <value name="0" caption="The spare area is skipped." value="0"/>
        <value name="1" caption="The spare area is protected with the last sector of data." value="1"/>
        <value name="1" caption="The spare area contains protected data or only redundancy information." value="1"/>
      </value-group>
      <value-group name="HSMC_PMECCFG__AUTO">
        <value name="0" caption="Indicates that the spare area is not protected. In that case, the ECC computation takes into account the ECC area located in the spare area (within the start address and the end address)." value="0"/>
        <value name="1" caption="Indicates that the spare area is error-protected. In this case, the ECC computation takes into account the whole spare area minus the ECC area in the ECC computation operation." value="1"/>
      </value-group>
      <value-group name="HSMC_PMECCTRL__RST">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Reset the PMECC controller." value="1"/>
      </value-group>
      <value-group name="HSMC_PMECCTRL__DATA">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="The PMECC controller enters a Data phase." value="1"/>
      </value-group>
      <value-group name="HSMC_PMECCTRL__USER">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="The PMECC controller enters a User mode phase." value="1"/>
      </value-group>
      <value-group name="HSMC_PMECCTRL__ENABLE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Enable the PMECC controller." value="1"/>
      </value-group>
      <value-group name="HSMC_PMECCTRL__DISABLE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable the PMECC controller." value="1"/>
      </value-group>
      <value-group name="HSMC_PMECCSR__BUSY">
        <value name="0" caption="PMECC controller finite state machine reached idle state" value="0"/>
        <value name="1" caption="PMECC controller finite state machine is processing the incoming byte stream" value="1"/>
      </value-group>
      <value-group name="HSMC_PMECCSR__ENABLE">
        <value name="0" caption="PMECC controller disabled" value="0"/>
        <value name="1" caption="PMECC controller enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_PMECCIER__ERRIE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="The Multibit Error interrupt is enabled. An interrupt will be raised if at least one error is detected in at least one sector." value="1"/>
      </value-group>
      <value-group name="HSMC_PMECCIDR__ERRID">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Multibit Error interrupt disabled" value="1"/>
      </value-group>
      <value-group name="HSMC_PMECCIMR__ERRIM">
        <value name="0" caption="Multibit Error disabled" value="0"/>
        <value name="1" caption="Multibit Error enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_ELCFG__SECTORSZ">
        <value name="0" caption="The ECC computation is based on a 512 bytes sector." value="0"/>
        <value name="1" caption="The ECC computation is based on a 1024 bytes sector." value="1"/>
      </value-group>
      <value-group name="HSMC_ELDIS__DIS">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Disable the Error location engine." value="1"/>
      </value-group>
      <value-group name="HSMC_ELSR__BUSY">
        <value name="0" caption="Error location engine is disabled." value="0"/>
        <value name="1" caption="Error location engine is enabled and is finding roots of the polynomial." value="1"/>
      </value-group>
      <value-group name="HSMC_ELIER__DONE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt enable" value="1"/>
      </value-group>
      <value-group name="HSMC_ELIDR__DONE">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Interrupt disable." value="1"/>
      </value-group>
      <value-group name="HSMC_ELIMR__DONE">
        <value name="0" caption="Computation Terminated interrupt disabled" value="0"/>
        <value name="1" caption="Computation Terminated interrupt enabled" value="1"/>
      </value-group>
      <value-group name="HSMC_OCMS__SMSE">
        <value name="0" caption="Disable &quot;Off Chip&quot; Scrambling for SMC access." value="0"/>
        <value name="1" caption="Enable &quot;Off Chip&quot; Scrambling for SMC access. (If OCMS bit is set in the corresponding HSMC_TIMINGSx register.)" value="1"/>
      </value-group>
      <value-group name="HSMC_OCMS__SRSE">
        <value name="0" caption="Disable Scrambling for NFC internal SRAM access." value="0"/>
        <value name="1" caption="Enable Scrambling for NFC internal SRAM access. (OCMS bit must be cleared in the corresponding HSMC_TIMINGSx register.)" value="1"/>
      </value-group>
      <value-group name="HSMC_WPMR__WPEN">
        <value name="0" caption="Disables write protection if WPKEY value corresponds to 0x534D43 (&quot;SMC&quot; in ASCII)" value="0"/>
        <value name="1" caption="Enables write protection if WPKEY value corresponds to 0x534D43 (&quot;SMC&quot; in ASCII)" value="1"/>
      </value-group>
      <value-group name="HSMC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of bit WPEN. Always reads as 0." value="0x534D43"/>
      </value-group>
      <value-group name="HSMC_WPSR__WPVS">
        <value name="0" caption="No write protect violation has occurred since the last read of the HSMC_WPSR." value="0"/>
        <value name="1" caption="A write protect violation has occurred since the last read of the HSMC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
    </module>
    <module name="SPDIFRX" id="44140" version="101" caption="Sony/Philips Digital Interface Receiver">
      <register-group name="SPDIFRX_CH" size="0x30">
        <register name="SPDIFRX_CHxSR" offset="0x0" rw="R" size="4" count="6" initval="0x00000000" caption="Channel X Status Register x">
          <bitfield name="CHSTATUS" caption="Channel X Status Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="SPDIFRX_CHxUD" offset="0x18" rw="R" size="4" count="6" initval="0x00000000" caption="Channel X User Data Register x">
          <bitfield name="CHUSERDATA" caption="Channel X User Data" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <register-group name="SPDIFRX" caption="Sony/Philips Digital Interface Receiver">
        <register name="SPDIFRX_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="SPDIFRX_CR__SWRST"/>
        </register>
        <register name="SPDIFRX_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="RXEN" caption="SPDIF Receive Enable" mask="0x1" values="SPDIFRX_MR__RXEN"/>
          <bitfield name="VBMODE" caption="Validity Bit Mode" mask="0x2" values="SPDIFRX_MR__VBMODE"/>
          <bitfield name="ENDIAN" caption="Data Word Endian Mode" mask="0x4" values="SPDIFRX_MR__ENDIAN"/>
          <bitfield name="PBMODE" caption="Parity Bit Mode" mask="0x8" values="SPDIFRX_MR__PBMODE"/>
          <bitfield name="DATAWIDTH" caption="Sample Data Width" mask="0x30" values="SPDIFRX_MR__DATAWIDTH"/>
          <bitfield name="PACK" caption="Packed Data Mode in Receive Holding Register" mask="0x80" values="SPDIFRX_MR__PACK"/>
          <bitfield name="SBMODE" caption="Start of Block Bit Mode" mask="0x100" values="SPDIFRX_MR__SBMODE"/>
          <bitfield name="AUTORST" caption="Consecutive Preamble Error Threshold Automatic Restart" mask="0x1000000" values="SPDIFRX_MR__AUTORST"/>
        </register>
        <register name="SPDIFRX_IER" offset="0x10" rw="W" size="4" atomic-op="set:SPDIFRX_IMR" caption="Interrupt Enable Register">
          <bitfield name="RXRDY" caption="Receive Data Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="LOCKED" caption="Receiver Synchronized Interrupt Enable" mask="0x2"/>
          <bitfield name="LOSS" caption="Loss of Signal Activity While Locked Interrupt Enable" mask="0x4"/>
          <bitfield name="BLOCKEND" caption="End of Block Interrupt Enable" mask="0x8"/>
          <bitfield name="SFE" caption="Sampling Frequency Change Event Interrupt Enable" mask="0x10"/>
          <bitfield name="PAR_ERR" caption="Parity Bit Error Interrupt Enable" mask="0x20"/>
          <bitfield name="OVERRUN" caption="FIFO Overrun, Interrupt Enable" mask="0x40"/>
          <bitfield name="RXFULL" caption="Receiver FIFO Full Interrupt Enable" mask="0x80"/>
          <bitfield name="C1SC" caption="Bit 0 to 31 Channel 1 Status Change Interrupt Enable" mask="0x100"/>
          <bitfield name="C2SC" caption="Bit 0 to 31 Channel 2 Status Change Interrupt Enable" mask="0x200"/>
          <bitfield name="SECE" caption="Security Report Interrupt Enable" mask="0x400"/>
          <bitfield name="BLOCKST" caption="Start of Block Interrupt Enable" mask="0x800"/>
          <bitfield name="NRZ_ERR" caption="NRZ Biphase Mark Error in payload data (code violation) Enable" mask="0x1000"/>
          <bitfield name="PRE_ERR" caption="Preamble Error (code violation) Enable" mask="0x2000"/>
          <bitfield name="CP_ERR" caption="16 Consecutive Preamble Errors Interrupt Enable" mask="0x4000"/>
        </register>
        <register name="SPDIFRX_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:SPDIFRX_IMR" caption="Interrupt Disable Register">
          <bitfield name="RXRDY" caption="Receive Data Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="LOCKED" caption="Receiver Synchronized Interrupt Disable" mask="0x2"/>
          <bitfield name="LOSS" caption="Loss of Signal Activity While Locked Interrupt Disable" mask="0x4"/>
          <bitfield name="BLOCKEND" caption="End of Block Interrupt Disable" mask="0x8"/>
          <bitfield name="SFE" caption="Sampling Frequency Change Event Interrupt Disable" mask="0x10"/>
          <bitfield name="PAR_ERR" caption="Parity Bit Error Interrupt Disable" mask="0x20"/>
          <bitfield name="OVERRUN" caption="FIFO Overrun, Interrupt Disable" mask="0x40"/>
          <bitfield name="RXFULL" caption="Receiver FIFO Full Interrupt Disable" mask="0x80"/>
          <bitfield name="C1SC" caption="Bit 0 to 31 Channel 1 Status Change Interrupt Disable" mask="0x100"/>
          <bitfield name="C2SC" caption="Bit 0 to 31 Channel 2 Status Change Interrupt Disable" mask="0x200"/>
          <bitfield name="SECE" caption="Security Report Interrupt Disable" mask="0x400"/>
          <bitfield name="BLOCKST" caption="Start of Block Interrupt Disable" mask="0x800"/>
          <bitfield name="NRZ_ERR" caption="NRZ Biphase Mark Error in payload data (code violation) Disable" mask="0x1000"/>
          <bitfield name="PRE_ERR" caption="Preamble Error (code violation) Disable" mask="0x2000"/>
          <bitfield name="CP_ERR" caption="16 Consecutive Preamble Errors Interrupt Disable" mask="0x4000"/>
        </register>
        <register name="SPDIFRX_IMR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="RXRDY" caption="Receive Data Ready Interrupt Mask" mask="0x1"/>
          <bitfield name="LOCKED" caption="Receiver Synchronized Interrupt Mask" mask="0x2"/>
          <bitfield name="LOSS" caption="Loss of Signal Activity While Locked Interrupt Mask" mask="0x4"/>
          <bitfield name="BLOCKEND" caption="End of Block Interrupt Mask" mask="0x8"/>
          <bitfield name="SFE" caption="Sampling Frequency Change Event Interrupt Mask" mask="0x10"/>
          <bitfield name="PAR_ERR" caption="Parity Bit Error Interrupt Mask" mask="0x20"/>
          <bitfield name="OVERRUN" caption="FIFO Overrun, Interrupt Mask" mask="0x40"/>
          <bitfield name="RXFULL" caption="Receiver FIFO Full Interrupt Mask" mask="0x80"/>
          <bitfield name="C1SC" caption="Bit 0 to 31 Channel 1 Status Change Interrupt Mask" mask="0x100"/>
          <bitfield name="C2SC" caption="Bit 0 to 31 Channel 2 Status Change Interrupt Mask" mask="0x200"/>
          <bitfield name="SECE" caption="Security Report Interrupt Interrupt Mask" mask="0x400"/>
          <bitfield name="BLOCKST" caption="Start of Block Interrupt Interrupt Mask" mask="0x800"/>
          <bitfield name="NRZ_ERR" caption="NRZ Biphase Mark Error in payload data (code violation) Interrupt Mask" mask="0x1000"/>
          <bitfield name="PRE_ERR" caption="Preamble Error (code violation) Interrupt Mask" mask="0x2000"/>
          <bitfield name="CP_ERR" caption="16 Consecutive Preamble Errors Interrupt Mask" mask="0x4000"/>
        </register>
        <register name="SPDIFRX_ISR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="RXRDY" caption="Receive Data Ready Interrupt Status (cleared when reading SPDIFRX_RHR)" mask="0x1"/>
          <bitfield name="LOCKED" caption="Receiver Synchronized Interrupt Status (cleared on read)" mask="0x2"/>
          <bitfield name="LOSS" caption="Loss of Signal Activity While Locked Interrupt Status (cleared on read)" mask="0x4"/>
          <bitfield name="BLOCKEND" caption="End of Block Interrupt Status (cleared on read)" mask="0x8"/>
          <bitfield name="SFE" caption="Sampling Frequency Change Event Interrupt Status (cleared on read)" mask="0x10"/>
          <bitfield name="PAR_ERR" caption="Parity Bit Error Interrupt Status (cleared on read)" mask="0x20"/>
          <bitfield name="OVERRUN" caption="FIFO Overrun, Interrupt Status (cleared on read)" mask="0x40"/>
          <bitfield name="RXFULL" caption="Receiver FIFO Full Interrupt Status (cleared on read)" mask="0x80"/>
          <bitfield name="C1SC" caption="Bit 0 to 31 Channel 1 Status Change (cleared on read)" mask="0x100"/>
          <bitfield name="C2SC" caption="Bit 0 to 31 Channel 2 Status Change (cleared on read)" mask="0x200"/>
          <bitfield name="SECE" caption="Security Report Interrupt Status (cleared on read)" mask="0x400"/>
          <bitfield name="BLOCKST" caption="Start of Block Interrupt Status (cleared on read)" mask="0x800"/>
          <bitfield name="NRZ_ERR" caption="NRZ Biphase Mark Error in payload data (code violation) Status (cleared on read)" mask="0x1000"/>
          <bitfield name="PRE_ERR" caption="Preamble Error (code violation) Status (cleared on read)" mask="0x2000"/>
          <bitfield name="CP_ERR" caption="16 Consecutive Preamble Errors Interrupt Status (cleared on read)" mask="0x4000"/>
        </register>
        <register name="SPDIFRX_RSR" offset="0x20" rw="R" size="4" initval="0x00000001" caption="Status Register">
          <bitfield name="ULOCK" caption="Unlocked Receiver" mask="0x1" values="SPDIFRX_RSR__ULOCK"/>
          <bitfield name="BADF" caption="Bad Format Detected on SPDIF RX Line" mask="0x2" values="SPDIFRX_RSR__BADF"/>
          <bitfield name="LOWF" caption="Low Clock Frequency provided on GCLK Clock" mask="0x4" values="SPDIFRX_RSR__LOWF"/>
          <bitfield name="NOSIGNAL" caption="No Signal on Receive Line" mask="0x8" values="SPDIFRX_RSR__NOSIGNAL"/>
          <bitfield name="IFS" caption="Image of Sampling Frequency" mask="0xFFF0000"/>
        </register>
        <register name="SPDIFRX_RHR" offset="0x24" rw="R" size="4" initval="0x00000000" caption="Holding Register">
          <bitfield name="DATA" caption="Channel 1 and 2 Data" mask="0xFFFFFFFF"/>
        </register>
        <register-group name="SPDIFRX_CH" name-in-module="SPDIFRX_CH" offset="0x30" size="0x30" count="2"/>
        <register name="SPDIFRX_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="SPDIFRX_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="SPDIFRX_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Register Enable" mask="0x4" values="SPDIFRX_WPMR__WPCREN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="SPDIFRX_WPMR__FIRSTE"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="SPDIFRX_WPMR__WPKEY"/>
        </register>
        <register name="SPDIFRX_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="SPDIFRX_WPSR__WPVS"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="SPDIFRX_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="SPDIFRX_WPSR__SWE"/>
          <bitfield name="WPSRC" caption="Write Protection Source" mask="0xFFFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0x3000000" values="SPDIFRX_WPSR__SWETYP"/>
        </register>
        <register name="SPDIFRX_VERSION" offset="0xFC" rw="R" size="4" initval="0x00000000" caption="Version Register">
          <bitfield name="VERSION" caption="Version" mask="0xFFF"/>
          <bitfield name="MFN" caption="Metal Fix Number" mask="0x70000"/>
        </register>
      </register-group>
      <value-group name="SPDIFRX_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the SPDIF receiver." value="1"/>
      </value-group>
      <value-group name="SPDIFRX_MR__RXEN">
        <value name="DISABLE" caption="SPDIF receiver is disabled." value="0x0"/>
        <value name="ENABLE" caption="SPDIF receiver is enabled." value="0x1"/>
      </value-group>
      <value-group name="SPDIFRX_MR__VBMODE">
        <value name="ALWAYS_LOAD" caption="Whatever the validity bit value is, the sample is loaded in FIFO." value="0x0"/>
        <value name="DISCARD_IF_VB1" caption="The sample is loaded in FIFO only if the validity bit equals 0." value="0x1"/>
      </value-group>
      <value-group name="SPDIFRX_MR__ENDIAN">
        <value name="LITTLE" caption="Little-endian mode for 24-bit samples." value="0x0"/>
        <value name="BIG" caption="Big-endian mode for 24-bit samples." value="0x1"/>
      </value-group>
      <value-group name="SPDIFRX_MR__PBMODE">
        <value name="PARCHECK" caption="Parity check enabled on data payload." value="0x0"/>
        <value name="NOPARCHECK" caption="There is no parity check on data payload." value="0x1"/>
      </value-group>
      <value-group name="SPDIFRX_MR__DATAWIDTH">
        <value name="24BIT" caption="The complete data field is stored in FIFO." value="0"/>
        <value name="20BIT" caption="Only the 20 MSB are stored in the FIFO." value="1"/>
        <value name="16BIT" caption="Only the 16 MSB are stored in the FIFO." value="2"/>
      </value-group>
      <value-group name="SPDIFRX_MR__PACK">
        <value name="DISABLED" caption="Each read of SPDIFRX_RHR contains 1 sample and additional information (validity bit, parity bit, user data bit, channel status bit, byte 0 bit 1 of channel status and type of frame carrying the sample)." value="0x0"/>
        <value name="ENABLED" caption="The 32-bit SPDIFRX_RHR contains only payload data. Depending on the value of SPDIFRX_MR.DATAWIDTH, the alignment of data differs. This mode optimizes the amount of system memory required to manage the samples." value="0x1"/>
      </value-group>
      <value-group name="SPDIFRX_MR__SBMODE">
        <value name="ALWAYS_LOAD" caption="Whatever the preamble code , the sample is loaded in FIFO." value="0x0"/>
        <value name="DISCARD" caption="The sample is loaded in FIFO only if an Start of block is detected." value="0x1"/>
      </value-group>
      <value-group name="SPDIFRX_MR__AUTORST">
        <value name="NOACTION" caption="No action whatever the number of consecutive preamble errors found during the period where SPDIFRX_RSR.ULOCK=0." value="0x0"/>
        <value name="UNLOCK_ON_PRE_ERR" caption="If 16 consecutive preamble errors are detected, the clock recovery circuitry is restarted." value="0x1"/>
      </value-group>
      <value-group name="SPDIFRX_RSR__ULOCK">
        <value name="0" caption="The receiver is synchronized and loads data." value="0"/>
        <value name="1" caption="The receiver is not locked because it is searching for SPDIF receive line frequency or preambles. See BADF, LOWF, and NOSIGNAL for reasons of unlocked state." value="1"/>
      </value-group>
      <value-group name="SPDIFRX_RSR__BADF">
        <value name="0" caption="The receiver is synchronized or the receiver is searching for SPDIF receive line frequency or preambles." value="0"/>
        <value name="1" caption="The receiver is not able to detect a SPDIF format on the receive line." value="1"/>
      </value-group>
      <value-group name="SPDIFRX_RSR__LOWF">
        <value name="0" caption="The receiver is synchronized or the receiver is determining the sample frequency of the receive line or searching preambles." value="0"/>
        <value name="1" caption="The receiver is not able to recover the protocol because the GCLK clock frequency is lower than the minimum required." value="1"/>
      </value-group>
      <value-group name="SPDIFRX_RSR__NOSIGNAL">
        <value name="0" caption="The receiver is synchronized or searching for receive line frequency or preambles." value="0"/>
        <value name="1" caption="The receiver is not able to find any activity (no edge) on RX line." value="1"/>
      </value-group>
      <value-group name="SPDIFRX_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x535044 (&quot;SPD&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection is enabled. All accesses to configuration registers are canceled and generate an error in the SPDIFRX_WPSR register." value="1"/>
      </value-group>
      <value-group name="SPDIFRX_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on Interrupt registers if WPKEY corresponds to 0x535044." value="0"/>
        <value name="1" caption="Enables the write protection on Interrupt registers if WPKEY corresponds to 0x535044." value="1"/>
      </value-group>
      <value-group name="SPDIFRX_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on the Control register (SPDIFRX_CR) if WPKEY corresponds to 0x535044." value="0"/>
        <value name="1" caption="Enables the write protection on the Control register (SPDIFRX_CR) if WPKEY corresponds to 0x535044." value="1"/>
      </value-group>
      <value-group name="SPDIFRX_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in SPDIFRX_WPSR.WPSRC and the last software control error type is reported in SPDIFRX_WPSR.SWETYP. The SPDIFRX_ISR.SECE flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in SPDIFRX_WPSR.WPSRC and only the first software control error type is reported in SPDIFRX_WPSR.SWETYP. The SPDIFRX_ISR.SECE flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="SPDIFRX_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN, WPITEN and WPCREN bits. Always reads at 0." value="0x535044"/>
      </value-group>
      <value-group name="SPDIFRX_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of SPDIFRX_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of SPDIFRX_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPSRC." value="1"/>
      </value-group>
      <value-group name="SPDIFRX_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of SPDIFRX_WPSR." value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of SPDIFRX_WPSR. This flag can only be set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="SPDIFRX_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of SPDIFRX_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of SPDIFRX_WPSR. The field SWETYP details the type of software abnormal access; the associated incorrect software access is reported in the field WPSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="SPDIFRX_WPSR__SWETYP">
        <value name="READ_WO" caption="A write-only register has been read (warning)." value="0"/>
        <value name="WRITE_RO" caption="A write access has been performed on a read-only register (Warning)." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address (warning)." value="2"/>
      </value-group>
    </module>
    <module name="SPDIFTX" id="44029" version="121" caption="Sony/Philips Digital Interface">
      <register-group name="SPDIFTX" caption="Sony/Philips Digital Interface">
        <register name="SPDIFTX_CR" offset="0x0" rw="W" size="4" caption="SPDIF Transmitter Control Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="SPDIFTX_CR__SWRST"/>
          <bitfield name="FCLR" caption="FIFO clear" mask="0x2" values="SPDIFTX_CR__FCLR"/>
        </register>
        <register name="SPDIFTX_MR" offset="0x4" rw="RW" size="4" initval="0x23011806" caption="SPDIF Transmitter Mode Register">
          <bitfield name="TXEN" caption="SPDIFTX Transmit Enable" mask="0x1" values="SPDIFTX_MR__TXEN"/>
          <bitfield name="MULTICH" caption="Multichannel Transfer" mask="0x2" values="SPDIFTX_MR__MULTICH"/>
          <bitfield name="ENDIAN" caption="Data Word Endian Mode" mask="0x4" values="SPDIFTX_MR__ENDIAN"/>
          <bitfield name="JUSTIFY" caption="Data Justification" mask="0x8" values="SPDIFTX_MR__JUSTIFY"/>
          <bitfield name="CMODE" caption="Common Audio Register Transfer Mode (if BPS=2)" mask="0x30" values="SPDIFTX_MR__CMODE"/>
          <bitfield name="VBPS" caption="Valid Bits Per Sample" mask="0x3F00"/>
          <bitfield name="CHUNK" caption="DMA Chunk Size" mask="0x1F0000"/>
          <bitfield name="VALID1" caption="Validity Bit Channel 1" mask="0x1000000"/>
          <bitfield name="VALID2" caption="Validity Bit Channel 2" mask="0x2000000"/>
          <bitfield name="DNFR" caption="Disable Null Frame on underrrun" mask="0x8000000" values="SPDIFTX_MR__DNFR"/>
          <bitfield name="BPS" caption="Bytes Per Sample" mask="0x30000000" values="SPDIFTX_MR__BPS"/>
          <bitfield name="DCSCPY" caption="Disable Channel Status Copy" mask="0x40000000" values="SPDIFTX_MR__DCSCPY"/>
          <bitfield name="DUDCPY" caption="Disable User Data Copy" mask="0x80000000" values="SPDIFTX_MR__DUDCPY"/>
        </register>
        <register name="SPDIFTX_EMR" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="SPDIF Transmitter Extended Mode Register">
          <bitfield name="PCM" caption="Preamble Code Mode" mask="0x1" values="SPDIFTX_EMR__PCM"/>
          <bitfield name="UDM" caption="User Data Mode" mask="0x2" values="SPDIFTX_EMR__UDM"/>
          <bitfield name="CSM" caption="Channel Status Mode" mask="0x4" values="SPDIFTX_EMR__CSM"/>
          <bitfield name="PARM" caption="Parity Mode" mask="0x8" values="SPDIFTX_EMR__PARM"/>
          <bitfield name="VALIDM" caption="Validity Bit Mode" mask="0x10" values="SPDIFTX_EMR__VALIDM"/>
        </register>
        <register name="SPDIFTX_CDR" offset="0xC" rw="W" size="4" caption="SPDIF Transmitter Common Data Register">
          <mode name="CONTROL_BITS"/>
          <mode name="DEFAULT"/>
          <bitfield modes="CONTROL_BITS" name="CDR" caption="Common Data Register" mask="0xFFFFFF"/>
          <bitfield modes="CONTROL_BITS" name="VALID" caption="Validity Bit" mask="0x1000000" values="SPDIFTX_CDR__VALID"/>
          <bitfield modes="CONTROL_BITS" name="UD" caption="User Data" mask="0x2000000"/>
          <bitfield modes="CONTROL_BITS" name="CS" caption="Channel Status" mask="0x4000000"/>
          <bitfield modes="CONTROL_BITS" name="PAR" caption="Parity" mask="0x8000000" values="SPDIFTX_CDR__PAR"/>
          <bitfield modes="CONTROL_BITS" name="PC" caption="Preamble Code" mask="0x30000000" values="SPDIFTX_CDR__PC"/>
          <bitfield modes="DEFAULT" name="CDR" caption="Common Data Register" mask="0xFFFFFFFF"/>
        </register>
        <register name="SPDIFTX_SR" offset="0x10" rw="R" size="4" caption="SPDIF Transmitter Status Register">
          <bitfield name="ENS" caption="Enable Status" mask="0x1" values="SPDIFTX_SR__ENS"/>
        </register>
        <register name="SPDIFTX_IER" offset="0x14" rw="W" size="4" atomic-op="set:SPDIFTX_IMR" caption="SPDIF Transmitter Interrupt Enable Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="TXEMPTY" caption="Transmit FIFO Empty Interrupt Enable" mask="0x2"/>
          <bitfield name="TXFULL" caption="Transmit FIFO Full Interrupt Enable" mask="0x4"/>
          <bitfield name="TXCHUNK" caption="Transmit FIFO Chunk Size Empty Interrupt Enable" mask="0x8"/>
          <bitfield name="TXUDR" caption="Transmit Under Flow Interrupt Enable" mask="0x10"/>
          <bitfield name="TXOVR" caption="Transmit Over Flow Interrupt Enable" mask="0x20"/>
          <bitfield name="CSRDY" caption="Channel Status Ready Interrupt Enable" mask="0x40"/>
          <bitfield name="UDRDY" caption="User Data Ready Interrupt Enable" mask="0x80"/>
          <bitfield name="TXRDYCH1" caption="Transmit Ready Channel 1 Interrupt Enable" mask="0x100"/>
          <bitfield name="TXRDYCH2" caption="Transmit Ready Channel 2 Interrupt Enable" mask="0x200"/>
          <bitfield name="SECE" caption="Security Report Interrupt Enable" mask="0x400"/>
          <bitfield name="TXUDR1" caption="Channel 1 Transmit Under Flow Interrupt Enable" mask="0x800"/>
          <bitfield name="TXUDR2" caption="Channel 2 Transmit Under Flow Interrupt Enable" mask="0x1000"/>
          <bitfield name="BEND" caption="Block End Interrupt Enable" mask="0x2000"/>
        </register>
        <register name="SPDIFTX_IDR" offset="0x18" rw="W" size="4" atomic-op="clear:SPDIFTX_IMR" caption="SPDIF Transmitter Interrupt Disable Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="TXEMPTY" caption="Transmit FIFO Empty Interrupt Disable" mask="0x2"/>
          <bitfield name="TXFULL" caption="Transmit FIFO Full Interrupt Disable" mask="0x4"/>
          <bitfield name="TXCHUNK" caption="Transmit FIFO Chunk Size Empty Interrupt Disable" mask="0x8"/>
          <bitfield name="TXUDR" caption="Transmit Under Flow Interrupt Disable" mask="0x10"/>
          <bitfield name="TXOVR" caption="Transmit Over Flow Interrupt Disable" mask="0x20"/>
          <bitfield name="CSRDY" caption="Channel Status Ready Interrupt Disable" mask="0x40"/>
          <bitfield name="UDRDY" caption="User Data Ready Interrupt Disable" mask="0x80"/>
          <bitfield name="TXRDYCH1" caption="Transmit Ready Channel 1 Interrupt Disable" mask="0x100"/>
          <bitfield name="TXRDYCH2" caption="Transmit Ready Channel 2 Interrupt Disable" mask="0x200"/>
          <bitfield name="SECE" caption="Security Report Interrupt Disable" mask="0x400"/>
          <bitfield name="TXUDR1" caption="Channel 1 Transmit Under Flow Interrupt Disable" mask="0x800"/>
          <bitfield name="TXUDR2" caption="Channel 2 Transmit Under Flow Interrupt Disable" mask="0x1000"/>
          <bitfield name="BEND" caption="Block End Interrupt Disable" mask="0x2000"/>
        </register>
        <register name="SPDIFTX_IMR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="SPDIF Transmitter Interrupt Mask Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Mask" mask="0x1"/>
          <bitfield name="TXEMPTY" caption="Transmit FIFO Empty Interrupt Mask" mask="0x2"/>
          <bitfield name="TXFULL" caption="Transmit FIFO Full Interrupt Mask" mask="0x4"/>
          <bitfield name="TXCHUNK" caption="Transmit FIFO Chunk Size Empty Interrupt Mask" mask="0x8"/>
          <bitfield name="TXUDR" caption="Transmit Under Flow Interrupt Mask" mask="0x10"/>
          <bitfield name="TXOVR" caption="Transmit Over Flow Interrupt Mask" mask="0x20"/>
          <bitfield name="CSRDY" caption="Channel Status Ready Interrupt Mask" mask="0x40"/>
          <bitfield name="UDRDY" caption="User Data Ready Interrupt Mask" mask="0x80"/>
          <bitfield name="TXRDYCH1" caption="Transmit Ready Channel 1 Interrupt Mask" mask="0x100"/>
          <bitfield name="TXRDYCH2" caption="Transmit Ready Channel 2 Interrupt Mask" mask="0x200"/>
          <bitfield name="SECE" caption="Security Report Interrupt Mask" mask="0x400"/>
          <bitfield name="TXUDR1" caption="Channel 1 Transmit Under Flow Interrupt Mask" mask="0x800"/>
          <bitfield name="TXUDR2" caption="Channel 2 Transmit Under Flow Interrupt Mask" mask="0x1000"/>
          <bitfield name="BEND" caption="Block End Interrupt Mask" mask="0x2000"/>
        </register>
        <register name="SPDIFTX_ISR" offset="0x20" rw="R" size="4" initval="0x000003CB" caption="SPDIF Transmitter Interrupt Status Register">
          <bitfield name="TXRDY" caption="Transmit Ready Status (cleared when both channel 1 and 2 FIFOs are full)" mask="0x1"/>
          <bitfield name="TXEMPTY" caption="Transmit FIFO Empty Status (cleared by writing SPDIFTX_CDR, SPDIFTX_AW1 or SPDIFTX_AW2 register)" mask="0x2"/>
          <bitfield name="TXFULL" caption="Transmit FIFO Full Status (cleared when data are sent or writing the SPDIFTX_CR.FCLR bit)" mask="0x4"/>
          <bitfield name="TXCHUNK" caption="Transmit FIFO Chunk Size Empty Status (cleared by writing CHUNK data in SPDIFTX_CDR)" mask="0x8"/>
          <bitfield name="TXUDR" caption="Transmit Under Flow Status (cleared on read)" mask="0x10"/>
          <bitfield name="TXOVR" caption="Transmit Over Flow Status (cleared on read)" mask="0x20"/>
          <bitfield name="CSRDY" caption="Channel Status Ready Status (cleared writing SPDIFTX_CHxSR0 register)" mask="0x40"/>
          <bitfield name="UDRDY" caption="User Data Ready Status (cleared writing SPDIFTX_CHxUDR0 register)" mask="0x80"/>
          <bitfield name="TXRDYCH1" caption="Transmit Ready Status Channel 1 (cleared when channel 1 FIFO is full)" mask="0x100"/>
          <bitfield name="TXRDYCH2" caption="Transmit Ready Status Channel 2 (cleared when channel 2 FIFO is full)" mask="0x200"/>
          <bitfield name="SECE" caption="Security Report Status (cleared on read)" mask="0x400"/>
          <bitfield name="TXUDR1" caption="Channel 1 Transmit Under Flow Status (cleared on read)" mask="0x800"/>
          <bitfield name="TXUDR2" caption="Channel 2 Transmit Under Flow Status (cleared on read)" mask="0x1000"/>
          <bitfield name="BEND" caption="Block End Status (cleared on read)" mask="0x2000" values="SPDIFTX_ISR__BEND"/>
        </register>
        <register name="SPDIFTX_SFI" offset="0x24" rw="R" size="4" initval="0x0000017F" caption="SPDIF Transmitter Subframe Index Register">
          <bitfield name="SFI" caption="Transmit Subframe Index" mask="0x3FF"/>
        </register>
        <register name="SPDIFTX_AW" offset="0x30" rw="W" size="4" count="2" initval="0x00000000" caption="SPDIF Transmitter Channel 1 Audio Word">
          <bitfield name="AW" caption="Audio Word Channel 1" mask="0xFFFFFFFF"/>
        </register>
        <register name="SPDIFTX_CH1UD" offset="0x50" rw="RW" size="4" count="6" initval="0x00000000" caption="SPDIF Transmitter User Data 1 Register x">
          <bitfield name="CHUD" caption="Channel 1 User Data Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="SPDIFTX_CH2UD" offset="0x68" rw="RW" size="4" count="6" initval="0x00000000" caption="SPDIF Transmitter User Data 2 Register x">
          <bitfield name="CHUD" caption="Channel 2 User Data Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="SPDIFTX_CH1S" offset="0x80" rw="RW" size="4" count="6" initval="0x00000000" caption="SPDIF Transmitter Channel Status 1 Register x">
          <bitfield name="CHS" caption="Channel 1 Status Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="SPDIFTX_CH2S" offset="0x98" rw="RW" size="4" count="6" initval="0x00000000" caption="SPDIF Transmitter Channel Status 2 Register x">
          <bitfield name="CHS" caption="Channel 2 Status Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="SPDIFTX_WPMR" offset="0xE0" rw="RW" size="4" initval="0x00000000" caption="SPDIF Transmitter Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="SPDIFTX_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="SPDIFTX_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Register Enable" mask="0x4" values="SPDIFTX_WPMR__WPCREN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="SPDIFTX_WPMR__FIRSTE"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="SPDIFTX_WPMR__WPKEY"/>
        </register>
        <register name="SPDIFTX_WPSR" offset="0xE4" rw="R" size="4" initval="0x00000000" caption="SPDIF Transmitter Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="SPDIFTX_WPSR__WPVS"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="SPDIFTX_WPSR__SWE"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFFFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0x3000000" values="SPDIFTX_WPSR__SWETYP"/>
        </register>
      </register-group>
      <value-group name="SPDIFTX_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the SPDIFTX interface." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_CR__FCLR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Empties Channel 1 and Channel 2 FIFOs" value="1"/>
      </value-group>
      <value-group name="SPDIFTX_MR__TXEN">
        <value name="DISABLE" caption="SPDIFTX transmission is disabled." value="0x0"/>
        <value name="ENABLE" caption="SPDIFTX transmission is enabled." value="0x1"/>
      </value-group>
      <value-group name="SPDIFTX_MR__MULTICH">
        <value name="MONO" caption="One channel is sent on channel 1 to SPDIFTX_TX and is copied on channel 2." value="0x0"/>
        <value name="DUAL" caption="Two separate channels are sent to SPDIFTX_TX." value="0x1"/>
      </value-group>
      <value-group name="SPDIFTX_MR__ENDIAN">
        <value name="LITTLE" caption="Little-endian mode." value="0x0"/>
        <value name="BIG" caption="Big-endian mode." value="0x1"/>
      </value-group>
      <value-group name="SPDIFTX_MR__JUSTIFY">
        <value name="LSB" caption="Least Significant Bit justification. The valid bits of the signal are aligned on the least-significant bits of the container." value="0x0"/>
        <value name="MSB" caption="Most Significant Bit justification. The valid bits of the signal are aligned on the most-significant bits of the container." value="0x1"/>
      </value-group>
      <value-group name="SPDIFTX_MR__CMODE">
        <value name="CHANNEL_INDEX" caption="SPDIFTX_CDR.CDR[25:24] indicates the channel on which the data CDR[23:0] will be transmitted (1 for channel 1, 2 for channel 2).Transmitted data are located on SPDIFTX_CDR.CDR[23:0]." value="0"/>
        <value name="CHANNELS_TOGGLING" caption="The data are stored alternately in the FIFO of channel 1 and channel 2. The first sent data after a software or hardware reset is stored in the FIFO of channel 1. Transmitted data are located on SPDIFTX_CDR.CDR[23:0]." value="1"/>
        <value name="COMPACT_24BIT" caption="This mode is optimized for 24-bit data compacted on 32-bit memory space. Transmitted data are located on SPDIFTX_CDR.CDR[31:0]. The 32 bits of SPDIFTX_CDR are used and contains one or more channel data." value="2"/>
        <value name="CONTROL_BITS" caption="Control bits (preamble, validity, user data, channel status, parity) can be managed by writing SPDIFTX_CDR.CDR[31:24] depending on SPDIFTX_EMR configuration. The data are stored alternately in the FIFO of channel 1 and channel 2. The first sent data after a software or hardware reset is stored in the FIFO of channel 1. Transmitted data are located on SPDIFTX_CDR.CDR[23:0]." value="3"/>
      </value-group>
      <value-group name="SPDIFTX_MR__DNFR">
        <value name="0" caption="In case of Underrun (SPDIFTX_ISR.TXEMPTY flag is set and IP need a data) invalid frames are sent (validity bit at level '1')." value="0"/>
        <value name="1" caption="In case of Underrun (SPDIFTX_ISR.TXEMPTY flag is set and IP need a data) valid frames are sent." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_MR__BPS">
        <value name="BYTE1" caption="SPDIFTX_CDR data holding operating mode is optimized for data size up to 8 bits." value="0"/>
        <value name="BYTE2" caption="SPDIFTX_CDR data holding operating mode is optimized for data size in range 9 to 16 bits." value="1"/>
        <value name="BYTE3" caption="SPDIFTX_CDR data holding operating mode is optimized for data size in range 17 to 24 bits." value="2"/>
        <value name="BYTE4" caption="SPDIFTX_CDR data holding operating mode is optimized for data size in range 25 to 32 bits." value="3"/>
      </value-group>
      <value-group name="SPDIFTX_MR__DCSCPY">
        <value name="0" caption="Any data written in SPDDIFTX_CH1Sx registers is copied to SPDDIFTX_CH2Sx." value="0"/>
        <value name="1" caption="SPDDIFTX_CH1Sx and SPDDIFTX_CH2Sx are independant." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_MR__DUDCPY">
        <value name="0" caption="Any data written in SPDDIFTX_CH1UDx registers is copied to SPDDIFTX_CH2UDx." value="0"/>
        <value name="1" caption="SPDDIFTX_CH1UDx and SPDDIFTX_CH2UDx are independant." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_EMR__PCM">
        <value name="0" caption="Preamble code is generated automatically by the SPDIFTX." value="0"/>
        <value name="1" caption="Preamble code is defined by SPDIFTX_CDR.PC field." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_EMR__UDM">
        <value name="0" caption="User data is defined by SPDIFTX_CHxUDx registers." value="0"/>
        <value name="1" caption="User data is defined by SPDIFTX_CDR.UD bit." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_EMR__CSM">
        <value name="0" caption="Channel status is defined by SPDIFTX_CHxCSx registers." value="0"/>
        <value name="1" caption="Channel status is defined by SPDIFTX_CDR.CS bit." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_EMR__PARM">
        <value name="0" caption="Parity bit is automatically set by the SPDIFTX." value="0"/>
        <value name="1" caption="Parity bit sent is defined by SPDIFTX_CDR.PAR bit." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_EMR__VALIDM">
        <value name="0" caption="Validity bit is defined by SPDIFTX_MR.VALID1 and SPDIFTX_MR.VALID2 values." value="0"/>
        <value name="1" caption="Validity bit is defined by the SPDIFTX_CDR.VALID bit." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_CDR__VALID">
        <value name="0" caption="Sample is valid for analog conversion." value="0"/>
        <value name="1" caption="Sample is not valid for analog conversion." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_CDR__PAR">
        <value name="0" caption="Correct parity bit will be sent." value="0"/>
        <value name="1" caption="Wrong parity bit will be sent." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_CDR__PC">
        <value name="PREAMBLE_B" caption="Preamble &quot;B&quot; will be sent." value="0"/>
        <value name="PREAMBLE_M" caption="Preamble &quot;M&quot; will be sent." value="1"/>
        <value name="PREAMBLE_W" caption="Preamble &quot;W&quot; will be sent." value="2"/>
      </value-group>
      <value-group name="SPDIFTX_SR__ENS">
        <value name="0" caption="SPDIF core is disabled." value="0"/>
        <value name="1" caption="SPDIF core is enabled" value="1"/>
      </value-group>
      <value-group name="SPDIFTX_ISR__BEND">
        <value name="0" caption="No Block End event occurred since last SPDIFTX_ISR read." value="0"/>
        <value name="1" caption="At least one Block End event occurred since last SPDIFTX_ISR read." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x444946 (DIF in ASCII)" value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x444946 (DIF in ASCII)" value="1"/>
      </value-group>
      <value-group name="SPDIFTX_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on Interrupt registers if WPKEY corresponds to 0x444946." value="0"/>
        <value name="1" caption="Enables the write protection on Interrupt registers if WPKEY corresponds to 0x444946." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on the Control register if WPKEY corresponds to 0x444946." value="0"/>
        <value name="1" caption="Enables the write protection on the Control register if WPKEY corresponds to 0x444946." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in SPDIFTX_WPSR.WPSRC and the last software control error type is reported in SPDIFTX_WPSR.SWETYP. The SPDIFTX_ISR.SECE flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in SPDIFTX_WPSR.WPSRC and only the first software control error type is reported in SPDIFTX_WPSR.SWETYP. The SPDIFTX_ISR.SECE flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." value="0x444946"/>
      </value-group>
      <value-group name="SPDIFTX_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of the QSPI_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of the QSPI_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of SPDIFTX_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of SPDIFTX_WPSR. The field SWETYP details the type of software error; the associated incorrect software access is reported in the field WPSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="SPDIFTX_WPSR__SWETYP">
        <value name="READ_WO" caption="A write-only register has been read (warning)." value="0"/>
        <value name="WRITE_RO" caption="A write access has been performed on a read-only register (warning)." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address (warning)." value="2"/>
      </value-group>
    </module>
    <module name="SSC" id="6078" version="402" caption="Synchronous Serial Controller">
      <register-group name="SSC" caption="Synchronous Serial Controller">
        <register name="SSC_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="RXEN" caption="Receive Enable" mask="0x1" values="SSC_CR__RXEN"/>
          <bitfield name="RXDIS" caption="Receive Disable" mask="0x2" values="SSC_CR__RXDIS"/>
          <bitfield name="TXEN" caption="Transmit Enable" mask="0x100" values="SSC_CR__TXEN"/>
          <bitfield name="TXDIS" caption="Transmit Disable" mask="0x200" values="SSC_CR__TXDIS"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x8000" values="SSC_CR__SWRST"/>
        </register>
        <register name="SSC_CMR" offset="0x4" rw="RW" size="4" initval="0x0" caption="Clock Mode Register">
          <bitfield name="DIV" caption="Clock Divider" mask="0xFFF" values="SSC_CMR__DIV"/>
        </register>
        <register name="SSC_RCMR" offset="0x10" rw="RW" size="4" initval="0x0" caption="Receive Clock Mode Register">
          <bitfield name="CKS" caption="Receive Clock Selection" mask="0x3" values="SSC_RCMR__CKS"/>
          <bitfield name="CKO" caption="Receive Clock Output Mode Selection" mask="0x1C" values="SSC_RCMR__CKO"/>
          <bitfield name="CKI" caption="Receive Clock Inversion" mask="0x20" values="SSC_RCMR__CKI"/>
          <bitfield name="CKG" caption="Receive Clock Gating Selection" mask="0xC0" values="SSC_RCMR__CKG"/>
          <bitfield name="START" caption="Receive Start Selection" mask="0xF00" values="SSC_RCMR__START"/>
          <bitfield name="STOP" caption="Receive Stop Selection" mask="0x1000" values="SSC_RCMR__STOP"/>
          <bitfield name="STTDLY" caption="Receive Start Delay" mask="0xFF0000"/>
          <bitfield name="PERIOD" caption="Receive Period Divider Selection" mask="0xFF000000"/>
        </register>
        <register name="SSC_RFMR" offset="0x14" rw="RW" size="4" initval="0x0" caption="Receive Frame Mode Register">
          <bitfield name="DATLEN" caption="Data Length" mask="0x1F" values="SSC_RFMR__DATLEN"/>
          <bitfield name="LOOP" caption="Loop Mode" mask="0x20" values="SSC_RFMR__LOOP"/>
          <bitfield name="MSBF" caption="Most Significant Bit First" mask="0x80" values="SSC_RFMR__MSBF"/>
          <bitfield name="DATNB" caption="Data Number per Frame" mask="0xF00"/>
          <bitfield name="FSLEN" caption="Receive Frame Sync Length" mask="0xF0000"/>
          <bitfield name="FSOS" caption="Receive Frame Sync Output Selection" mask="0x700000" values="SSC_RFMR__FSOS"/>
          <bitfield name="FSEDGE" caption="Frame Sync Edge Detection" mask="0x1000000" values="SSC_RFMR__FSEDGE"/>
          <bitfield name="FSLEN_EXT" caption="FSLEN Field Extension" mask="0xF0000000"/>
        </register>
        <register name="SSC_TCMR" offset="0x18" rw="RW" size="4" initval="0x0" caption="Transmit Clock Mode Register">
          <bitfield name="CKS" caption="Transmit Clock Selection" mask="0x3" values="SSC_TCMR__CKS"/>
          <bitfield name="CKO" caption="Transmit Clock Output Mode Selection" mask="0x1C" values="SSC_TCMR__CKO"/>
          <bitfield name="CKI" caption="Transmit Clock Inversion" mask="0x20" values="SSC_TCMR__CKI"/>
          <bitfield name="CKG" caption="Transmit Clock Gating Selection" mask="0xC0" values="SSC_TCMR__CKG"/>
          <bitfield name="START" caption="Transmit Start Selection" mask="0xF00" values="SSC_TCMR__START"/>
          <bitfield name="STTDLY" caption="Transmit Start Delay" mask="0xFF0000"/>
          <bitfield name="PERIOD" caption="Transmit Period Divider Selection" mask="0xFF000000"/>
        </register>
        <register name="SSC_TFMR" offset="0x1C" rw="RW" size="4" initval="0x0" caption="Transmit Frame Mode Register">
          <bitfield name="DATLEN" caption="Data Length" mask="0x1F" values="SSC_TFMR__DATLEN"/>
          <bitfield name="DATDEF" caption="Data Default Value" mask="0x20"/>
          <bitfield name="MSBF" caption="Most Significant Bit First" mask="0x80" values="SSC_TFMR__MSBF"/>
          <bitfield name="DATNB" caption="Data Number per Frame" mask="0xF00"/>
          <bitfield name="FSLEN" caption="Transmit Frame Sync Length" mask="0xF0000"/>
          <bitfield name="FSOS" caption="Transmit Frame Sync Output Selection" mask="0x700000" values="SSC_TFMR__FSOS"/>
          <bitfield name="FSDEN" caption="Frame Sync Data Enable" mask="0x800000" values="SSC_TFMR__FSDEN"/>
          <bitfield name="FSEDGE" caption="Frame Sync Edge Detection" mask="0x1000000" values="SSC_TFMR__FSEDGE"/>
          <bitfield name="FSLEN_EXT" caption="FSLEN Field Extension" mask="0xF0000000"/>
        </register>
        <register name="SSC_RHFR" offset="0x20" rw="R" size="4" initval="0x0" caption="Receive Holding FIFO Register">
          <bitfield name="RDAT" caption="Receive Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="SSC_THFR" offset="0x24" rw="W" size="4" caption="Transmit Holding FIFO Register">
          <bitfield name="TDAT" caption="Transmit Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="SSC_FFMR" offset="0x28" rw="RW" size="4" initval="0x0" caption="FIFO Mode Register">
          <bitfield name="TXFIFODIS" caption="Transmit FIFO Disable" mask="0x1" values="SSC_FFMR__TXFIFODIS"/>
          <bitfield name="THRS" caption="Transmit Start Threshold" mask="0xF00"/>
          <bitfield name="RXFIFODIS" caption="Receive FIFO Disable" mask="0x10000" values="SSC_FFMR__RXFIFODIS"/>
        </register>
        <register name="SSC_RSHR" offset="0x30" rw="R" size="4" initval="0x0" caption="Receive Sync. Holding Register">
          <bitfield name="RSDAT" caption="Receive Synchronization Data" mask="0xFFFF"/>
        </register>
        <register name="SSC_TSHR" offset="0x34" rw="RW" size="4" initval="0x0" caption="Transmit Sync. Holding Register">
          <bitfield name="TSDAT" caption="Transmit Synchronization Data" mask="0xFFFF"/>
        </register>
        <register name="SSC_RC0R" offset="0x38" rw="RW" size="4" initval="0x0" caption="Receive Compare 0 Register">
          <bitfield name="CP0" caption="Receive Compare Data 0" mask="0xFFFF"/>
        </register>
        <register name="SSC_RC1R" offset="0x3C" rw="RW" size="4" initval="0x0" caption="Receive Compare 1 Register">
          <bitfield name="CP1" caption="Receive Compare Data 1" mask="0xFFFF"/>
        </register>
        <register name="SSC_SR" offset="0x40" rw="R" size="4" initval="0x000000CC" caption="Status Register">
          <bitfield name="TXRDY" caption="Transmit Ready" mask="0x1" values="SSC_SR__TXRDY"/>
          <bitfield name="TXEMPTY" caption="Transmit Empty" mask="0x2" values="SSC_SR__TXEMPTY"/>
          <bitfield name="RXRDY" caption="Receive Ready" mask="0x10" values="SSC_SR__RXRDY"/>
          <bitfield name="OVRUN" caption="Receive Overrun" mask="0x20" values="SSC_SR__OVRUN"/>
          <bitfield name="CP0" caption="Compare 0" mask="0x100" values="SSC_SR__CP0"/>
          <bitfield name="CP1" caption="Compare 1" mask="0x200" values="SSC_SR__CP1"/>
          <bitfield name="TXSYN" caption="Transmit Sync" mask="0x400" values="SSC_SR__TXSYN"/>
          <bitfield name="RXSYN" caption="Receive Sync" mask="0x800" values="SSC_SR__RXSYN"/>
          <bitfield name="TXEN" caption="Transmit Enable" mask="0x10000" values="SSC_SR__TXEN"/>
          <bitfield name="RXEN" caption="Receive Enable" mask="0x20000" values="SSC_SR__RXEN"/>
          <bitfield name="TXFRECNT" caption="Transmit FIFO Free Entries Count" mask="0xF000000"/>
          <bitfield name="RXURWCNT" caption="Receive FIFO Unread Word Count" mask="0xF0000000"/>
        </register>
        <register name="SSC_IER" offset="0x44" rw="W" size="4" atomic-op="set:SSC_IMR" caption="Interrupt Enable Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="TXEMPTY" caption="Transmit Empty Interrupt Enable" mask="0x2"/>
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Enable" mask="0x10"/>
          <bitfield name="OVRUN" caption="Receive Overrun Interrupt Enable" mask="0x20"/>
          <bitfield name="CP0" caption="Compare 0 Interrupt Enable" mask="0x100"/>
          <bitfield name="CP1" caption="Compare 1 Interrupt Enable" mask="0x200"/>
          <bitfield name="TXSYN" caption="Tx Sync Interrupt Enable" mask="0x400"/>
          <bitfield name="RXSYN" caption="Rx Sync Interrupt Enable" mask="0x800"/>
        </register>
        <register name="SSC_IDR" offset="0x48" rw="W" size="4" atomic-op="clear:SSC_IMR" caption="Interrupt Disable Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="TXEMPTY" caption="Transmit Empty Interrupt Disable" mask="0x2"/>
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Disable" mask="0x10"/>
          <bitfield name="OVRUN" caption="Receive Overrun Interrupt Disable" mask="0x20"/>
          <bitfield name="CP0" caption="Compare 0 Interrupt Disable" mask="0x100"/>
          <bitfield name="CP1" caption="Compare 1 Interrupt Disable" mask="0x200"/>
          <bitfield name="TXSYN" caption="Tx Sync Interrupt Enable" mask="0x400"/>
          <bitfield name="RXSYN" caption="Rx Sync Interrupt Enable" mask="0x800"/>
        </register>
        <register name="SSC_IMR" offset="0x4C" rw="R" size="4" initval="0x0" caption="Interrupt Mask Register">
          <bitfield name="TXRDY" caption="Transmit Ready Interrupt Mask" mask="0x1"/>
          <bitfield name="TXEMPTY" caption="Transmit Empty Interrupt Mask" mask="0x2"/>
          <bitfield name="RXRDY" caption="Receive Ready Interrupt Mask" mask="0x10"/>
          <bitfield name="OVRUN" caption="Receive Overrun Interrupt Mask" mask="0x20"/>
          <bitfield name="CP0" caption="Compare 0 Interrupt Mask" mask="0x100"/>
          <bitfield name="CP1" caption="Compare 1 Interrupt Mask" mask="0x200"/>
          <bitfield name="TXSYN" caption="Tx Sync Interrupt Mask" mask="0x400"/>
          <bitfield name="RXSYN" caption="Rx Sync Interrupt Mask" mask="0x800"/>
        </register>
        <register name="SSC_WPMR" offset="0xE4" rw="RW" size="4" initval="0x0" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="SSC_WPMR__WPEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="SSC_WPMR__WPKEY"/>
        </register>
        <register name="SSC_WPSR" offset="0xE8" rw="R" size="4" initval="0x0" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="SSC_WPSR__WPVS"/>
          <bitfield name="WPVSRC" caption="Write Protect Violation Source" mask="0xFFFF00"/>
        </register>
      </register-group>
      <value-group name="SSC_CR__RXEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables Receive if RXDIS is not set." value="1"/>
      </value-group>
      <value-group name="SSC_CR__RXDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables Receive. If a character is currently being received, disables at end of current character reception." value="1"/>
      </value-group>
      <value-group name="SSC_CR__TXEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables Transmit if TXDIS is not set." value="1"/>
      </value-group>
      <value-group name="SSC_CR__TXDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables Transmit. If a character is currently being transmitted, disables at end of current character transmission." value="1"/>
      </value-group>
      <value-group name="SSC_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Performs a software reset. Has priority on any other bit in SSC_CR." value="1"/>
      </value-group>
      <value-group name="SSC_CMR__DIV">
        <value name="0" caption="The Clock Divider is not active." value="0"/>
      </value-group>
      <value-group name="SSC_RCMR__CKS">
        <value name="MCK" caption="Divided Clock" value="0"/>
        <value name="TK" caption="TK Clock signal" value="1"/>
        <value name="RK" caption="RK pin" value="2"/>
      </value-group>
      <value-group name="SSC_RCMR__CKO">
        <value name="NONE" caption="None, RK pin is an input" value="0"/>
        <value name="CONTINUOUS" caption="Continuous Receive Clock, RK pin is an output" value="1"/>
        <value name="TRANSFER" caption="Receive Clock only during data transfers, RK pin is an output" value="2"/>
      </value-group>
      <value-group name="SSC_RCMR__CKI">
        <value name="0" caption="The data inputs (Data and Frame Sync signals) are sampled on Receive Clock falling edge. The Frame Sync signal output is shifted out on Receive Clock rising edge." value="0"/>
        <value name="1" caption="The data inputs (Data and Frame Sync signals) are sampled on Receive Clock rising edge. The Frame Sync signal output is shifted out on Receive Clock falling edge." value="1"/>
      </value-group>
      <value-group name="SSC_RCMR__CKG">
        <value name="CONTINUOUS" caption="None" value="0"/>
        <value name="EN_RF_LOW" caption="Receive Clock enabled only if RF Low" value="1"/>
        <value name="EN_RF_HIGH" caption="Receive Clock enabled only if RF High" value="2"/>
      </value-group>
      <value-group name="SSC_RCMR__START">
        <value name="CONTINUOUS" caption="Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data." value="0"/>
        <value name="TRANSMIT" caption="Transmit start" value="1"/>
        <value name="RF_LOW" caption="Detection of a low level on RF signal" value="2"/>
        <value name="RF_HIGH" caption="Detection of a high level on RF signal" value="3"/>
        <value name="RF_FALLING" caption="Detection of a falling edge on RF signal" value="4"/>
        <value name="RF_RISING" caption="Detection of a rising edge on RF signal" value="5"/>
        <value name="RF_LEVEL" caption="Detection of any level change on RF signal" value="6"/>
        <value name="RF_EDGE" caption="Detection of any edge on RF signal" value="7"/>
        <value name="CMP_0" caption="Compare 0" value="8"/>
      </value-group>
      <value-group name="SSC_RCMR__STOP">
        <value name="0" caption="After completion of a data transfer when starting with a Compare 0, the receiver stops the data transfer and waits for a new compare 0." value="0"/>
        <value name="1" caption="After starting a receive with a Compare 0, the receiver operates in a continuous mode until a Compare 1 is detected." value="1"/>
      </value-group>
      <value-group name="SSC_RFMR__DATLEN">
        <value name="0" caption="Forbidden value (1-bit data length not supported)." value="0"/>
      </value-group>
      <value-group name="SSC_RFMR__LOOP">
        <value name="0" caption="Normal operating mode." value="0"/>
        <value name="1" caption="RD is driven by TD, RF is driven by TF and TK drives RK." value="1"/>
      </value-group>
      <value-group name="SSC_RFMR__MSBF">
        <value name="0" caption="The lowest significant bit of the data register is sampled first in the bit stream." value="0"/>
        <value name="1" caption="The most significant bit of the data register is sampled first in the bit stream." value="1"/>
      </value-group>
      <value-group name="SSC_RFMR__FSOS">
        <value name="NONE" caption="None, RF pin is an input" value="0"/>
        <value name="NEGATIVE" caption="Negative Pulse, RF pin is an output" value="1"/>
        <value name="POSITIVE" caption="Positive Pulse, RF pin is an output" value="2"/>
        <value name="LOW" caption="Driven Low during data transfer, RF pin is an output" value="3"/>
        <value name="HIGH" caption="Driven High during data transfer, RF pin is an output" value="4"/>
        <value name="TOGGLING" caption="Toggling at each start of data transfer, RF pin is an output" value="5"/>
      </value-group>
      <value-group name="SSC_RFMR__FSEDGE">
        <value name="POSITIVE" caption="Positive Edge Detection" value="0x0"/>
        <value name="NEGATIVE" caption="Negative Edge Detection" value="0x1"/>
      </value-group>
      <value-group name="SSC_TCMR__CKS">
        <value name="MCK" caption="Divided Clock" value="0"/>
        <value name="RK" caption="RK Clock signal" value="1"/>
        <value name="TK" caption="TK pin" value="2"/>
      </value-group>
      <value-group name="SSC_TCMR__CKO">
        <value name="NONE" caption="None, TK pin is an input" value="0"/>
        <value name="CONTINUOUS" caption="Continuous Transmit Clock, TK pin is an output" value="1"/>
        <value name="TRANSFER" caption="Transmit Clock only during data transfers, TK pin is an output" value="2"/>
      </value-group>
      <value-group name="SSC_TCMR__CKI">
        <value name="0" caption="The data outputs (Data and Frame Sync signals) are shifted out on Transmit Clock falling edge. The Frame Sync signal input is sampled on Transmit Clock rising edge." value="0"/>
        <value name="1" caption="The data outputs (Data and Frame Sync signals) are shifted out on Transmit Clock rising edge. The Frame Sync signal input is sampled on Transmit Clock falling edge." value="1"/>
      </value-group>
      <value-group name="SSC_TCMR__CKG">
        <value name="CONTINUOUS" caption="None" value="0"/>
        <value name="EN_TF_LOW" caption="Transmit Clock enabled only if TF Low" value="1"/>
        <value name="EN_TF_HIGH" caption="Transmit Clock enabled only if TF High" value="2"/>
      </value-group>
      <value-group name="SSC_TCMR__START">
        <value name="CONTINUOUS" caption="Continuous, as soon as a word is written in the SSC_THFR (if Transmit is enabled), and immediately after the end of transfer of the previous data" value="0"/>
        <value name="RECEIVE" caption="Receive start" value="1"/>
        <value name="TF_LOW" caption="Detection of a low level on TF signal" value="2"/>
        <value name="TF_HIGH" caption="Detection of a high level on TF signal" value="3"/>
        <value name="TF_FALLING" caption="Detection of a falling edge on TF signal" value="4"/>
        <value name="TF_RISING" caption="Detection of a rising edge on TF signal" value="5"/>
        <value name="TF_LEVEL" caption="Detection of any level change on TF signal" value="6"/>
        <value name="TF_EDGE" caption="Detection of any edge on TF signal" value="7"/>
      </value-group>
      <value-group name="SSC_TFMR__DATLEN">
        <value name="0" caption="Forbidden value (1-bit data length not supported)." value="0"/>
      </value-group>
      <value-group name="SSC_TFMR__MSBF">
        <value name="0" caption="The lowest significant bit of the data register is shifted out first in the bit stream." value="0"/>
        <value name="1" caption="The most significant bit of the data register is shifted out first in the bit stream." value="1"/>
      </value-group>
      <value-group name="SSC_TFMR__FSOS">
        <value name="NONE" caption="None, TF pin is an input" value="0"/>
        <value name="NEGATIVE" caption="Negative Pulse, TF pin is an output" value="1"/>
        <value name="POSITIVE" caption="Positive Pulse, TF pin is an output" value="2"/>
        <value name="LOW" caption="Driven Low during data transfer" value="3"/>
        <value name="HIGH" caption="Driven High during data transfer" value="4"/>
        <value name="TOGGLING" caption="Toggling at each start of data transfer" value="5"/>
      </value-group>
      <value-group name="SSC_TFMR__FSDEN">
        <value name="0" caption="The TD line is driven with the default value during the Transmit Frame Sync signal." value="0"/>
        <value name="1" caption="SSC_TSHR value is shifted out during the transmission of the Transmit Frame Sync signal." value="1"/>
      </value-group>
      <value-group name="SSC_TFMR__FSEDGE">
        <value name="POSITIVE" caption="Positive Edge Detection" value="0x0"/>
        <value name="NEGATIVE" caption="Negative Edge Detection" value="0x1"/>
      </value-group>
      <value-group name="SSC_FFMR__TXFIFODIS">
        <value name="0" caption="The transmit FIFO is enabled." value="0"/>
        <value name="1" caption="The transmit FIFO is disabled. Only a single entry Transmit Holding register is available instead." value="1"/>
      </value-group>
      <value-group name="SSC_FFMR__RXFIFODIS">
        <value name="0" caption="The receive FIFO is enabled." value="0"/>
        <value name="1" caption="The receive FIFO is disabled. Only a single entry Receive Holding register is available instead." value="1"/>
      </value-group>
      <value-group name="SSC_SR__TXRDY">
        <value name="0" caption="Data has been loaded in SSC_THFR and is waiting to be loaded in the transmit shift register (TSR)." value="0"/>
        <value name="1" caption="SSC_THFR is empty." value="1"/>
      </value-group>
      <value-group name="SSC_SR__TXEMPTY">
        <value name="0" caption="Data remains in SSC_THFR or is currently transmitted from TSR." value="0"/>
        <value name="1" caption="Last data written in SSC_THFR has been loaded in TSR and last data loaded in TSR has been transmitted." value="1"/>
      </value-group>
      <value-group name="SSC_SR__RXRDY">
        <value name="0" caption="SSC_RHFR is empty." value="0"/>
        <value name="1" caption="Data has been received and loaded in SSC_RHFR." value="1"/>
      </value-group>
      <value-group name="SSC_SR__OVRUN">
        <value name="0" caption="No data has been loaded in SSC_RHFR while previous data has not been read since the last read of the Status register." value="0"/>
        <value name="1" caption="Data has been loaded in SSC_RHFR while previous data has not yet been read since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="SSC_SR__CP0">
        <value name="0" caption="A compare 0 has not occurred since the last read of the Status register." value="0"/>
        <value name="1" caption="A compare 0 has occurred since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="SSC_SR__CP1">
        <value name="0" caption="A compare 1 has not occurred since the last read of the Status register." value="0"/>
        <value name="1" caption="A compare 1 has occurred since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="SSC_SR__TXSYN">
        <value name="0" caption="A Tx Sync has not occurred since the last read of the Status register." value="0"/>
        <value name="1" caption="A Tx Sync has occurred since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="SSC_SR__RXSYN">
        <value name="0" caption="An Rx Sync has not occurred since the last read of the Status register." value="0"/>
        <value name="1" caption="An Rx Sync has occurred since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="SSC_SR__TXEN">
        <value name="0" caption="Transmit is disabled." value="0"/>
        <value name="1" caption="Transmit is enabled." value="1"/>
      </value-group>
      <value-group name="SSC_SR__RXEN">
        <value name="0" caption="Receive is disabled." value="0"/>
        <value name="1" caption="Receive is enabled." value="1"/>
      </value-group>
      <value-group name="SSC_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x535343 (&quot;SSC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x535343 (&quot;SSC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="SSC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." value="0x535343"/>
      </value-group>
      <value-group name="SSC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of the SSC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of the SSC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
    </module>
    <module name="SYSCWP" id="44155" version="0" caption="External Interrupt Controller">
      <register-group name="SYSCWP" caption="External Interrupt Controller">
        <register name="SYSC_WPMR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="SYSC_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection RTC Interrupt Enable" mask="0x2" values="SYSC_WPMR__WPITEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="SYSC_WPMR__WPKEY"/>
        </register>
        <register name="SYSC_WPSR" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Register Violation Status" mask="0x1" values="SYSC_WPSR__WPVS"/>
          <bitfield name="WVSRC" caption="Write Violation Source" mask="0xFF00"/>
        </register>
      </register-group>
      <value-group name="SYSC_WPMR__WPEN">
        <value name="0" caption="Disables the write protection of the configuration registers if WPKEY corresponds to 0x535943 (&quot;SYC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the configuration registers if WPKEY corresponds to 0x535943 (&quot;SYC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="SYSC_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection of the RTC_IER/RTC_IDR configuration registers if WPKEY corresponds to 0x535943 (&quot;SYC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection of the RTC_IER/RTC_IDR configuration registers if WPKEY corresponds to 0x535943 (&quot;SYC&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="SYSC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN and WPITEN bits. Always reads as 0." value="0x535943"/>
      </value-group>
      <value-group name="SYSC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of SYSC_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of SYSC_WPSR. The associated violation is reported into field WVSRC." value="1"/>
      </value-group>
    </module>
    <module name="TC" id="44162" version="710" caption="Timer Counter">
      <register-group name="TC_CHANNEL" size="0x40">
        <register name="TC_CCR" offset="0x0" rw="W" size="4" caption="Channel Control Register ">
          <bitfield name="CLKEN" caption="Counter Clock Enable Command" mask="0x1" values="TC_CCR__CLKEN"/>
          <bitfield name="CLKDIS" caption="Counter Clock Disable Command" mask="0x2" values="TC_CCR__CLKDIS"/>
          <bitfield name="SWTRG" caption="Software Trigger Command" mask="0x4" values="TC_CCR__SWTRG"/>
        </register>
        <register name="TC_CMR" offset="0x4" rw="RW" size="4" initval="0" caption="Channel Mode Register ">
          <mode name="CAPTURE"/>
          <mode name="WAVEFORM"/>
          <bitfield name="TCCLKS" caption="Clock Selection" mask="0x7" values="TC_CMR__TCCLKS"/>
          <bitfield name="CLKI" caption="Clock Invert" mask="0x8" values="TC_CMR__CLKI"/>
          <bitfield name="BURST" caption="Burst Signal Selection" mask="0x30" values="TC_CMR__BURST"/>
          <bitfield modes="WAVEFORM" name="CPCSTOP" caption="Counter Clock Stopped with RC Compare" mask="0x40" values="TC_CMR__CPCSTOP"/>
          <bitfield modes="CAPTURE" name="LDBSTOP" caption="Counter Clock Stopped with RB Loading" mask="0x40" values="TC_CMR__LDBSTOP"/>
          <bitfield modes="WAVEFORM" name="CPCDIS" caption="Counter Clock Disable with RC Compare" mask="0x80" values="TC_CMR__CPCDIS"/>
          <bitfield modes="CAPTURE" name="LDBDIS" caption="Counter Clock Disable with RB Loading" mask="0x80" values="TC_CMR__LDBDIS"/>
          <bitfield modes="WAVEFORM" name="EEVTEDG" caption="External Event Edge Selection" mask="0x300" values="TC_CMR__EEVTEDG"/>
          <bitfield modes="CAPTURE" name="ETRGEDG" caption="External Trigger Edge Selection" mask="0x300" values="TC_CMR__ETRGEDG"/>
          <bitfield modes="CAPTURE" name="ABETRG" caption="TIOAx or TIOBx External Trigger Selection" mask="0x400" values="TC_CMR__ABETRG"/>
          <bitfield modes="WAVEFORM" name="EEVT" caption="External Event Selection" mask="0xC00" values="TC_CMR__EEVT"/>
          <bitfield modes="WAVEFORM" name="ENETRG" caption="External Event Trigger Enable" mask="0x1000" values="TC_CMR__ENETRG"/>
          <bitfield modes="CAPTURE" name="CPCTRG" caption="RC Compare Trigger Enable" mask="0x4000" values="TC_CMR__CPCTRG"/>
          <bitfield modes="WAVEFORM" name="WAVSEL" caption="Waveform Selection" mask="0x6000" values="TC_CMR__WAVSEL"/>
          <bitfield name="WAVE" caption="Waveform Mode" mask="0x8000" values="TC_CMR__WAVE"/>
          <bitfield modes="WAVEFORM" name="ACPA" caption="RA Compare Effect on TIOAx" mask="0x30000" values="TC_CMR__ACPA"/>
          <bitfield modes="CAPTURE" name="LDRA" caption="RA Loading Edge Selection" mask="0x30000" values="TC_CMR__LDRA"/>
          <bitfield modes="WAVEFORM" name="ACPC" caption="RC Compare Effect on TIOAx" mask="0xC0000" values="TC_CMR__ACPC"/>
          <bitfield modes="CAPTURE" name="LDRB" caption="RB Loading Edge Selection" mask="0xC0000" values="TC_CMR__LDRB"/>
          <bitfield modes="WAVEFORM" name="AEEVT" caption="External Event Effect on TIOAx" mask="0x300000" values="TC_CMR__AEEVT"/>
          <bitfield modes="CAPTURE" name="SBSMPLR" caption="Loading Edge Subsampling Ratio" mask="0x700000" values="TC_CMR__SBSMPLR"/>
          <bitfield modes="WAVEFORM" name="ASWTRG" caption="Software Trigger Effect on TIOAx" mask="0xC00000" values="TC_CMR__ASWTRG"/>
          <bitfield modes="WAVEFORM" name="BCPB" caption="RB Compare Effect on TIOBx" mask="0x3000000" values="TC_CMR__BCPB"/>
          <bitfield modes="WAVEFORM" name="BCPC" caption="RC Compare Effect on TIOBx" mask="0xC000000" values="TC_CMR__BCPC"/>
          <bitfield modes="WAVEFORM" name="BEEVT" caption="External Event Effect on TIOBx" mask="0x30000000" values="TC_CMR__BEEVT"/>
          <bitfield modes="WAVEFORM" name="BSWTRG" caption="Software Trigger Effect on TIOBx" mask="0xC0000000" values="TC_CMR__BSWTRG"/>
        </register>
        <register name="TC_SMMR" offset="0x8" rw="RW" size="4" initval="0" caption="Stepper Motor Mode Register ">
          <bitfield name="GCEN" caption="Gray Count Enable" mask="0x1" values="TC_SMMR__GCEN"/>
          <bitfield name="DOWN" caption="Down Count" mask="0x2" values="TC_SMMR__DOWN"/>
        </register>
        <register name="TC_RAB" offset="0xC" rw="R" size="4" initval="0" caption="Register AB ">
          <bitfield name="RAB" caption="Register A or Register B" mask="0xFFFFFFFF"/>
        </register>
        <register name="TC_CV" offset="0x10" rw="R" size="4" initval="0" caption="Counter Value ">
          <bitfield name="CV" caption="Counter Value" mask="0xFFFFFFFF"/>
        </register>
        <register name="TC_RA" offset="0x14" rw="RW" size="4" initval="0" caption="Register A ">
          <bitfield name="RA" caption="Register A" mask="0xFFFFFFFF"/>
        </register>
        <register name="TC_RB" offset="0x18" rw="RW" size="4" initval="0" caption="Register B ">
          <bitfield name="RB" caption="Register B" mask="0xFFFFFFFF"/>
        </register>
        <register name="TC_RC" offset="0x1C" rw="RW" size="4" initval="0" caption="Register C ">
          <bitfield name="RC" caption="Register C" mask="0xFFFFFFFF"/>
        </register>
        <register name="TC_SR" offset="0x20" rw="R" size="4" initval="0" caption="Interrupt Status Register ">
          <bitfield name="COVFS" caption="Counter Overflow Status (cleared on read)" mask="0x1" values="TC_SR__COVFS"/>
          <bitfield name="LOVRS" caption="Load Overrun Status (cleared on read)" mask="0x2" values="TC_SR__LOVRS"/>
          <bitfield name="CPAS" caption="RA Compare Status (cleared on read)" mask="0x4" values="TC_SR__CPAS"/>
          <bitfield name="CPBS" caption="RB Compare Status (cleared on read)" mask="0x8" values="TC_SR__CPBS"/>
          <bitfield name="CPCS" caption="RC Compare Status (cleared on read)" mask="0x10" values="TC_SR__CPCS"/>
          <bitfield name="LDRAS" caption="RA Loading Status (cleared on read)" mask="0x20" values="TC_SR__LDRAS"/>
          <bitfield name="LDRBS" caption="RB Loading Status (cleared on read)" mask="0x40" values="TC_SR__LDRBS"/>
          <bitfield name="ETRGS" caption="External Trigger Status (cleared on read)" mask="0x80" values="TC_SR__ETRGS"/>
          <bitfield name="SECE" caption="Security and/or Safety Event (cleared on read)" mask="0x100" values="TC_SR__SECE"/>
          <bitfield name="CLKSTA" caption="Clock Enabling Status" mask="0x10000" values="TC_SR__CLKSTA"/>
          <bitfield name="MTIOA" caption="TIOAx Mirror" mask="0x20000" values="TC_SR__MTIOA"/>
          <bitfield name="MTIOB" caption="TIOBx Mirror" mask="0x40000" values="TC_SR__MTIOB"/>
        </register>
        <register name="TC_IER" offset="0x24" rw="W" size="4" atomic-op="set:TC_IMR" caption="Interrupt Enable Register ">
          <bitfield name="COVFS" caption="Counter Overflow" mask="0x1"/>
          <bitfield name="LOVRS" caption="Load Overrun" mask="0x2"/>
          <bitfield name="CPAS" caption="RA Compare" mask="0x4"/>
          <bitfield name="CPBS" caption="RB Compare" mask="0x8"/>
          <bitfield name="CPCS" caption="RC Compare" mask="0x10"/>
          <bitfield name="LDRAS" caption="RA Loading" mask="0x20"/>
          <bitfield name="LDRBS" caption="RB Loading" mask="0x40"/>
          <bitfield name="ETRGS" caption="External Trigger" mask="0x80"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Enable" mask="0x400"/>
        </register>
        <register name="TC_IDR" offset="0x28" rw="W" size="4" atomic-op="clear:TC_IMR" caption="Interrupt Disable Register ">
          <bitfield name="COVFS" caption="Counter Overflow" mask="0x1"/>
          <bitfield name="LOVRS" caption="Load Overrun" mask="0x2"/>
          <bitfield name="CPAS" caption="RA Compare" mask="0x4"/>
          <bitfield name="CPBS" caption="RB Compare" mask="0x8"/>
          <bitfield name="CPCS" caption="RC Compare" mask="0x10"/>
          <bitfield name="LDRAS" caption="RA Loading" mask="0x20"/>
          <bitfield name="LDRBS" caption="RB Loading" mask="0x40"/>
          <bitfield name="ETRGS" caption="External Trigger" mask="0x80"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Disable" mask="0x400"/>
        </register>
        <register name="TC_IMR" offset="0x2C" rw="R" size="4" initval="0" caption="Interrupt Mask Register ">
          <bitfield name="COVFS" caption="Counter Overflow" mask="0x1"/>
          <bitfield name="LOVRS" caption="Load Overrun" mask="0x2"/>
          <bitfield name="CPAS" caption="RA Compare" mask="0x4"/>
          <bitfield name="CPBS" caption="RB Compare" mask="0x8"/>
          <bitfield name="CPCS" caption="RC Compare" mask="0x10"/>
          <bitfield name="LDRAS" caption="RA Loading" mask="0x20"/>
          <bitfield name="LDRBS" caption="RB Loading" mask="0x40"/>
          <bitfield name="ETRGS" caption="External Trigger" mask="0x80"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Mask" mask="0x400"/>
        </register>
        <register name="TC_EMR" offset="0x30" rw="RW" size="4" initval="0" caption="Extended Mode Register ">
          <bitfield name="TRIGSRCA" caption="Trigger Source for Input A" mask="0x3" values="TC_EMR__TRIGSRCA"/>
          <bitfield name="TRIGSRCB" caption="Trigger Source for Input B" mask="0x30" values="TC_EMR__TRIGSRCB"/>
          <bitfield name="NODIVCLK" caption="No Divided Clock" mask="0x100" values="TC_EMR__NODIVCLK"/>
        </register>
        <register name="TC_CSR" offset="0x34" rw="R" size="4" initval="0" caption="Channel Status Register ">
          <bitfield name="CLKSTA" caption="Clock Enabling Status" mask="0x10000" values="TC_CSR__CLKSTA"/>
          <bitfield name="MTIOA" caption="TIOAx Mirror" mask="0x20000" values="TC_CSR__MTIOA"/>
          <bitfield name="MTIOB" caption="TIOBx Mirror" mask="0x40000" values="TC_CSR__MTIOB"/>
        </register>
        <register name="TC_SSR" offset="0x38" rw="R" size="4" atomic-op="set:TC_SR" initval="0" caption="Safety Status Register ">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="TC_SSR__WPVS"/>
          <bitfield name="CGD" caption="Clock Glitch Detected (cleared on read)" mask="0x2" values="TC_SSR__CGD"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="TC_SSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="TC_SSR__SWE"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source (cleared on read)" mask="0xFFFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0xF000000" values="TC_SSR__SWETYP"/>
          <bitfield name="ECLASS" caption="Software Error Class" mask="0x80000000" values="TC_SSR__ECLASS"/>
        </register>
      </register-group>
      <register-group name="TC" caption="Timer Counter">
        <register-group name="TC_CHANNEL" name-in-module="TC_CHANNEL" offset="0x0" size="0x40" count="3"/>
        <register name="TC_BCR" offset="0xC0" rw="W" size="4" caption="Block Control Register">
          <bitfield name="SYNC" caption="Synchro Command" mask="0x1" values="TC_BCR__SYNC"/>
        </register>
        <register name="TC_BMR" offset="0xC4" rw="RW" size="4" initval="0" caption="Block Mode Register">
          <bitfield name="TC0XC0S" caption="External Clock Signal 0 Selection" mask="0x3" values="TC_BMR__TC0XC0S"/>
          <bitfield name="TC1XC1S" caption="External Clock Signal 1 Selection" mask="0xC" values="TC_BMR__TC1XC1S"/>
          <bitfield name="TC2XC2S" caption="External Clock Signal 2 Selection" mask="0x30" values="TC_BMR__TC2XC2S"/>
          <bitfield name="QDEN" caption="Quadrature Decoder Enabled" mask="0x100" values="TC_BMR__QDEN"/>
          <bitfield name="POSEN" caption="Position Enabled" mask="0x200" values="TC_BMR__POSEN"/>
          <bitfield name="SPEEDEN" caption="Speed Enabled" mask="0x400" values="TC_BMR__SPEEDEN"/>
          <bitfield name="QDTRANS" caption="Quadrature Decoding Transparent" mask="0x800" values="TC_BMR__QDTRANS"/>
          <bitfield name="EDGPHA" caption="Edge on PHA Count Mode" mask="0x1000" values="TC_BMR__EDGPHA"/>
          <bitfield name="INVA" caption="Inverted PHA" mask="0x2000" values="TC_BMR__INVA"/>
          <bitfield name="INVB" caption="Inverted PHB" mask="0x4000" values="TC_BMR__INVB"/>
          <bitfield name="INVIDX" caption="Inverted Index" mask="0x8000" values="TC_BMR__INVIDX"/>
          <bitfield name="SWAP" caption="Swap PHA and PHB" mask="0x10000" values="TC_BMR__SWAP"/>
          <bitfield name="IDXPHB" caption="Index Pin is PHB Pin" mask="0x20000" values="TC_BMR__IDXPHB"/>
          <bitfield name="AUTOC" caption="AutoCorrection of missing pulses" mask="0x40000" values="TC_BMR__AUTOC"/>
          <bitfield name="MAXFILT" caption="Maximum Filter" mask="0x3F00000"/>
          <bitfield name="MAXCMP" caption="Maximum Consecutive Missing Pulses" mask="0x3C000000" values="TC_BMR__MAXCMP"/>
        </register>
        <register name="TC_QIER" offset="0xC8" rw="W" size="4" atomic-op="set:TC_QIMR" caption="QDEC Interrupt Enable Register">
          <bitfield name="IDX" caption="Index" mask="0x1" values="TC_QIER__IDX"/>
          <bitfield name="DIRCHG" caption="Direction Change" mask="0x2" values="TC_QIER__DIRCHG"/>
          <bitfield name="QERR" caption="Quadrature Error" mask="0x4" values="TC_QIER__QERR"/>
          <bitfield name="MPE" caption="Consecutive Missing Pulse Error" mask="0x8" values="TC_QIER__MPE"/>
          <bitfield name="FPHA" caption="Filtered Phase A Line" mask="0x10" values="TC_QIER__FPHA"/>
          <bitfield name="FPHB" caption="Filtered Phase B Line" mask="0x20" values="TC_QIER__FPHB"/>
          <bitfield name="FIDX" caption="Filtered Index Line" mask="0x40" values="TC_QIER__FIDX"/>
          <bitfield name="FMP" caption="Filtered Missing Pulse" mask="0x80" values="TC_QIER__FMP"/>
        </register>
        <register name="TC_QIDR" offset="0xCC" rw="W" size="4" atomic-op="clear:TC_QIMR" caption="QDEC Interrupt Disable Register">
          <bitfield name="IDX" caption="Index" mask="0x1" values="TC_QIDR__IDX"/>
          <bitfield name="DIRCHG" caption="Direction Change" mask="0x2" values="TC_QIDR__DIRCHG"/>
          <bitfield name="QERR" caption="Quadrature Error" mask="0x4" values="TC_QIDR__QERR"/>
          <bitfield name="MPE" caption="Consecutive Missing Pulse Error" mask="0x8" values="TC_QIDR__MPE"/>
          <bitfield name="FPHA" caption="Filtered Phase A Line" mask="0x10" values="TC_QIDR__FPHA"/>
          <bitfield name="FPHB" caption="Filtered Phase B Line" mask="0x20" values="TC_QIDR__FPHB"/>
          <bitfield name="FIDX" caption="Filtered Index Line" mask="0x40" values="TC_QIDR__FIDX"/>
          <bitfield name="FMP" caption="Filtered Missing Pulse" mask="0x80" values="TC_QIDR__FMP"/>
        </register>
        <register name="TC_QIMR" offset="0xD0" rw="R" size="4" initval="0" caption="QDEC Interrupt Mask Register">
          <bitfield name="IDX" caption="Index" mask="0x1" values="TC_QIMR__IDX"/>
          <bitfield name="DIRCHG" caption="Direction Change" mask="0x2" values="TC_QIMR__DIRCHG"/>
          <bitfield name="QERR" caption="Quadrature Error" mask="0x4" values="TC_QIMR__QERR"/>
          <bitfield name="MPE" caption="Consecutive Missing Pulse Error" mask="0x8" values="TC_QIMR__MPE"/>
          <bitfield name="FPHA" caption="Filtered Phase A Line" mask="0x10" values="TC_QIMR__FPHA"/>
          <bitfield name="FPHB" caption="Filtered Phase B Line" mask="0x20" values="TC_QIMR__FPHB"/>
          <bitfield name="FIDX" caption="Filtered Index Line" mask="0x40" values="TC_QIMR__FIDX"/>
          <bitfield name="FMP" caption="Filtered Missing Pulse" mask="0x80" values="TC_QIMR__FMP"/>
        </register>
        <register name="TC_QISR" offset="0xD4" rw="R" size="4" initval="0" caption="QDEC Interrupt Status Register">
          <bitfield name="IDX" caption="Index" mask="0x1" values="TC_QISR__IDX"/>
          <bitfield name="DIRCHG" caption="Direction Change" mask="0x2" values="TC_QISR__DIRCHG"/>
          <bitfield name="QERR" caption="Quadrature Error" mask="0x4" values="TC_QISR__QERR"/>
          <bitfield name="MPE" caption="Consecutive Missing Pulse Error" mask="0x8" values="TC_QISR__MPE"/>
          <bitfield name="FPHA" caption="Filtered Phase A Line" mask="0x10" values="TC_QISR__FPHA"/>
          <bitfield name="FPHB" caption="Filtered Phase B Line" mask="0x20" values="TC_QISR__FPHB"/>
          <bitfield name="FIDX" caption="Filtered Index Line" mask="0x40" values="TC_QISR__FIDX"/>
          <bitfield name="FMP" caption="Filtered Missing Pulse" mask="0x80" values="TC_QISR__FMP"/>
          <bitfield name="DIR" caption="Direction" mask="0x100"/>
        </register>
        <register name="TC_FMR" offset="0xD8" rw="RW" size="4" initval="0" caption="Fault Mode Register">
          <bitfield name="ENCF0" caption="Enable Compare Fault Channel 0" mask="0x1" values="TC_FMR__ENCF0"/>
          <bitfield name="ENCF1" caption="Enable Compare Fault Channel 1" mask="0x2" values="TC_FMR__ENCF1"/>
        </register>
        <register name="TC_QSR" offset="0xDC" rw="R" size="4" initval="0" caption="QDEC Status Register">
          <bitfield name="DIR" caption="Direction" mask="0x100"/>
        </register>
        <register name="TC_WPMR" offset="0xE4" rw="RW" size="4" initval="0" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="TC_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="TC_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="TC_WPMR__WPCREN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="TC_WPMR__FIRSTE"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="TC_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group name="TC_CCR__CLKEN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the clock if CLKDIS is not 1." value="1"/>
      </value-group>
      <value-group name="TC_CCR__CLKDIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the clock." value="1"/>
      </value-group>
      <value-group name="TC_CCR__SWTRG">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="A software trigger is performed: the counter is reset and the clock is started." value="1"/>
      </value-group>
      <value-group name="TC_CMR__TCCLKS">
        <value name="TIMER_CLOCK1" caption="Clock selected: internal GCLK [TC_ID] clock signal (from PMC)" value="0"/>
        <value name="TIMER_CLOCK2" caption="Clock selected: internal MCK/8 clock signal (from PMC)" value="1"/>
        <value name="TIMER_CLOCK3" caption="Clock selected: internal MCK/32 clock signal (from PMC)" value="2"/>
        <value name="TIMER_CLOCK4" caption="Clock selected: internal MCK/128 clock signal (from PMC)" value="3"/>
        <value name="TIMER_CLOCK5" caption="Clock selected: internal TD_SLCK clock signal (from PMC)" value="4"/>
        <value name="XC0" caption="Clock selected: XC0" value="5"/>
        <value name="XC1" caption="Clock selected: XC1" value="6"/>
        <value name="XC2" caption="Clock selected: XC2" value="7"/>
      </value-group>
      <value-group name="TC_CMR__CLKI">
        <value name="0" caption="Counter is incremented on rising edge of the clock." value="0"/>
        <value name="1" caption="Counter is incremented on falling edge of the clock." value="1"/>
      </value-group>
      <value-group name="TC_CMR__BURST">
        <value name="NONE" caption="The clock is not gated by an external signal." value="0"/>
        <value name="XC0" caption="XC0 is ANDed with the selected clock." value="1"/>
        <value name="XC1" caption="XC1 is ANDed with the selected clock." value="2"/>
        <value name="XC2" caption="XC2 is ANDed with the selected clock." value="3"/>
      </value-group>
      <value-group name="TC_CMR__CPCSTOP">
        <value name="0" caption="Counter clock is not stopped when counter reaches RC." value="0"/>
        <value name="1" caption="Counter clock is stopped when counter reaches RC." value="1"/>
      </value-group>
      <value-group name="TC_CMR__LDBSTOP">
        <value name="0" caption="Counter clock is not stopped when RB loading occurs." value="0"/>
        <value name="1" caption="Counter clock is stopped when RB loading occurs." value="1"/>
      </value-group>
      <value-group name="TC_CMR__CPCDIS">
        <value name="0" caption="Counter clock is not disabled when counter reaches RC." value="0"/>
        <value name="1" caption="Counter clock is disabled when counter reaches RC." value="1"/>
      </value-group>
      <value-group name="TC_CMR__LDBDIS">
        <value name="0" caption="Counter clock is not disabled when RB loading occurs." value="0"/>
        <value name="1" caption="Counter clock is disabled when RB loading occurs." value="1"/>
      </value-group>
      <value-group name="TC_CMR__EEVTEDG">
        <value name="NONE" caption="None" value="0"/>
        <value name="RISING" caption="Rising edge" value="1"/>
        <value name="FALLING" caption="Falling edge" value="2"/>
        <value name="EDGE" caption="Each edge" value="3"/>
      </value-group>
      <value-group name="TC_CMR__ETRGEDG">
        <value name="NONE" caption="The clock is not gated by an external signal." value="0"/>
        <value name="RISING" caption="Rising edge" value="1"/>
        <value name="FALLING" caption="Falling edge" value="2"/>
        <value name="EDGE" caption="Each edge" value="3"/>
      </value-group>
      <value-group name="TC_CMR__ABETRG">
        <value name="0" caption="TIOBx is used as an external trigger." value="0"/>
        <value name="1" caption="TIOAx is used as an external trigger." value="1"/>
      </value-group>
      <value-group name="TC_CMR__EEVT">
        <value name="TIOB" caption="TIOB" value="0"/>
        <value name="XC0" caption="XC0" value="1"/>
        <value name="XC1" caption="XC1" value="2"/>
        <value name="XC2" caption="XC2" value="3"/>
      </value-group>
      <value-group name="TC_CMR__ENETRG">
        <value name="0" caption="The external event has no effect on the counter and its clock." value="0"/>
        <value name="1" caption="The external event resets the counter and starts the counter clock." value="1"/>
      </value-group>
      <value-group name="TC_CMR__CPCTRG">
        <value name="0" caption="RC Compare has no effect on the counter and its clock." value="0"/>
        <value name="1" caption="RC Compare resets the counter and starts the counter clock." value="1"/>
      </value-group>
      <value-group name="TC_CMR__WAVSEL">
        <value name="UP" caption="UP mode without automatic trigger on RC Compare" value="0"/>
        <value name="UPDOWN" caption="UPDOWN mode without automatic trigger on RC Compare" value="1"/>
        <value name="UP_RC" caption="UP mode with automatic trigger on RC Compare" value="2"/>
        <value name="UPDOWN_RC" caption="UPDOWN mode with automatic trigger on RC Compare" value="3"/>
      </value-group>
      <value-group name="TC_CMR__WAVE">
        <value name="0" caption="Waveform mode is disabled (Capture mode is enabled)." value="0"/>
        <value name="1" caption="Waveform mode is enabled (Capture mode is disabled)." value="1"/>
      </value-group>
      <value-group name="TC_CMR__ACPA">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__LDRA">
        <value name="NONE" caption="None" value="0"/>
        <value name="RISING" caption="Rising edge of TIOAx" value="1"/>
        <value name="FALLING" caption="Falling edge of TIOAx" value="2"/>
        <value name="EDGE" caption="Each edge of TIOAx" value="3"/>
      </value-group>
      <value-group name="TC_CMR__ACPC">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__LDRB">
        <value name="NONE" caption="None" value="0"/>
        <value name="RISING" caption="Rising edge of TIOAx" value="1"/>
        <value name="FALLING" caption="Falling edge of TIOAx" value="2"/>
        <value name="EDGE" caption="Each edge of TIOAx" value="3"/>
      </value-group>
      <value-group name="TC_CMR__AEEVT">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__SBSMPLR">
        <value name="ONE" caption="Load a Capture register each selected edge" value="0"/>
        <value name="HALF" caption="Load a Capture register every 2 selected edges" value="1"/>
        <value name="FOURTH" caption="Load a Capture register every 4 selected edges" value="2"/>
        <value name="EIGHTH" caption="Load a Capture register every 8 selected edges" value="3"/>
        <value name="SIXTEENTH" caption="Load a Capture register every 16 selected edges" value="4"/>
      </value-group>
      <value-group name="TC_CMR__ASWTRG">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__BCPB">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__BCPC">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__BEEVT">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_CMR__BSWTRG">
        <value name="NONE" caption="None" value="0"/>
        <value name="SET" caption="Set" value="1"/>
        <value name="CLEAR" caption="Clear" value="2"/>
        <value name="TOGGLE" caption="Toggle" value="3"/>
      </value-group>
      <value-group name="TC_SMMR__GCEN">
        <value name="0" caption="TIOAx [x=0..2] and TIOBx [x=0..2] are driven by internal counter of channel x." value="0"/>
        <value name="1" caption="TIOAx [x=0..2] and TIOBx [x=0..2] are driven by a 2-bit Gray counter." value="1"/>
      </value-group>
      <value-group name="TC_SMMR__DOWN">
        <value name="0" caption="Up counter." value="0"/>
        <value name="1" caption="Down counter." value="1"/>
      </value-group>
      <value-group name="TC_SR__COVFS">
        <value name="0" caption="No counter overflow has occurred since the last read of the Status Register." value="0"/>
        <value name="1" caption="A counter overflow has occurred since the last read of the Status Register." value="1"/>
      </value-group>
      <value-group name="TC_SR__LOVRS">
        <value name="0" caption="Load overrun has not occurred since the last read of the Status Register or TC_CMRx.WAVE = 1." value="0"/>
        <value name="1" caption="RA or RB have been loaded at least twice without any read of the corresponding register since the last read of the Status Register, if TC_CMRx.WAVE = 0." value="1"/>
      </value-group>
      <value-group name="TC_SR__CPAS">
        <value name="0" caption="RA Compare has not occurred since the last read of the Status Register or TC_CMRx.WAVE = 0." value="0"/>
        <value name="1" caption="RA Compare has occurred since the last read of the Status Register, if TC_CMRx.WAVE = 1." value="1"/>
      </value-group>
      <value-group name="TC_SR__CPBS">
        <value name="0" caption="RB Compare has not occurred since the last read of the Status Register or TC_CMRx.WAVE = 0." value="0"/>
        <value name="1" caption="RB Compare has occurred since the last read of the Status Register, if TC_CMRx.WAVE = 1." value="1"/>
      </value-group>
      <value-group name="TC_SR__CPCS">
        <value name="0" caption="RC Compare has not occurred since the last read of the Status Register." value="0"/>
        <value name="1" caption="RC Compare has occurred since the last read of the Status Register." value="1"/>
      </value-group>
      <value-group name="TC_SR__LDRAS">
        <value name="0" caption="RA Load has not occurred since the last read of the Status Register or TC_CMRx.WAVE = 1." value="0"/>
        <value name="1" caption="RA Load has occurred since the last read of the Status Register, if TC_CMRx.WAVE = 0." value="1"/>
      </value-group>
      <value-group name="TC_SR__LDRBS">
        <value name="0" caption="RB Load has not occurred since the last read of the Status Register or TC_CMRx.WAVE = 1." value="0"/>
        <value name="1" caption="RB Load has occurred since the last read of the Status Register, if TC_CMRx.WAVE = 0." value="1"/>
      </value-group>
      <value-group name="TC_SR__ETRGS">
        <value name="0" caption="External trigger has not occurred since the last read of the Status Register." value="0"/>
        <value name="1" caption="External trigger has occurred since the last read of the Status Register." value="1"/>
      </value-group>
      <value-group name="TC_SR__SECE">
        <value name="0" caption="No security or safety event occurred." value="0"/>
        <value name="1" caption="One or more safety or security event occurred since the last read of TC_SRx. For details on the event, refer to TC_SSRx." value="1"/>
      </value-group>
      <value-group name="TC_SR__CLKSTA">
        <value name="0" caption="Clock is disabled." value="0"/>
        <value name="1" caption="Clock is enabled." value="1"/>
      </value-group>
      <value-group name="TC_SR__MTIOA">
        <value name="0" caption="TIOAx is low. If TC_CMRx.WAVE = 0, TIOAx pin is low. If TC_CMRx.WAVE = 1, TIOAx is driven low." value="0"/>
        <value name="1" caption="TIOAx is high. If TC_CMRx.WAVE = 0, TIOAx pin is high. If TC_CMRx.WAVE = 1, TIOAx is driven high." value="1"/>
      </value-group>
      <value-group name="TC_SR__MTIOB">
        <value name="0" caption="TIOBx is low. If TC_CMRx.WAVE = 0, TIOBx pin is low. If TC_CMRx.WAVE = 1, TIOBx is driven low." value="0"/>
        <value name="1" caption="TIOBx is high. If TC_CMRx.WAVE = 0, TIOBx pin is high. If TC_CMRx.WAVE = 1, TIOBx is driven high." value="1"/>
      </value-group>
      <value-group name="TC_EMR__TRIGSRCA">
        <value name="EXTERNAL_TIOAx" caption="The trigger/capture input A is driven by external pin TIOAx" value="0"/>
        <value name="PWMx" caption="The trigger/capture input A is driven internally by PWMx" value="1"/>
      </value-group>
      <value-group name="TC_EMR__TRIGSRCB">
        <value name="EXTERNAL_TIOBx" caption="The trigger/capture input B is driven by external pin TIOBx" value="0"/>
        <value name="PWMx" caption="For TC0, TC1.TIOB0, TC1.TIOB2: The trigger/capture input B is driven internally by the comparator output (see Figure 7-16) of the PWMx. For TC1.TIOB1: The trigger/capture input B is driven internally by the GTSUCOMP signal of the Ethernet MAC (GMAC)." value="1"/>
      </value-group>
      <value-group name="TC_EMR__NODIVCLK">
        <value name="0" caption="The selected clock is defined by field TCCLKS in TC_CMRx." value="0"/>
        <value name="1" caption="The selected clock is peripheral clock and TCCLKS field (TC_CMRx) has no effect." value="1"/>
      </value-group>
      <value-group name="TC_CSR__CLKSTA">
        <value name="0" caption="Clock is disabled." value="0"/>
        <value name="1" caption="Clock is enabled." value="1"/>
      </value-group>
      <value-group name="TC_CSR__MTIOA">
        <value name="0" caption="TIOAx is low. If TC_CMRx.WAVE = 0, TIOAx is low. If TC_CMRx.WAVE = 1, TIOAx is driven low." value="0"/>
        <value name="1" caption="TIOAx is high. If TC_CMRx.WAVE = 0, TIOAx is high. If TC_CMRx.WAVE = 1, TIOAx is driven high." value="1"/>
      </value-group>
      <value-group name="TC_CSR__MTIOB">
        <value name="0" caption="TIOBx is low. If TC_CMRx.WAVE = 0, TIOBx is low. If TC_CMRx.WAVE = 1, TIOBx is driven low." value="0"/>
        <value name="1" caption="TIOBx is high. If TC_CMRx.WAVE = 0, TIOBx is high. If TC_CMRx.WAVE = 1, TIOBx is driven high." value="1"/>
      </value-group>
      <value-group name="TC_SSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of TC_SSRx." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of TC_SSRx. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="TC_SSR__CGD">
        <value name="0" caption="The clock monitoring has not been corrupted since the last read of TC_SSRx." value="0"/>
        <value name="1" caption="The clock monitoring has been corrupted since the last read of TC_SSRx. This flag can be set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="TC_SSR__SEQE">
        <value name="0" caption="No internal counter error has occurred since the last read of TC_SSRx. In normal operating conditions, SEQE is cleared." value="0"/>
        <value name="1" caption="An internal counter error has occurred since the last read of TC_SSRx. This flag can be set only under abnormal operating conditions resulting in clock glitch, etc. The detection is enabled if TC_CSRx.CLKSTA=1, TC_CMRx.WAVE=1, TC_CMRx.CPCTRG=1 and flag is set if TC_CVx &gt; TC_RCx." value="1"/>
      </value-group>
      <value-group name="TC_SSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of TC_SSRx." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of TC_SSRx. The field SWETYP details the type of software error encountered." value="1"/>
      </value-group>
      <value-group name="TC_SSR__SWETYP">
        <value name="READ_WO" caption="TC Channel x is enabled and a write-only register has been read (Warning)." value="0"/>
        <value name="WRITE_RO" caption="TC Channel x is enabled and a write access has been performed on a read-only register (Warning)." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address of the TC (Warning)." value="2"/>
        <value name="W_RARB_CAPT" caption="TC_RAx or TC_RBx are written while channel is enabled and configured in capture mode (Error)." value="3"/>
      </value-group>
      <value-group name="TC_SSR__ECLASS">
        <value name="WARNING" caption="An abnormal access that does not have any impact." value="0x0"/>
        <value name="ERROR" caption="An abnormal access that may have an impact." value="0x1"/>
      </value-group>
      <value-group name="TC_BCR__SYNC">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Asserts the SYNC signal which generates a software trigger simultaneously for each of the channels." value="1"/>
      </value-group>
      <value-group name="TC_BMR__TC0XC0S">
        <value name="TCLK0" caption="Signal connected to XC0: TCLK0" value="0"/>
        <value name="TIOA1" caption="Signal connected to XC0: TIOA1" value="2"/>
        <value name="TIOA2" caption="Signal connected to XC0: TIOA2" value="3"/>
      </value-group>
      <value-group name="TC_BMR__TC1XC1S">
        <value name="TCLK1" caption="Signal connected to XC1: TCLK1" value="0"/>
        <value name="TIOA0" caption="Signal connected to XC1: TIOA0" value="2"/>
        <value name="TIOA2" caption="Signal connected to XC1: TIOA2" value="3"/>
      </value-group>
      <value-group name="TC_BMR__TC2XC2S">
        <value name="TCLK2" caption="Signal connected to XC2: TCLK2" value="0"/>
        <value name="TIOA0" caption="Signal connected to XC2: TIOA0" value="2"/>
        <value name="TIOA1" caption="Signal connected to XC2: TIOA1" value="3"/>
      </value-group>
      <value-group name="TC_BMR__QDEN">
        <value name="0" caption="Disabled." value="0"/>
        <value name="1" caption="Enables the QDEC (filter, edge detection and quadrature decoding)." value="1"/>
      </value-group>
      <value-group name="TC_BMR__POSEN">
        <value name="0" caption="Disable position." value="0"/>
        <value name="1" caption="Enables the position measure on channel 0 and 1." value="1"/>
      </value-group>
      <value-group name="TC_BMR__SPEEDEN">
        <value name="0" caption="Disabled." value="0"/>
        <value name="1" caption="Enables the speed measure on channel 0, the time base being provided by channel 2." value="1"/>
      </value-group>
      <value-group name="TC_BMR__QDTRANS">
        <value name="0" caption="Full quadrature decoding logic is active (direction change detected)." value="0"/>
        <value name="1" caption="Quadrature decoding logic is inactive (direction change inactive) but input filtering and edge detection are performed." value="1"/>
      </value-group>
      <value-group name="TC_BMR__EDGPHA">
        <value name="0" caption="Edges are detected on PHA only." value="0"/>
        <value name="1" caption="Edges are detected on both PHA and PHB." value="1"/>
      </value-group>
      <value-group name="TC_BMR__INVA">
        <value name="0" caption="PHA (TIOA0) is directly driving the QDEC." value="0"/>
        <value name="1" caption="PHA is inverted before driving the QDEC." value="1"/>
      </value-group>
      <value-group name="TC_BMR__INVB">
        <value name="0" caption="PHB (TIOB0) is directly driving the QDEC." value="0"/>
        <value name="1" caption="PHB is inverted before driving the QDEC." value="1"/>
      </value-group>
      <value-group name="TC_BMR__INVIDX">
        <value name="0" caption="IDX (TIOA1) is directly driving the QDEC." value="0"/>
        <value name="1" caption="IDX is inverted before driving the QDEC." value="1"/>
      </value-group>
      <value-group name="TC_BMR__SWAP">
        <value name="0" caption="No swap between PHA and PHB." value="0"/>
        <value name="1" caption="Swap PHA and PHB internally, prior to driving the QDEC." value="1"/>
      </value-group>
      <value-group name="TC_BMR__IDXPHB">
        <value name="0" caption="IDX pin of the rotary sensor must drive TIOA1." value="0"/>
        <value name="1" caption="IDX pin of the rotary sensor must drive TIOB0." value="1"/>
      </value-group>
      <value-group name="TC_BMR__AUTOC">
        <value name="DISABLED" caption="The detection and autocorrection function is disabled." value="0"/>
        <value name="ENABLED" caption="The detection and autocorrection function is enabled." value="1"/>
      </value-group>
      <value-group name="TC_BMR__MAXCMP">
        <value name="0" caption="The flag MPE in TC_QISR never rises." value="0"/>
      </value-group>
      <value-group name="TC_QIER__IDX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when a rising edge occurs on IDX input." value="1"/>
      </value-group>
      <value-group name="TC_QIER__DIRCHG">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when a change on rotation direction is detected." value="1"/>
      </value-group>
      <value-group name="TC_QIER__QERR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when a quadrature error occurs on PHA, PHB." value="1"/>
      </value-group>
      <value-group name="TC_QIER__MPE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when an occurrence of MAXCMP consecutive missing pulses is detected." value="1"/>
      </value-group>
      <value-group name="TC_QIER__FPHA">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when phase A line has a filtered contamination." value="1"/>
      </value-group>
      <value-group name="TC_QIER__FPHB">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when phase B line has a filtered contamination." value="1"/>
      </value-group>
      <value-group name="TC_QIER__FIDX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when index line has a filtered contamination." value="1"/>
      </value-group>
      <value-group name="TC_QIER__FMP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the interrupt when phase A or phase B has a corrected missing pulse." value="1"/>
      </value-group>
      <value-group name="TC_QIDR__IDX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when a rising edge occurs on IDX input." value="1"/>
      </value-group>
      <value-group name="TC_QIDR__DIRCHG">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when a change on rotation direction is detected." value="1"/>
      </value-group>
      <value-group name="TC_QIDR__QERR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when a quadrature error occurs on PHA, PHB." value="1"/>
      </value-group>
      <value-group name="TC_QIDR__MPE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when an occurrence of MAXCMP consecutive missing pulses has been detected." value="1"/>
      </value-group>
      <value-group name="TC_QIDR__FPHA">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when phase A line has a filtered contamination." value="1"/>
      </value-group>
      <value-group name="TC_QIDR__FPHB">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when phase B line has a filtered contamination." value="1"/>
      </value-group>
      <value-group name="TC_QIDR__FIDX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when index line has a filtered contamination." value="1"/>
      </value-group>
      <value-group name="TC_QIDR__FMP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the interrupt when phase A or phase B has a corrected missing pulse." value="1"/>
      </value-group>
      <value-group name="TC_QIMR__IDX">
        <value name="0" caption="The interrupt on IDX input is disabled." value="0"/>
        <value name="1" caption="The interrupt on IDX input is enabled." value="1"/>
      </value-group>
      <value-group name="TC_QIMR__DIRCHG">
        <value name="0" caption="The interrupt on rotation direction change is disabled." value="0"/>
        <value name="1" caption="The interrupt on rotation direction change is enabled." value="1"/>
      </value-group>
      <value-group name="TC_QIMR__QERR">
        <value name="0" caption="The interrupt on quadrature error is disabled." value="0"/>
        <value name="1" caption="The interrupt on quadrature error is enabled." value="1"/>
      </value-group>
      <value-group name="TC_QIMR__MPE">
        <value name="0" caption="The interrupt on the maximum number of consecutive missing pulses specified in MAXCMP is disabled." value="0"/>
        <value name="1" caption="The interrupt on the maximum number of consecutive missing pulses specified in MAXCMP is enabled." value="1"/>
      </value-group>
      <value-group name="TC_QIMR__FPHA">
        <value name="0" caption="The interrupt on phase A line filtered contamination is disabled." value="0"/>
        <value name="1" caption="The interrupt on phase A line filtered contamination is enabled." value="1"/>
      </value-group>
      <value-group name="TC_QIMR__FPHB">
        <value name="0" caption="The interrupt on phase B line filtered contamination is disabled." value="0"/>
        <value name="1" caption="The interrupt on phase B line filtered contamination is enabled." value="1"/>
      </value-group>
      <value-group name="TC_QIMR__FIDX">
        <value name="0" caption="The interrupt on index line filtered contamination is disabled." value="0"/>
        <value name="1" caption="The interrupt on index line filtered contamination is enabled." value="1"/>
      </value-group>
      <value-group name="TC_QIMR__FMP">
        <value name="0" caption="The interrupt on auto-corrected missing pulse is disabled." value="0"/>
        <value name="1" caption="The interrupt on auto-corrected missing pulse is enabled." value="1"/>
      </value-group>
      <value-group name="TC_QISR__IDX">
        <value name="0" caption="No Index input change since the last read of TC_QISR." value="0"/>
        <value name="1" caption="The IDX input has changed since the last read of TC_QISR." value="1"/>
      </value-group>
      <value-group name="TC_QISR__DIRCHG">
        <value name="0" caption="No change on rotation direction since the last read of TC_QISR." value="0"/>
        <value name="1" caption="The rotation direction changed since the last read of TC_QISR." value="1"/>
      </value-group>
      <value-group name="TC_QISR__QERR">
        <value name="0" caption="No quadrature error since the last read of TC_QISR." value="0"/>
        <value name="1" caption="A quadrature error occurred since the last read of TC_QISR." value="1"/>
      </value-group>
      <value-group name="TC_QISR__MPE">
        <value name="0" caption="The number of consecutive missing pulses has not reached the maximum value specified in MAXCMP since the last read of TC_QISR." value="0"/>
        <value name="1" caption="An occurrence of MAXCMP consecutive missing pulses has been detected since the last read of TC_QISR." value="1"/>
      </value-group>
      <value-group name="TC_QISR__FPHA">
        <value name="0" caption="No filtered contamination on phase A line since the last read of TC_QISR." value="0"/>
        <value name="1" caption="A contamination has been successfully on phase A line since the last read of TC_QISR." value="1"/>
      </value-group>
      <value-group name="TC_QISR__FPHB">
        <value name="0" caption="No filtered contamination on phase B line since the last read of TC_QISR." value="0"/>
        <value name="1" caption="A contamination has been successfully on phase B line since the last read of TC_QISR." value="1"/>
      </value-group>
      <value-group name="TC_QISR__FIDX">
        <value name="0" caption="No filtered contamination on index line since the last read of TC_QISR." value="0"/>
        <value name="1" caption="A contamination has been successfully on index line since the last read of TC_QISR." value="1"/>
      </value-group>
      <value-group name="TC_QISR__FMP">
        <value name="0" caption="No correction of missing pulse on phase A or B lines occurred since the last read of TC_QISR." value="0"/>
        <value name="1" caption="A correction of missing pulse on phase A or B lines occurred since the last read of TC_QISR." value="1"/>
      </value-group>
      <value-group name="TC_FMR__ENCF0">
        <value name="0" caption="Disables the FAULT output source (CPCS flag) from channel 0." value="0"/>
        <value name="1" caption="Enables the FAULT output source (CPCS flag) from channel 0." value="1"/>
      </value-group>
      <value-group name="TC_FMR__ENCF1">
        <value name="0" caption="Disables the FAULT output source (CPCS flag) from channel 1." value="0"/>
        <value name="1" caption="Enables the FAULT output source (CPCS flag) from channel 1." value="1"/>
      </value-group>
      <value-group name="TC_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x54494D (&quot;TIM&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x54494D (&quot;TIM&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TC_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x54494D (&quot;TIM&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x54494D (&quot;TIM&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TC_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x54494D (&quot;TIM&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x54494D (&quot;TIM&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TC_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in TC_SSRx.WPVSRC and the last software control error type is reported in TC_SSRx.SWETYP. The TC_SRx.SECE flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in TC_SSRx.WPVSRC and only the first software control error type is reported in TC_SSRx.SWETYP. The TC_SRx.SECE flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="TC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." value="0x54494D"/>
      </value-group>
    </module>
    <module name="TCPC" id="44148" version="100" caption="Battery Charging and Type-C Port Controller">
      <register-group name="TCPC" caption="Battery Charging and Type-C Port Controller">
        <register name="TCPC_VID" offset="0x0" rw="R" size="2" initval="0" caption="Vendor ID Register">
          <bitfield name="VID" caption="Vendor ID" mask="0xFFFF"/>
        </register>
        <register name="TCPC_PID" offset="0x2" rw="R" size="2" initval="0" caption="Product ID Register">
          <bitfield name="PID" caption="Product ID" mask="0xFFFF"/>
        </register>
        <register name="TCPC_DID" offset="0x4" rw="R" size="2" initval="0" caption="Device ID Register">
          <bitfield name="DID" caption="Device ID" mask="0xFFFF"/>
        </register>
        <register name="TCPC_UTCR" offset="0x6" rw="R" size="2" initval="0" caption="USB Type-C Rev Register">
          <bitfield name="UTCR" caption="USB Type-C Revision" mask="0xFFFF"/>
        </register>
        <register name="TCPC_UPDR" offset="0x8" rw="R" size="2" initval="0x0000" caption="USB PD Rev Ver Register">
          <bitfield name="UPDR" caption="USB-PD Specification Revision and Version" mask="0xFFFF"/>
        </register>
        <register name="TCPC_PDIR" offset="0xA" rw="R" size="2" initval="0x0000" caption="PD Interface Rev Register">
          <bitfield name="PDIR" caption="USB-Port Controller Interface Specification Revision" mask="0xFFFF"/>
        </register>
        <register name="TCPC_AL" offset="0x10" rw="RW" size="2" initval="0x0000" caption="Alert Register">
          <bitfield name="CCS" caption="CC Status" mask="0x1" values="TCPC_AL__CCS"/>
          <bitfield name="PWRS" caption="Power Status" mask="0x2" values="TCPC_AL__PWRS"/>
          <bitfield name="VBUSHI" caption="VBUS Voltage Alarm High" mask="0x80" values="TCPC_AL__VBUSHI"/>
          <bitfield name="VBUSLO" caption="VBUS Voltage Alarm Low" mask="0x100" values="TCPC_AL__VBUSLO"/>
          <bitfield name="FLT" caption="Fault" mask="0x200" values="TCPC_AL__FLT"/>
          <bitfield name="VBUSSNKDS" caption="VBUS Sink Disconnect Detected" mask="0x800" values="TCPC_AL__VBUSSNKDS"/>
          <bitfield name="VDA" caption="Vendor Defined Alert" mask="0x8000" values="TCPC_AL__VDA"/>
        </register>
        <register name="TCPC_ALM" offset="0x12" rw="RW" size="2" initval="0x0FFF" caption="Alert Mask Register">
          <bitfield name="CCS" caption="CC Status Interrupt Mask" mask="0x1"/>
          <bitfield name="PWRS" caption="Power Status Interrupt Mask" mask="0x2"/>
          <bitfield name="VBUSHI" caption="VBUS Voltage Alarm High Interrupt Mask" mask="0x80"/>
          <bitfield name="VBUSLO" caption="VBUS Voltage Alarm Low Interrupt Mask" mask="0x100"/>
          <bitfield name="FLT" caption="Fault Interrupt Mask" mask="0x200"/>
          <bitfield name="VBUSSNKDS" caption="VBUS Sink Disconnect Detected Interrupt Mask" mask="0x800"/>
          <bitfield name="VDA" caption="Vendor Defined Alert Interrupt Mask" mask="0x8000"/>
        </register>
        <register name="TCPC_PSM" offset="0x14" rw="RW" size="1" initval="0xFF" caption="Power Status Mask Register">
          <bitfield name="SNKVBUS" caption="Sinking VBUS Interrupt Mask" mask="0x1"/>
          <bitfield name="VBUS" caption="VBUS Present Interrupt Mask" mask="0x4"/>
          <bitfield name="VBUSDETE" caption="VBUS Present Detection Interrupt Mask" mask="0x8"/>
          <bitfield name="SRCVBUS" caption="Sourcing VBUS Interrupt Mask" mask="0x10"/>
          <bitfield name="INIT" caption="TCPC Initialization Interrupt Mask" mask="0x40"/>
        </register>
        <register name="TCPC_FSM" offset="0x15" rw="RW" size="1" initval="0xFF" caption="Fault Status Mask Register">
          <bitfield name="VBUSOVPF" caption="Internal or External OVP VBUS Over Voltage Protection Fault Interrupt Mask" mask="0x4"/>
          <bitfield name="VBUSOCPF" caption="Internal or External OCP VBUS Over Current Protection Fault Interrupt Mask" mask="0x8"/>
          <bitfield name="FRCDCHF" caption="Force Discharge Failed Interrupt Mask" mask="0x10"/>
          <bitfield name="AUTDCHF" caption="Auto Discharge Failed Interrupt Mask" mask="0x20"/>
          <bitfield name="FRCOFVBUS" caption="Force Off VBUS Interrupt Mask" mask="0x40"/>
          <bitfield name="ALLREGRES" caption="All Registers Reset To Default Interrupt Mask" mask="0x80"/>
        </register>
        <register name="TCPC_CSO" offset="0x18" rw="RW" size="1" initval="0x60" caption="Config Standard Output Register">
          <bitfield name="COR" caption="Connector Orientation" mask="0x1" values="TCPC_CSO__COR"/>
          <bitfield name="CNX" caption="Connection Present" mask="0x2" values="TCPC_CSO__CNX"/>
        </register>
        <register name="TCPC_RCTL" offset="0x1A" rw="RW" size="1" initval="0x0F" caption="Role Control Register">
          <bitfield name="CC1" caption="Configuration Channel 1" mask="0x3" values="TCPC_RCTL__CC1"/>
          <bitfield name="CC2" caption="Configuration Channel 2" mask="0xC" values="TCPC_RCTL__CC2"/>
          <bitfield name="RP" caption="Resistor for Power Advertising" mask="0x30" values="TCPC_RCTL__RP"/>
          <bitfield name="DRP" caption="Dual Role Play" mask="0x40" values="TCPC_RCTL__DRP"/>
        </register>
        <register name="TCPC_FCTL" offset="0x1B" rw="RW" size="1" initval="0x00" caption="Fault Control Register">
          <bitfield name="VBUSOVPF" caption="Internal or External OVP VBUS Over Voltage Protection Fault" mask="0x2" values="TCPC_FCTL__VBUSOVPF"/>
          <bitfield name="VBUSOCPF" caption="Internal or External OCP VBUS Over Current Protection Fault" mask="0x4" values="TCPC_FCTL__VBUSOCPF"/>
          <bitfield name="FRCOFVBUS" caption="Force Off VBUS (Source or Sink)" mask="0x10" values="TCPC_FCTL__FRCOFVBUS"/>
        </register>
        <register name="TCPC_CCS" offset="0x1D" rw="R" size="1" initval="0x00" caption="CC Status Register">
          <bitfield name="CC1" caption="CC1 State" mask="0x3" values="TCPC_CCS__CC1"/>
          <bitfield name="CC2" caption="CC2 State" mask="0xC" values="TCPC_CCS__CC2"/>
          <bitfield name="CONRES" caption="Connect Result" mask="0x10" values="TCPC_CCS__CONRES"/>
          <bitfield name="LK4CNX" caption="Looking4Connection" mask="0x20" values="TCPC_CCS__LK4CNX"/>
        </register>
        <register name="TCPC_PS" offset="0x1E" rw="R" size="1" initval="0x00" caption="Power Status Register">
          <bitfield name="SNKVBUS" caption="Sinking VBUS" mask="0x1" values="TCPC_PS__SNKVBUS"/>
          <bitfield name="VCONN" caption="VCONN Present" mask="0x2" values="TCPC_PS__VCONN"/>
          <bitfield name="VBUS" caption="VBUS Present" mask="0x4" values="TCPC_PS__VBUS"/>
          <bitfield name="VBUSDETE" caption="VBUS Present Detection Enabled" mask="0x8" values="TCPC_PS__VBUSDETE"/>
          <bitfield name="SRCVBUS" caption="Sourcing VBUS" mask="0x10" values="TCPC_PS__SRCVBUS"/>
          <bitfield name="SRCHIV" caption="Sourcing High Voltage" mask="0x20" values="TCPC_PS__SRCHIV"/>
          <bitfield name="INIT" caption="TCPC Initialization" mask="0x40" values="TCPC_PS__INIT"/>
          <bitfield name="DBG" caption="Debug Accessory Connected" mask="0x80" values="TCPC_PS__DBG"/>
        </register>
        <register name="TCPC_FS" offset="0x1F" rw="RW" size="1" initval="0x80" caption="Fault Status Register">
          <bitfield name="VBUSOVPF" caption="Internal or External OVP VBUS Over-Voltage Protection Fault" mask="0x4" values="TCPC_FS__VBUSOVPF"/>
          <bitfield name="VBUSOCPF" caption="Internal or External OCP VBUS Over-Current Protection Fault" mask="0x8" values="TCPC_FS__VBUSOCPF"/>
          <bitfield name="FRCOFVBUS" caption="Force Off VBUS" mask="0x40" values="TCPC_FS__FRCOFVBUS"/>
          <bitfield name="ALLREGRES" caption="All Registers Reset To Default" mask="0x80" values="TCPC_FS__ALLREGRES"/>
        </register>
        <register name="TCPC_CMD" offset="0x23" rw="RW" size="1" initval="0x00" caption="Command Register">
          <bitfield name="COMMAND" caption="Command" mask="0xFF" values="TCPC_CMD__COMMAND"/>
        </register>
        <register name="TCPC_DCP1" offset="0x24" rw="RW" size="2" initval="0x0000" caption="Device Capabilities 1 Register">
          <bitfield name="SRCVBUS" caption="Source VBUS" mask="0x1" values="TCPC_DCP1__SRCVBUS"/>
          <bitfield name="SRCHVBUS" caption="Source High Voltage VBUS" mask="0x2" values="TCPC_DCP1__SRCHVBUS"/>
          <bitfield name="SNKVBUS" caption="Sink VBUS" mask="0x4" values="TCPC_DCP1__SNKVBUS"/>
          <bitfield name="SRCVCN" caption="Source VCONN" mask="0x8" values="TCPC_DCP1__SRCVCN"/>
          <bitfield name="SOPDBG" caption="SOP'_DBG/SOP''_DBG Support" mask="0x10"/>
          <bitfield name="ROLES" caption="Roles Supported" mask="0xE0" values="TCPC_DCP1__ROLES"/>
          <bitfield name="SRCRES" caption="Source Resistor Supported" mask="0x300" values="TCPC_DCP1__SRCRES"/>
          <bitfield name="VBUSMSRAL" caption="VBUS Measurement and Alarm Capable" mask="0x400" values="TCPC_DCP1__VBUSMSRAL"/>
          <bitfield name="FRCDCH" caption="Force Discharge" mask="0x800" values="TCPC_DCP1__FRCDCH"/>
          <bitfield name="BLDDCH" caption="Bleed Discharge" mask="0x1000" values="TCPC_DCP1__BLDDCH"/>
          <bitfield name="VBUSOVPR" caption="VBUS OVP Reporting" mask="0x2000" values="TCPC_DCP1__VBUSOVPR"/>
          <bitfield name="VBUSOCPR" caption="VBUS OCP Reporting" mask="0x4000" values="TCPC_DCP1__VBUSOCPR"/>
        </register>
        <register name="TCPC_DCP2" offset="0x26" rw="RW" size="2" initval="0x0000" caption="Device Capabilities 2 Register">
          <bitfield name="VCOFC" caption="VCONN Overcurrent Fault Capable" mask="0x1"/>
          <bitfield name="VCPSP" caption="VCONN Power Supported" mask="0xE"/>
          <bitfield name="VBUSVALSB" caption="VBUS Voltage Alarm LSB" mask="0x30"/>
          <bitfield name="STPDSCHTH" caption="Stop Discharge Threshold" mask="0x40"/>
          <bitfield name="SKDSCDET" caption="Sink Disconnect Detection" mask="0x80" values="TCPC_DCP2__SKDSCDET"/>
          <bitfield name="WDTMR" caption="Watchdog Timer" mask="0x100" values="TCPC_DCP2__WDTMR"/>
        </register>
        <register name="TCPC_SIC" offset="0x28" rw="RW" size="1" initval="0x00" caption="Standard Input Capabilities Register">
          <bitfield name="FOFVBUS" caption="Force Off VBUS (Source or Sink)" mask="0x1" values="TCPC_SIC__FOFVBUS"/>
          <bitfield name="VBUSEOCF" caption="VBUS External Over-Current Fault" mask="0x2" values="TCPC_SIC__VBUSEOCF"/>
          <bitfield name="VBUSEOVF" caption="VBUS External Over-Voltage Fault" mask="0x4" values="TCPC_SIC__VBUSEOVF"/>
        </register>
        <register name="TCPC_SOC" offset="0x29" rw="RW" size="1" initval="0x00" caption="Standard Output Capabilities Register">
          <bitfield name="CNROR" caption="Connector Orientation" mask="0x1" values="TCPC_SOC__CNROR"/>
          <bitfield name="CNXPR" caption="Connection Present" mask="0x2" values="TCPC_SOC__CNXPR"/>
          <bitfield name="MXCFGCTL" caption="MUX Configuration Control" mask="0x4" values="TCPC_SOC__MXCFGCTL"/>
          <bitfield name="ACI" caption="Active Cable Indicator" mask="0x8" values="TCPC_SOC__ACI"/>
          <bitfield name="AAAI" caption="Audio Adapter Accessory Indicator" mask="0x10" values="TCPC_SOC__AAAI"/>
          <bitfield name="VBUSPM" caption="VBUS Present Monitor" mask="0x20" values="TCPC_SOC__VBUSPM"/>
          <bitfield name="DBGAI" caption="Debug Accessory Indicator" mask="0x40" values="TCPC_SOC__DBGAI"/>
        </register>
        <register name="TCPC_CR" offset="0x80" rw="W" size="4" caption="Control Register">
          <bitfield name="SWRST" caption="Software Reset" mask="0x1" values="TCPC_CR__SWRST"/>
          <bitfield name="WAKEY" caption="Register Write Access Key" mask="0xFFFFFF00" values="TCPC_CR__WAKEY"/>
        </register>
        <register name="TCPC_SSR" offset="0x84" rw="W" size="4" caption="Set Status Register">
          <bitfield name="CC_STATUS" caption="CC Status Register Set" mask="0xFF00" values="TCPC_SSR__CC_STATUS"/>
          <bitfield name="POWER_STATUS" caption="Power Status Register Set" mask="0xFF0000" values="TCPC_SSR__POWER_STATUS"/>
          <bitfield name="FAULT_STATUS" caption="Fault Status Register Set" mask="0xFF000000" values="TCPC_SSR__FAULT_STATUS"/>
        </register>
        <register name="TCPC_CSR" offset="0x88" rw="W" size="4" caption="Clear Status Register">
          <bitfield name="CC_STATUS" caption="CC Status Register Clear" mask="0xFF00" values="TCPC_CSR__CC_STATUS"/>
          <bitfield name="POWER_STATUS" caption="Power Status Register Clear" mask="0xFF0000" values="TCPC_CSR__POWER_STATUS"/>
        </register>
        <register name="TCPC_SAR" offset="0x8C" rw="W" size="4" caption="Set Alert Register">
          <bitfield name="ALERT" caption="Alert Register Set" mask="0xFFFF" values="TCPC_SAR__ALERT"/>
        </register>
        <register name="TCPC_UPC" offset="0xA0" rw="RW" size="4" initval="0x0000" caption="USB Phy Control Register">
          <bitfield name="TCIDCTSEL" caption="Type-C or ID Comparator Threshold Selection" mask="0x700" values="TCPC_UPC__TCIDCTSEL"/>
          <bitfield name="RDIPSEL" caption="Type-C Rd or Ip Pull up Current Selection" mask="0x3000" values="TCPC_UPC__RDIPSEL"/>
          <bitfield name="DMPDFD" caption="DM Pull Down Force Disable" mask="0x1000000" values="TCPC_UPC__DMPDFD"/>
          <bitfield name="DMPDFE" caption="DM Pull Down Force Enable" mask="0x2000000" values="TCPC_UPC__DMPDFE"/>
          <bitfield name="BCIDPSRCE" caption="Battery Charging IDP Source Enable" mask="0x4000000" values="TCPC_UPC__BCIDPSRCE"/>
          <bitfield name="BCDETSEL" caption="Battery Charging Detection Selection" mask="0x8000000" values="TCPC_UPC__BCDETSEL"/>
          <bitfield name="BCVSRCE" caption="Battery Charging Voltage Source Enable" mask="0x10000000" values="TCPC_UPC__BCVSRCE"/>
          <bitfield name="BCDETE" caption="Battery Charging Detection Enable" mask="0x20000000" values="TCPC_UPC__BCDETE"/>
        </register>
        <register name="TCPC_UPS" offset="0xA4" rw="R" size="4" initval="0x0000" caption="USB Phy Status Register">
          <bitfield name="DP" caption="USB Differential line Plus" mask="0x1" values="TCPC_UPS__DP"/>
          <bitfield name="DM" caption="USB Differential line Minus" mask="0x2" values="TCPC_UPS__DM"/>
          <bitfield name="CHGDCP" caption="Charging Port Detection, Dedicated Charging Port Detection" mask="0x4" values="TCPC_UPS__CHGDCP"/>
          <bitfield name="CC1ID" caption="Type-C CC1 Comparator or ID comparator" mask="0x8" values="TCPC_UPS__CC1ID"/>
          <bitfield name="CC2RDT" caption="Type-C CC2 Comparator or Rd Trim comparator" mask="0x10" values="TCPC_UPS__CC2RDT"/>
        </register>
      </register-group>
      <value-group name="TCPC_AL__CCS">
        <value name="0" caption="CC status not changed." value="0"/>
        <value name="1" caption="CC status changed." value="1"/>
      </value-group>
      <value-group name="TCPC_AL__PWRS">
        <value name="0" caption="Power status not changed." value="0"/>
        <value name="1" caption="Power status changed." value="1"/>
      </value-group>
      <value-group name="TCPC_AL__VBUSHI">
        <value name="0" caption="A high-voltage alarm has not occurred." value="0"/>
        <value name="1" caption="A high-voltage alarm has occurred." value="1"/>
      </value-group>
      <value-group name="TCPC_AL__VBUSLO">
        <value name="0" caption="A low-voltage alarm has not occurred." value="0"/>
        <value name="1" caption="A low-voltage alarm has occurred." value="1"/>
      </value-group>
      <value-group name="TCPC_AL__FLT">
        <value name="0" caption="No fault has occurred." value="0"/>
        <value name="1" caption="A fault has occurred. Read TCPC_FS." value="1"/>
      </value-group>
      <value-group name="TCPC_AL__VBUSSNKDS">
        <value name="0" caption="No VBUS sink disconnect threshold crossing has been detected." value="0"/>
        <value name="1" caption="A VBUS sink disconnect threshold crossing has been detected." value="1"/>
      </value-group>
      <value-group name="TCPC_AL__VDA">
        <value name="0" caption="No vendor defined alert has been detected." value="0"/>
        <value name="1" caption="A vendor defined alert has been detected." value="1"/>
      </value-group>
      <value-group name="TCPC_CSO__COR">
        <value name="0" caption="Normal (CC1=A5, CC2=B5, TX1=A2/A3, RX1=B10/B11) default." value="0"/>
        <value name="1" caption="Flipped (CC2=A5, CC1=B5, TX1=B2/B3, RX1=A10/A11)." value="1"/>
      </value-group>
      <value-group name="TCPC_CSO__CNX">
        <value name="0" caption="No connection (default)." value="0"/>
        <value name="1" caption="Connection." value="1"/>
      </value-group>
      <value-group name="TCPC_RCTL__CC1">
        <value name="CC1_RA" caption="Ra" value="0"/>
        <value name="CC1_RP" caption="Rp defined as in RP field" value="1"/>
        <value name="CC1_RD" caption="Rd" value="2"/>
        <value name="CC1_OPEN" caption="Open (Disconnect or don't care)" value="3"/>
      </value-group>
      <value-group name="TCPC_RCTL__CC2">
        <value name="CC2_RA" caption="Ra" value="0"/>
        <value name="CC2_RP" caption="Rp defined as in RP field" value="1"/>
        <value name="CC2_RD" caption="Rd" value="2"/>
        <value name="CC2_OPEN" caption="Open (Disconnect or don't care)" value="3"/>
      </value-group>
      <value-group name="TCPC_RCTL__RP">
        <value name="RP_DEFAULT" caption="Rp default" value="0"/>
        <value name="RP_1P5A" caption="Rp 1.5A" value="1"/>
        <value name="RP_3A" caption="Rp 3.0A" value="2"/>
      </value-group>
      <value-group name="TCPC_RCTL__DRP">
        <value name="0" caption="No DRP. CC1, CC2 fields determine Rp/Rd/Ra or open settings." value="0"/>
        <value name="1" caption="DRP." value="1"/>
      </value-group>
      <value-group name="TCPC_FCTL__VBUSOVPF">
        <value name="0" caption="Internal and external OVP circuit enabled." value="0"/>
        <value name="1" caption="Internal and external OVP circuit disabled." value="1"/>
      </value-group>
      <value-group name="TCPC_FCTL__VBUSOCPF">
        <value name="0" caption="Internal and external OCP circuit enabled." value="0"/>
        <value name="1" caption="Internal and external OCP circuit disabled." value="1"/>
      </value-group>
      <value-group name="TCPC_FCTL__FRCOFVBUS">
        <value name="0" caption="Allows standard input signal Force Off VBUS control (default)." value="0"/>
        <value name="1" caption="Blocks standard input signal Force Off VBUS control." value="1"/>
      </value-group>
      <value-group name="TCPC_CCS__CC1">
        <value name="CC1_SNK_OPEN" caption="SNK.Open (Below maximum VRa)" value="0"/>
        <value name="CC1_SRC_OPEN" caption="SRC.Open (Open, Rp)" value="0"/>
        <value name="CC1_SNK_DEFAULT" caption="SNK.Default (Above minimum VRd-Connect)" value="1"/>
        <value name="CC1_SRC_RA" caption="SRC.Ra (below maximum VRa)" value="1"/>
        <value name="CC1_SNK_1P5A" caption="SNK.Power1.5 (Above minimum VRd-Connect) Detects Rp-1.5A" value="2"/>
        <value name="CC1_SRC_RD" caption="SRC.Rd (within the VRd range)" value="2"/>
        <value name="CC1_SNK_3A" caption="SNK.Power3.0 (Above minimum VRd-Connect) Detects Rp-3.0A" value="3"/>
      </value-group>
      <value-group name="TCPC_CCS__CC2">
        <value name="CC2_SNK_OPEN" caption="SNK.Open (Below maximum VRa)" value="0"/>
        <value name="CC2_SRC_OPEN" caption="SRC.Open (Open, Rp)" value="0"/>
        <value name="CC2_SNK_DEFAULT" caption="SNK.Default (Above minimum VRd-Connect)" value="1"/>
        <value name="CC2_SRC_RA" caption="SRC.Ra (below maximum VRa)" value="1"/>
        <value name="CC2_SNK_1P5A" caption="SNK.Power1.5 (Above minimum VRd-Connect) Detects Rp-1.5A" value="2"/>
        <value name="CC2_SRC_RD" caption="SRC.Rd (within the VRd range)" value="2"/>
        <value name="CC2_SNK_3A" caption="SNK.Power3.0 (Above minimum VRd-Connect) Detects Rp-3.0A" value="3"/>
      </value-group>
      <value-group name="TCPC_CCS__CONRES">
        <value name="0" caption="TCPC is presenting Rp." value="0"/>
        <value name="1" caption="TCPC is presenting Rd." value="1"/>
      </value-group>
      <value-group name="TCPC_CCS__LK4CNX">
        <value name="0" caption="TCPC is not actively looking for a connection. A transition from '1' to '0' indicates a potential connection has been found." value="0"/>
        <value name="1" caption="TCPC is looking for a connection (toggling as a DRP or looking for a connection as sink/source only condition)." value="1"/>
      </value-group>
      <value-group name="TCPC_PS__SNKVBUS">
        <value name="0" caption="Sink is disconnected. (Default and if not supported)" value="0"/>
        <value name="1" caption="TCPC is sinking VBUS to the system load." value="1"/>
      </value-group>
      <value-group name="TCPC_PS__VCONN">
        <value name="0" caption="VCONN is not present." value="0"/>
      </value-group>
      <value-group name="TCPC_PS__VBUS">
        <value name="0" caption="VBUS disconnected." value="0"/>
        <value name="1" caption="VBUS connected." value="1"/>
      </value-group>
      <value-group name="TCPC_PS__VBUSDETE">
        <value name="0" caption="VBUS present detection disabled." value="0"/>
        <value name="1" caption="VBUS present detection enabled (default)." value="1"/>
      </value-group>
      <value-group name="TCPC_PS__SRCVBUS">
        <value name="0" caption="Sourcing VBUS is disabled." value="0"/>
        <value name="1" caption="Sourcing VBUS is enabled." value="1"/>
      </value-group>
      <value-group name="TCPC_PS__SRCHIV">
        <value name="0" caption="VSafe5V." value="0"/>
      </value-group>
      <value-group name="TCPC_PS__INIT">
        <value name="0" caption="TCPC has completed initialization and all registers are valid." value="0"/>
        <value name="1" caption="TCPC is still performing internal initialization and the only registers that are guaranteed to return the correct values are 00h..0Fh" value="1"/>
      </value-group>
      <value-group name="TCPC_PS__DBG">
        <value name="0" caption="No debug accessory connected (default)." value="0"/>
      </value-group>
      <value-group name="TCPC_FS__VBUSOVPF">
        <value name="0" caption="Not in an over-voltage protection state." value="0"/>
        <value name="1" caption="Over-voltage fault latched." value="1"/>
      </value-group>
      <value-group name="TCPC_FS__VBUSOCPF">
        <value name="0" caption="Not in an over-current protection state." value="0"/>
        <value name="1" caption="Over-current fault latched." value="1"/>
      </value-group>
      <value-group name="TCPC_FS__FRCOFVBUS">
        <value name="0" caption="No fault detected, no action (default and not supported)." value="0"/>
        <value name="1" caption="VBUS source/sink has been forced off due to external fault." value="1"/>
      </value-group>
      <value-group name="TCPC_FS__ALLREGRES">
        <value name="0" caption="The registers have not been reset since the last clear of this bit." value="0"/>
        <value name="1" caption="The TCPC has reset all registers to their default value. This happens at initial powerup or if an unexpected power reset occurs." value="1"/>
      </value-group>
      <value-group name="TCPC_CMD__COMMAND">
        <value name="DISABLEVBUSDETECT" caption="Disables Vbus present detection." value="0x22"/>
        <value name="ENABLEVBUSDETECT" caption="Enables Vbus present detection." value="0x33"/>
        <value name="DISABLESINKVBUS" caption="Disables sinking power over VBUS. This COMMAND does not disable TCPC_PS.VBUS detection. The TCPC must clear TCPC_FS.VBUSOCPF and TCPC_FS.VBUSOVPF." value="0x44"/>
        <value name="SINKVBUS" caption="Enables sinking power over VBUS and enable VBUS present detection." value="0x55"/>
        <value name="DISABLESOURCEVBUS" caption="Disables sourcing power over VBUS. The TCPC shall stop reporting TCPC_FS. Internal or External OCP or OVP Faults. This COMMAND does not disable TCPC_PS.VBUS detection." value="0x66"/>
        <value name="SOURCEVBUSDEFAULTVOLTAGE" caption="Enables sourcing vSafe5V over VBUS and enable VBUS present detection. Source must transition to vSafe5V if at a high voltage." value="0x77"/>
        <value name="LOOK4CONNECTION" caption="Starts DRP toggling if TCPC_RCTL.DRP=1b. If TCPC_RCTL.CC1/CC2= 01b start with Rp, if TCPC_RCTL.CC1/CC2 =10b start with Rd. If TCPC_RCTL.CC1/CC2 are not both 01b or 10b, then do not start toggling. The TCPM must issue TCPC_CMD.Look4Connection to enable the TCPC to restart connection detection in cases where TCPC_RCTL contents will not change. An example of this is when a potential connection as a source occurred but was further debounced by the TCPM to find the sink disconnected. In this case, a source only or DRP should go back to its Unattached.Src state. This would result in TCPC_RCTL staying the same." value="0x99"/>
      </value-group>
      <value-group name="TCPC_DCP1__SRCVBUS">
        <value name="0" caption="TCPC is not capable of controlling the source path to VBUS." value="0"/>
        <value name="1" caption="TCPC is capable of controlling the source path to VBUS." value="1"/>
      </value-group>
      <value-group name="TCPC_DCP1__SRCHVBUS">
        <value name="0" caption="TCPC is not capable of controlling the source high voltage path to VBUS." value="0"/>
        <value name="1" caption="TCPC is capable of controlling the source high voltage path to VBUS." value="1"/>
      </value-group>
      <value-group name="TCPC_DCP1__SNKVBUS">
        <value name="0" caption="TCPC is not capable controlling the sink path to the system load." value="0"/>
        <value name="1" caption="TCPC is capable of controlling the sink path to the system load." value="1"/>
      </value-group>
      <value-group name="TCPC_DCP1__SRCVCN">
        <value name="0" caption="TCPC is not capable of switching VCONN." value="0"/>
        <value name="1" caption="TCPC is capable of switching VCONN." value="1"/>
      </value-group>
      <value-group name="TCPC_DCP1__ROLES">
        <value name="ROLE_SRCSNK" caption="USB Type-C Port Manager can configure the Port as Source only or Sink only (not DRP)" value="0"/>
        <value name="ROLE_SRC" caption="Source only" value="1"/>
        <value name="ROLE_SNK" caption="Sink only" value="2"/>
        <value name="ROLE_SNK_ACC" caption="Sink with accessory support" value="3"/>
        <value name="ROLE_DRP" caption="DRP only" value="4"/>
        <value name="ROLE_ALL" caption="Source, Sink, DRP, Adapter/Cable all supported" value="5"/>
        <value name="ROLE_SRCSNKDRP" caption="Source, Sink, DRP" value="6"/>
        <value name="ROLE_INVALID" caption="Not valid" value="7"/>
      </value-group>
      <value-group name="TCPC_DCP1__SRCRES">
        <value name="RES_RPDEF" caption="Rp default only" value="0"/>
        <value name="RES_RP1P5" caption="Rp 1.5A and default" value="1"/>
        <value name="RES_RP3" caption="Rp 3.0A, 1.5A, and default" value="2"/>
      </value-group>
      <value-group name="TCPC_DCP1__VBUSMSRAL">
        <value name="0" caption="No VBUS voltage measurement nor VBUS alarms." value="0"/>
        <value name="1" caption="VBUS voltage measurement and VBUS alarms." value="1"/>
      </value-group>
      <value-group name="TCPC_DCP1__FRCDCH">
        <value name="0" caption="No force discharge implemented in TCPC." value="0"/>
        <value name="1" caption="Force discharge is implemented in the TCPC." value="1"/>
      </value-group>
      <value-group name="TCPC_DCP1__BLDDCH">
        <value name="0" caption="No bleed discharge implemented in TCPC." value="0"/>
        <value name="1" caption="Bleed discharge is implemented in the TCPC." value="1"/>
      </value-group>
      <value-group name="TCPC_DCP1__VBUSOVPR">
        <value name="0" caption="VBUS OVP is not reported by the TCPC." value="0"/>
        <value name="1" caption="VBUS OVP is reported by the TCPC." value="1"/>
      </value-group>
      <value-group name="TCPC_DCP1__VBUSOCPR">
        <value name="0" caption="VBUS OCP is not reported by the TCPC." value="0"/>
        <value name="1" caption="VBUS OCP is reported by the TCPC." value="1"/>
      </value-group>
      <value-group name="TCPC_DCP2__SKDSCDET">
        <value name="0" caption="VBUS_SINK_DISCONNECT_THRESHOLD not implemented (default: Use TCPC_PS.VBUS=0b to indicate a Sink disconnect)." value="0"/>
        <value name="1" caption="VBUS_SINK_DISCONNECT_THRESHOLD implemented." value="1"/>
      </value-group>
      <value-group name="TCPC_DCP2__WDTMR">
        <value name="0" caption="Enable Watchdog Timer not implemented." value="0"/>
        <value name="1" caption="Enable Watchdog Timer implemented." value="1"/>
      </value-group>
      <value-group name="TCPC_SIC__FOFVBUS">
        <value name="0" caption="Not present in TCPC." value="0"/>
        <value name="1" caption="Present in TCPC." value="1"/>
      </value-group>
      <value-group name="TCPC_SIC__VBUSEOCF">
        <value name="0" caption="Not present in TCPC." value="0"/>
        <value name="1" caption="Present in TCPC." value="1"/>
      </value-group>
      <value-group name="TCPC_SIC__VBUSEOVF">
        <value name="0" caption="Not present in TCPC." value="0"/>
        <value name="1" caption="Present in TCPC." value="1"/>
      </value-group>
      <value-group name="TCPC_SOC__CNROR">
        <value name="0" caption="Not present in TCPC." value="0"/>
        <value name="1" caption="Present in TCPC." value="1"/>
      </value-group>
      <value-group name="TCPC_SOC__CNXPR">
        <value name="0" caption="No connection." value="0"/>
        <value name="1" caption="Connection." value="1"/>
      </value-group>
      <value-group name="TCPC_SOC__MXCFGCTL">
        <value name="0" caption="Not present in TCPC." value="0"/>
        <value name="1" caption="Present in TCPC." value="1"/>
      </value-group>
      <value-group name="TCPC_SOC__ACI">
        <value name="0" caption="Not present in TCPC." value="0"/>
        <value name="1" caption="Present in TCPC." value="1"/>
      </value-group>
      <value-group name="TCPC_SOC__AAAI">
        <value name="0" caption="Not present in TCPC." value="0"/>
        <value name="1" caption="Present in TCPC." value="1"/>
      </value-group>
      <value-group name="TCPC_SOC__VBUSPM">
        <value name="0" caption="Not present in TCPC." value="0"/>
        <value name="1" caption="Present in TCPC." value="1"/>
      </value-group>
      <value-group name="TCPC_SOC__DBGAI">
        <value name="0" caption="Not present in TCPC." value="0"/>
        <value name="1" caption="Present in TCPC." value="1"/>
      </value-group>
      <value-group name="TCPC_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the TCPC. A software-triggered hardware reset of the TCPC interface is performed." value="1"/>
      </value-group>
      <value-group name="TCPC_CR__WAKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation." value="0x544343"/>
      </value-group>
      <value-group name="TCPC_SSR__CC_STATUS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Sets the corresponding bit in TCPC_CCS and the CC_ST bit in TCPC_AL." value="1"/>
      </value-group>
      <value-group name="TCPC_SSR__POWER_STATUS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Sets the corresponding bit in TCPC_PS and the PWR_ST bit in TCPC_AL." value="1"/>
      </value-group>
      <value-group name="TCPC_SSR__FAULT_STATUS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Sets the corresponding bit in TCPC_FS and the FLT_ST bit in TCPC_AL." value="1"/>
      </value-group>
      <value-group name="TCPC_CSR__CC_STATUS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the corresponding bit in TCPC_CCS." value="1"/>
      </value-group>
      <value-group name="TCPC_CSR__POWER_STATUS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the corresponding bit in TCPC_PS." value="1"/>
      </value-group>
      <value-group name="TCPC_SAR__ALERT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Sets the corresponding bit in TCPC_AL." value="1"/>
      </value-group>
      <value-group name="TCPC_UPC__TCIDCTSEL">
        <value name="THRESHOLD_0" caption="Type-C cell power down" value="0"/>
        <value name="THRESHOLD_2" caption="Type-C VRa Threshold" value="2"/>
        <value name="THRESHOLD_4" caption="Type-C VRd-USB Threshold" value="4"/>
        <value name="THRESHOLD_6" caption="Type-C VRd-1.5 Threshold, Type-C VRd Threshold" value="6"/>
      </value-group>
      <value-group name="TCPC_UPC__RDIPSEL">
        <value name="IP_OFF" caption="Type-C pull up current source Ip is off, Rd pull down is selected" value="0"/>
        <value name="IP_0P5" caption="Type-C pull up current source Ip is advertising 0.5A as VBUS sourcing capability" value="1"/>
      </value-group>
      <value-group name="TCPC_UPC__DMPDFD">
        <value name="0" caption="DM pull down is not forced to the inactive state by the TCPC." value="0"/>
        <value name="1" caption="DM pull down is forced to the inactive state by the TCPC." value="1"/>
      </value-group>
      <value-group name="TCPC_UPC__DMPDFE">
        <value name="0" caption="DM pull down is not forced to the active state by the TCPC." value="0"/>
        <value name="1" caption="DM pull down is forced to the active state by the TCPC for battery charging data contact detection." value="1"/>
      </value-group>
      <value-group name="TCPC_UPC__BCIDPSRCE">
        <value name="0" caption="Battery charging IDP current source is disabled." value="0"/>
        <value name="1" caption="Battery charging IDP current source is enabled for data contact detection." value="1"/>
      </value-group>
      <value-group name="TCPC_UPC__BCDETSEL">
        <value name="0" caption="Battery charging primary detection is selected." value="0"/>
        <value name="1" caption="Battery charging secondary detection is selected." value="1"/>
      </value-group>
      <value-group name="TCPC_UPC__BCVSRCE">
        <value name="0" caption="Battery charging VDP_SRC and VDM_SRC voltage sources are disabled." value="0"/>
        <value name="1" caption="Battery charging voltage source enable:" value="1"/>
      </value-group>
      <value-group name="TCPC_UPC__BCDETE">
        <value name="0" caption="Battery charging detection is disabled." value="0"/>
        <value name="1" caption="Battery charging detection is enabled." value="1"/>
      </value-group>
      <value-group name="TCPC_UPS__DP">
        <value name="0" caption="DP is low." value="0"/>
        <value name="1" caption="DP is high." value="1"/>
      </value-group>
      <value-group name="TCPC_UPS__DM">
        <value name="0" caption="DM is low." value="0"/>
        <value name="1" caption="DM is high." value="1"/>
      </value-group>
      <value-group name="TCPC_UPS__CHGDCP">
        <value name="0" caption="No charging port detected" value="0"/>
        <value name="1" caption="Charging port detected" value="1"/>
      </value-group>
      <value-group name="TCPC_UPS__CC1ID">
        <value name="0" caption="CC1 or ID comparator output is low. Voltage is below the selected TCPC_UPC.TCIDCTSEL threshold." value="0"/>
        <value name="1" caption="CC1 or ID comparator output is high. Voltage is above the selected TCPC_UPC.TCIDCTSEL threshold." value="1"/>
      </value-group>
      <value-group name="TCPC_UPS__CC2RDT">
        <value name="0" caption="CC2 or Rd Trim comparator output is low. Voltage is below the selected TCUPC.TCIDCTSEL threshold." value="0"/>
        <value name="1" caption="CC2 or Rd Trim comparator output is high. Voltage is above the selected TCUPC.TCIDCTSEL threshold." value="1"/>
      </value-group>
    </module>
    <module name="TDES" id="6150" version="803" caption="Triple Data Encryption Standard">
      <register-group name="TDES" caption="Triple Data Encryption Standard">
        <register name="TDES_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="START" caption="Start Processing" mask="0x1" values="TDES_CR__START"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x100" values="TDES_CR__SWRST"/>
          <bitfield name="UNLOCK" caption="Unlock Processing" mask="0x1000000" values="TDES_CR__UNLOCK"/>
        </register>
        <register name="TDES_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="CIPHER" caption="Processing Mode" mask="0x1" values="TDES_MR__CIPHER"/>
          <bitfield name="TDESMOD" caption="ALGORITHM Mode" mask="0x6" values="TDES_MR__TDESMOD"/>
          <bitfield name="KEYMOD" caption="Key Mode" mask="0x10" values="TDES_MR__KEYMOD"/>
          <bitfield name="PKWO" caption="Private Key Write Once" mask="0x40" values="TDES_MR__PKWO"/>
          <bitfield name="PKRS" caption="Private Key Internal Register Select" mask="0x80" values="TDES_MR__PKRS"/>
          <bitfield name="SMOD" caption="Start Mode" mask="0x300" values="TDES_MR__SMOD"/>
          <bitfield name="OPMOD" caption="Operating Mode" mask="0x3000" values="TDES_MR__OPMOD"/>
          <bitfield name="LOD" caption="Last Output Data Mode" mask="0x8000" values="TDES_MR__LOD"/>
          <bitfield name="CFBS" caption="Cipher Feedback Data Size" mask="0x30000" values="TDES_MR__CFBS"/>
          <bitfield name="TAMPCLR" caption="Tamper Pin Clear Key Enable" mask="0x80000000" values="TDES_MR__TAMPCLR"/>
        </register>
        <register name="TDES_IER" offset="0x10" rw="W" size="4" atomic-op="set:TDES_IMR" caption="Interrupt Enable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Enable" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Enable" mask="0x100"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Enable" mask="0x10000"/>
        </register>
        <register name="TDES_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:TDES_IMR" caption="Interrupt Disable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Disable" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Disable" mask="0x100"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Disable" mask="0x10000"/>
        </register>
        <register name="TDES_IMR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Mask" mask="0x1"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Mask" mask="0x100"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Mask" mask="0x10000"/>
        </register>
        <register name="TDES_ISR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="DATRDY" caption="Data Ready (cleared by setting TDES_CR.START or TDES_CR.SWRST, or by reading TDES_ODATARx)" mask="0x1" values="TDES_ISR__DATRDY"/>
          <bitfield name="URAD" caption="Unspecified Register Access Detection Status (cleared by setting TDES_CR.SWRST)" mask="0x100" values="TDES_ISR__URAD"/>
          <bitfield name="URAT" caption="Unspecified Register Access (cleared by setting TDES_CR.SWRST)" mask="0x3000" values="TDES_ISR__URAT"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Mask" mask="0x10000" values="TDES_ISR__SECE"/>
        </register>
        <register name="TDES_KEY1WR" offset="0x20" rw="W" size="4" count="2" caption="Key 1 Word Register x">
          <bitfield name="KEY1W" caption="Key 1 Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="TDES_KEY2WR" offset="0x28" rw="W" size="4" count="2" caption="Key 2 Word Register x">
          <bitfield name="KEY2W" caption="Key 2 Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="TDES_KEY3WR" offset="0x30" rw="W" size="4" count="2" caption="Key 3 Word Register x">
          <bitfield name="KEY3W" caption="Key 3 Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="TDES_IDATAR" offset="0x40" rw="W" size="4" count="2" caption="Input Data Register x">
          <bitfield name="IDATA" caption="Input Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="TDES_ODATAR" offset="0x50" rw="R" size="4" count="2" initval="0x00000000" caption="Output Data Register x">
          <bitfield name="ODATA" caption="Output Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="TDES_IVR" offset="0x60" rw="W" size="4" count="2" caption="Initialization Vector Register x">
          <bitfield name="IV" caption="Initialization Vector" mask="0xFFFFFFFF"/>
        </register>
        <register name="TDES_XTEA_RNDR" offset="0x70" rw="RW" size="4" initval="0x00000000" caption="XTEA Rounds Register">
          <bitfield name="XTEA_RNDS" caption="Number of Rounds" mask="0x3F"/>
        </register>
        <register name="TDES_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="TDES_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="TDES_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="TDES_WPMR__WPCREN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="TDES_WPMR__FIRSTE"/>
          <bitfield name="ACTION" caption="Action on Abnormal Event Detection" mask="0xE0" values="TDES_WPMR__ACTION"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="TDES_WPMR__WPKEY"/>
        </register>
        <register name="TDES_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="TDES_WPSR__WPVS"/>
          <bitfield name="CGD" caption="Clock Glitch Detected (cleared on read)" mask="0x2" values="TDES_WPSR__CGD"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="TDES_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="TDES_WPSR__SWE"/>
          <bitfield name="PKRPVS" caption="Private Key Register Protection Violation Status (cleared on read)" mask="0x10" values="TDES_WPSR__PKRPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source (cleared on read)" mask="0xFFFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0xF000000" values="TDES_WPSR__SWETYP"/>
          <bitfield name="ECLASS" caption="Software Error Class (cleared on read)" mask="0x80000000" values="TDES_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group name="TDES_CR__START">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Starts Manual encryption/decryption process." value="1"/>
      </value-group>
      <value-group name="TDES_CR__SWRST">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Resets the TDES. A software-triggered reset of the TDES interface is performed." value="1"/>
      </value-group>
      <value-group name="TDES_CR__UNLOCK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Unlocks the processing in case of abnormal event detection if TDES_WPMR.ACTION &gt; 0." value="1"/>
      </value-group>
      <value-group name="TDES_MR__CIPHER">
        <value name="DECRYPT" caption="Decrypts data." value="0"/>
        <value name="ENCRYPT" caption="Encrypts data." value="1"/>
      </value-group>
      <value-group name="TDES_MR__TDESMOD">
        <value name="SINGLE_DES" caption="Single DES processing using TDES_KEY1WRy." value="0"/>
        <value name="TRIPLE_DES" caption="Triple DES processing using TDES_KEY1WRy, TDES_KEY2WRy and TDES_KEY3WRy." value="1"/>
        <value name="XTEA" caption="XTEA processing using TDES_KEY1WRy and TDES_KEY2WRy." value="2"/>
      </value-group>
      <value-group name="TDES_MR__KEYMOD">
        <value name="0" caption="Three-key algorithm is selected." value="0"/>
        <value name="1" caption="Two-key algorithm is selected. There is no need to write TDES_KEY3WRy (or Private Key internal registers with more than 128 bits)." value="1"/>
      </value-group>
      <value-group name="TDES_MR__PKWO">
        <value name="0" caption="The Private Key internal registers can be written multiple times through the Private Key bus." value="0"/>
        <value name="1" caption="The Private Key internal registers can be written only once through the Private Key bus until hardware reset." value="1"/>
      </value-group>
      <value-group name="TDES_MR__PKRS">
        <value name="0" caption="The keys used by the TDES are in the TDES_KEY1WRy, TDES_KEY2WRy and TDES_KEY3WRy registers." value="0"/>
        <value name="1" caption="The keys used by the TDES are the in the Private Key internal registers written through the Private Key bus." value="1"/>
      </value-group>
      <value-group name="TDES_MR__SMOD">
        <value name="MANUAL_START" caption="Manual Mode" value="0"/>
        <value name="AUTO_START" caption="Auto Mode" value="1"/>
        <value name="IDATAR0_START" caption="TDES_IDATAR0 accesses only Auto mode" value="2"/>
      </value-group>
      <value-group name="TDES_MR__OPMOD">
        <value name="ECB" caption="Electronic Code Book mode" value="0"/>
        <value name="CBC" caption="Cipher Block Chaining mode" value="1"/>
        <value name="OFB" caption="Output Feedback mode" value="2"/>
        <value name="CFB" caption="Cipher Feedback mode" value="3"/>
      </value-group>
      <value-group name="TDES_MR__LOD">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="The DATRDY flag is cleared when at least one of the TDES_IDATARx is written." value="1"/>
      </value-group>
      <value-group name="TDES_MR__CFBS">
        <value name="SIZE_64BIT" caption="64-bit" value="0"/>
        <value name="SIZE_32BIT" caption="32-bit" value="1"/>
        <value name="SIZE_16BIT" caption="16-bit" value="2"/>
        <value name="SIZE_8BIT" caption="8-bit" value="3"/>
      </value-group>
      <value-group name="TDES_MR__TAMPCLR">
        <value name="0" caption="A tamper detection event has no effect on TDES_KEYxWRy." value="0"/>
        <value name="1" caption="A tamper detection event immediately clears TDES_KEYxWRy." value="1"/>
      </value-group>
      <value-group name="TDES_ISR__DATRDY">
        <value name="0" caption="Output data is not valid." value="0"/>
        <value name="1" caption="Encryption or decryption process is completed." value="1"/>
      </value-group>
      <value-group name="TDES_ISR__URAD">
        <value name="0" caption="No unspecified register access has been detected since the last write of TDES_CR.SWRST." value="0"/>
        <value name="1" caption="At least one unspecified register access has been detected since the last write of TDES_CR.SWRST." value="1"/>
      </value-group>
      <value-group name="TDES_ISR__URAT">
        <value name="IDR_WR_PROCESSING" caption="TDES_IDATAR written during data processing when SMOD = 0x2 mode." value="0"/>
        <value name="ODR_RD_PROCESSING" caption="TDES_ODATAR read during data processing." value="1"/>
        <value name="MR_WR_PROCESSING" caption="TDES_MR written during data processing." value="2"/>
        <value name="WOR_RD_ACCESS" caption="Write-only register read access." value="3"/>
      </value-group>
      <value-group name="TDES_ISR__SECE">
        <value name="0" caption="There is no security report in TDES_WPSR." value="0"/>
        <value name="1" caption="One security flag is set in TDES_WPSR." value="1"/>
      </value-group>
      <value-group name="TDES_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x444553 (&quot;DES&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x444553 (&quot;DES&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TDES_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x444553 (&quot;DES&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x444553 (&quot;DES&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TDES_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to0x444553 (&quot;DES&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x444553 (&quot;DES&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TDES_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in TDES_WPSR.WPVSRC and the last software control error type is reported in TDES_WPSR.SWETYP. The TDES_ISR.SECE flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in TDES_WPSR.WPVSRC and only the first software control error type is reported in TDES_WPSR.SWETYP. The TDES_ISR.SECE flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="TDES_WPMR__ACTION">
        <value name="REPORT_ONLY" caption="No action (stop or clear key) is performed when one of PKRPVS, WPVS, CGD, SEQE, or SWE flags are set." value="0"/>
        <value name="LOCK_PKRPVS_WPVS_SWE" caption="If a processing is in progress when the TDES_WPSR.PKRPVS/WPVS/SWE event detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued." value="1"/>
        <value name="LOCK_CGD_SEQE" caption="If a processing is in progress when the TDES_WPSR.CGD/SEQE event detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued." value="2"/>
        <value name="LOCK_ANY_EV" caption="If a processing is in progress when the TDES_WPSR.PKRPVS/WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued." value="3"/>
        <value name="CLEAR_PKRPVS_WPVS_SWE" caption="If a processing is in progress when the TDES_WPSR.PKRPVS/WPVS/SWE events detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued. Moreover, TDES_KEYxWRy are immediately cleared." value="4"/>
        <value name="CLEAR_CGD_SEQE" caption="If a processing is in progress when the TDES_WPSR.CGD/SEQE events detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued. Moreover, TDES_KEYxWRy are immediately cleared." value="5"/>
        <value name="CLEAR_ANY_EV" caption="If a processing is in progress when the TDES_WPSR.PKRPVS/WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a TDES_CR.UNLOCK command is issued. Moreover, TDES_KEYxWRy are immediately cleared." value="6"/>
      </value-group>
      <value-group name="TDES_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0." value="0x444553"/>
      </value-group>
      <value-group name="TDES_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of TDES_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of TDES_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="TDES_WPSR__CGD">
        <value name="0" caption="The clock monitoring circuitry has not been corrupted since the last read of TDES_WPSR. Under normal operating conditions, this bit is always cleared." value="0"/>
        <value name="1" caption="The clock monitoring circuitry has been corrupted since the last read of TDES_WPSR. This flag is set in case of abnormal clock signal waveform (glitch)." value="1"/>
      </value-group>
      <value-group name="TDES_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of TDES_WPSR." value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of TDES_WPSR. This flag is set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="TDES_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of TDES_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of TDES_WPSR. The field SWETYP details the type of software error; the associated incorrect software access is reported in the field WPVSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="TDES_WPSR__PKRPVS">
        <value name="0" caption="No Private Key internal register access violation has occurred since the last read of TDES_WPSR." value="0"/>
        <value name="1" caption="A Private Key internal register access violation has occurred since the last read of TDES_WPSR." value="1"/>
      </value-group>
      <value-group name="TDES_WPSR__SWETYP">
        <value name="READ_WO" caption="A write-only register has been read (Warning)." value="0"/>
        <value name="WRITE_RO" caption="TDES is enabled and a write access has been performed on a read-only register (Warning)." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address (Warning)." value="2"/>
        <value name="CTRL_START" caption="Abnormal use of TDES_CR.START command when DMA access is configured." value="3"/>
        <value name="WEIRD_ACTION" caption="A key write, init value write, output data read, Mode register write, Private Key bus access or XTEA round register has been performed while a current processing is in progress (abnormal)." value="4"/>
        <value name="INCOMPLETE_KEY" caption="A tentative of start is required while the keys are not fully loaded into TDES_KEYxWRy." value="5"/>
      </value-group>
      <value-group name="TDES_WPSR__ECLASS">
        <value name="WARNING" caption="An abnormal access that does not affect system functionality." value="0x0"/>
        <value name="ERROR" caption="An access is performed into key, input data, control registers while the TDES is performing an encryption/decryption or a start is request by software or DMA while the key is not fully configured." value="0x1"/>
      </value-group>
    </module>
    <module name="TRNG" id="6334" version="305" caption="True Random Number Generator">
      <register-group name="TRNG" caption="True Random Number Generator">
        <register name="TRNG_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="ENABLE" caption="Enable TRNG to Provide Random Values" mask="0x1" values="TRNG_CR__ENABLE"/>
          <bitfield name="WAKEY" caption="Register Write Access Key" mask="0xFFFFFF00" values="TRNG_CR__WAKEY"/>
        </register>
        <register name="TRNG_MR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Mode Register">
          <bitfield name="HALFR" caption="Half Rate Enable" mask="0x1" values="TRNG_MR__HALFR"/>
        </register>
        <register name="TRNG_PKBCR" offset="0x8" rw="W" size="4" caption="Private Key Bus Control Register">
          <bitfield name="KID" caption="Key ID" mask="0x1" values="TRNG_PKBCR__KID"/>
          <bitfield name="KSLAVE" caption="Key Bus Slave" mask="0x30" values="TRNG_PKBCR__KSLAVE"/>
          <bitfield name="KLENGTH" caption="Key Length" mask="0xFF00"/>
          <bitfield name="WAKEY" caption="Register Write Access Key" mask="0xFFFF0000" values="TRNG_PKBCR__WAKEY"/>
        </register>
        <register name="TRNG_IER" offset="0x10" rw="W" size="4" atomic-op="set:TRNG_IMR" caption="Interrupt Enable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Enable" mask="0x1" values="TRNG_IER__DATRDY"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Enable" mask="0x2" values="TRNG_IER__SECE"/>
          <bitfield name="EOTPKB" caption="End Of Transfer on Private Key Bus Interrupt Enable" mask="0x4" values="TRNG_IER__EOTPKB"/>
        </register>
        <register name="TRNG_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:TRNG_IMR" caption="Interrupt Disable Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Disable" mask="0x1" values="TRNG_IDR__DATRDY"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Disable" mask="0x2" values="TRNG_IDR__SECE"/>
          <bitfield name="EOTPKB" caption="End Of Transfer on Private Key Bus Interrupt Disable" mask="0x4" values="TRNG_IDR__EOTPKB"/>
        </register>
        <register name="TRNG_IMR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="DATRDY" caption="Data Ready Interrupt Mask" mask="0x1" values="TRNG_IMR__DATRDY"/>
          <bitfield name="SECE" caption="Security and/or Safety Event Interrupt Mask" mask="0x2" values="TRNG_IMR__SECE"/>
          <bitfield name="EOTPKB" caption="End Of Transfer on Private Key Bus Interrupt Mask" mask="0x4" values="TRNG_IMR__EOTPKB"/>
        </register>
        <register name="TRNG_ISR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="DATRDY" caption="Data Ready (cleared on read)" mask="0x1" values="TRNG_ISR__DATRDY"/>
          <bitfield name="SECE" caption="Security and/or Safety Event (cleared on read)" mask="0x2" values="TRNG_ISR__SECE"/>
          <bitfield name="EOTPKB" caption="End Of Transfer on Private Key Bus (cleared on read)" mask="0x4" values="TRNG_ISR__EOTPKB"/>
        </register>
        <register name="TRNG_ODATA" offset="0x50" rw="R" size="4" initval="0x00000000" caption="Output Data Register">
          <bitfield name="ODATA" caption="Output Data" mask="0xFFFFFFFF"/>
        </register>
        <register name="TRNG_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="TRNG_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interrupt Enable" mask="0x2" values="TRNG_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="TRNG_WPMR__WPCREN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="TRNG_WPMR__FIRSTE"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="TRNG_WPMR__WPKEY"/>
        </register>
        <register name="TRNG_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="TRNG_WPSR__WPVS"/>
          <bitfield name="CGD" caption="Clock Glitch Detected (cleared on read)" mask="0x2" values="TRNG_WPSR__CGD"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="TRNG_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="TRNG_WPSR__SWE"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source (cleared on read)" mask="0xFFFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0xF000000" values="TRNG_WPSR__SWETYP"/>
          <bitfield name="ECLASS" caption="Software Error Class (cleared on read)" mask="0x80000000" values="TRNG_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group name="TRNG_CR__ENABLE">
        <value name="0" caption="Disables the TRNG if 0x524E47 (&quot;RNG&quot; in ASCII) is written in WAKEY field at the same time." value="0"/>
        <value name="1" caption="Enables the TRNG if 0x524E47 (&quot;RNG&quot; in ASCII) is written in WAKEY field at the same time." value="1"/>
      </value-group>
      <value-group name="TRNG_CR__WAKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation." value="0x524E47"/>
      </value-group>
      <value-group name="TRNG_MR__HALFR">
        <value name="0" caption="Maximum stream rate provided." value="0"/>
        <value name="1" caption="Half maximum stream rate provided if the peripheral clock frequency is above 100 MHz." value="1"/>
      </value-group>
      <value-group name="TRNG_PKBCR__KID">
        <value name="SECURE_KEY" caption="TrustZone Secure Key access." value="0x0"/>
        <value name="NOT_SECURE_KEY" caption="TrustZone Not Secure Key access." value="0x1"/>
      </value-group>
      <value-group name="TRNG_PKBCR__KSLAVE">
        <value name="TDES_ID" caption="TDES" value="0"/>
        <value name="AES_ID" caption="AES" value="1"/>
        <value name="TZAESB_ID" caption="TZAESB" value="2"/>
        <value name="OTPC_ID" caption="OTPC" value="3"/>
      </value-group>
      <value-group name="TRNG_PKBCR__WAKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation." value="0x524B"/>
      </value-group>
      <value-group name="TRNG_IER__DATRDY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="TRNG_IER__SECE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="TRNG_IER__EOTPKB">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="TRNG_IDR__DATRDY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="TRNG_IDR__SECE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="TRNG_IDR__EOTPKB">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding interrupt." value="1"/>
      </value-group>
      <value-group name="TRNG_IMR__DATRDY">
        <value name="0" caption="The corresponding interrupt is not enabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="TRNG_IMR__SECE">
        <value name="0" caption="The corresponding interrupt is not enabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled" value="1"/>
      </value-group>
      <value-group name="TRNG_IMR__EOTPKB">
        <value name="0" caption="The corresponding interrupt is not enabled." value="0"/>
        <value name="1" caption="The corresponding interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="TRNG_ISR__DATRDY">
        <value name="0" caption="Output data is not valid or TRNG is disabled." value="0"/>
        <value name="1" caption="New random value is completed since the last read of TRNG_ODATA." value="1"/>
      </value-group>
      <value-group name="TRNG_ISR__SECE">
        <value name="0" caption="No security or safety event occurred." value="0"/>
        <value name="1" caption="One or more safety or security event occurred since the last read of TRNG_ISR. For details on the event, see TRNG Write Protection Status Register." value="1"/>
      </value-group>
      <value-group name="TRNG_ISR__EOTPKB">
        <value name="0" caption="No private key bus transfer has ended since the last read of the Interrupt Status Register." value="0"/>
        <value name="1" caption="The private key bus transfer has ended." value="1"/>
      </value-group>
      <value-group name="TRNG_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x524E47 (&quot;RNG&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection if WPKEY corresponds to 0x524E47 (&quot;RNG&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TRNG_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x524E47 (&quot;RNG&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x524E47 (&quot;RNG&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TRNG_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x524E47 (&quot;RNG&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x524E47 (&quot;RNG&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TRNG_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in TRNG_WPSR.WPVSRC and the last software control error type is reported in TRNG_WPSR.SWETYP. The TRNG_ISR.SECE flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in TRNG_WPSR.WPVSRC and only the first software control error type is reported in TRNG_WPSR.SWETYP. The TRNG_ISR.SECE flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="TRNG_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0." value="0x524E47"/>
      </value-group>
      <value-group name="TRNG_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of TRNG_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of TRNG_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="TRNG_WPSR__CGD">
        <value name="0" caption="The clock monitoring circuitry has not been corrupted since the last read of TRNG_WPSR. Under normal operating conditions, this bit is always cleared." value="0"/>
        <value name="1" caption="The clock monitoring circuitry has been corrupted since the last read of TRNG_WPSR. This flag is set in case of abnormal clock signal waveform (glitch)." value="1"/>
      </value-group>
      <value-group name="TRNG_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of TRNG_WPSR." value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of TRNG_WPSR. This flag is set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="TRNG_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of TRNG_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of TRNG_WPSR. The field SWETYP details the type of software error; the associated incorrect software access is reported in the field WPVSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="TRNG_WPSR__SWETYP">
        <value name="READ_WO" caption="TRNG is enabled and a write-only register has been read (Warning)." value="0"/>
        <value name="WRITE_RO" caption="TRNG is enabled and a write access has been performed on a read-only register (Warning)." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address." value="2"/>
        <value name="TRNG_DIS" caption="The TRNG_ODATA register was read when TRNG was disabled or TRNG used for private key bus transfer (Error)." value="3"/>
        <value name="PKB_BUSY" caption="A write access to TRNG_PKBCR has been attempted during a private key bus transfer (Error)." value="4"/>
      </value-group>
      <value-group name="TRNG_WPSR__ECLASS">
        <value name="WARNING" caption="An abnormal access that does not affect system functionality." value="0x0"/>
        <value name="ERROR" caption="Reading TRNG_ODATA when TRNG was disabled or TRNG used for private key bus transfer. TRNG does not provide a random value. Writing to TRNG_PKBCR while a private key bus transfer is ongoing does not launch a new private key bus transfer." value="0x1"/>
      </value-group>
    </module>
    <module name="TZAESB" id="04676" version="0" caption="TrustZone Advanced Encryption Standard Bridge">
      <register-group name="TZAESB" caption="TrustZone Advanced Encryption Standard Bridge">
        <register name="TZAESB_CR" offset="0x0" rw="W" size="4" caption="Control Register">
          <bitfield name="START" caption="Start Processing" mask="0x1" values="TZAESB_CR__START"/>
          <bitfield name="SWRST" caption="Software Reset" mask="0x100" values="TZAESB_CR__SWRST"/>
          <bitfield name="UNLOCK" caption="Unlock Processing" mask="0x1000000" values="TZAESB_CR__UNLOCK"/>
        </register>
        <register name="TZAESB_MR" offset="0x4" rw="RW" size="4" initval="0x00000004" caption="Mode Register">
          <bitfield name="PROCDLY" caption="Processing Delay" mask="0xF0"/>
          <bitfield name="OPMOD" caption="Operating Mode" mask="0x7000" values="TZAESB_MR__OPMOD"/>
          <bitfield name="CKEY" caption="Key" mask="0xF00000" values="TZAESB_MR__CKEY"/>
          <bitfield name="TAMPCLR" caption="Tamper Clear Enable" mask="0x80000000" values="TZAESB_MR__TAMPCLR"/>
        </register>
        <register name="TZAESB_IER" offset="0x10" rw="W" size="4" atomic-op="set:TZAESB_IMR" caption="Interrupt Enable Register">
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Enable" mask="0x100"/>
          <bitfield name="SECE" caption="Security and/or Safety Event" mask="0x80000"/>
        </register>
        <register name="TZAESB_IDR" offset="0x14" rw="W" size="4" atomic-op="clear:TZAESB_IMR" caption="Interrupt Disable Register">
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Disable" mask="0x100"/>
          <bitfield name="SECE" caption="Security and/or Safety Event" mask="0x80000"/>
        </register>
        <register name="TZAESB_IMR" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Interrupt Mask Register">
          <bitfield name="URAD" caption="Unspecified Register Access Detection Interrupt Mask" mask="0x100"/>
          <bitfield name="SECE" caption="Security and/or Safety Event" mask="0x80000"/>
        </register>
        <register name="TZAESB_ISR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="URAD" caption="Unspecified Register Access Detection Status" mask="0x100" values="TZAESB_ISR__URAD"/>
          <bitfield name="URAT" caption="Unspecified Register Access" mask="0xF000" values="TZAESB_ISR__URAT"/>
          <bitfield name="SECE" caption="Security and/or Safety Event" mask="0x80000" values="TZAESB_ISR__SECE"/>
        </register>
        <register name="TZAESB_KEYWR" offset="0x20" rw="W" size="4" count="4" caption="Key Word Register x">
          <bitfield name="KEYW" caption="Key Word" mask="0xFFFFFFFF"/>
        </register>
        <register name="TZAESB_IVR" offset="0x60" rw="W" size="4" count="4" caption="Initialization Vector Register x">
          <bitfield name="IV" caption="Initialization Vector" mask="0xFFFFFFFF"/>
        </register>
        <register name="TZAESB_EMR" offset="0xB0" rw="RW" size="4" initval="0x00000000" caption="Extended Mode Register">
          <bitfield name="PKWO" caption="Private Key Write Once" mask="0x40" values="TZAESB_EMR__PKWO"/>
          <bitfield name="PKRS" caption="Private Key Internal Register Select" mask="0x80" values="TZAESB_EMR__PKRS"/>
        </register>
        <register name="TZAESB_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Configuration Enable" mask="0x1" values="TZAESB_WPMR__WPEN"/>
          <bitfield name="WPITEN" caption="Write Protection Interruption Enable" mask="0x2" values="TZAESB_WPMR__WPITEN"/>
          <bitfield name="WPCREN" caption="Write Protection Control Enable" mask="0x4" values="TZAESB_WPMR__WPCREN"/>
          <bitfield name="FIRSTE" caption="First Error Report Enable" mask="0x10" values="TZAESB_WPMR__FIRSTE"/>
          <bitfield name="ACTION" caption="Action on Abnormal Event Detection" mask="0xE0" values="TZAESB_WPMR__ACTION"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="TZAESB_WPMR__WPKEY"/>
        </register>
        <register name="TZAESB_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status (cleared on read)" mask="0x1" values="TZAESB_WPSR__WPVS"/>
          <bitfield name="CGD" caption="Clock Glitch Detected (cleared on read)" mask="0x2" values="TZAESB_WPSR__CGD"/>
          <bitfield name="SEQE" caption="Internal Sequencer Error (cleared on read)" mask="0x4" values="TZAESB_WPSR__SEQE"/>
          <bitfield name="SWE" caption="Software Control Error (cleared on read)" mask="0x8" values="TZAESB_WPSR__SWE"/>
          <bitfield name="PKRPVS" caption="Private Key Internal Register Protection Violation Status (cleared on read)" mask="0x10" values="TZAESB_WPSR__PKRPVS"/>
          <bitfield name="WPVSRC" caption="Write Protection Violation Source" mask="0xFF00"/>
          <bitfield name="SWETYP" caption="Software Error Type (cleared on read)" mask="0xF000000" values="TZAESB_WPSR__SWETYP"/>
          <bitfield name="ECLASS" caption="Software Error Class (cleared on read)" mask="0x80000000" values="TZAESB_WPSR__ECLASS"/>
        </register>
      </register-group>
      <value-group name="TZAESB_CR__START">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Starts manual encryption/decryption process." value="1"/>
      </value-group>
      <value-group name="TZAESB_CR__SWRST">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Resets the TZAESB. A software triggered hardware reset of the TZAESB interface is performed." value="1"/>
      </value-group>
      <value-group name="TZAESB_CR__UNLOCK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Unlocks the processing in case of abnormal event detection if TZAESB_WPMR.ACTION &gt; 0." value="1"/>
      </value-group>
      <value-group name="TZAESB_MR__OPMOD">
        <value name="CTR" caption="Counter mode (16-bit internal counter)" value="0x4"/>
      </value-group>
      <value-group name="TZAESB_MR__CKEY">
        <value name="PASSWD" caption="Must be written with 0xE the first time that TZAESB_MR is programmed. For subsequent programming of TZAESB_MR, any value can be written, including that of 0xE. Always reads as 0." value="0xE"/>
      </value-group>
      <value-group name="TZAESB_MR__TAMPCLR">
        <value name="0" caption="A tamper detection event has no effect on the TZAESB_KEYWRx key." value="0"/>
        <value name="1" caption="A tamper detection event immediately clears the TZAESB_KEYWRx key." value="1"/>
      </value-group>
      <value-group name="TZAESB_ISR__URAD">
        <value name="0" caption="No unspecified register access has been detected since the last SWRST." value="0"/>
        <value name="1" caption="At least one unspecified register access has been detected since the last SWRST." value="1"/>
      </value-group>
      <value-group name="TZAESB_ISR__URAT">
        <value name="IDR_WR_PROCESSING" caption="Input Data register written during the data processing" value="0x0"/>
        <value name="ODR_RD_PROCESSING" caption="Output Data register read during the data processing" value="0x1"/>
        <value name="MR_WR_PROCESSING" caption="Mode register written during the data processing" value="0x2"/>
        <value name="ODR_RD_SUBKGEN" caption="Output Data register read during the sub-keys generation" value="0x3"/>
        <value name="MR_WR_SUBKGEN" caption="Mode register written during the sub-keys generation" value="0x4"/>
        <value name="WOR_RD_ACCESS" caption="Write-only register read access" value="0x5"/>
      </value-group>
      <value-group name="TZAESB_ISR__SECE">
        <value name="0" caption="There is no security report in TZAESB_WPSR." value="0"/>
        <value name="1" caption="One security flag is set in TZAESB_WPSR." value="1"/>
      </value-group>
      <value-group name="TZAESB_EMR__PKWO">
        <value name="0" caption="The Private Key internal registers can be written multiple times through the Private Key bus." value="0"/>
        <value name="1" caption="The Private Key internal registers can be written only once through the Private Key bus until hardware reset." value="1"/>
      </value-group>
      <value-group name="TZAESB_EMR__PKRS">
        <value name="0" caption="The key used by the TZAESB is in the TZAESB_KEYWRx." value="0"/>
        <value name="1" caption="The key used by the TZAESB is in the Private Key internal registers written through the Private Key bus." value="1"/>
      </value-group>
      <value-group name="TZAESB_WPMR__WPEN">
        <value name="0" caption="Disables the write protection on configuration registers if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on configuration registers if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TZAESB_WPMR__WPITEN">
        <value name="0" caption="Disables the write protection on interrupt registers if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on interrupt registers if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TZAESB_WPMR__WPCREN">
        <value name="0" caption="Disables the write protection on control register if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection on control register if WPKEY corresponds to 0x414553 (&quot;AES&quot; in ASCII)." value="1"/>
      </value-group>
      <value-group name="TZAESB_WPMR__FIRSTE">
        <value name="0" caption="The last write protection violation source is reported in TZAESB_WPSR.WPVSRC and the last software control error type is reported in TZAESB_WPSR.SWETYP. The TZAESB_ISR.SECE flag is set at the first error occurrence within a series." value="0"/>
        <value name="1" caption="Only the first write protection violation source is reported in TZAESB_WPSR.WPVSRC and only the first software control error type is reported in TZAESB_WPSR.SWETYP. The TZAESB_ISR.SECE flag is set at the first error occurrence within a series." value="1"/>
      </value-group>
      <value-group name="TZAESB_WPMR__ACTION">
        <value name="REPORT_ONLY" caption="No action (stop or clear key) is performed when one of PKRPVS, WPVS, CGD, SEQE, or SWE flags is set." value="0"/>
        <value name="LOCK_PKRPVS_WPVS_SWE" caption="If a processing is in progress when the TZAESB_WPSR.PKRPVS/WPVS/SWE event detection occurs, the current processing is ended normally but no other processing is started while a TZAESB_CR.UNLOCK command is issued." value="1"/>
        <value name="LOCK_CGD_SEQE" caption="If a processing is in progress when the TZAESB_WPSR.CGD/SEQE event detection occurs, the current processing is ended normally but no other processing is started while a TZAESB_CR.UNLOCK command is issued." value="2"/>
        <value name="LOCK_ANY_EV" caption="If a processing is in progress when the TZAESB_WPSR.PKRPVS/WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a TZAESB_CR.UNLOCK command is issued." value="3"/>
        <value name="CLEAR_PKRPVS_WPVS_SWE" caption="If a processing is in progress when the TZAESB_WPSR.PKRPVS/WPVS/SWE events detection occurs, the current processing is ended normally but no other processing is started while a TZAESB_CR.UNLOCK command is issued. Moreover, the TZAESB_KEYWRx key is immediately cleared." value="4"/>
        <value name="CLEAR_CGD_SEQE" caption="If a processing is in progress when the TZAESB_WPSR.CGD/SEQE events detection occurs, the current processing is ended normally but no other processing is started while a TZAESB_CR.UNLOCK command is issued. Moreover, the TZAESB_KEYWRx key is immediately cleared." value="5"/>
        <value name="CLEAR_ANY_EV" caption="If a processing is in progress when the TZAESB_WPSR.PKRPVS/WPVS/CGD/SEQE/SWE events detection occurs, the current processing is ended normally but no other processing is started while a TZAESB_CR.UNLOCK command is issued. Moreover, the TZAESB_KEYWRx key is immediately cleared." value="6"/>
      </value-group>
      <value-group name="TZAESB_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN, WPITEN and WPCREN bits. Always reads as 0." value="0x414553"/>
      </value-group>
      <value-group name="TZAESB_WPSR__WPVS">
        <value name="0" caption="No write protect violation has occurred since the last read of TZAESB_WPSR." value="0"/>
        <value name="1" caption="A write protect violation has occurred since the last read of TZAESB_WPSR. The address offset of the violated register is reported into field WPVSRC." value="1"/>
      </value-group>
      <value-group name="TZAESB_WPSR__CGD">
        <value name="0" caption="No clock glitch has occurred since the last read of TZAESB_WPSR. Under normal operating conditions, this bit is always cleared." value="0"/>
        <value name="1" caption="A clock glitch has occurred since the last read of TZAESB_WPSR. This flag can only be set in case of an abnormal clock signal waveform (glitch)." value="1"/>
      </value-group>
      <value-group name="TZAESB_WPSR__SEQE">
        <value name="0" caption="No peripheral internal sequencer error has occurred since the last read of TZAESB_WPSR." value="0"/>
        <value name="1" caption="A peripheral internal sequencer error has occurred since the last read of TZAESB_WPSR. This flag can only be set under abnormal operating conditions." value="1"/>
      </value-group>
      <value-group name="TZAESB_WPSR__SWE">
        <value name="0" caption="No software error has occurred since the last read of TZAESB_WPSR." value="0"/>
        <value name="1" caption="A software error has occurred since the last read of TZAESB_WPSR. The field SWETYP details the type of software error; the associated incorrect software access is reported in the field WPVSRC (if WPVS=0)." value="1"/>
      </value-group>
      <value-group name="TZAESB_WPSR__PKRPVS">
        <value name="0" caption="No Private Key internal register access violation has occurred since the last read of TZAESB_WPSR." value="0"/>
        <value name="1" caption="A Private Key internal register access violation has occurred since the last read of TZAESB_WPSR." value="1"/>
      </value-group>
      <value-group name="TZAESB_WPSR__SWETYP">
        <value name="READ_WO" caption="A write-only register has been read (Warning)." value="0"/>
        <value name="WRITE_RO" caption="TZAESB is enabled and a write access has been performed on a read-only register (Warning)." value="1"/>
        <value name="UNDEF_RW" caption="Access to an undefined address (Warning)." value="2"/>
        <value name="CTRL_START" caption="Abnormal use of TZAESB_CR.START command when DMA access is configured." value="3"/>
        <value name="WEIRD_ACTION" caption="A Private Key bus access, key write, init value write, output data read or TZAESB_MR and TZAESB_EMR write has been performed while a process is in progress (abnormal)." value="4"/>
        <value name="INCOMPLETE_KEY" caption="A tentative of start is required while the key is not fully loaded into the TZAESB_KEYWRx registers." value="5"/>
      </value-group>
      <value-group name="TZAESB_WPSR__ECLASS">
        <value name="WARNING" caption="An abnormal access that does not affect system functionality" value="0"/>
        <value name="ERROR" caption="An access is performed into key, input data, control registers while the TZAESB is performing an encryption/decryption or a start is request by software or DMA while the key is not fully configured." value="1"/>
      </value-group>
    </module>
    <module name="TZAESBASC" id="44145" version="101" caption="AES Bridge Address Space Controller">
      <register-group name="TZAESBASC_RID" size="0x08">
        <register name="TZAESBASC_RBAR" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Region Base Address ">
          <bitfield name="BASE" caption="Region Base Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="TZAESBASC_RTAR" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Region Top Address ">
          <bitfield name="TOP" caption="Region Top Address" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <register-group name="TZAESBASC" caption="AES Bridge Address Space Controller">
        <register-group name="TZAESBASC_RID" name-in-module="TZAESBASC_RID" offset="0x00" size="0x08" count="8"/>
        <register name="TZAESBASC_RSECR" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="Region Security">
          <bitfield name="SEC0" caption="Region 0 Security" mask="0x1" values="TZAESBASC_RSECR__SEC"/>
          <bitfield name="SEC1" caption="Region 1 Security" mask="0x2" values="TZAESBASC_RSECR__SEC"/>
          <bitfield name="SEC2" caption="Region 2 Security" mask="0x4" values="TZAESBASC_RSECR__SEC"/>
          <bitfield name="SEC3" caption="Region 3 Security" mask="0x8" values="TZAESBASC_RSECR__SEC"/>
          <bitfield name="SEC4" caption="Region 4 Security" mask="0x10" values="TZAESBASC_RSECR__SEC"/>
          <bitfield name="SEC5" caption="Region 5 Security" mask="0x20" values="TZAESBASC_RSECR__SEC"/>
          <bitfield name="SEC6" caption="Region 6 Security" mask="0x40" values="TZAESBASC_RSECR__SEC"/>
          <bitfield name="SEC7" caption="Region 7 Security" mask="0x80" values="TZAESBASC_RSECR__SEC"/>
        </register>
        <register name="TZAESBASC_RER" offset="0x84" rw="W" size="4" caption="Region Enable">
          <bitfield name="EN0" caption="Region 0 Enable" mask="0x1" values="TZAESBASC_RER__EN"/>
          <bitfield name="EN1" caption="Region 1 Enable" mask="0x2" values="TZAESBASC_RER__EN"/>
          <bitfield name="EN2" caption="Region 2 Enable" mask="0x4" values="TZAESBASC_RER__EN"/>
          <bitfield name="EN3" caption="Region 3 Enable" mask="0x8" values="TZAESBASC_RER__EN"/>
          <bitfield name="EN4" caption="Region 4 Enable" mask="0x10" values="TZAESBASC_RER__EN"/>
          <bitfield name="EN5" caption="Region 5 Enable" mask="0x20" values="TZAESBASC_RER__EN"/>
          <bitfield name="EN6" caption="Region 6 Enable" mask="0x40" values="TZAESBASC_RER__EN"/>
          <bitfield name="EN7" caption="Region 7 Enable" mask="0x80" values="TZAESBASC_RER__EN"/>
        </register>
        <register name="TZAESBASC_RDR" offset="0x88" rw="W" size="4" atomic-op="clear:TZAESBASC_RSR" caption="Region Disable">
          <bitfield name="DIS0" caption="Region 0 Disable" mask="0x1" values="TZAESBASC_RDR__DIS"/>
          <bitfield name="DIS1" caption="Region 1 Disable" mask="0x2" values="TZAESBASC_RDR__DIS"/>
          <bitfield name="DIS2" caption="Region 2 Disable" mask="0x4" values="TZAESBASC_RDR__DIS"/>
          <bitfield name="DIS3" caption="Region 3 Disable" mask="0x8" values="TZAESBASC_RDR__DIS"/>
          <bitfield name="DIS4" caption="Region 4 Disable" mask="0x10" values="TZAESBASC_RDR__DIS"/>
          <bitfield name="DIS5" caption="Region 5 Disable" mask="0x20" values="TZAESBASC_RDR__DIS"/>
          <bitfield name="DIS6" caption="Region 6 Disable" mask="0x40" values="TZAESBASC_RDR__DIS"/>
          <bitfield name="DIS7" caption="Region 7 Disable" mask="0x80" values="TZAESBASC_RDR__DIS"/>
        </register>
        <register name="TZAESBASC_RSR" offset="0x8C" rw="R" size="4" initval="0x00000000" caption="Region Status">
          <bitfield name="ES0" caption="Region 0 Enable Status" mask="0x1" values="TZAESBASC_RSR__ES"/>
          <bitfield name="ES1" caption="Region 1 Enable Status" mask="0x2" values="TZAESBASC_RSR__ES"/>
          <bitfield name="ES2" caption="Region 2 Enable Status" mask="0x4" values="TZAESBASC_RSR__ES"/>
          <bitfield name="ES3" caption="Region 3 Enable Status" mask="0x8" values="TZAESBASC_RSR__ES"/>
          <bitfield name="ES4" caption="Region 4 Enable Status" mask="0x10" values="TZAESBASC_RSR__ES"/>
          <bitfield name="ES5" caption="Region 5 Enable Status" mask="0x20" values="TZAESBASC_RSR__ES"/>
          <bitfield name="ES6" caption="Region 6 Enable Status" mask="0x40" values="TZAESBASC_RSR__ES"/>
          <bitfield name="ES7" caption="Region 7 Enable Status" mask="0x80" values="TZAESBASC_RSR__ES"/>
        </register>
        <register name="TZAESBASC_RESR" offset="0x90" rw="R" size="4" initval="0x00000000" caption="Region Error Status">
          <bitfield name="AER0" caption="Region 0 Address Error" mask="0x1" values="TZAESBASC_RESR__AER"/>
          <bitfield name="AER1" caption="Region 1 Address Error" mask="0x2" values="TZAESBASC_RESR__AER"/>
          <bitfield name="AER2" caption="Region 2 Address Error" mask="0x4" values="TZAESBASC_RESR__AER"/>
          <bitfield name="AER3" caption="Region 3 Address Error" mask="0x8" values="TZAESBASC_RESR__AER"/>
          <bitfield name="AER4" caption="Region 4 Address Error" mask="0x10" values="TZAESBASC_RESR__AER"/>
          <bitfield name="AER5" caption="Region 5 Address Error" mask="0x20" values="TZAESBASC_RESR__AER"/>
          <bitfield name="AER6" caption="Region 6 Address Error" mask="0x40" values="TZAESBASC_RESR__AER"/>
          <bitfield name="AER7" caption="Region 7 Address Error" mask="0x80" values="TZAESBASC_RESR__AER"/>
        </register>
        <register name="TZAESBASC_RSSR" offset="0x94" rw="R" size="4" atomic-op="set:TZAESBASC_RSR" initval="0x00000000" caption="Region Synchronization Status">
          <bitfield name="SYNC" caption="Region Synchronization Status" mask="0x1" values="TZAESBASC_RSSR__SYNC"/>
        </register>
        <register name="TZAESBASC_WPMR" offset="0xE4" rw="RW" size="4" initval="0x00000000" caption="Write Protection Mode Register">
          <bitfield name="WPEN" caption="Write Protection Enable" mask="0x1" values="TZAESBASC_WPMR__WPEN"/>
          <bitfield name="WPKEY" caption="Write Protection Key" mask="0xFFFFFF00" values="TZAESBASC_WPMR__WPKEY"/>
        </register>
        <register name="TZAESBASC_WPSR" offset="0xE8" rw="R" size="4" initval="0x00000000" caption="Write Protection Status Register">
          <bitfield name="WPVS" caption="Write Protection Violation Status" mask="0x1" values="TZAESBASC_WPSR__WPVS"/>
          <bitfield name="WPSRC" caption="Write Protection Source" mask="0xFFFF00"/>
        </register>
        <register name="TZAESBASC_VERSION" offset="0xFC" rw="R" size="4" caption="Version Register">
          <bitfield name="VERSION" caption="Version of the Hardware Module" mask="0xFFF"/>
          <bitfield name="MFN" caption="Metal Fix Number" mask="0x70000"/>
        </register>
      </register-group>
      <value-group name="TZAESBASC_RSECR__SEC">
        <value name="0" caption="Region x is secure." value="0"/>
        <value name="1" caption="Region x is non-secure." value="1"/>
      </value-group>
      <value-group name="TZAESBASC_RER__EN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables the corresponding region." value="1"/>
      </value-group>
      <value-group name="TZAESBASC_RDR__DIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables the corresponding region." value="1"/>
      </value-group>
      <value-group name="TZAESBASC_RSR__ES">
        <value name="0" caption="The corresponding region is disabled." value="0"/>
        <value name="1" caption="The corresponding region is enabled." value="1"/>
      </value-group>
      <value-group name="TZAESBASC_RESR__AER">
        <value name="0" caption="No region x address error has occurred." value="0"/>
        <value name="1" caption="A region x address error has occurred since the last read of the Region Error Status register." value="1"/>
      </value-group>
      <value-group name="TZAESBASC_RSSR__SYNC">
        <value name="0" caption="Synchronization of the region configuration is done." value="0"/>
        <value name="1" caption="A region configuration is in progress." value="1"/>
      </value-group>
      <value-group name="TZAESBASC_WPMR__WPEN">
        <value name="0" caption="Disables the write protection if WPKEY corresponds to 0x415343 (&quot;ASC&quot; in ASCII)." value="0"/>
        <value name="1" caption="Enables the write protection. All accesses to configuration registers are canceled and generate an error in the TZAESBASC_WPSR register." value="1"/>
      </value-group>
      <value-group name="TZAESBASC_WPMR__WPKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads at 0." value="0x415343"/>
      </value-group>
      <value-group name="TZAESBASC_WPSR__WPVS">
        <value name="0" caption="No write protection violation has occurred since the last read of IP_Acronym_WPSR." value="0"/>
        <value name="1" caption="A write protection violation has occurred since the last read of IP_Acronym_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPSRC." value="1"/>
      </value-group>
    </module>
    <module name="TZC" id="44147" version="r0p1" caption="TrustZone Address Space Controller">
      <register-group name="FAIL" size="0x10">
        <register name="TZC_FAIL_ADDRESS_LOW_" offset="0x0" rw="R" size="4" access-size="4" initval="0x00000000" caption="Fail Address Low Register">
          <bitfield name="ADDR_STATUS_LOW" caption="Failure access's low address" mask="0xFFFFFFFF"/>
        </register>
        <register name="TZC_FAIL_ADDRESS_HIGH_" offset="0x4" rw="R" size="4" access-size="4" initval="0x00000000" caption="Fail Address High Register">
        </register>
        <register name="TZC_FAIL_CONTROL_" offset="0x8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Fail Control Register">
          <bitfield name="PRIVILEGED" caption="Failure access's privileged value" mask="0x100000"/>
          <bitfield name="NONSECURE" caption="Failure access's security value" mask="0x200000"/>
          <bitfield name="DIRECTION" caption="Failure access's direction" mask="0x1000000"/>
        </register>
        <register name="TZC_FAIL_ID_" offset="0xC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Fail ID Register">
          <bitfield name="ID" caption="Failure access's ID" mask="0x1FF"/>
          <bitfield name="VNET" caption="Failure access's virtual network" mask="0xF000000"/>
        </register>
      </register-group>
      <register-group name="TZC" caption="TrustZone Address Space Controller">
        <register name="TZC_BUILD_CONFIG" offset="0x0" rw="R" size="4" access-size="4" initval="0x03001F08" caption="Build Configuration Register">
          <bitfield name="NO_OF_REGIONS" caption="Number of regions minus one" mask="0x1F"/>
          <bitfield name="ADDRESS_WIDTH" caption="Address width  minus one" mask="0x3F00"/>
          <bitfield name="NO_OF_FILTERS" caption="Number of filters -minus one" mask="0x3000000"/>
        </register>
        <register name="TZC_ACTION" offset="0x4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Action Register">
          <bitfield name="REACTION_VALUE" caption="Failure Reaction" mask="0x3"/>
        </register>
        <register name="TZC_GATE_KEEPER" offset="0x8" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Gate Keeper Register">
          <bitfield name="OPEN_REQUEST" caption="Gate keeper open request" mask="0xF"/>
          <bitfield name="OPEN_STATUS" caption="Gate keeper open status" mask="0xF0000"/>
        </register>
        <register name="TZC_SPECULATION_CTRL" offset="0xC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Speculation Control Register">
          <bitfield name="READ_SPEC_DISABLE" caption="Read speculation disable control" mask="0x1"/>
          <bitfield name="WRITE_SPEC_DISABLE" caption="Write speculation disable control" mask="0x2"/>
        </register>
        <register name="TZC_INT_STATUS" offset="0x10" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status Register">
          <bitfield name="STATUS" caption="Interrupt status" mask="0xF"/>
          <bitfield name="OVERRUN" caption="Interrupt status - overrun" mask="0xF00"/>
          <bitfield name="OVERLAP" caption="Interrupt status - overlap" mask="0xF0000"/>
        </register>
        <register name="TZC_INT_CLEAR" offset="0x14" rw="W" size="4" access-size="4" initval="0x00000000" caption="Interrupt Clear Register">
          <bitfield name="CLEAR" caption="Interrupt clear" mask="0xF"/>
        </register>
        <register-group name="FAIL" name-in-module="FAIL" offset="0x20" size="0x10" count="4"/>
        <register name="TZC_REGION_BASE_LOW_0" offset="0x100" rw="R" size="4" access-size="4" initval="0x00000000" caption="Region 0 Base Address Low Register">
          <bitfield name="BASE_ADDRESS_LOW_0" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_BASE_HIGH_0" offset="0x104" rw="R" size="4" access-size="4" initval="0x00000000" caption="Region 0 Base Address High Register">
        </register>
        <register name="TZC_REGION_TOP_LOW_0" offset="0x108" rw="R" size="4" access-size="4" initval="0xFFFFFFFF" caption="Region 0 Top Address Low Register">
          <bitfield name="TOP_ADDRESS_LOW_0" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_TOP_HIGH_0" offset="0x10C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Region 0 Top Address High Register">
        </register>
        <register name="TZC_REGION_ATTRIBUTES_0" offset="0x110" rw="RW" size="4" access-size="4" initval="0x0000000F" caption="Region 0 Attribute Register">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0xF"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_REGION_ID_ACCESS_0" offset="0x114" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 0 ID Access Register">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_REGION_BASE_LOW_1" offset="0x120" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 1 Base Address Low Register">
          <bitfield name="BASE_ADDRESS_LOW_1" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_BASE_HIGH_1" offset="0x124" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 1 Base Address High Register">
        </register>
        <register name="TZC_REGION_TOP_LOW_1" offset="0x128" rw="RW" size="4" access-size="4" initval="0x00000FFF" caption="Region 1 Top Address Low Register">
          <bitfield name="TOP_ADDRESS_LOW_1" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_TOP_HIGH_1" offset="0x12C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 1 Top Address High Register">
        </register>
        <register name="TZC_REGION_ATTRIBUTES_1" offset="0x130" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 1 Attribute Register">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0xF"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_REGION_ID_ACCESS_1" offset="0x134" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 1 ID Access Register">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_REGION_BASE_LOW_2" offset="0x140" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 2 Base Address Low Register">
          <bitfield name="BASE_ADDRESS_LOW_2" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_BASE_HIGH_2" offset="0x144" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 2 Base Address High Register">
        </register>
        <register name="TZC_REGION_TOP_LOW_2" offset="0x148" rw="RW" size="4" access-size="4" initval="0x00000FFF" caption="Region 2 Top Address Low Register">
          <bitfield name="TOP_ADDRESS_LOW_2" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_TOP_HIGH_2" offset="0x14C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 2 Top Address High Register">
        </register>
        <register name="TZC_REGION_ATTRIBUTES_2" offset="0x150" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 2 Attribute Register">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0xF"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_REGION_ID_ACCESS_2" offset="0x154" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 2 ID Access Register">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_REGION_BASE_LOW_3" offset="0x160" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 3 Base Address Low Register">
          <bitfield name="BASE_ADDRESS_LOW_3" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_BASE_HIGH_3" offset="0x164" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 3 Base Address High Register">
        </register>
        <register name="TZC_REGION_TOP_LOW_3" offset="0x168" rw="RW" size="4" access-size="4" initval="0x00000FFF" caption="Region 3 Top Address Low Register">
          <bitfield name="TOP_ADDRESS_LOW_3" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_TOP_HIGH_3" offset="0x16C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 3 Top Address High Register">
        </register>
        <register name="TZC_REGION_ATTRIBUTES_3" offset="0x170" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 3 Attribute Register">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0xF"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_REGION_ID_ACCESS_3" offset="0x174" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 3 ID Access Register">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_REGION_BASE_LOW_4" offset="0x180" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 4 Base Address Low Register">
          <bitfield name="BASE_ADDRESS_LOW_4" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_BASE_HIGH_4" offset="0x184" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 4 Base Address High Register">
        </register>
        <register name="TZC_REGION_TOP_LOW_4" offset="0x188" rw="RW" size="4" access-size="4" initval="0x00000FFF" caption="Region 4 Top Address Low Register">
          <bitfield name="TOP_ADDRESS_LOW_4" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_TOP_HIGH_4" offset="0x18C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 4 Top Address High Register">
        </register>
        <register name="TZC_REGION_ATTRIBUTES_4" offset="0x190" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 4 Attribute Register">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0xF"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_REGION_ID_ACCESS_4" offset="0x194" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 4 ID Access Register">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_REGION_BASE_LOW_5" offset="0x1A0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 5 Base Address Low Register">
          <bitfield name="BASE_ADDRESS_LOW_5" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_BASE_HIGH_5" offset="0x1A4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 5 Base Address High Register">
        </register>
        <register name="TZC_REGION_TOP_LOW_5" offset="0x1A8" rw="RW" size="4" access-size="4" initval="0x00000FFF" caption="Region 5 Top Address Low Register">
          <bitfield name="TOP_ADDRESS_LOW_5" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_TOP_HIGH_5" offset="0x1AC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 5 Top Address High Register">
        </register>
        <register name="TZC_REGION_ATTRIBUTES_5" offset="0x1B0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 5 Attribute Register">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0xF"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_REGION_ID_ACCESS_5" offset="0x1B4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 5 ID Access Register">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_REGION_BASE_LOW_6" offset="0x1C0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 6 Base Address Low Register">
          <bitfield name="BASE_ADDRESS_LOW_6" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_BASE_HIGH_6" offset="0x1C4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 6 Base Address High Register">
        </register>
        <register name="TZC_REGION_TOP_LOW_6" offset="0x1C8" rw="RW" size="4" access-size="4" initval="0x00000FFF" caption="Region 6 Top Address Low Register">
          <bitfield name="TOP_ADDRESS_LOW_6" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_TOP_HIGH_6" offset="0x1CC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 6 Top Address High Register">
        </register>
        <register name="TZC_REGION_ATTRIBUTES_6" offset="0x1D0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 6 Attribute Register">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0xF"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_REGION_ID_ACCESS_6" offset="0x1D4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 6 ID Access Register">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_REGION_BASE_LOW_7" offset="0x1E0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 7 Base Address Low Register">
          <bitfield name="BASE_ADDRESS_LOW_7" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_BASE_HIGH_7" offset="0x1E4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 7 Base Address High Register">
        </register>
        <register name="TZC_REGION_TOP_LOW_7" offset="0x1E8" rw="RW" size="4" access-size="4" initval="0x00000FFF" caption="Region 7 Top Address Low Register">
          <bitfield name="TOP_ADDRESS_LOW_7" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_TOP_HIGH_7" offset="0x1EC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 7 Top Address High Register">
        </register>
        <register name="TZC_REGION_ATTRIBUTES_7" offset="0x1F0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 7 Attribute Register">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0xF"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_REGION_ID_ACCESS_7" offset="0x1F4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 7 ID Access Register">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_REGION_BASE_LOW_8" offset="0x200" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 8 Base Address Low Register">
          <bitfield name="BASE_ADDRESS_LOW_8" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_BASE_HIGH_8" offset="0x204" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 8 Base Address High Register">
        </register>
        <register name="TZC_REGION_TOP_LOW_8" offset="0x208" rw="RW" size="4" access-size="4" initval="0x00000FFF" caption="Region 8 Top Address Low Register">
          <bitfield name="TOP_ADDRESS_LOW_8" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_REGION_TOP_HIGH_8" offset="0x20C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 8 Top Address High Register">
        </register>
        <register name="TZC_REGION_ATTRIBUTES_8" offset="0x210" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 8 Attribute Register">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0xF"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_REGION_ID_ACCESS_8" offset="0x214" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 8 ID Access Register">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_PID4" offset="0xFD0" rw="R" size="4" access-size="4" initval="0x00000004" caption="Peripheral Identification 4 Register">
          <bitfield name="JEP106_C_CODE" caption="JEP106 continuation code" mask="0xF"/>
          <bitfield name="COUNT_4KB" caption="Number of 4Kbyte address blocks" mask="0xF0"/>
        </register>
        <register name="TZC_PID5" offset="0xFD4" rw="R" size="4" access-size="4" initval="0x00000000" caption="Peripheral Identification 5 Register">
        </register>
        <register name="TZC_PID6" offset="0xFD8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Peripheral Identification 6 Register">
        </register>
        <register name="TZC_PID7" offset="0xFDC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Peripheral Identification 7 Register">
        </register>
        <register name="TZC_PID0" offset="0xFE0" rw="R" size="4" access-size="4" initval="0x00000060" caption="Peripheral Identification 0 Register">
          <bitfield name="PART_NUMBER_0" caption="Part number lower 8 bits" mask="0xFF"/>
        </register>
        <register name="TZC_PID1" offset="0xFE4" rw="R" size="4" access-size="4" initval="0x000000B4" caption="Peripheral Identification 1 Register">
          <bitfield name="PART_NUMBER_0" caption="Part number top 4 bits" mask="0xF"/>
          <bitfield name="JEP106_ID_3_0" caption="JEP106 ARM's identification code bits 3 down to 0" mask="0xF0"/>
        </register>
        <register name="TZC_PID2" offset="0xFE8" rw="R" size="4" access-size="4" initval="0x0000002B" caption="Peripheral Identification 2 Register">
          <bitfield name="JEP106_ID_6_4" caption="JEP106 ARM's identification code bits 6 down to 4" mask="0x7"/>
          <bitfield name="JEDEC_USED" caption="Indicates the use of JEP106 manufacturer's identity code" mask="0x8"/>
          <bitfield name="REVISION" caption="Revision" mask="0xF0"/>
        </register>
        <register name="TZC_PID3" offset="0xFEC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Peripheral Identification 3 Register">
          <bitfield name="MOD_NUMBER" caption="Modification Number" mask="0xF"/>
          <bitfield name="REVAND" caption="User Modifiable Revision Number" mask="0xF0"/>
        </register>
        <register name="TZC_CID0" offset="0xFF0" rw="R" size="4" access-size="4" initval="0x0000000D" caption="Component Identification 0">
          <bitfield name="COMP_ID_0" caption="Conponent identity 0" mask="0xFF"/>
        </register>
        <register name="TZC_CID1" offset="0xFF4" rw="R" size="4" access-size="4" initval="0x000000F0" caption="Component Identification 1">
          <bitfield name="COMP_ID_1" caption="Conponent identity 1" mask="0xFF"/>
        </register>
        <register name="TZC_CID2" offset="0xFF8" rw="R" size="4" access-size="4" initval="0x00000005" caption="Component Identification 2">
          <bitfield name="COMP_ID_2" caption="Conponent identity 2" mask="0xFF"/>
        </register>
        <register name="TZC_CID3" offset="0xFFC" rw="R" size="4" access-size="4" initval="0x000000B1" caption="Component Identification 3">
          <bitfield name="COMP_ID_3" caption="Conponent identity 3" mask="0xFF"/>
        </register>
        <register name="TZC_CPU_BUILD_CONFIG" offset="0x1000" rw="R" size="4" access-size="4" initval="0x00001F08" caption="Build Configuration Register [CPU]">
          <bitfield name="NO_OF_REGIONS" caption="Number of regions minus one" mask="0x1F"/>
          <bitfield name="ADDRESS_WIDTH" caption="Address width  minus one" mask="0x3F00"/>
          <bitfield name="NO_OF_FILTERS" caption="Number of filters -minus one" mask="0x3000000"/>
        </register>
        <register name="TZC_CPU_ACTION" offset="0x1004" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Action Register [CPU]">
          <bitfield name="REACTION_VALUE" caption="Failure Reaction" mask="0x3"/>
        </register>
        <register name="TZC_CPU_GATE_KEEPER" offset="0x1008" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Gate Keeper Register [CPU]">
          <bitfield name="OPEN_REQUEST" caption="Gate keeper open request" mask="0x1"/>
          <bitfield name="OPEN_STATUS" caption="Gate keeper open status" mask="0x10000"/>
        </register>
        <register name="TZC_CPU_SPECULATION_CTRL" offset="0x100C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Speculation Control Register [CPU]">
          <bitfield name="READ_SPEC_DISABLE" caption="Read speculation disable control" mask="0x1"/>
          <bitfield name="WRITE_SPEC_DISABLE" caption="Write speculation disable control" mask="0x2"/>
        </register>
        <register name="TZC_CPU_INT_STATUS" offset="0x1010" rw="R" size="4" access-size="4" initval="0x00000000" caption="Interrupt Status Register [CPU]">
          <bitfield name="STATUS" caption="Interrupt status" mask="0x1"/>
          <bitfield name="OVERRUN" caption="Interrupt status - overrun" mask="0x100"/>
          <bitfield name="OVERLAP" caption="Interrupt status - overlap" mask="0x10000"/>
        </register>
        <register name="TZC_CPU_INT_CLEAR" offset="0x1014" rw="W" size="4" access-size="4" initval="0x00000000" caption="Interrupt Clear Register [CPU]">
          <bitfield name="CLEAR" caption="Interrupt clear" mask="0x1"/>
        </register>
        <register name="TZC_CPU_FAIL_ADDRESS_LOW_0" offset="0x1020" rw="R" size="4" access-size="4" initval="0x00000000" caption="Fail Address Low Register [CPU]">
          <bitfield name="ADDR_STATUS_LOW" caption="Failure access's low address" mask="0xFFFFFFFF"/>
        </register>
        <register name="TZC_CPU_FAIL_ADDRESS_HIGH_0" offset="0x1024" rw="R" size="4" access-size="4" initval="0x00000000" caption="Fail Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_FAIL_CONTROL_0" offset="0x1028" rw="R" size="4" access-size="4" initval="0x00000000" caption="Fail Control Register [CPU]">
          <bitfield name="PRIVILEGED" caption="Failure access's privileged value" mask="0x100000"/>
          <bitfield name="NONSECURE" caption="Failure access's security value" mask="0x200000"/>
          <bitfield name="DIRECTION" caption="Failure access's direction" mask="0x1000000"/>
        </register>
        <register name="TZC_CPU_FAIL_ID_0" offset="0x102C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Fail ID Register [CPU]">
          <bitfield name="ID" caption="Failure access's ID" mask="0x1FF"/>
          <bitfield name="VNET" caption="Failure access's virtual network" mask="0xF000000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_LOW_0" offset="0x1100" rw="R" size="4" access-size="4" initval="0x00000000" caption="Region 0 Base Address Low Register [CPU]">
          <bitfield name="BASE_ADDRESS_LOW_0" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_HIGH_0" offset="0x1104" rw="R" size="4" access-size="4" initval="0x00000000" caption="Region 0 Base Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_TOP_LOW_0" offset="0x1108" rw="R" size="4" access-size="4" initval="0xFFFFFFFF" caption="Region 0 Top Address Low Register [CPU]">
          <bitfield name="TOP_ADDRESS_LOW_0" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_TOP_HIGH_0" offset="0x110C" rw="R" size="4" access-size="4" initval="0x00000000" caption="Region 0 Top Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_ATTRIBUTES_0" offset="0x1110" rw="RW" size="4" access-size="4" initval="0x00000001" caption="Region 0 Attribute Register  [CPU]">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0x1"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_CPU_REGION_ID_ACCESS_0" offset="0x1114" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 0 ID Access Register  [CPU]">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_LOW_1" offset="0x1120" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 1 Base Address Low Register [CPU]">
          <bitfield name="BASE_ADDRESS_LOW_1" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_HIGH_1" offset="0x1124" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 1 Base Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_TOP_LOW_1" offset="0x1128" rw="RW" size="4" access-size="4" initval="0x00000FFF" caption="Region 1 Top Address Low Register [CPU]">
          <bitfield name="TOP_ADDRESS_LOW_1" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_TOP_HIGH_1" offset="0x112C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 1 Top Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_ATTRIBUTES_1" offset="0x1130" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 1 Attribute Register [CPU]">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0x1"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_CPU_REGION_ID_ACCESS_1" offset="0x1134" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 1 ID Access Register [CPU]">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_LOW_2" offset="0x1140" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 2 Base Address Low Register [CPU]">
          <bitfield name="BASE_ADDRESS_LOW_2" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_HIGH_2" offset="0x1144" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 2 Base Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_TOP_LOW_2" offset="0x1148" rw="RW" size="4" access-size="4" initval="0x00000FFF" caption="Region 2 Top Address Low Register [CPU]">
          <bitfield name="TOP_ADDRESS_LOW_2" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_TOP_HIGH_2" offset="0x114C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 2 Top Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_ATTRIBUTES_2" offset="0x1150" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 2 Attribute Register [CPU]">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0x1"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_CPU_REGION_ID_ACCESS_2" offset="0x1154" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 2 ID Access Register [CPU]">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_LOW_3" offset="0x1160" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 3 Base Address Low Register [CPU]">
          <bitfield name="BASE_ADDRESS_LOW_3" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_HIGH_3" offset="0x1164" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 3 Base Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_TOP_LOW_3" offset="0x1168" rw="RW" size="4" access-size="4" initval="0x00000FFF" caption="Region 3 Top Address Low Register [CPU]">
          <bitfield name="TOP_ADDRESS_LOW_3" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_TOP_HIGH_3" offset="0x116C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 3 Top Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_ATTRIBUTES_3" offset="0x1170" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 3 Attribute Register [CPU]">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0x1"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_CPU_REGION_ID_ACCESS_3" offset="0x1174" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 3 ID Access Register [CPU]">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_LOW_4" offset="0x1180" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 4 Base Address Low Register [CPU]">
          <bitfield name="BASE_ADDRESS_LOW_4" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_HIGH_4" offset="0x1184" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 4 Base Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_TOP_LOW_4" offset="0x1188" rw="RW" size="4" access-size="4" initval="0x00000FFF" caption="Region 4 Top Address Low Register [CPU]">
          <bitfield name="TOP_ADDRESS_LOW_4" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_TOP_HIGH_4" offset="0x118C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 4 Top Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_ATTRIBUTES_4" offset="0x1190" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 4 Attribute Register [CPU]">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0x1"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_CPU_REGION_ID_ACCESS_4" offset="0x1194" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 4 ID Access Register [CPU]">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_LOW_5" offset="0x11A0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 5 Base Address Low Register [CPU]">
          <bitfield name="BASE_ADDRESS_LOW_5" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_HIGH_5" offset="0x11A4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 5 Base Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_TOP_LOW_5" offset="0x11A8" rw="RW" size="4" access-size="4" initval="0x00000FFF" caption="Region 5 Top Address Low Register [CPU]">
          <bitfield name="TOP_ADDRESS_LOW_5" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_TOP_HIGH_5" offset="0x11AC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 5 Top Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_ATTRIBUTES_5" offset="0x11B0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 5 Attribute Register [CPU]">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0x1"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_CPU_REGION_ID_ACCESS_5" offset="0x11B4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 5 ID Access Register [CPU]">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_LOW_6" offset="0x11C0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 6 Base Address Low Register [CPU]">
          <bitfield name="BASE_ADDRESS_LOW_6" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_HIGH_6" offset="0x11C4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 6 Base Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_TOP_LOW_6" offset="0x11C8" rw="RW" size="4" access-size="4" initval="0x00000FFF" caption="Region 6 Top Address Low Register [CPU]">
          <bitfield name="TOP_ADDRESS_LOW_6" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_TOP_HIGH_6" offset="0x11CC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 6 Top Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_ATTRIBUTES_6" offset="0x11D0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 6 Attribute Register [CPU]">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0x1"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_CPU_REGION_ID_ACCESS_6" offset="0x11D4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 6 ID Access Register [CPU]">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_LOW_7" offset="0x11E0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 7 Base Address Low Register [CPU]">
          <bitfield name="BASE_ADDRESS_LOW_7" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_HIGH_7" offset="0x11E4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 7 Base Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_TOP_LOW_7" offset="0x11E8" rw="RW" size="4" access-size="4" initval="0x00000FFF" caption="Region 7 Top Address Low Register [CPU]">
          <bitfield name="TOP_ADDRESS_LOW_7" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_TOP_HIGH_7" offset="0x11EC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 7 Top Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_ATTRIBUTES_7" offset="0x11F0" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 7 Attribute Register [CPU]">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0x1"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_CPU_REGION_ID_ACCESS_7" offset="0x11F4" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 7 ID Access Register [CPU]">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_LOW_8" offset="0x1200" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 8 Base Address Low Register [CPU]">
          <bitfield name="BASE_ADDRESS_LOW_8" caption="Region base address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_BASE_HIGH_8" offset="0x1204" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 8 Base Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_TOP_LOW_8" offset="0x1208" rw="RW" size="4" access-size="4" initval="0x00000FFF" caption="Region 8 Top Address Low Register [CPU]">
          <bitfield name="TOP_ADDRESS_LOW_8" caption="Region top address lower 32bits." mask="0xFFFFF000"/>
        </register>
        <register name="TZC_CPU_REGION_TOP_HIGH_8" offset="0x120C" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 8 Top Address High Register [CPU]">
        </register>
        <register name="TZC_CPU_REGION_ATTRIBUTES_8" offset="0x1210" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 8 Attribute Register [CPU]">
          <bitfield name="FILTER_EN" caption="Region filter enables" mask="0x1"/>
          <bitfield name="S_RD_EN" caption="Region secure read enable" mask="0x40000000"/>
          <bitfield name="S_WR_EN" caption="Region secure write enable" mask="0x80000000"/>
        </register>
        <register name="TZC_CPU_REGION_ID_ACCESS_8" offset="0x1214" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Region 8 ID Access Register [CPU]">
          <bitfield name="NSAID_RD_EN" caption="Region non-secure access ID read enable" mask="0xFFFF"/>
          <bitfield name="NSAID_WR_EN" caption="Region non-secure access ID write enable" mask="0xFFFF0000"/>
        </register>
        <register name="TZC_CPU_PID4" offset="0x1FD0" rw="R" size="4" access-size="4" initval="0x00000004" caption="Peripheral Identification 4 Register [CPU]">
          <bitfield name="JEP106_C_CODE" caption="JEP106 continuation code" mask="0xF"/>
          <bitfield name="COUNT_4KB" caption="Number of 4Kbyte address blocks" mask="0xF0"/>
        </register>
        <register name="TZC_CPU_PID5" offset="0x1FD4" rw="R" size="4" access-size="4" initval="0x00000000" caption="Peripheral Identification 5 Register [CPU]">
        </register>
        <register name="TZC_CPU_PID6" offset="0x1FD8" rw="R" size="4" access-size="4" initval="0x00000000" caption="Peripheral Identification 6 Register [CPU]">
        </register>
        <register name="TZC_CPU_PID7" offset="0x1FDC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Peripheral Identification 7 Register [CPU]">
        </register>
        <register name="TZC_CPU_PID0" offset="0x1FE0" rw="R" size="4" access-size="4" initval="0x00000060" caption="Peripheral Identification 0 Register [CPU]">
          <bitfield name="PART_NUMBER_0" caption="Part number lower 8 bits" mask="0xFF"/>
        </register>
        <register name="TZC_CPU_PID1" offset="0x1FE4" rw="R" size="4" access-size="4" initval="0x000000B4" caption="Peripheral Identification 1 Register [CPU]">
          <bitfield name="PART_NUMBER_0" caption="Part number top 4 bits" mask="0xF"/>
          <bitfield name="JEP106_ID_3_0" caption="JEP106 ARM's identification code bits 3 down to 0" mask="0xF0"/>
        </register>
        <register name="TZC_CPU_PID2" offset="0x1FE8" rw="R" size="4" access-size="4" initval="0x0000002B" caption="Peripheral Identification 2 Register [CPU]">
          <bitfield name="JEP106_ID_6_4" caption="JEP106 ARM's identification code bits 6 down to 4" mask="0x7"/>
          <bitfield name="JEDEC_USED" caption="Indicates the use of JEP106 manufacturer's identity code" mask="0x8"/>
          <bitfield name="REVISION" caption="Revision" mask="0xF0"/>
        </register>
        <register name="TZC_CPU_PID3" offset="0x1FEC" rw="R" size="4" access-size="4" initval="0x00000000" caption="Peripheral Identification 3 Register [CPU]">
          <bitfield name="MOD_NUMBER" caption="Modification Number" mask="0xF"/>
          <bitfield name="REVAND" caption="User Modifiable Revision Number" mask="0xF0"/>
        </register>
        <register name="TZC_CPU_CID0" offset="0x1FF0" rw="R" size="4" access-size="4" initval="0x0000000D" caption="Component Identification 0 [CPU]">
          <bitfield name="COMP_ID_0" caption="Conponent identity 0" mask="0xFF"/>
        </register>
        <register name="TZC_CPU_CID1" offset="0x1FF4" rw="R" size="4" access-size="4" initval="0x000000F0" caption="Component Identification 1 [CPU]">
          <bitfield name="COMP_ID_1" caption="Conponent identity 1" mask="0xFF"/>
        </register>
        <register name="TZC_CPU_CID2" offset="0x1FF8" rw="R" size="4" access-size="4" initval="0x00000005" caption="Component Identification 2 [CPU]">
          <bitfield name="COMP_ID_2" caption="Conponent identity 2" mask="0xFF"/>
        </register>
        <register name="TZC_CPU_CID3" offset="0x1FFC" rw="R" size="4" access-size="4" initval="0x000000B1" caption="Component Identification 3 [CPU]">
          <bitfield name="COMP_ID_3" caption="Conponent identity 3" mask="0xFF"/>
        </register>
      </register-group>
    </module>
    <module name="TZPM" id="44137" version="TBD" caption="System Interconnect and Security">
      <register-group name="TZPM" caption="System Interconnect and Security">
        <register name="TZPM_KEY" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="TrustZone Peripheral Manager Key">
          <bitfield name="TZPMKEY" caption="Key preventing TZPM_PIDRx registers to be modified unintentionally by software" mask="0xFFFFFFFF" values="TZPM_KEY__TZPMKEY"/>
        </register>
        <register name="TZPM_PIDR0" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="TrustZone Peripheral Manager Peripheral ID Register 0">
          <bitfield name="PID0" caption="Peripheral ID 0 Security" mask="0x1" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID1" caption="Peripheral ID 1 Security" mask="0x2" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID2" caption="Peripheral ID 2 Security" mask="0x4" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID3" caption="Peripheral ID 3 Security" mask="0x8" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID4" caption="Peripheral ID 4 Security" mask="0x10" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID5" caption="Peripheral ID 5 Security" mask="0x20" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID6" caption="Peripheral ID 6 Security" mask="0x40" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID7" caption="Peripheral ID 7 Security" mask="0x80" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID8" caption="Peripheral ID 8 Security" mask="0x100" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID9" caption="Peripheral ID 9 Security" mask="0x200" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID10" caption="Peripheral ID 10 Security" mask="0x400" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID11" caption="Peripheral ID 11 Security" mask="0x800" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID12" caption="Peripheral ID 12 Security" mask="0x1000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID13" caption="Peripheral ID 13 Security" mask="0x2000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID14" caption="Peripheral ID 14 Security" mask="0x4000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID15" caption="Peripheral ID 15 Security" mask="0x8000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID16" caption="Peripheral ID 16 Security" mask="0x10000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID17" caption="Peripheral ID 17 Security" mask="0x20000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID18" caption="Peripheral ID 18 Security" mask="0x40000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID19" caption="Peripheral ID 19 Security" mask="0x80000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID20" caption="Peripheral ID 20 Security" mask="0x100000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID21" caption="Peripheral ID 21 Security" mask="0x200000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID22" caption="Peripheral ID 22 Security" mask="0x400000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID23" caption="Peripheral ID 23 Security" mask="0x800000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID24" caption="Peripheral ID 24 Security" mask="0x1000000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID25" caption="Peripheral ID 25 Security" mask="0x2000000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID26" caption="Peripheral ID 26 Security" mask="0x4000000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID27" caption="Peripheral ID 27 Security" mask="0x8000000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID28" caption="Peripheral ID 28 Security" mask="0x10000000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID29" caption="Peripheral ID 29 Security" mask="0x20000000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID30" caption="Peripheral ID 30 Security" mask="0x40000000" values="TZPM_PIDR0__PID"/>
          <bitfield name="PID31" caption="Peripheral ID 31 Security" mask="0x80000000" values="TZPM_PIDR0__PID"/>
        </register>
        <register name="TZPM_PIDR1" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="TrustZone Peripheral Manager Peripheral ID Register 1">
          <bitfield name="PID32" caption="Peripheral ID 32 Security" mask="0x1" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID33" caption="Peripheral ID 33 Security" mask="0x2" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID34" caption="Peripheral ID 34 Security" mask="0x4" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID35" caption="Peripheral ID 35 Security" mask="0x8" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID36" caption="Peripheral ID 36 Security" mask="0x10" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID37" caption="Peripheral ID 37 Security" mask="0x20" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID38" caption="Peripheral ID 38 Security" mask="0x40" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID39" caption="Peripheral ID 39 Security" mask="0x80" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID40" caption="Peripheral ID 40 Security" mask="0x100" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID41" caption="Peripheral ID 41 Security" mask="0x200" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID42" caption="Peripheral ID 42 Security" mask="0x400" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID43" caption="Peripheral ID 43 Security" mask="0x800" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID44" caption="Peripheral ID 44 Security" mask="0x1000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID45" caption="Peripheral ID 45 Security" mask="0x2000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID46" caption="Peripheral ID 46 Security" mask="0x4000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID47" caption="Peripheral ID 47 Security" mask="0x8000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID48" caption="Peripheral ID 48 Security" mask="0x10000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID49" caption="Peripheral ID 49 Security" mask="0x20000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID50" caption="Peripheral ID 50 Security" mask="0x40000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID51" caption="Peripheral ID 51 Security" mask="0x80000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID52" caption="Peripheral ID 52 Security" mask="0x100000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID53" caption="Peripheral ID 53 Security" mask="0x200000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID54" caption="Peripheral ID 54 Security" mask="0x400000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID55" caption="Peripheral ID 55 Security" mask="0x800000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID56" caption="Peripheral ID 56 Security" mask="0x1000000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID57" caption="Peripheral ID 57 Security" mask="0x2000000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID58" caption="Peripheral ID 58 Security" mask="0x4000000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID59" caption="Peripheral ID 59 Security" mask="0x8000000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID60" caption="Peripheral ID 60 Security" mask="0x10000000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID61" caption="Peripheral ID 61 Security" mask="0x20000000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID62" caption="Peripheral ID 62 Security" mask="0x40000000" values="TZPM_PIDR1__PID"/>
          <bitfield name="PID63" caption="Peripheral ID 63 Security" mask="0x80000000" values="TZPM_PIDR1__PID"/>
        </register>
        <register name="TZPM_PIDR2" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="TrustZone Peripheral Manager Peripheral ID Register 2">
          <bitfield name="PID64" caption="Peripheral ID 64 Security" mask="0x1" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID65" caption="Peripheral ID 65 Security" mask="0x2" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID66" caption="Peripheral ID 66 Security" mask="0x4" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID67" caption="Peripheral ID 67 Security" mask="0x8" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID68" caption="Peripheral ID 68 Security" mask="0x10" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID69" caption="Peripheral ID 69 Security" mask="0x20" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID70" caption="Peripheral ID 70 Security" mask="0x40" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID71" caption="Peripheral ID 71 Security" mask="0x80" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID72" caption="Peripheral ID 72 Security" mask="0x100" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID73" caption="Peripheral ID 73 Security" mask="0x200" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID74" caption="Peripheral ID 74 Security" mask="0x400" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID75" caption="Peripheral ID 75 Security" mask="0x800" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID76" caption="Peripheral ID 76 Security" mask="0x1000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID77" caption="Peripheral ID 77 Security" mask="0x2000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID78" caption="Peripheral ID 78 Security" mask="0x4000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID79" caption="Peripheral ID 79 Security" mask="0x8000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID80" caption="Peripheral ID 80 Security" mask="0x10000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID81" caption="Peripheral ID 81 Security" mask="0x20000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID82" caption="Peripheral ID 82 Security" mask="0x40000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID83" caption="Peripheral ID 83 Security" mask="0x80000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID84" caption="Peripheral ID 84 Security" mask="0x100000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID85" caption="Peripheral ID 85 Security" mask="0x200000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID86" caption="Peripheral ID 86 Security" mask="0x400000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID87" caption="Peripheral ID 87 Security" mask="0x800000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID88" caption="Peripheral ID 88 Security" mask="0x1000000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID89" caption="Peripheral ID 89 Security" mask="0x2000000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID90" caption="Peripheral ID 90 Security" mask="0x4000000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID91" caption="Peripheral ID 91 Security" mask="0x8000000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID92" caption="Peripheral ID 92 Security" mask="0x10000000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID93" caption="Peripheral ID 93 Security" mask="0x20000000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID94" caption="Peripheral ID 94 Security" mask="0x40000000" values="TZPM_PIDR2__PID"/>
          <bitfield name="PID95" caption="Peripheral ID 95 Security" mask="0x80000000" values="TZPM_PIDR2__PID"/>
        </register>
        <register name="TZPM_PIDR3" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="TrustZone Peripheral Manager Peripheral ID Register 3">
          <bitfield name="PID96" caption="Peripheral ID 96 Security" mask="0x1" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID97" caption="Peripheral ID 97 Security" mask="0x2" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID98" caption="Peripheral ID 98 Security" mask="0x4" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID99" caption="Peripheral ID 99 Security" mask="0x8" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID100" caption="Peripheral ID 100 Security" mask="0x10" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID101" caption="Peripheral ID 101 Security" mask="0x20" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID102" caption="Peripheral ID 102 Security" mask="0x40" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID103" caption="Peripheral ID 103 Security" mask="0x80" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID104" caption="Peripheral ID 104 Security" mask="0x100" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID105" caption="Peripheral ID 105 Security" mask="0x200" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID106" caption="Peripheral ID 106 Security" mask="0x400" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID107" caption="Peripheral ID 107 Security" mask="0x800" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID108" caption="Peripheral ID 108 Security" mask="0x1000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID109" caption="Peripheral ID 109 Security" mask="0x2000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID110" caption="Peripheral ID 110 Security" mask="0x4000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID111" caption="Peripheral ID 111 Security" mask="0x8000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID112" caption="Peripheral ID 112 Security" mask="0x10000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID113" caption="Peripheral ID 113 Security" mask="0x20000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID114" caption="Peripheral ID 114 Security" mask="0x40000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID115" caption="Peripheral ID 115 Security" mask="0x80000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID116" caption="Peripheral ID 116 Security" mask="0x100000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID117" caption="Peripheral ID 117 Security" mask="0x200000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID118" caption="Peripheral ID 118 Security" mask="0x400000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID119" caption="Peripheral ID 119 Security" mask="0x800000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID120" caption="Peripheral ID 120 Security" mask="0x1000000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID121" caption="Peripheral ID 121 Security" mask="0x2000000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID122" caption="Peripheral ID 122 Security" mask="0x4000000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID123" caption="Peripheral ID 123 Security" mask="0x8000000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID124" caption="Peripheral ID 124 Security" mask="0x10000000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID125" caption="Peripheral ID 125 Security" mask="0x20000000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID126" caption="Peripheral ID 126 Security" mask="0x40000000" values="TZPM_PIDR3__PID"/>
          <bitfield name="PID127" caption="Peripheral ID 127 Security" mask="0x80000000" values="TZPM_PIDR3__PID"/>
        </register>
      </register-group>
      <value-group name="TZPM_KEY__TZPMKEY">
        <value name="PASSWD" caption="Writing any other value in this field aborts the write operation of the TZPM_PIDRx Registers. Always reads as 0." value="0x12AC4B5D"/>
      </value-group>
      <value-group name="TZPM_PIDR0__PID">
        <value name="0" caption="Secure Accesses only" value="0"/>
        <value name="1" caption="Non Secure Accesses are allowed" value="1"/>
      </value-group>
      <value-group name="TZPM_PIDR1__PID">
        <value name="0" caption="Secure Accesses only" value="0"/>
        <value name="1" caption="Non Secure Accesses are allowed" value="1"/>
      </value-group>
      <value-group name="TZPM_PIDR2__PID">
        <value name="0" caption="Secure Accesses only" value="0"/>
        <value name="1" caption="Non Secure Accesses are allowed" value="1"/>
      </value-group>
      <value-group name="TZPM_PIDR3__PID">
        <value name="0" caption="Secure Accesses only" value="0"/>
        <value name="1" caption="Non Secure Accesses are allowed" value="1"/>
      </value-group>
    </module>
    <module name="UDDRC" id="44143" version="340" caption="Enhanced Universal DDR-SDRAM Memory Controller">
      <register-group name="UDDRC" caption="Enhanced Universal DDR-SDRAM Memory Controller">
        <register name="UDDRC_MSTR" offset="0x0" rw="RW" size="4" initval="0x00040001" caption="Master Register 0">
          <bitfield name="DDR3" caption="Select DDR3 SDRAM  - 1 - DDR3 SDRAM device in use  - 0 - non-DDR3 SDRAM device in use Only present in designs that support DDR3. Programming Mode: Static" mask="0x1"/>
          <bitfield name="MOBILE" caption="Select mDDR SDRAM  - 1 - Mobile/LPDDR SDRAM device in use  - 0 - non-mobile SDRAM device in use This is only present for designs supporting mDDR. Programming Mode: Static" mask="0x2"/>
          <bitfield name="LPDDR2" caption="Select LPDDR2 SDRAM  - 1 - LPDDR2 SDRAM device in use.  - 0 - non-LPDDR2 device in use Present only in designs configured to support LPDDR2. Programming Mode: Static" mask="0x4"/>
          <bitfield name="LPDDR3" caption="Select LPDDR3 SDRAM  - 1 - LPDDR3 SDRAM device in use.  - 0 - non-LPDDR3 device in use Present only in designs configured to support LPDDR3. Programming Mode: Static" mask="0x8"/>
          <bitfield name="BURST_MODE" caption="Interleaved burst mode not supported for LpDDR3 - For DDR2 can be set to 1" mask="0x100"/>
          <bitfield name="BURSTCHOP" caption="When set, enable burst-chop (BC4 or 8 on-the-fly) in DDR3/DDR4. Burst Chop for Reads is exercised only in HIF configurations (UMCTL2_INCL_ARB not set) and if in full bus width mode (MSTR.data_bus_width = 00) and if MEMC_BURST_LENGTH=8 or 16. Burst Chop for Writes is exercised only if Partial Writes enabled (UMCTL2_PARTIAL_WR=1) and if CRC is disabled (CRCPARCTL1.crc_enable = 0).  BC4 (fixed) mode is not supported. Programming Mode: Static" mask="0x200"/>
          <bitfield name="EN_2T_TIMING_MODE" caption="If 1, then uMCTL2 uses 2T timing. Otherwise, uses 1T timing. In 2T timing, all command signals (except chip select) are held for 2 clocks on the SDRAM bus. Chip select is asserted on the second cycle of the command  Note:   - 2T timing is not supported in LPDDR2/LPDDR3/LPDDR4 mode  - 2T timing is not supported if the configuration parameter MEMC_CMD_RTN2IDLE is set  - 2T timing is not supported in DDR4 geardown mode.  - 2T timing is not supported in Shared-AC dual channel mode and the register value is don't care. Programming Mode: Static" mask="0x400"/>
          <bitfield name="DATA_BUS_WIDTH" caption="Selects proportion of DQ bus width that is used by the SDRAM  - 00 - Full DQ bus width to SDRAM  - 01 - Half DQ bus width to SDRAM  - 10 - Quarter DQ bus width to SDRAM  - 11 - Reserved. Note that half bus width mode is only supported when the SDRAM bus width is a multiple of 16, and quarter bus width mode is only supported when the SDRAM bus width is a multiple of 32 and the configuration parameter MEMC_QBUS_SUPPORT is set. Bus width refers to DQ bus width (excluding any ECC width). Programming Mode: Static" mask="0x3000"/>
          <bitfield name="DLL_OFF_MODE" caption="Set to 1 when the uMCTL2 and DRAM has to be put in DLL-off mode for low frequency operation.  Set to 0 to put uMCTL2 and DRAM in DLL-on mode for normal frequency operation.  If DDR4 CRC/parity retry is enabled (CRCPARCTL1.crc_parity_retry_enable = 1), dll_off_mode is not supported, and this bit must be set to '0'.  Programming Mode: Quasi-dynamic Group 2" mask="0x8000"/>
          <bitfield name="BURST_RDWR" caption="SDRAM burst length used:  - 0001 - Burst length of 2 (only supported for mDDR)  - 0010 - Burst length of 4  - 0100 - Burst length of 8  - 1000 - Burst length of 16 (only supported for mDDR, LPDDR2, and LPDDR4)  All other values are reserved. This controls the burst size used to access the SDRAM. This must match the burst length mode register setting in the SDRAM. (For BC4/8 on-the-fly mode of DDR3 and DDR4, set this field to 0x0100) Burst length of 2 is not supported with AXI ports when MEMC_BURST_LENGTH is 8.   Burst length of 2 is only supported when the controller is operating in 1:1 frequency mode.    For DDR3, DDR4 and LPDDR3, this must be set to 0x0100 (BL8).    For LPDDR4, this must be set to 0x1000 (BL16). Programming Mode: Static" mask="0xF0000"/>
        </register>
        <register name="UDDRC_STAT" offset="0x4" rw="R" size="4" initval="0x00000000" caption="Operating Mode Status Register">
          <bitfield name="OPERATING_MODE" caption="Operating mode. This is 3-bits wide in configurations with mDDR/LPDDR2/LPDDR3/LPDDR4/DDR4 support and 2-bits in all other configurations. non-mDDR/LPDDR2/LPDDR3/LPDDR4 and non-DDR4 designs:  - 00 - Init  - 01 - Normal  - 10 - Power-down  - 11 - Self refresh mDDR/LPDDR2/LPDDR3 or DDR4 designs:  - 000 - Init  - 001 - Normal  - 010 - Power-down  - 011 - Self refresh  - 1XX - Deep power-down / Maximum Power Saving Mode LPDDR4 designs:  - 000 - Init  - 001 - Normal  - 010 - Power-down  - 011 - Self refresh / Self refresh power-down  Programming Mode: Static" mask="0x7"/>
          <bitfield name="SELFREF_TYPE" caption="Flags if Self Refresh (except LPDDR4) or SR-Powerdown (LPDDR4) is entered and if it was under Automatic Self Refresh control only or not.      - 00 - SDRAM is not in Self Refresh (except LPDDR4) or SR-Powerdown (LPDDR4). If retry is enabled by CRCPARCTRL1.crc_parity_retry_enable, this also indicates SRE command is still in parity error window or retry is in-progress.  - 11 - SDRAM is in Self Refresh (except LPDDR4) or SR-Powerdown (LPDDR4), which was caused by Automatic Self Refresh only. If retry is enabled, this guarantees SRE command is executed correctly without parity error.  - 10 - SDRAM is in Self Refresh (except LPDDR4) or SR-Powerdown (LPDDR4), which was not caused solely under Automatic Self Refresh control. It could have been caused by Hardware Low Power Interface and/or Software (PWRCTL.selfref_sw). If retry is enabled, this guarantees SRE command is executed correctly without parity error.  - 01 - SDRAM is in Self Refresh, which was caused by PHY Master Request. Programming Mode: Static" mask="0x30"/>
          <bitfield name="SELFREF_CAM_NOT_EMPTY" caption="Self refresh with CAMs not empty. Set to 1 when Self Refresh is entered but CAMs are not drained. Cleared after exiting Self Refresh. Programming Mode: Static" mask="0x1000"/>
        </register>
        <register name="UDDRC_MRCTRL0" offset="0x10" rw="RW" size="4" initval="0x00000010" caption="Mode Register Read/Write Control Register 0">
          <bitfield name="MR_TYPE" caption="Indicates whether the mode register operation is read or write. Only used for LPDDR2/LPDDR3/LPDDR4/DDR4.  - 0 - Write  - 1 - Read Programming Mode: Dynamic" mask="0x1"/>
          <bitfield name="MR_RANK" caption="Controls which rank is accessed by MRCTRL0.mr_wr. Normally, it is desired to access all ranks, so all bits should be set to 1. However, for multi-rank UDIMMs/RDIMMs/LRDIMMs which implement address mirroring, it may be necessary to access ranks individually. Examples (assume uMCTL2 is configured for 4 ranks):     - 0x1 - select rank 0 only     - 0x2 - select rank 1 only     - 0x5 - select ranks 0 and 2     - 0xA - select ranks 1 and 3     - 0xF - select ranks 0, 1, 2 and 3 Programming Mode: Dynamic" mask="0x10"/>
          <bitfield name="MR_ADDR" caption="Address of the mode register that is to be written to.  - 0000 - MR0  - 0001 - MR1  - 0010 - MR2  - 0011 - MR3  - 0100 - MR4  - 0101 - MR5  - 0110 - MR6  - 0111 - MR7 Don't Care for LPDDR2/LPDDR3/LPDDR4 (see MRCTRL1.mr_data for mode register addressing in LPDDR2/LPDDR3/LPDDR4).  This signal is also used for writing to control words of the register chip on RDIMMs/LRDIMMs. In that case, it corresponds to the bank address bits sent to the RDIMM/LRDIMM.  In case of DDR4, the bit[3:2] corresponds to the bank group bits. Therefore, the bit[3] as well as the bit[2:0] must be set to an appropriate value which is considered both the Address Mirroring of UDIMMs/RDIMMs/LRDIMMs and the Output Inversion of RDIMMs/LRDIMMs. Programming Mode: Dynamic" mask="0xF000"/>
          <bitfield name="MR_WR" caption="Setting this register bit to 1 triggers a mode register read or write operation. When the MR operation is complete, the uMCTL2 automatically clears this bit.  The other register fields of this register must be written in a separate APB transaction, before setting this mr_wr bit. It is recommended NOT to set this signal if in Init, Deep power-down or MPSM operating modes. Programming Mode: Dynamic" mask="0x80000000"/>
        </register>
        <register name="UDDRC_MRCTRL1" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Mode Register Read/Write Control Register 1">
          <bitfield name="MR_DATA" caption="Mode register write data for all non-LPDDR2/non-LPDDR3/non-LPDDR4 modes. For LPDDR2/LPDDR3/LPDDR4, MRCTRL1[15:0] are interpreted as [15:8] MR Address [7:0] MR data for writes, don't care for reads. This is 18-bits wide in configurations with DDR4 support and 16-bits in all other configurations. Programming Mode: Dynamic" mask="0xFFFF"/>
        </register>
        <register name="UDDRC_MRSTAT" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Mode Register Read/Write Status Register">
          <bitfield name="MR_WR_BUSY" caption="The SoC core may initiate a MR write operation only if this signal is low. This signal goes high in the clock after the uMCTL2 accepts the MRW/MRR request. It goes low when the MRW/MRR command is issued to the SDRAM. It is recommended not to perform MRW/MRR commands when 'MRSTAT.mr_wr_busy' is high.  - 0 - Indicates that the SoC core can initiate a mode register write operation  - 1 - Indicates that mode register write operation is in progress Programming Mode: Dynamic" mask="0x1"/>
        </register>
        <register name="UDDRC_DERATEEN" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Temperature Derate Enable Register">
          <bitfield name="DERATE_ENABLE" caption="Enables derating  - 0 - Timing parameter derating is disabled  - 1 - Timing parameter derating is enabled using MR4 read value. Present only in designs configured to support LPDDR2/LPDDR3/LPDDR4  This field must be set to '0' for non-LPDDR2/LPDDR3/LPDDR4 mode. Programming Mode: Dynamic" mask="0x1"/>
          <bitfield name="DERATE_VALUE" caption="Derate value  - 0 - Derating uses +1  - 1 - Derating uses +2 Present only in designs configured to support LPDDR2/LPDDR3/LPDDR4  Set to 0 for all LPDDR2 speed grades as derating value of +1.875 ns is less than a core_ddrc_core_clk period. For LPDDR3/4, if the period of core_ddrc_core_clk is less than 1.875ns, this register field should be set to 1; otherwise it should be set to 0.  Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x6"/>
          <bitfield name="DERATE_BYTE" caption="Derate byte Present only in designs configured to support LPDDR2/LPDDR3/LPDDR4  Indicates which byte of the MRR data is used for derating. The maximum valid value depends on MEMC_DRAM_TOTAL_DATA_WIDTH.  Programming Mode: Static" mask="0xF0"/>
          <bitfield name="DERATE_MR4_TUF_DIS" caption="Disable use of MR4 TUF flag (MR4[7]) bit.  - 0 - Use MR4 TUF flag (MR4[7])  - 1 - Do not use MR4 TUF Flag (MR4[7]) For LPDDR4, it is recommended to set this register to 1. For LPDDR2 and LPDDR3, please contact your memory vendor for recommended usage. This affects both the periodic derate logic (DERATEEN.derate_enable) and the derate_temp_limit_intr.  Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x1000"/>
        </register>
        <register name="UDDRC_DERATEINT" offset="0x24" rw="RW" size="4" initval="0x00800000" caption="Temperature Derate Interval Register">
          <bitfield name="MR4_READ_INTERVAL" caption="Interval between two MR4 reads, used to derate the timing parameters. Present only in designs configured to support LPDDR2/LPDDR3/LPDDR4. This register must not be set to zero. Unit: DFI clock cycles. Programming Mode: Static" mask="0xFFFFFFFF"/>
        </register>
        <register name="UDDRC_DERATECTL" offset="0x2C" rw="RW" size="4" initval="0x00000001" caption="Temperature Derate Control Register">
          <bitfield name="DERATE_TEMP_LIMIT_INTR_EN" caption="Interrupt enable bit for derate_temp_limit_intr output pin.   -  1 Enabled   -   0 Disabled  Programming Mode: Dynamic" mask="0x1"/>
          <bitfield name="DERATE_TEMP_LIMIT_INTR_CLR" caption="Interrupt clear bit for derate_temp_limit_intr.   At the end of the interrupt clear operation, the uMCTL2 automatically clears this bit. Programming Mode: Dynamic" mask="0x2"/>
          <bitfield name="DERATE_TEMP_LIMIT_INTR_FORCE" caption="Interrupt force bit for derate_temp_limit_intr.    Setting this register to 1 will cause the derate_temp_limit_intr output pin to be asserted.   At the end of the interrupt force operation, the uMCTL2 automatically clears this bit. Programming Mode: Dynamic" mask="0x4"/>
        </register>
        <register name="UDDRC_PWRCTL" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="Low Power Control Register">
          <bitfield name="SELFREF_EN" caption="If true then the uMCTL2 puts the SDRAM into Self Refresh after a programmable number of cycles &quot;maximum idle clocks before Self Refresh (PWRTMG.selfref_to_x32)&quot;. This register bit may be re-programmed during the course of normal operation. Programming Mode: Dynamic" mask="0x1"/>
          <bitfield name="POWERDOWN_EN" caption="If true then the uMCTL2 goes into power-down after a programmable number of cycles &quot;maximum idle clocks before power down&quot; (PWRTMG.powerdown_to_x32). This register bit may be re-programmed during the course of normal operation. Programming Mode: Dynamic" mask="0x2"/>
          <bitfield name="DEEPPOWERDOWN_EN" caption="When this is 1, uMCTL2 puts the SDRAM into deep power-down mode when the transaction store is empty. This register must be reset to '0' to bring uMCTL2 out of deep power-down mode. Controller performs automatic SDRAM initialization on deep power-down exit. Present only in designs configured to support mDDR or LPDDR2 or LPDDR3. For non-mDDR/non-LPDDR2/non-LPDDR3, this register should not be set to 1. FOR PERFORMANCE ONLY. Programming Mode: Dynamic" mask="0x4"/>
          <bitfield name="EN_DFI_DRAM_CLK_DISABLE" caption="Enable the assertion of dfi_dram_clk_disable whenever a clock is not required by the SDRAM.  If set to 0, dfi_dram_clk_disable is never asserted.  Assertion of dfi_dram_clk_disable is as follows:  In DDR2/DDR3, can only be asserted in Self Refresh.  In DDR4, can be asserted in following:   - in Self Refresh.   - in Maximum Power Saving Mode In mDDR/LPDDR2/LPDDR3, can be asserted in following:   - in Self Refresh   - in Power Down   - in Deep Power Down   - during Normal operation (Clock Stop) In LPDDR4, can be asserted in following:   - in Self Refresh Power Down   - in Power Down   - during Normal operation (Clock Stop)  Programming Mode: Dynamic" mask="0x8"/>
          <bitfield name="SELFREF_SW" caption="A value of 1 to this register causes system to move to Self Refresh state immediately, as long as it is not in INIT or DPD/MPSM operating_mode. This is referred to as Software Entry/Exit to Self Refresh.   - 1 - Software Entry to Self Refresh   - 0 - Software Exit from Self Refresh  Programming Mode: Dynamic" mask="0x20"/>
          <bitfield name="DIS_CAM_DRAIN_SELFREF" caption="Indicates whether skipping CAM draining is allowed when entering Self-Refresh. This register field cannot be modified while PWRCTL.selfref_sw==1.   - 0 - CAMs must be empty before entering SR   - 1 - CAMs are not emptied before entering SR (unsupported)   Note, PWRCTL.dis_cam_drain_selfref=1 is unsupported in this release. PWRCTL.dis_cam_drain_selfref=0 is required.  Programming Mode: Dynamic" mask="0x80"/>
        </register>
        <register name="UDDRC_PWRTMG" offset="0x34" rw="RW" size="4" initval="0x00402010" caption="Low Power Timing Register">
          <bitfield name="POWERDOWN_TO_X32" caption="After this many clocks of the DDRC command channel being idle the uMCTL2 automatically puts the SDRAM into power-down. The DDRC command channel is considered idle when there are no HIF commands outstanding. This must be enabled in the PWRCTL.powerdown_en. FOR PERFORMANCE ONLY. Unit: Multiples of 32 DFI clock cycles. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Quasi-dynamic Group 4" mask="0x1F"/>
          <bitfield name="T_DPD_X4096" caption="Minimum deep power-down time. For mDDR, value from the JEDEC specification is 0 as mDDR exits from deep power-down mode immediately after PWRCTL.deeppowerdown_en is de-asserted. For LPDDR2/LPDDR3, value from the JEDEC specification is 500us. Present only in designs configured to support mDDR, LPDDR2 or LPDDR3. FOR PERFORMANCE ONLY. Unit: Multiples of 4096 DFI clock cycles. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Quasi-dynamic Group 4" mask="0xFF00"/>
          <bitfield name="SELFREF_TO_X32" caption="After this many clocks of the DDRC command channel being idle the uMCTL2 automatically puts the SDRAM into Self Refresh. The DDRC command channel is considered idle when there are no HIF commands outstanding. This must be enabled in the PWRCTL.selfref_en. FOR PERFORMANCE ONLY. Unit: Multiples of 32 DFI clock cycles. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Quasi-dynamic Group 4" mask="0xFF0000"/>
        </register>
        <register name="UDDRC_HWLPCTL" offset="0x38" rw="RW" size="4" initval="0x00000003" caption="Hardware Low Power Control Register">
          <bitfield name="HW_LP_EN" caption="Enable for Hardware Low Power Interface.  Programming Mode: Quasi-dynamic Group 2" mask="0x1"/>
          <bitfield name="HW_LP_EXIT_IDLE_EN" caption="When this bit is programmed to 1 the cactive_in_ddrc pin of the DDRC can be used to exit from the automatic clock stop, automatic power down or automatic self-refresh modes. Note, it will not cause exit of Self-Refresh that was caused by Hardware Low Power Interface and/or Software (PWRCTL.selfref_sw). Programming Mode: Static" mask="0x2"/>
          <bitfield name="HW_LP_IDLE_X32" caption="Hardware idle period. The cactive_ddrc output is driven low if the DDRC command channel is idle for hw_lp_idle * 32 cycles if not in INIT or DPD/MPSM operating_mode. The DDRC command channel is considered idle when there are no HIF commands outstanding. The hardware idle function is disabled when hw_lp_idle_x32=0. hw_lp_idle_x32=1 is an illegal value. FOR PERFORMANCE ONLY. Unit: Multiples of 32 DFI clock cycles. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Static" mask="0xFFF0000"/>
        </register>
        <register name="UDDRC_RFSHCTL0" offset="0x50" rw="RW" size="4" initval="0x00210000" caption="Refresh Control Register 0">
          <bitfield name="PER_BANK_REFRESH" caption="- 1 - Per bank refresh  - 0 - All bank refresh Per bank refresh allows traffic to flow to other banks. Per bank refresh is not supported by all LPDDR2 devices but should be supported by all LPDDR3/LPDDR4 devices. Present only in designs configured to support LPDDR2/LPDDR3/LPDDR4 Programming Mode: Static" mask="0x4"/>
          <bitfield name="REFRESH_BURST" caption="The programmed value + 1 is the number of refresh timeouts that is allowed to accumulate before traffic is blocked and the refreshes are forced to execute. Closing pages to perform a refresh is a one-time penalty that must be paid for each group of refreshes. Therefore, performing refreshes in a burst reduces the per-refresh penalty of these page closings. Higher numbers for RFSHCTL.refresh_burst slightly increases utilization; lower numbers decreases the worst-case latency associated with refreshes.  - 0 - single refresh  - 1 - burst-of-2 refresh  - 7 - burst-of-8 refresh For information on burst refresh feature refer to section 3.9 of DDR2 JEDEC specification - JESD79-2F.pdf. For DDR2/3, the refresh is always per-rank and not per-bank. The rank refresh can be accumulated over 8*tREFI cycles using the burst refresh feature.  In DDR4 mode, according to Fine Granularity feature, 8 refreshes can be postponed in 1X mode, 16 refreshes in 2X mode and 32 refreshes in 4X mode. If using PHY-initiated updates, care must be taken in the setting of RFSHCTL0.refresh_burst, to ensure that tRFCmax is not violated due to a PHY-initiated update occurring shortly before a refresh burst was due. In this situation, the refresh burst will be delayed until the PHY-initiated update is complete. In per-bank refresh mode of LPDDR2/LPDDR3/LPDDR4 (RFSHCTL0.per_bank_refresh = 1), 64 refreshes can be postponed. Programming Mode: Dynamic - Refresh Related" mask="0x3F0"/>
          <bitfield name="REFRESH_TO_X1_X32" caption="If the refresh timer (tRFCnom, also known as tREFI) has expired at least once, then a speculative refresh may be performed. A speculative refresh is a refresh performed at a time when refresh would be useful. When the SDRAM bus is idle for a period of time determined by this RFSHCTL0.refresh_to_x1_x32 and the refresh timer has expired at least once since the last refresh, then a speculative refresh is performed. Speculative refreshes continues successively until there are no refreshes pending or until new reads or writes are issued to the uMCTL2. FOR PERFORMANCE ONLY.  Unit: DFI clock cycles or multiples of 32 DFI clock cycles, depending on RFSHTMG.t_rfc_nom_x1_sel. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Dynamic - Refresh Related" mask="0x1F000"/>
          <bitfield name="REFRESH_MARGIN" caption="Threshold value in number of DFI clock cycles before the critical refresh or page timer expires. A critical refresh is to be issued before this threshold is reached. It is recommended that this not be changed from the default value, currently shown as 0x2. It must always be less than internally used t_rfc_nom/32.  Note that internally used t_rfc_nom is equal to RFSHTMG.t_rfc_nom_x1_x32 * 32 if RFSHTMG.t_rfc_nom_x1_sel=0. If RFSHTMG.t_rfc_nom_x1_sel=1 (for LPDDR2/LPDDR3/LPDDR4 per-bank refresh only), internally used t_rfc_nom is equal to RFSHTMG.t_rfc_nom_x1_x32. Note that, in LPDDR2/LPDDR3/LPDDR4, internally used t_rfc_nom may be divided by four if derating is enabled (DERATEEN.derate_enable=1). Unit: Multiples of 32 DFI clock cycles. Programming Mode: Dynamic - Refresh Related" mask="0xF00000"/>
        </register>
        <register name="UDDRC_RFSHCTL3" offset="0x60" rw="RW" size="4" initval="0x00000000" caption="Refresh Control Register 3">
          <bitfield name="DIS_AUTO_REFRESH" caption="When '1', disable auto-refresh generated by the uMCTL2. When auto-refresh is disabled, the SoC core must generate refreshes using the registers DBGCMD.rankn_refresh. When dis_auto_refresh transitions from 0 to 1, any pending refreshes are immediately scheduled by the uMCTL2. If DDR4 CRC/parity retry is enabled (CRCPARCTL1.crc_parity_retry_enable = 1), disable auto-refresh is not supported, and this bit must be set to '0'. (DDR4 only) If FGR mode is enabled (RFSHCTL3.refresh_mode &gt; 0), disable auto-refresh is not supported, and this bit must be set to '0'. This register field is changeable on the fly. Programming Mode: Dynamic - Refresh Related" mask="0x1"/>
          <bitfield name="REFRESH_UPDATE_LEVEL" caption="Toggle this signal (either from 0 to 1 or from 1 to 0) to indicate that the refresh register(s) have been updated. refresh_update_level must not be toggled when the DDRC is in reset (core_ddrc_rstn = 0). The refresh register(s) are automatically updated when exiting reset. Programming Mode: Dynamic" mask="0x2"/>
        </register>
        <register name="UDDRC_RFSHTMG" offset="0x64" rw="RW" size="4" initval="0x0062008C" caption="Refresh Timing Register">
          <bitfield name="T_RFC_MIN" caption="tRFC (min): Minimum time from refresh to refresh or activate.  When the controller is operating in 1:1 mode, t_rfc_min should be set to RoundUp(tRFCmin/tCK).  When the controller is operating in 1:2 mode, t_rfc_min should be set to RoundUp(RoundUp(tRFCmin/tCK)/2).  In LPDDR2/LPDDR3/LPDDR4 mode:   - if using all-bank refreshes, the tRFCmin value in the above equations is equal to tRFCab   - if using per-bank refreshes, the tRFCmin value in the above equations is equal to tRFCpb In DDR4 mode, the tRFCmin value in the above equations is different depending on the refresh mode (fixed 1X,2X,4X) and the device density. The user should program the appropriate value from the spec based on the 'refresh_mode' and the device density that is used.  Unit: DFI clock cycles. Programming Mode: Dynamic - Refresh Related" mask="0x3FF"/>
          <bitfield name="LPDDR3_TREFBW_EN" caption="Used only when LPDDR3 memory type is connected. Should only be changed when uMCTL2 is in reset. Specifies whether to use the tREFBW parameter (required by some LPDDR3 devices which comply with earlier versions of the LPDDR3 JEDEC specification) or not:    - 0 - tREFBW parameter not used    - 1 - tREFBW parameter used Programming Mode: Static" mask="0x8000"/>
          <bitfield name="T_RFC_NOM_X1_X32" caption="Average time interval between refreshes per rank (Specification: 7.8us for DDR2, DDR3 and DDR4. See JEDEC specification for mDDR, LPDDR2, LPDDR3 and LPDDR4).    When the controller is operating in 1:1 mode, set this register to RoundDown(tREFI/tCK)    When the controller is operating in 1:2 mode, set this register to RoundDown(RoundDown(tREFI/tCK)/2)    In both the above cases, if RFSHTMG.t_rfc_nom_x1_sel = 0, divide the above result by 32 and round down.    For LPDDR2/LPDDR3/LPDDR4:   - if using all-bank refreshes (RFSHCTL0.per_bank_refresh = 0), use tREFIab in the above calculations   - if using per-bank refreshes (RFSHCTL0.per_bank_refresh = 1), use tREFIpb in the above calculations For DDR4 mode, tREFI value is different depending on the refresh mode. The user should program the appropriate value from the spec based on the value programmed in the refresh mode register.  Note that:   - RFSHTMG.t_rfc_nom_x1_x32 must be greater than 0x1.   - if RFSHTMG.t_rfc_nom_x1_sel == 1, RFSHTMG.t_rfc_nom_x1_x32 must be greater than RFSHTMG.t_rfc_min   - if RFSHTMG.t_rfc_nom_x1_sel == 0, RFSHTMG.t_rfc_nom_x1_x32 * 32 must be greater than RFSHTMG.t_rfc_min   - In non-DDR4 or DDR4 Fixed 1x mode: RFSHTMG.t_rfc_nom_x1_x32 must be less than or equal to 0xFFE.   - In DDR4 Fixed 2x mode: RFSHTMG.t_rfc_nom_x1_x32 must be less than or equal to 0x7FF.   - In DDR4 Fixed 4x mode: RFSHTMG.t_rfc_nom_x1_x32 must be less than or equal to 0x3FF. Unit: DFI clock cycles or multiples of 32 DFI clock cycles, depending on RFSHTMG.t_rfc_nom_x1_sel. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Dynamic - Refresh Related" mask="0xFFF0000"/>
          <bitfield name="T_RFC_NOM_X1_SEL" caption="Specifies whether the RFSHTMG.t_rfc_nom_x1_x32 and RFSHCTL0.refresh_to_x1_x32 register values are x1 or x32.    - 0 - x32 register values are used    - 1 - x1 register values are used. This applies only when per-bank refresh is enabled (RFSHCTL0.per_bank_refresh=1); if per-bank refresh is not enabled, the x32 register values are used and this register field is ignored Programming Mode: Dynamic - Refresh Related" mask="0x80000000"/>
        </register>
        <register name="UDDRC_CRCPARCTL0" offset="0xC0" rw="RW" size="4" initval="0x00000000" caption="CRC Parity Control Register0">
          <bitfield name="DFI_ALERT_ERR_INT_EN" caption="Interrupt enable bit for DFI alert error. If this bit is set, any parity/CRC error detected on the dfi_alert_n input will result in an interrupt being set on CRCPARSTAT.dfi_alert_err_int. Programming Mode: Dynamic" mask="0x1"/>
          <bitfield name="DFI_ALERT_ERR_INT_CLR" caption="Interrupt clear bit for DFI alert error. If this bit is set, the alert error interrupt on CRCPARSTAT.dfi_alert_err_int will be cleared. uMCTL2 automatically clears this bit. Programming Mode: Dynamic" mask="0x2"/>
          <bitfield name="DFI_ALERT_ERR_CNT_CLR" caption="DFI alert error count clear. Clear bit for DFI alert error counter. Asserting this bit will clear the DFI alert error counter, CRCPARSTAT.dfi_alert_err_cnt. uMCTL2 automatically clears this bit. Programming Mode: Dynamic" mask="0x4"/>
        </register>
        <register name="UDDRC_CRCPARSTAT" offset="0xCC" rw="R" size="4" initval="0x00000000" caption="CRC Parity Status Register">
          <bitfield name="DFI_ALERT_ERR_CNT" caption="DFI alert error count.   If a parity/CRC error is detected on dfi_alert_n, this counter be incremented.  This is independent of the setting of CRCPARCTL0.dfi_alert_err_int_en.  It will saturate at 0xFFFF, and can be cleared by asserting CRCPARCTL0.dfi_alert_err_cnt_clr. Programming Mode: Static" mask="0xFFFF"/>
          <bitfield name="DFI_ALERT_ERR_INT" caption="DFI alert error interrupt.   If a parity/CRC error is detected on dfi_alert_n, and the interrupt is enabled by CRCPARCTL0.dfi_alert_err_int_en, this interrupt bit will be set.  It will remain set until cleared by CRCPARCTL0.dfi_alert_err_int_clr Programming Mode: Static" mask="0x10000"/>
        </register>
        <register name="UDDRC_INIT0" offset="0xD0" rw="RW" size="4" initval="0x0002004E" caption="SDRAM Initialization Register 0">
          <bitfield name="PRE_CKE_X1024" caption="Cycles to wait after reset before driving CKE high to start the SDRAM initialization sequence. DDR2 specifications typically require this to be programmed for a delay of &gt;= 200 us. LPDDR2/LPDDR3: tINIT1 of 100 ns (min)  LPDDR4: tINIT3 of 2 ms (min)   When the controller is operating in 1:2 frequency ratio mode, program this to JEDEC spec value divided by 2, and round it up to the next integer value. For DDR3/DDR4 RDIMMs, this should include the time needed to satisfy tSTAB. Unit: Multiples of 1024 DFI clock cycles. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Static" mask="0xFFF"/>
          <bitfield name="POST_CKE_X1024" caption="Cycles to wait after driving CKE high to start the SDRAM initialization sequence. DDR2 typically requires a 400 ns delay, requiring this value to be programmed to 2 at all clock speeds. LPDDR2/LPDDR3 typically requires this to be programmed for a delay of 200 us. LPDDR4 typically requires this to be programmed for a delay of 2 us. When the controller is operating in 1:2 frequency ratio mode, program this to JEDEC spec value divided by 2, and round it up to the next integer value. Unit: Multiples of 1024 DFI clock cycles. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Static" mask="0x3FF0000"/>
          <bitfield name="SKIP_DRAM_INIT" caption="If lower bit is enabled the SDRAM initialization routine is skipped. The upper bit decides what state the controller starts up in when reset is removed    - 00 - SDRAM Initialization routine is run after power-up  - 01 - SDRAM Initialization routine is skipped after power-up. Controller starts up in Normal Mode  - 11 - SDRAM Initialization routine is skipped after power-up. Controller starts up in Self-refresh Mode  - 10 - Reserved. Programming Mode: Quasi-dynamic Group 2" mask="0xC0000000"/>
        </register>
        <register name="UDDRC_INIT1" offset="0xD4" rw="RW" size="4" initval="0x00000000" caption="SDRAM Initialization Register 1">
          <bitfield name="PRE_OCD_X32" caption="Wait period before driving the OCD complete command to SDRAM. There is no known specific requirement for this; it may be set to zero. Unit: Multiples of 32 DFI clock cycles. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Static" mask="0xF"/>
          <bitfield name="DRAM_RSTN_X1024" caption="Number of cycles to assert SDRAM reset signal during init sequence. This is only present for designs supporting DDR3, DDR4 or LPDDR4 devices. For use with a Synopsys DDR PHY, this should be set to a minimum of 1. When the controller is operating in 1:2 frequency ratio mode, program this to JEDEC spec value divided by 2, and round it up to the next integer value. Unit: Multiples of 1024 DFI clock cycles. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Static" mask="0x1FF0000"/>
        </register>
        <register name="UDDRC_INIT2" offset="0xD8" rw="RW" size="4" initval="0x00000D05" caption="SDRAM Initialization Register 2">
          <bitfield name="MIN_STABLE_CLOCK_X1" caption="Time to wait after the first CKE high, tINIT2. Present only in designs configured to support LPDDR2/LPDDR3. LPDDR2/LPDDR3 typically requires 5 x tCK delay. When the controller is operating in 1:2 frequency ratio mode, program this to JEDEC spec value divided by 2, and round it up to the next integer value. Unit: DFI clock cycles. Programming Mode: Static" mask="0xF"/>
          <bitfield name="IDLE_AFTER_RESET_X32" caption="Idle time after the reset command, tINIT4. Present only in designs configured to support LPDDR2. When the controller is operating in 1:2 frequency ratio mode, program this to JEDEC spec value divided by 2, and round it up to the next integer value. Unit: Multiples of 32 DFI clock cycles. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Static" mask="0xFF00"/>
        </register>
        <register name="UDDRC_INIT3" offset="0xDC" rw="RW" size="4" initval="0x00000510" caption="SDRAM Initialization Register 3">
          <bitfield name="EMR" caption="DDR2: Value to write to EMR register. Bits 9:7 are for OCD and the setting in this register is ignored. The uMCTL2 sets those bits appropriately. DDR3/DDR4: Value to write to MR1 register  Set bit 7 to 0.  mDDR: Value to write to EMR register. LPDDR2/LPDDR3/LPDDR4 - Value to write to MR2 register Programming Mode: Quasi-dynamic Group 4" mask="0xFFFF"/>
          <bitfield name="MR" caption="DDR2: Value to write to MR register. Bit 8 is for DLL and the setting here is ignored. The uMCTL2 sets this bit appropriately. DDR3/DDR4: Value loaded into MR0 register. mDDR: Value to write to MR register. LPDDR2/LPDDR3/LPDDR4 - Value to write to MR1 register Programming Mode: Quasi-dynamic Group 1, Group 4" mask="0xFFFF0000"/>
        </register>
        <register name="UDDRC_INIT4" offset="0xE0" rw="RW" size="4" initval="0x00000000" caption="SDRAM Initialization Register 4">
          <bitfield name="EMR3" caption="DDR2: Value to write to EMR3 register. DDR3/DDR4: Value to write to MR3 register mDDR/LPDDR2/LPDDR3: Unused LPDDR4: Value to write to MR13 register Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0xFFFF"/>
          <bitfield name="EMR2" caption="DDR2: Value to write to EMR2 register. DDR3/DDR4: Value to write to MR2 register LPDDR2/LPDDR3/LPDDR4: Value to write to MR3 register mDDR: Unused Programming Mode: Quasi-dynamic Group 4" mask="0xFFFF0000"/>
        </register>
        <register name="UDDRC_INIT5" offset="0xE4" rw="RW" size="4" initval="0x00100004" caption="SDRAM Initialization Register 5">
          <bitfield name="MAX_AUTO_INIT_X1024" caption="Maximum duration of the auto initialization, tINIT5. Present only in designs configured to support LPDDR2/LPDDR3. LPDDR2/LPDDR3 typically requires 10 us. Unit: Multiples of 1024 DFI clock cycles. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Static" mask="0x3FF"/>
          <bitfield name="DEV_ZQINIT_X32" caption="ZQ initial calibration, tZQINIT. Present only in designs configured to support DDR3 or DDR4 or LPDDR2/LPDDR3. DDR3 typically requires 512 SDRAM clock cycles. DDR4 requires 1024 SDRAM clock cycles. LPDDR2/LPDDR3 requires 1 us. When the controller is operating in 1:2 frequency ratio mode, program this to JEDEC spec value divided by 2, and round it up to the next integer value. Unit: Multiples of 32 DFI clock cycles. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Static" mask="0xFF0000"/>
        </register>
        <register name="UDDRC_DIMMCTL" offset="0xF0" rw="RW" size="4" initval="0x00000000" caption="DIMM Control Register">
          <bitfield name="DIMM_STAGGER_CS_EN" caption="Staggering enable for multi-rank accesses (for multi-rank UDIMM, RDIMM and LRDIMM implementations only).  This is not supported for mDDR, LPDDR2, LPDDR3 or LPDDR4 SDRAMs. Note: Even if this bit is set it does not take care of software driven MR commands (via MRCTRL0/MRCTRL1), where software is responsible to send them to seperate ranks as appropriate.     - 1 - (DDR4) Send MRS commands to each ranks seperately     - 1 - (non-DDR4) Send all commands to even and odd ranks seperately     - 0 - Do not stagger accesses Programming Mode: Static" mask="0x1"/>
          <bitfield name="DIMM_ADDR_MIRR_EN" caption="Address Mirroring Enable (for multi-rank UDIMM implementations and multi-rank DDR4 RDIMM/LRDIMM implementations). Some UDIMMs and DDR4 RDIMMs/LRDIMMs implement address mirroring for odd ranks, which means that the following address, bank address and bank group bits are swapped: (A3, A4), (A5, A6), (A7, A8), (BA0, BA1) and also (A11, A13), (BG0, BG1) for the DDR4. Setting this bit ensures that, for mode register accesses during the automatic initialization routine, these bits are swapped within the uMCTL2 to compensate for this UDIMM/RDIMM/LRDIMM swapping. In addition to the automatic initialization routine, in case of DDR4 UDIMM/RDIMM/LRDIMM, they are swapped during the automatic MRS access to enable/disable of a particular DDR4 feature. Note: This has no effect on the address of any other memory accesses, or of software-driven mode register accesses. This is not supported for mDDR, LPDDR2, LPDDR3 or LPDDR4 SDRAMs. Note: In case of x16 DDR4 DIMMs, BG1 output of MRS for the odd ranks is same as BG0 because BG1 is invalid, hence dimm_dis_bg_mirroring register must be set to 1.     - 1 - For odd ranks, implement address mirroring for MRS commands to during initialization and for any automatic DDR4 MRS commands (to be used if UDIMM/RDIMM/LRDIMM implements address mirroring)     - 0 - Do not implement address mirroring Programming Mode: Static" mask="0x2"/>
        </register>
        <register name="UDDRC_DRAMTMG0" offset="0x100" rw="RW" size="4" initval="0x0F101B0F" caption="SDRAM Timing Register 0">
          <bitfield name="T_RAS_MIN" caption="tRAS(min):  Minimum time between activate and precharge to the same bank. When the controller is operating in 1:2 frequency mode, 1T mode, program this to tRAS(min)/2. No rounding up. When the controller is operating in 1:2 frequency ratio mode, 2T mode or LPDDR4 mode, program this to (tRAS(min)/2) and round it up to the next integer value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x3F"/>
          <bitfield name="T_RAS_MAX" caption="tRAS(max):  Maximum time between activate and precharge to same bank. This is the maximum time that a page can be kept open Minimum value of this register is 1. Zero is invalid.     When the controller is operating in 1:1 frequency ratio mode, t_ras_max should be set to RoundDown(tRAS(max)/tCK/1024).     When the controller is operating in 1:2 frequency ratio mode, t_ras_max should be set to RoundDown((RoundDown(tRAS(max)/tCK/1024)-1)/2). Unit: Multiples of 1024 DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x7F00"/>
          <bitfield name="T_FAW0" caption="tFAW Valid only when 8 or more banks(or banks 0 bank groups) are present. In 8-bank design, at most 4 banks must be activated in a rolling window of tFAW cycles. When the controller is operating in 1:2 frequency ratio mode, program this to (tFAW/2) and round up to next integer value. In a 4-bank design, set this register to 0x1 independent of the 1:1/1:2 frequency mode. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x10000"/>
          <bitfield name="T_FAW1" caption="tFAW Valid only when 8 or more banks(or banks 1 bank groups) are present. In 8-bank design, at most 4 banks must be activated in a rolling window of tFAW cycles. When the controller is operating in 1:2 frequency ratio mode, program this to (tFAW/2) and round up to next integer value. In a 4-bank design, set this register to 0x1 independent of the 1:1/1:2 frequency mode. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x20000"/>
          <bitfield name="T_FAW2" caption="tFAW Valid only when 8 or more banks(or banks 2 bank groups) are present. In 8-bank design, at most 4 banks must be activated in a rolling window of tFAW cycles. When the controller is operating in 1:2 frequency ratio mode, program this to (tFAW/2) and round up to next integer value. In a 4-bank design, set this register to 0x1 independent of the 1:1/1:2 frequency mode. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x40000"/>
          <bitfield name="T_FAW3" caption="tFAW Valid only when 8 or more banks(or banks 3 bank groups) are present. In 8-bank design, at most 4 banks must be activated in a rolling window of tFAW cycles. When the controller is operating in 1:2 frequency ratio mode, program this to (tFAW/2) and round up to next integer value. In a 4-bank design, set this register to 0x1 independent of the 1:1/1:2 frequency mode. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x80000"/>
          <bitfield name="T_FAW4" caption="tFAW Valid only when 8 or more banks(or banks 4 bank groups) are present. In 8-bank design, at most 4 banks must be activated in a rolling window of tFAW cycles. When the controller is operating in 1:2 frequency ratio mode, program this to (tFAW/2) and round up to next integer value. In a 4-bank design, set this register to 0x1 independent of the 1:1/1:2 frequency mode. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x100000"/>
          <bitfield name="T_FAW5" caption="tFAW Valid only when 8 or more banks(or banks 5 bank groups) are present. In 8-bank design, at most 4 banks must be activated in a rolling window of tFAW cycles. When the controller is operating in 1:2 frequency ratio mode, program this to (tFAW/2) and round up to next integer value. In a 4-bank design, set this register to 0x1 independent of the 1:1/1:2 frequency mode. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x200000"/>
          <bitfield name="WR2PRE" caption="Minimum time between write and precharge to same bank. Specifications: WL + BL/2 + tWR = approximately 8 cycles + 15 ns = 14 clocks @400MHz and less for lower frequencies where:  - WL = write latency  - BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM. BST (burst terminate) is not supported at present.  - tWR = Write recovery time. This comes directly from the SDRAM specification.  Add one extra cycle for LPDDR2/LPDDR3/LPDDR4 for this parameter. When the controller is operating in 1:2 frequency ratio mode, 1T mode, divide the above value by 2. No rounding up. When the controller is operating in 1:2 frequency ratio mode, 2T mode or LPDDR4 mode, divide the above value by 2 and round it up to the next integer value.  Note that, depending on the PHY, if using LRDIMM, it may be necessary to adjust the value of this parameter to compensate for the extra cycle of latency through the LRDIMM.  Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4" mask="0x7F000000"/>
        </register>
        <register name="UDDRC_DRAMTMG1" offset="0x104" rw="RW" size="4" initval="0x00080414" caption="SDRAM Timing Register 1">
          <bitfield name="T_RC" caption="tRC:  Minimum time between activates to same bank. When the controller is operating in 1:2 frequency ratio mode, program this to (tRC/2) and round up to next integer value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x7F"/>
          <bitfield name="RD2PRE" caption="tRTP:  Minimum time from read to precharge of same bank.  - DDR2: tAL + BL/2 + max(tRTP, 2) - 2  - DDR3: tAL + max (tRTP, 4)  - DDR4: Max of following two equations:            tAL + max (tRTP, 4) or,             RL + BL/2 - tRP (*).  - mDDR: BL/2  - LPDDR2: Depends on if it's LPDDR2-S2 or LPDDR2-S4:            LPDDR2-S2: BL/2 + tRTP - 1.            LPDDR2-S4: BL/2 + max(tRTP,2) - 2.  - LPDDR3: BL/2 +  max(tRTP,4) - 4  - LPDDR4: BL/2 + max(tRTP,8) - 8 (*) When both DDR4 SDRAM and ST-MRAM are used simultaneously, use SDRAM's tRP value for calculation.  When the controller is operating in 1:2 mode, 1T mode, divide the above value by 2. No rounding up.  When the controller is operating in 1:2 mode, 2T mode or LPDDR4 mode, divide the above value by 2 and round it up to the next integer value.  Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4" mask="0x3F00"/>
          <bitfield name="T_XP" caption="tXP: Minimum time after power-down exit to any operation.  For DDR3, this should be programmed to tXPDLL if slow powerdown exit is selected in MR0[12].   If C/A parity for DDR4 is used, set to (tXP+PL) instead.  If LPDDR4 is selected and its spec has tCKELPD parameter, set to the larger of tXP and tCKELPD instead. When the controller is operating in 1:2 frequency ratio mode, program this to (tXP/2) and round it up to the next integer value. Units: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x1F0000"/>
        </register>
        <register name="UDDRC_DRAMTMG2" offset="0x108" rw="RW" size="4" initval="0x0305060D" caption="SDRAM Timing Register 2">
          <bitfield name="WR2RD" caption="DDR4: CWL + PL + BL/2 + tWTR_L LPDDR2/3/4: WL + BL/2 + tWTR + 1 Others: CWL + BL/2 + tWTR In DDR4, minimum time from write command to read command for same bank group. In others, minimum time from write command to read command. Includes time for bus turnaround, recovery times, and all per-bank, per-rank, and global constraints.  Please see the relevant PHY databook for details of what should be included here. Where:  - CWL = CAS write latency  - WL = Write latency  - PL = Parity latency  - BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM  - tWTR_L = internal write to read command delay for same bank group. This comes directly from the SDRAM specification.   - tWTR = internal write to read command delay. This comes directly from the SDRAM specification.  After PHY has completed training the value programmed may need to be increased. Refer to relevant PHY documentation.  Add one extra cycle for LPDDR2/LPDDR3/LPDDR4 operation.  WTR_L should be increased by one if DDR4 2tCK write preamble is used. When the controller is operating in 1:2 mode, divide the value calculated using the above equation by 2, and round it up to next integer.  Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4" mask="0x3F"/>
          <bitfield name="RD2WR" caption="DDR2/3/mDDR: RL + BL/2 + 2 - WL  DDR4: RL + BL/2 + 1 + WR_PREAMBLE - WL  LPDDR2/LPDDR3: RL + BL/2 + RU(tDQSCKmax/tCK) + 1 - WL  LPDDR4(DQ ODT is Disabled): RL + BL/2 + RU(tDQSCKmax/tCK) + WR_PREAMBLE + RD_POSTAMBLE - WL  LPDDR4(DQ ODT is Enabled) : RL + BL/2 + RU(tDQSCKmax/tCK) + RD_POSTAMBLE - ODTLon - RU(tODTon(min)/tCK) + 1  Minimum time from read command to write command. Include time for bus turnaround and all per-bank, per-rank, and global constraints.  Please see the relevant PHY databook for details of what should be included here. Where:  - WL = write latency  - BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM  - RL = read latency = CAS latency  - WR_PREAMBLE = 1 (1tCK write preamble), 2 (2tCK write preamble).  This is unique to DDR4 and LPDDR4.  - RD_POSTAMBLE = 0.5 (0.5tCK read postamble), 1.5 (1.5tCK read postamble).  This is unique to LPDDR4. After PHY has completed training the value programmed may need to be increased. Refer to relevant PHY documentation.  For LPDDR2/LPDDR3/LPDDR4, if derating is enabled (DERATEEN.derate_enable=1), derated tDQSCKmax should be used.  When the controller is operating in 1:2 frequency ratio mode, divide the value calculated using the above equation by 2, and round it up to next integer.  Note that, depending on the PHY, if using LRDIMM, it may be necessary to adjust the value of this parameter to compensate for the extra cycle of latency through the LRDIMM.  Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4" mask="0x3F00"/>
          <bitfield name="READ_LATENCY" caption="Set to RL Time from read command to read data on SDRAM interface. This must be set to RL. Note that, depending on the PHY, if using RDIMM/LRDIMM, it may be necessary to adjust the value of RL to compensate for the extra cycle of latency through the RDIMM/LRDIMM. When the controller is operating in 1:2 frequency ratio mode, divide the value calculated using the above equation by 2, and round it up to next integer. This register field is not required for DDR2 and DDR3, as the DFI read and write latencies defined in DFITMG0 and DFITMG1 are sufficient for those protocols For all protocols, in addition to programming this register field, it is necessary to program DFITMG0 and DFITMG1 to control the read and write latencies Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4" mask="0x3F0000"/>
          <bitfield name="WRITE_LATENCY" caption="Set to WL Time from write command to write data on SDRAM interface. This must be set to WL. For mDDR, it should normally be set to 1. Note that, depending on the PHY, if using RDIMM/LRDIMM, it may be necessary to adjust the value of WL to compensate for the extra cycle of latency through the RDIMM/LRDIMM. When the controller is operating in 1:2 frequency ratio mode, divide the value calculated using the above equation by 2, and round it up to next integer. This register field is not required for DDR2 and DDR3, as the DFI read and write latencies defined in DFITMG0 and DFITMG1 are sufficient for those protocols For all protocols, in addition to programming this register field, it is necessary to program DFITMG0 and DFITMG1 to control the read and write latencies Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4" mask="0x3F000000"/>
        </register>
        <register name="UDDRC_DRAMTMG3" offset="0x10C" rw="RW" size="4" initval="0x0050400C" caption="SDRAM Timing Register 3">
          <bitfield name="T_MOD" caption="tMOD: Parameter used only in DDR3 and DDR4. Cycles between load mode command and following non-load mode command. If C/A parity for DDR4 is used, set to tMOD_PAR(tMOD+PL) instead. If CAL mode is enabled (DFITMG1.dfi_t_cmd_lat &gt; 0), tCAL (=DFITMG1.dfi_cmd_lat) should be added to the above calculations. If MPR writes for DDR4 are used, set to tMOD + AL (or tMPD_PAR + AL if C/A parity is also used). Set to tMOD if controller is operating in 1:1 frequency ratio mode, or tMOD/2 (rounded up to next integer) if controller is operating in 1:2 frequency ratio mode. Note that if using RDIMM/LRDIMM, depending on the PHY, it may be necessary to adjust the value of this parameter to compensate for the extra cycle of latency applied to mode register writes by the RDIMM/LRDIMM chip. Also note that if using LRDIMM, the minimum value of this register is tMRD_L2 if controller is operating in 1:1 frequency ratio mode, or tMRD_L2/2 (rounded up to next integer) if controller is operating in 1:2 frequency ratio mode. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x3FF"/>
          <bitfield name="T_MRD" caption="tMRD: Cycles to wait after a mode register write or read. Depending on the connected SDRAM, tMRD represents: DDR2/mDDR: Time from MRS to any command DDR3/4: Time from MRS to MRS command LPDDR2: not used LPDDR3/4: Time from MRS to non-MRS command. When the controller is operating in 1:2 frequency ratio mode, program this to (tMRD/2) and round it up to the next integer value. If C/A parity for DDR4 is used, set to tMRD_PAR(tMOD+PL) instead. If CAL mode is enabled (DFITMG1.dfi_t_cmd_lat &gt; 0), tCAL (=DFITMG1.dfi_cmd_lat) should be added to the above calculations. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x3F000"/>
          <bitfield name="T_MRW" caption="Time to wait after a mode register write or read (MRW or MRR). Present only in designs configured to support LPDDR2, LPDDR3 or LPDDR4. LPDDR2 typically requires value of 5. LPDDR3 typically requires value of 10. LPDDR4: Set this to the larger of tMRW and tMRWCKEL. For LPDDR2, this register is used for the time from a MRW/MRR to all other commands. When the controller is operating in 1:2 frequency ratio mode, program this to the above values divided by 2 and round it up to the next integer value. For LDPDR3, this register is used for the time from a MRW/MRR to a MRW/MRR. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x3FF00000"/>
        </register>
        <register name="UDDRC_DRAMTMG4" offset="0x110" rw="RW" size="4" initval="0x05040405" caption="SDRAM Timing Register 4">
          <bitfield name="T_RP" caption="tRP:  Minimum time from single-bank precharge to activate of same bank.      When the controller is operating in 1:1 frequency ratio mode, t_rp should be set to RoundUp(tRP/tCK).      When the controller is operating in 1:2 frequency ratio mode, t_rp should be set to RoundDown(RoundUp(tRP/tCK)/2) + 1.      When the controller is operating in 1:2 frequency ratio mode in LPDDR4, t_rp should be set to RoundUp(RoundUp(tRP/tCK)/2).      Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x1F"/>
          <bitfield name="T_RRD" caption="DDR4: tRRD_L: Minimum time between activates from bank &quot;a&quot; to bank &quot;b&quot; for same bank group. Others: tRRD: Minimum time between activates from bank &quot;a&quot; to bank &quot;b&quot; When the controller is operating in 1:2 frequency ratio mode, program this to (tRRD_L/2 or tRRD/2) and round it up to the next integer value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0xF00"/>
          <bitfield name="T_CCD" caption="DDR4: tCCD_L: This is the minimum time between two reads or two writes for same bank group. Others: tCCD: This is the minimum time between two reads or two writes. When the controller is operating in 1:2 frequency ratio mode, program this to (tCCD_L/2 or tCCD/2) and round it up to the next integer value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0xF0000"/>
          <bitfield name="T_RCD" caption="tRCD - tAL: Minimum time from activate to read or write command to same bank. When the controller is operating in 1:2 frequency ratio mode, program this to ((tRCD - tAL)/2) and round it up to the next integer value.  Minimum value allowed for this register is 1, which implies minimum (tRCD - tAL) value to be 2 when the controller is operating in 1:2 frequency ratio mode. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4" mask="0x1F000000"/>
        </register>
        <register name="UDDRC_DRAMTMG5" offset="0x114" rw="RW" size="4" initval="0x05050403" caption="SDRAM Timing Register 5">
          <bitfield name="T_CKE" caption="Minimum number of cycles of CKE HIGH/LOW during power-down and self refresh.  - LPDDR2/LPDDR3 mode: Set this to the larger of tCKE or tCKESR  - LPDDR4 mode: Set this to the larger of tCKE or tSR.  - Non-LPDDR2/non-LPDDR3/non-LPDDR4 designs: Set this to tCKE value. When the controller is operating in 1:2 frequency ratio mode, program this to (value described above)/2 and round it up to the next integer value.  Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x1F"/>
          <bitfield name="T_CKESR" caption="Minimum CKE low width for Self refresh or Self refresh power down entry to exit timing in memory clock cycles.   Recommended settings:     - mDDR: tRFC     - LPDDR2: tCKESR     - LPDDR3: tCKESR     - LPDDR4: max(tCKE, tSR)     - DDR2: tCKE      - DDR3: tCKE + 1       - DDR4: tCKE + 1 (+ PL(parity latency)(*))  (*)Only if CRCPARCTL1.caparity_disable_before_sr=0, this register should be increased by PL.  When the controller is operating in 1:2 frequency ratio mode, program this to recommended value divided by two and round it up to next integer.  Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x3F00"/>
          <bitfield name="T_CKSRE" caption="This is the time after Self Refresh Down Entry that CK is maintained as a valid clock. Specifies the clock disable delay after SRE.      Recommended settings:     - mDDR: 0     - LPDDR2: 2     - LPDDR3: 2     - LPDDR4: tCKELCK     - DDR2: 1      - DDR3: max (10 ns, 5 tCK)     - DDR4: max (10 ns, 5 tCK) (+ PL(parity latency)(*)) (*)Only if CRCPARCTL1.caparity_disable_before_sr=0, this register should be increased by PL.  When the controller is operating in 1:2 frequency ratio mode, program this to recommended value divided by two and round it up to next integer.  Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0xF0000"/>
          <bitfield name="T_CKSRX" caption="This is the time before Self Refresh Exit that CK is maintained as a valid clock before issuing SRX. Specifies the clock stable time before SRX.       Recommended settings:     - mDDR: 1     - LPDDR2: 2     - LPDDR3: 2     - LPDDR4: tCKCKEH     - DDR2: 1       - DDR3: tCKSRX      - DDR4: tCKSRX  When the controller is operating in 1:2 frequency ratio mode, program this to recommended value divided by two and round it up to next integer.  Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0xF000000"/>
        </register>
        <register name="UDDRC_DRAMTMG6" offset="0x118" rw="RW" size="4" initval="0x02020005" caption="SDRAM Timing Register 6">
          <bitfield name="T_CKCSX" caption="This is the time before Clock Stop Exit that CK is maintained as a valid clock before issuing Clock Stop Exit. Specifies the clock stable time before next command after Clock Stop Exit.       Recommended settings:     - mDDR: 1     - LPDDR2: tXP + 2     - LPDDR3: tXP + 2     - LPDDR4: tXP + 2 When the controller is operating in 1:2 frequency ratio mode, program this to recommended value divided by two and round it up to next integer.   This is only present for designs supporting mDDR or LPDDR2/LPDDR3/LPDDR4 devices.  Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0xF"/>
          <bitfield name="T_CKDPDX" caption="This is the time before Deep Power Down Exit that CK is maintained as a valid clock before issuing DPDX. Specifies the clock stable time before DPDX.       Recommended settings:     - mDDR: 1     - LPDDR2: 2     - LPDDR3: 2 When the controller is operating in 1:2 frequency ratio mode, program this to recommended value divided by two and round it up to next integer.   This is only present for designs supporting mDDR or LPDDR2 devices.  Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0xF0000"/>
          <bitfield name="T_CKDPDE" caption="This is the time after Deep Power Down Entry that CK is maintained as a valid clock. Specifies the clock disable delay after DPDE.   Recommended settings:     - mDDR: 0     - LPDDR2: 2     - LPDDR3: 2 When the controller is operating in 1:2 frequency ratio mode, program this to recommended value divided by two and round it up to next integer.   This is only present for designs supporting mDDR or LPDDR2/LPDDR3 devices.  Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0xF000000"/>
        </register>
        <register name="UDDRC_DRAMTMG7" offset="0x11C" rw="RW" size="4" initval="0x00000202" caption="SDRAM Timing Register 7">
          <bitfield name="T_CKPDX" caption="This is the time before Power Down Exit that CK is maintained as a valid clock before issuing PDX. Specifies the clock stable time before PDX.       Recommended settings:     - mDDR: 0     - LPDDR2: 2     - LPDDR3: 2     - LPDDR4: tCKCKEH When using DDR2/3/4 SDRAM, this register should be set to the same value as DRAMTMG5.t_cksrx. When the controller is operating in 1:2 frequency ratio mode, program this to recommended value divided by two and round it up to next integer.   This is only present for designs supporting mDDR or LPDDR2/LPDDR3/LPDDR4 devices.  Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0xF"/>
          <bitfield name="T_CKPDE" caption="This is the time after Power Down Entry that CK is maintained as a valid clock. Specifies the clock disable delay after PDE.       Recommended settings:     - mDDR: 0     - LPDDR2: 2     - LPDDR3: 2     - LPDDR4: tCKELCK When using DDR2/3/4 SDRAM, this register should be set to the same value as DRAMTMG5.t_cksre. When the controller is operating in 1:2 frequency ratio mode, program this to recommended value divided by two and round it up to next integer.   This is only present for designs supporting mDDR or LPDDR2/LPDDR3/LPDDR4 devices.  Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0xF00"/>
        </register>
        <register name="UDDRC_DRAMTMG8" offset="0x120" rw="RW" size="4" initval="0x00004405" caption="SDRAM Timing Register 8">
          <bitfield name="T_XS_X32" caption="tXS: Exit Self Refresh to commands not requiring a locked DLL. When the controller is operating in 1:2 frequency ratio mode, program this to the above value divided by 2 and round up to next integer value. Note: Used only for DDR2, DDR3 and DDR4 SDRAMs. Unit: Multiples of 32 DFI clock cycles. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x7F"/>
          <bitfield name="T_XS_DLL_X32" caption="tXSDLL: Exit Self Refresh to commands requiring a locked DLL. When the controller is operating in 1:2 frequency ratio mode, program this to the above value divided by 2 and round up to next integer value. Note: Used only for DDR2, DDR3 and DDR4 SDRAMs. Unit: Multiples of 32 DFI clock cycles. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x7F00"/>
        </register>
        <register name="UDDRC_DRAMTMG14" offset="0x138" rw="RW" size="4" initval="0x000000A0" caption="SDRAM Timing Register 14">
          <bitfield name="T_XSR" caption="tXSR: Exit Self Refresh to any command. When the controller is operating in 1:2 frequency ratio mode, program this to the above value divided by 2 and round up to next integer value.   The value 0xfff is illegal for this register field.  Note: Used only for mDDR/LPDDR2/LPDDR3/LPDDR4 mode. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0xFFF"/>
        </register>
        <register name="UDDRC_DRAMTMG15" offset="0x13C" rw="RW" size="4" initval="0x00000000" caption="SDRAM Timing Register 15">
          <bitfield name="T_STAB_X32" caption="tSTAB: Stabilization time. It is required in the following two cases for DDR3/DDR4 RDIMM :     - when exiting power saving mode, if the clock was stopped, after re-enabling it the clock must be stable for a time specified by tSTAB    - in the case of input clock frequency change (DDR4)    - after issuing control words that refers to clock timing   (Specification: 6us for DDR3, 5us for DDR4)  When the controller is operating in 1:2 frequency ratio mode, program this to recommended value divided by two and round it up to next integer.  Unit: Multiples of 32 DFI clock cycles.  Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0xFF"/>
          <bitfield name="EN_DFI_LP_T_STAB" caption="- 1 - Enable using tSTAB when exiting DFI LP. Needs to be set when the PHY is stopping the clock during DFI LP to save maximum power.   - 0 - Disable using tSTAB when exiting DFI LP Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x80000000"/>
        </register>
        <register name="UDDRC_ZQCTL0" offset="0x180" rw="RW" size="4" initval="0x02000040" caption="ZQ Control Register 0">
          <bitfield name="T_ZQ_SHORT_NOP" caption="tZQCS for DDR3/DD4/LPDDR2/LPDDR3, tZQLAT for LPDDR4: Number of DFI clock cycles of NOP required after a ZQCS (ZQ calibration short)/MPC(ZQ Latch) command is issued to SDRAM. When the controller is operating in 1:2 frequency ratio mode, program this to tZQCS/2 and round it up to the next integer value. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices. Unit: DFI clock cycles. Programming Mode: Static" mask="0x3FF"/>
          <bitfield name="T_ZQ_LONG_NOP" caption="tZQoper for DDR3/DDR4, tZQCL for LPDDR2/LPDDR3, tZQCAL for LPDDR4: Number of DFI clock cycles of NOP required after a ZQCL (ZQ calibration long)/MPC(ZQ Start) command is issued to SDRAM. When the controller is operating in 1:2 frequency ratio mode: DDR3/DDR4: program this to tZQoper/2 and round it up to the next integer value. LPDDR2/LPDDR3: program this to tZQCL/2 and round it up to the next integer value. LPDDR4: program this to tZQCAL/2 and round it up to the next integer value. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices. Unit: DFI clock cycles. Programming Mode: Static" mask="0x7FF0000"/>
          <bitfield name="ZQ_RESISTOR_SHARED" caption="- 1 - Denotes that ZQ resistor is shared between ranks. Means ZQinit/ZQCL/ZQCS/MPC(ZQ calibration) commands are sent to one rank at a time with tZQinit/tZQCL/tZQCS/tZQCAL/tZQLAT timing met between commands so that commands to different ranks do not overlap.   - 0 - ZQ resistor is not shared. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices. Programming Mode: Static" mask="0x20000000"/>
          <bitfield name="DIS_SRX_ZQCL" caption="- 1 - Disable issuing of ZQCL/MPC(ZQ calibration) command at Self-Refresh/SR-Powerdown exit. Only applicable when run in DDR3 or DDR4 or LPDDR2 or LPDDR3 or LPDDR4 mode.  - 0 - Enable issuing of ZQCL/MPC(ZQ calibration) command at Self-Refresh/SR-Powerdown exit. Only applicable when run in DDR3 or DDR4 or LPDDR2 or LPDDR3 or LPDDR4 mode. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices. Programming Mode: Quasi-dynamic Group 2, Group 4" mask="0x40000000"/>
          <bitfield name="DIS_AUTO_ZQ" caption="- 1 - Disable uMCTL2 generation of ZQCS/MPC(ZQ calibration) command.  Register DBGCMD.zq_calib_short can be used instead to issue ZQ calibration request from APB module.  - 0 - Internally generate ZQCS/MPC(ZQ calibration) commands based on ZQCTL1.t_zq_short_interval_x1024. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices. Programming Mode: Dynamic" mask="0x80000000"/>
        </register>
        <register name="UDDRC_ZQCTL1" offset="0x184" rw="RW" size="4" initval="0x02000100" caption="ZQ Control Register 1">
          <bitfield name="T_ZQ_SHORT_INTERVAL_X1024" caption="Average interval to wait between automatically issuing ZQCS (ZQ calibration short)/MPC(ZQ calibration) commands to DDR3/DDR4/LPDDR2/LPDDR3/LPDDR4 devices. Meaningless, if ZQCTL0.dis_auto_zq=1. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices. Unit: Multiples of 1024 DFI clock cycles. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Static" mask="0xFFFFF"/>
          <bitfield name="T_ZQ_RESET_NOP" caption="tZQReset: Number of DFI clock cycles of NOP required after a ZQReset (ZQ calibration Reset) command is issued to SDRAM. When the controller is operating in 1:2 frequency ratio mode, program this to tZQReset/2 and round it up to the next integer value. This is only present for designs supporting LPDDR2/LPDDR3/LPDDR4 devices. Unit: DFI clock cycles. Programming Mode: Static" mask="0x3FF00000"/>
        </register>
        <register name="UDDRC_ZQCTL2" offset="0x188" rw="RW" size="4" initval="0x00000000" caption="ZQ Control Register 2">
          <bitfield name="ZQ_RESET" caption="Setting this register bit to 1 triggers a ZQ Reset operation. When the ZQ Reset operation is complete, the uMCTL2 automatically clears this bit. It is recommended NOT to set this register bit if in Init, in Self-Refresh(except LPDDR4) or SR-Powerdown(LPDDR4) or Deep power-down operating modes. For Self-Refresh(except LPDDR4) or SR-Powerdown(LPDDR4) it will be scheduled after SR(except LPDDR4) or SPRD(LPDDR4) has been exited. For Deep power down, it will not be scheduled, although ZQSTAT.zq_reset_busy will be de-asserted. This is only present for designs supporting LPDDR2/LPDDR3/LPDDR4 devices. Programming Mode: Dynamic" mask="0x1"/>
        </register>
        <register name="UDDRC_ZQSTAT" offset="0x18C" rw="R" size="4" initval="0x00000000" caption="ZQ Status Register">
          <bitfield name="ZQ_RESET_BUSY" caption="SoC core may initiate a ZQ Reset operation only if this signal is low. This signal goes high in the clock after the uMCTL2 accepts the ZQ Reset request. It goes low when the ZQ Reset command is issued to the SDRAM and the associated NOP period is over. It is recommended not to perform ZQ Reset commands when this signal is high.  - 0 - Indicates that the SoC core can initiate a ZQ Reset operation  - 1 - Indicates that ZQ Reset operation is in progress Programming Mode: Dynamic" mask="0x1"/>
        </register>
        <register name="UDDRC_DFITMG0" offset="0x190" rw="RW" size="4" initval="0x07020002" caption="DFI Timing Register 0">
          <bitfield name="DFI_TPHY_WRLAT" caption="Write latency Number of clocks from the write command to write data enable (dfi_wrdata_en).  This corresponds to the DFI timing parameter tphy_wrlat. Refer to PHY specification for correct value.Note that, depending on the PHY, if using RDIMM/LRDIMM, it may be necessary to use the adjusted value of CL in the calculation of tphy_wrlat. This is to compensate for the extra cycle(s) of latency through the RDIMM/LRDIMM. For LPDDR4, dfi_tphy_wrlat&gt;60 is not supported. Unit: DFI clock cycles or DFI PHY clock cycles, depending on DFITMG0.dfi_wrdata_use_dfi_phy_clk. Programming Mode: Quasi-dynamic Group 1, Group 4" mask="0x3F"/>
          <bitfield name="DFI_TPHY_WRDATA" caption="Specifies the number of clock cycles between when dfi_wrdata_en is asserted to when the associated write data is driven on the dfi_wrdata signal.  This corresponds to the DFI timing parameter tphy_wrdata.  Refer to PHY specification for correct value. Note, max supported value is 8. Unit: DFI clock cycles or DFI PHY clock cycles, depending on DFITMG0.dfi_wrdata_use_dfi_phy_clk. Programming Mode: Quasi-dynamic Group 4" mask="0x3F00"/>
          <bitfield name="DFI_WRDATA_USE_DFI_PHY_CLK" caption="Defines whether dfi_wrdata_en/dfi_wrdata/dfi_wrdata_mask is generated using HDR (DFI clock) or SDR (DFI PHY clock) values Selects whether value in DFITMG0.dfi_tphy_wrlat  is in terms of HDR (DFI clock) or SDR (DFI PHY clock) cycles Selects whether value in DFITMG0.dfi_tphy_wrdata is in terms of HDR (DFI clock) or SDR (DFI PHY clock) cycles  - 0 in terms of HDR (DFI clock) cycles  - 1 in terms of SDR (DFI PHY clock) cycles Refer to PHY specification for correct value. If using a Synopsys DWC DDR3/2 PHY, DWC DDR2/3-Lite/mDDR PHY, DWC DDR multiPHY or DWC Gen2 DDR multiPHY, this field must be set to 0; otherwise:  - If MEMC_PROG_FREQ_RATIO=1 and MSTR.frequency_ratio=1, this field should be set to 0  - Else, it must be set to 1  Programming Mode: Static" mask="0x8000"/>
          <bitfield name="DFI_T_RDDATA_EN" caption="Time from the assertion of a read command on the DFI interface to the assertion of the dfi_rddata_en signal. Refer to PHY specification for correct value. This corresponds to the DFI parameter trddata_en. Note that, depending on the PHY, if using RDIMM/LRDIMM, it may be necessary to use the adjusted value of CL in the calculation of trddata_en. This is to compensate for the extra cycle(s) of latency through the RDIMM/LRDIMM. Unit: DFI clock cycles or DFI PHY clock cycles, depending on DFITMG0.dfi_rddata_use_dfi_phy_clk. Programming Mode: Quasi-dynamic Group 1, Group 4" mask="0x7F0000"/>
          <bitfield name="DFI_RDDATA_USE_DFI_PHY_CLK" caption="Defines whether dfi_rddata_en/dfi_rddata/dfi_rddata_valid is generated using HDR (DFI clock) or SDR (DFI PHY clock) values.   Selects whether value in DFITMG0.dfi_t_rddata_en is in terms of HDR (DFI clock) or SDR (DFI PHY clock) cycles:  - 0 in terms of HDR (DFI clock) cycles  - 1 in terms of SDR (DFI PHY clock) cycles Refer to PHY specification for correct value. If using a Synopsys DWC DDR3/2 PHY, DWC DDR2/3-Lite/mDDR PHY, DWC DDR multiPHY or DWC Gen2 DDR multiPHY, this field must be set to 0; otherwise:  - If MEMC_PROG_FREQ_RATIO=1 and MSTR.frequency_ratio=1, this field should be set to 0  - Else, it must be set to 1  Programming Mode: Static" mask="0x800000"/>
          <bitfield name="DFI_T_CTRL_DELAY" caption="Specifies the number of DFI clock cycles after an assertion or de-assertion of the DFI control signals that the control signals at the PHY-DRAM interface reflect the assertion or de-assertion. If the DFI clock and the memory clock are not phase-aligned, this timing parameter should be rounded up to the next integer value. Note that if using RDIMM/LRDIMM, it is necessary to increment this parameter by RDIMM's/LRDIMM's extra cycle of latency in terms of DFI clock. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 4" mask="0x1F000000"/>
        </register>
        <register name="UDDRC_DFITMG1" offset="0x194" rw="RW" size="4" initval="0x00000404" caption="DFI Timing Register 1">
          <bitfield name="DFI_T_DRAM_CLK_ENABLE" caption="Specifies the number of DFI clock cycles from the de-assertion of the dfi_dram_clk_disable signal on the DFI until the first valid rising edge of the clock to the DRAM memory devices, at the PHY-DRAM boundary. If the DFI clock and the memory clock are not phase aligned, this timing parameter should be rounded up to the next integer value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 4" mask="0x1F"/>
          <bitfield name="DFI_T_DRAM_CLK_DISABLE" caption="Specifies the number of DFI clock cycles from the assertion of the dfi_dram_clk_disable signal on the DFI until the clock to the DRAM memory devices, at the PHY-DRAM boundary, maintains a low value. If the DFI clock and the memory clock are not phase aligned, this timing parameter should be rounded up to the next integer value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 4" mask="0x1F00"/>
          <bitfield name="DFI_T_WRDATA_DELAY" caption="Specifies the number of DFI clock cycles between when the dfi_wrdata_en signal is asserted and when the corresponding write data transfer is completed on the DRAM bus.  This corresponds to the DFI timing parameter twrdata_delay.  Refer to PHY specification for correct value.  For DFI 3.0 PHY, set to twrdata_delay, a new timing parameter introduced in DFI 3.0. For DFI 2.1 PHY, set to tphy_wrdata + (delay of DFI write data to the DRAM).  Value to be programmed is in terms of DFI clocks, not PHY clocks. In FREQ_RATIO=2, divide PHY's value by 2 and round up to next integer. If using DFITMG0.dfi_wrdata_use_dfi_phy_clk=1, add 1 to the value.  Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 4" mask="0x1F0000"/>
          <bitfield name="DFI_T_PARIN_LAT" caption="Specifies the number of DFI PHY clock cycles between when the dfi_cs signal is asserted and when the associated dfi_parity_in signal is driven. Unit: DFI PHY clock cycles. Programming Mode: Quasi-dynamic Group 4" mask="0x3000000"/>
        </register>
        <register name="UDDRC_DFILPCFG0" offset="0x198" rw="RW" size="4" initval="0x07000000" caption="DFI Low Power Configuration Register 0">
          <bitfield name="DFI_LP_EN_PD" caption="Enables DFI Low Power interface handshaking during Power Down Entry/Exit.   - 0 - Disabled    - 1 - Enabled Programming Mode: Static" mask="0x1"/>
          <bitfield name="DFI_LP_WAKEUP_PD" caption="Value in DFI clock cycles to drive on dfi_lp_wakeup signal when Power Down mode is entered.  Determines the DFI's tlp_wakeup time:   - 0x0 - 16 cycles   - 0x1 - 32 cycles   - 0x2 - 64 cycles   - 0x3 - 128 cycles   - 0x4 - 256 cycles   - 0x5 - 512 cycles   - 0x6 - 1024 cycles   - 0x7 - 2048 cycles   - 0x8 - 4096 cycles   - 0x9 - 8192 cycles   - 0xA - 16384 cycles   - 0xB - 32768 cycles   - 0xC - 65536 cycles   - 0xD - 131072 cycles   - 0xE - 262144 cycles   - 0xF - Unlimited Unit: DFI clock cycles. Programming Mode: Static" mask="0xF0"/>
          <bitfield name="DFI_LP_EN_SR" caption="Enables DFI Low Power interface handshaking during Self Refresh Entry/Exit.   - 0 - Disabled    - 1 - Enabled Programming Mode: Static" mask="0x100"/>
          <bitfield name="DFI_LP_WAKEUP_SR" caption="Value in DFI clock cycles to drive on dfi_lp_wakeup signal when Self Refresh mode is entered.  Determines the DFI's tlp_wakeup time:   - 0x0 - 16 cycles   - 0x1 - 32 cycles   - 0x2 - 64 cycles   - 0x3 - 128 cycles   - 0x4 - 256 cycles   - 0x5 - 512 cycles   - 0x6 - 1024 cycles   - 0x7 - 2048 cycles   - 0x8 - 4096 cycles   - 0x9 - 8192 cycles   - 0xA - 16384 cycles   - 0xB - 32768 cycles   - 0xC - 65536 cycles   - 0xD - 131072 cycles   - 0xE - 262144 cycles   - 0xF - Unlimited Unit: DFI clock cycles. Programming Mode: Static" mask="0xF000"/>
          <bitfield name="DFI_LP_EN_DPD" caption="Enables DFI Low Power interface handshaking during Deep Power Down Entry/Exit.   - 0 - Disabled    - 1 - Enabled  This is only present for designs supporting mDDR or LPDDR2/LPDDR3 devices. Programming Mode: Static" mask="0x10000"/>
          <bitfield name="DFI_LP_WAKEUP_DPD" caption="Value in DFI clock cycles to drive on dfi_lp_wakeup signal when Deep Power Down mode is entered.  Determines the DFI's tlp_wakeup time:   - 0x0 - 16 cycles   - 0x1 - 32 cycles   - 0x2 - 64 cycles   - 0x3 - 128 cycles   - 0x4 - 256 cycles   - 0x5 - 512 cycles   - 0x6 - 1024 cycles   - 0x7 - 2048 cycles   - 0x8 - 4096 cycles   - 0x9 - 8192 cycles   - 0xA - 16384 cycles   - 0xB - 32768 cycles   - 0xC - 65536 cycles   - 0xD - 131072 cycles   - 0xE - 262144 cycles   - 0xF - Unlimited This is only present for designs supporting mDDR or LPDDR2/LPDDR3 devices.  Unit: DFI clock cycles. Programming Mode: Static" mask="0xF00000"/>
          <bitfield name="DFI_TLP_RESP" caption="Setting in DFI clock cycles for DFI's tlp_resp time.  Same value is used for both Power Down, Self Refresh, Deep Power Down and Maximum Power Saving modes.  Refer to PHY databook for recommended values Unit: DFI clock cycles. Programming Mode: Static" mask="0x1F000000"/>
        </register>
        <register name="UDDRC_DFIUPD0" offset="0x1A0" rw="RW" size="4" initval="0x00400003" caption="DFI Update Register 0">
          <bitfield name="DFI_T_CTRLUP_MIN" caption="Specifies the minimum number of DFI clock cycles that the dfi_ctrlupd_req signal must be asserted. The uMCTL2 expects the PHY to respond within this time.  If the PHY does not respond, the uMCTL2 will de-assert dfi_ctrlupd_req after dfi_t_ctrlup_min + 2 cycles.  Lowest value to assign to this variable is 0x3. Unit: DFI clock cycles. Programming Mode: Static" mask="0x3FF"/>
          <bitfield name="DFI_T_CTRLUP_MAX" caption="Specifies the maximum number of DFI clock cycles that the dfi_ctrlupd_req signal can assert. Lowest value to assign to this variable is 0x40. Unit: DFI clock cycles. Programming Mode: Static" mask="0x3FF0000"/>
          <bitfield name="CTRLUPD_PRE_SRX" caption="Selects dfi_ctrlupd_req requirements at SRX:   - 0 : send ctrlupd after SRX   - 1 : send ctrlupd before SRX   If DFIUPD0.dis_auto_ctrlupd_srx=1, this register has no impact, because no dfi_ctrlupd_req will be issued when SRX.  Programming Mode: Static" mask="0x20000000"/>
          <bitfield name="DIS_AUTO_CTRLUPD_SRX" caption="When '1', disable the automatic dfi_ctrlupd_req generation by the uMCTL2 at self-refresh exit. When '0', uMCTL2 issues a dfi_ctrlupd_req before or after exiting self-refresh,  depending on DFIUPD0.ctrlupd_pre_srx. Programming Mode: Static" mask="0x40000000"/>
          <bitfield name="DIS_AUTO_CTRLUPD" caption="When '1', disable the automatic dfi_ctrlupd_req generation by the uMCTL2. The core must issue the dfi_ctrlupd_req signal using register DBGCMD.ctrlupd. When '0', uMCTL2 issues dfi_ctrlupd_req periodically. Programming Mode: Quasi-dynamic Group 3" mask="0x80000000"/>
        </register>
        <register name="UDDRC_DFIUPD1" offset="0x1A4" rw="RW" size="4" initval="0x00010001" caption="DFI Update Register 1">
          <bitfield name="DFI_T_CTRLUPD_INTERVAL_MAX_X1024" caption="This is the maximum amount of time between uMCTL2 initiated DFI update requests. This timer resets with each update request; when the timer expires dfi_ctrlupd_req is sent and traffic is blocked until the dfi_ctrlupd_ackx is received. PHY can use this idle time to recalibrate the delay lines to the DLLs. The DFI controller update is also used to reset PHY FIFO pointers in case of data capture errors. Updates are required to maintain calibration over PVT, but frequent updates may impact performance. Minimum allowed value for this field is 1. Note: Value programmed for DFIUPD1.dfi_t_ctrlupd_interval_max_x1024 must be greater than DFIUPD1.dfi_t_ctrlupd_interval_min_x1024. Unit: Multiples of 1024 DFI clock cycles. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Static" mask="0xFF"/>
          <bitfield name="DFI_T_CTRLUPD_INTERVAL_MIN_X1024" caption="This is the minimum amount of time between uMCTL2 initiated DFI update requests (which is executed whenever the uMCTL2 is idle). Set this number higher to reduce the frequency of update requests, which can have a small impact on the latency of the first read request when the uMCTL2 is idle. Minimum allowed value for this field is 1. Unit: Multiples of 1024 DFI clock cycles. Please refer to &quot;Note 1&quot; from  &quot;Notes on Timing Registers&quot; at the start of &quot;Register Descriptions&quot; chapter for details on how to program this register field. Programming Mode: Static" mask="0xFF0000"/>
        </register>
        <register name="UDDRC_DFIUPD2" offset="0x1A8" rw="RW" size="4" initval="0x80000000" caption="DFI Update Register 2">
          <bitfield name="DFI_PHYUPD_EN" caption="Enables the support for acknowledging PHY-initiated updates:     - 0 - Disabled     - 1 - Enabled Programming Mode: Static" mask="0x80000000"/>
        </register>
        <register name="UDDRC_DFIMISC" offset="0x1B0" rw="RW" size="4" initval="0x00000001" caption="DFI Miscellaneous Control Register">
          <bitfield name="DFI_INIT_COMPLETE_EN" caption="PHY initialization complete enable signal. When asserted the dfi_init_complete signal can be used to trigger SDRAM initialisation Programming Mode: Quasi-dynamic Group 3" mask="0x1"/>
          <bitfield name="CTL_IDLE_EN" caption="Enables support of ctl_idle signal, which is non-DFI related pin specific to certain Synopsys PHYs. See signal description of ctl_idle signal for further details of ctl_idle functionality.   Programming Mode: Static" mask="0x10"/>
          <bitfield name="DFI_INIT_START" caption="PHY init start request signal.When asserted it triggers the PHY init start request Programming Mode: Quasi-dynamic Group 3" mask="0x20"/>
          <bitfield name="DFI_FREQUENCY" caption="Indicates the operating frequency of the system. The number of supported frequencies and the mapping of signal values to clock frequencies are defined by the PHY. Programming Mode: Quasi-dynamic Group 1" mask="0x1F00"/>
        </register>
        <register name="UDDRC_DFISTAT" offset="0x1BC" rw="R" size="4" initval="0x00000000" caption="DFI Status Register">
          <bitfield name="DFI_INIT_COMPLETE" caption="The status flag register which announces when the DFI initialization has been completed. The DFI INIT triggered by dfi_init_start signal and then the dfi_init_complete flag is polled to know when the initialization is done. Programming Mode: Dynamic" mask="0x1"/>
          <bitfield name="DFI_LP_ACK" caption="Stores the value of the dfi_lp_ack input to the controller. Programming Mode: Dynamic" mask="0x2"/>
        </register>
        <register name="UDDRC_DFIPHYMSTR" offset="0x1C4" rw="RW" size="4" initval="0x00000001" caption="DFI PHY Master">
          <bitfield name="DFI_PHYMSTR_EN" caption="Enables the PHY Master Interface:     - 0 - Disabled     - 1 - Enabled Programming Mode: Static" mask="0x1"/>
        </register>
        <register name="UDDRC_ADDRMAP1" offset="0x204" rw="RW" size="4" initval="0x00000000" caption="Address Map Register 1">
          <bitfield name="ADDRMAP_BANK_B0" caption="Selects the HIF address bits used as bank address bit 0. Valid Range: 0 to 32, and 63 Internal Base: 2 The selected HIF address bit for each of the bank address bits is determined by adding the internal base to the value of this field.    If unused, set to 63 and then bank address bit 0 is set to 0. Programming Mode: Static" mask="0x3F"/>
          <bitfield name="ADDRMAP_BANK_B1" caption="Selects the HIF address bits used as bank address bit 1. Valid Range: 0 to 32, and 63 Internal Base: 3 The selected HIF address bit for each of the bank address bits is determined by adding the internal base to the value of this field.    If unused, set to 63 and then bank address bit 1 is set to 0. Programming Mode: Static" mask="0x3F00"/>
          <bitfield name="ADDRMAP_BANK_B2" caption="Selects the HIF address bit used as bank address bit 2. Valid Range: 0 to 31, and 63 Internal Base: 4 The selected HIF address bit is determined by adding the internal base to the value of this field.    If unused, set to 63 and then bank address bit 2 is set to 0. Programming Mode: Static" mask="0x3F0000"/>
        </register>
        <register name="UDDRC_ADDRMAP2" offset="0x208" rw="RW" size="4" initval="0x00000000" caption="Address Map Register 2">
          <bitfield name="ADDRMAP_COL_B2" caption="- Full bus width mode: Selects the HIF address bit used as column address bit 2.   - Half bus width mode: Selects the HIF address bit used as column address bit 3.   - Quarter bus width mode: Selects the HIF address bit used as column address bit 4. Valid Range: 0 to 7 Internal Base: 2 The selected HIF address bit is determined by adding the internal base to the value of this field.   Note, if UMCTL2_INCL_ARB=1 and MEMC_BURST_LENGTH=8, it is required to program this to 0 unless:   - in Half or Quarter bus width (MSTR.data_bus_width!=00) and   - PCCFG.bl_exp_mode==1 and either   - In DDR4   and ADDRMAP8.addrmap_bg_b0==0 or   - In LPDDR4 and ADDRMAP1.addrmap_bank_b0==0 If UMCTL2_INCL_ARB=1 and MEMC_BURST_LENGTH=16, it is required to program this to 0 unless:   - in Half or Quarter bus width (MSTR.data_bus_width!=00) and    - PCCFG.bl_exp_mode==1 and   - In DDR4 and ADDRMAP8.addrmap_bg_b0==0 Otherwise, if MEMC_BURST_LENGTH=8 and Full Bus Width (MSTR.data_bus_width==00), it is recommended to program this to 0 so that HIF[2] maps to column address bit 2.  If MEMC_BURST_LENGTH=16 and Full Bus Width (MSTR.data_bus_width==00), it is recommended to program this to 0 so that HIF[2] maps to column address bit 2.  If MEMC_BURST_LENGTH=16 and Half Bus Width (MSTR.data_bus_width==01), it is recommended to program this to 0 so that HIF[2] maps to column address bit 3.   Programming Mode: Static" mask="0xF"/>
          <bitfield name="ADDRMAP_COL_B3" caption="- Full bus width mode: Selects the HIF address bit used as column address bit 3.    - Half bus width mode: Selects the HIF address bit used as column address bit 4.   - Quarter bus width mode: Selects the HIF address bit used as column address bit 5. Valid Range: 0 to 7, x. x indicate a valid value in inline ECC configuration.  Internal Base: 3 The selected HIF address bit is determined by adding the internal base to the value of this field.   Note, if UMCTL2_INCL_ARB=1, MEMC_BURST_LENGTH=16, Full bus width (MSTR.data_bus_width=00) and BL16 (MSTR.burst_rdwr=1000), it is recommended to program this to 0.    In Inline ECC configuration (MEMC_INLINE_ECC=1) and ECC is enabled (ECCCFG0.ecc_mode&gt;0), if MEMC_BURST_LENGTH is 16, number of column address is 10 and work on half bus width mode, column bit 8, column bit 7 and column bit 3 must map to the highest 3 valid HIF address bits. This register need be set to x. (x = the highest valid HIF address bit - internal base - 2)   Programming Mode: Static" mask="0x1F00"/>
          <bitfield name="ADDRMAP_COL_B4" caption="- Full bus width mode: Selects the HIF address bit used as column address bit 4.   - Half bus width mode: Selects the HIF address bit used as column address bit 5.   - Quarter bus width mode: Selects the HIF address bit used as column address bit 6. Valid Range: 0 to 7, and 15 Internal Base: 4 The selected HIF address bit is determined by adding the internal base to the value of this field.     If unused, set to 15 and then this column address bit is set to 0. Programming Mode: Static" mask="0xF0000"/>
          <bitfield name="ADDRMAP_COL_B5" caption="- Full bus width mode: Selects the HIF address bit used as column address bit 5.   - Half bus width mode: Selects the HIF address bit used as column address bit 6.   - Quarter bus width mode: Selects the HIF address bit used as column address bit 7 . Valid Range: 0 to 7, and 15 Internal Base: 5 The selected HIF address bit is determined by adding the internal base to the value of this field.    If unused, set to 15 and then this column address bit is set to 0. Programming Mode: Static" mask="0xF000000"/>
        </register>
        <register name="UDDRC_ADDRMAP3" offset="0x20C" rw="RW" size="4" initval="0x00000000" caption="Address Map Register 3">
          <bitfield name="ADDRMAP_COL_B6" caption="- Full bus width mode: Selects the HIF address bit used as column address bit 6.   - Half bus width mode: Selects the HIF address bit used as column address bit 7.   - Quarter bus width mode: Selects the HIF address bit used as column address bit 8. Valid Range: 0 to 7, x and 31. x indicate a valid value in inline ECC configuration. Internal Base: 6 The selected HIF address bit is determined by adding the internal base to the value of this field.    If unused, set to 31 and then this column address bit is set to 0.    In Inline ECC configuration (MEMC_INLINE_ECC=1) and ECC is enabled (ECCCFG0.ecc_mode&gt;0), if MEMC_BURST_LENGTH is 8, number of column address is 10 and work on half bus width mode, column bit 8, column bit 7 and column bit 6 must map to the highest 3 valid HIF address bits. This register need be set to x. (x = the highest valid HIF address bit - internal base - 2)   Programming Mode: Static" mask="0x1F"/>
          <bitfield name="ADDRMAP_COL_B7" caption="- Full bus width mode: Selects the HIF address bit used as column address bit 7.   - Half bus width mode: Selects the HIF address bit used as column address bit 8.   - Quarter bus width mode: Selects the HIF address bit used as column address bit 9. Valid Range: 0 to 7, x, and 31. x indicate a valid value in inline ECC configuration. Internal Base: 7  The selected HIF address bit is determined by adding the internal base to the value of this field.     In Inline ECC configuration (MEMC_INLINE_ECC=1) and ECC is enabled (ECCCFG0.ecc_mode&gt;0), the highest 3 column address bits must map to the highest 3 valid HIF address bits.    If column bit 7 is the third highest column address bit, it must map to the third highest valid HIF address bit. (x = the highest valid HIF address bit - 2 - internal base)    If unused, set to 31 and then this column address bit is set to 0. Programming Mode: Static" mask="0x1F00"/>
          <bitfield name="ADDRMAP_COL_B8" caption="- Full bus width mode: Selects the HIF address bit used as column address bit 8.   - Half bus width mode: Selects the HIF address bit used as column address bit 9.   - Quarter bus width mode: Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode). Valid Range: 0 to 7, x, and 31. x indicate a valid value in inline ECC configuration. Internal Base: 8 The selected HIF address bit is determined by adding the internal base to the value of this field. Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used.    In Inline ECC configuration (MEMC_INLINE_ECC=1) and ECC is enabled (ECCCFG0.ecc_mode&gt;0), the highest 3 column address bits must map to the highest 3 valid HIF address bits.    If column bit 8 is the second highest column address bit, it must map to the second highest valid HIF address bit. (x = the highest valid HIF address bit - 1 - internal base)    If column bit 8 is the third highest column address bit, it must map to the third highest valid HIF address bit. (x = the highest valid HIF address bit - 2 - internal base)    If unused, set to 31 and then this column address bit is set to 0. Programming Mode: Static" mask="0x1F0000"/>
          <bitfield name="ADDRMAP_COL_B9" caption="- Full bus width mode: Selects the HIF address bit used as column address bit 9.   - Half bus width mode: Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode).   - Quarter bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode). Valid Range: 0 to 7, x, and 31. x indicate a valid value in inline ECC configuration. Internal Base: 9 The selected HIF address bit is determined by adding the internal base to the value of this field. Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used.    In Inline ECC configuration (MEMC_INLINE_ECC=1) and ECC is enabled (ECCCFG0.ecc_mode&gt;0), the highest 3 column address bits must map to the highest 3 valid HIF address bits.    If column bit 9 is the highest column address bit, it must map to the highest valid HIF address bit. (x = the highest valid HIF address bit - internal base)    If column bit 9 is the second highest column address bit, it must map to the second highest valid HIF address bit. (x = the highest valid HIF address bit - 1 - internal base)    If column bit 9 is the third highest column address bit, it must map to the third highest valid HIF address bit. (x = the highest valid HIF address bit - 2 - internal base)    If unused, set to 31 and then this column address bit is set to 0. Programming Mode: Static" mask="0x1F000000"/>
        </register>
        <register name="UDDRC_ADDRMAP4" offset="0x210" rw="RW" size="4" initval="0x00000000" caption="Address Map Register 4">
          <bitfield name="ADDRMAP_COL_B10" caption="- Full bus width mode: Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode).   - Half bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode).   - Quarter bus width mode: UNUSED. See later in this description for value you need to set to make it unused. Valid Range: 0 to 7, x, and 31. x indicate a valid value in inline ECC configuration. Internal Base: 10 The selected HIF address bit is determined by adding the internal base to the value of this field. Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used.    In Inline ECC configuration (MEMC_INLINE_ECC=1) and ECC is enabled (ECCCFG0.ecc_mode&gt;0), the highest 3 column address bits must map to the highest 3 valid HIF address bits.    If column bit 10 is the highest column address bit, it must map to the highest valid HIF address bit. (x = the highest valid HIF address bit - internal base)    If column bit 10 is the second highest column address bit, it must map to the second highest valid HIF address bit. (x = the highest valid HIF address bit - 1 - internal base)    If column bit 10 is the third highest column address bit, it must map to the third highest valid HIF address bit. (x = the highest valid HIF address bit - 2 - internal base)    If unused, set to 31 and then this column address bit is set to 0. Programming Mode: Static" mask="0x1F"/>
          <bitfield name="ADDRMAP_COL_B11" caption="- Full bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode).   - Half bus width mode: UNUSED. See later in this description for value you need to set to make it unused.   - Quarter bus width mode: UNUSED. See later in this description for value you need to set to make it unused. Valid Range: 0 to 7, x, and 31. x indicate a valid value in inline ECC configuration. Internal Base: 11 The selected HIF address bit is determined by adding the internal base to the value of this field. Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used.    In Inline ECC configuration (MEMC_INLINE_ECC=1) and ECC is enabled (ECCCFG0.ecc_mode&gt;0), the highest 3 column address bits must map to the highest 3 valid HIF address bits.    If column bit 11 is the highest column address bit, it must map to the highest valid HIF address bit. (x = the highest valid HIF address bit - internal base)    If column bit 11 is the second highest column address bit, it must map to the second highest valid HIF address bit. (x = the highest valid HIF address bit - 1 - internal base)    If column bit 11 is the third highest column address bit, it must map to the third highest valid HIF address bit. (x = the highest valid HIF address bit - 2 - internal base)    If unused, set to 31 and then this column address bit is set to 0. Programming Mode: Static" mask="0x1F00"/>
        </register>
        <register name="UDDRC_ADDRMAP5" offset="0x214" rw="RW" size="4" initval="0x00000000" caption="Address Map Register 5">
          <bitfield name="ADDRMAP_ROW_B0" caption="Selects the HIF address bits used as row address bit 0. Valid Range: 0 to 11 Internal Base: 6 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. Programming Mode: Static" mask="0xF"/>
          <bitfield name="ADDRMAP_ROW_B1" caption="Selects the HIF address bits used as row address bit 1. Valid Range: 0 to 11 Internal Base: 7 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. Programming Mode: Static" mask="0xF00"/>
          <bitfield name="ADDRMAP_ROW_B2_10" caption="Selects the HIF address bits used as row address bits 2 to 10. Valid Range: 0 to 11, and 15 Internal Base: 8 (for row address bit 2), 9 (for row address bit 3), 10 (for row address bit 4) etc increasing to 16 (for row address bit 10) The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. When set to 15, the values of row address bits 2 to 10 are defined by registers ADDRMAP9, ADDRMAP10, ADDRMAP11. Programming Mode: Static" mask="0xF0000"/>
          <bitfield name="ADDRMAP_ROW_B11" caption="Selects the HIF address bit used as row address bit 11. Valid Range: 0 to 11, and 15 Internal Base: 17 The selected HIF address bit is determined by adding the internal base to the value of this field.    If unused, set to 15 and then row address bit 11 is set to 0. Programming Mode: Static" mask="0xF000000"/>
        </register>
        <register name="UDDRC_ADDRMAP6" offset="0x218" rw="RW" size="4" initval="0x00000000" caption="Address Map Register 6">
          <bitfield name="ADDRMAP_ROW_B12" caption="Selects the HIF address bit used as row address bit 12. Valid Range: 0 to 11, and 15 Internal Base: 18 The selected HIF address bit is determined by adding the internal base to the value of this field.    If unused, set to 15 and then row address bit 12 is set to 0. Programming Mode: Static" mask="0xF"/>
          <bitfield name="ADDRMAP_ROW_B13" caption="Selects the HIF address bit used as row address bit 13. Valid Range: 0 to 11, and 15 Internal Base: 19 The selected HIF address bit is determined by adding the internal base to the value of this field.    If unused, set to 15 and then row address bit 13 is set to 0. Programming Mode: Static" mask="0xF00"/>
          <bitfield name="ADDRMAP_ROW_B14" caption="Selects the HIF address bit used as row address bit 14. Valid Range: 0 to 11, and 15 Internal Base: 20 The selected HIF address bit is determined by adding the internal base to the value of this field.    If unused, set to 15 and then row address bit 14 is set to 0. Programming Mode: Static" mask="0xF0000"/>
          <bitfield name="ADDRMAP_ROW_B15" caption="Selects the HIF address bit used as row address bit 15. Valid Range: 0 to 11, and 15 Internal Base: 21 The selected HIF address bit is determined by adding the internal base to the value of this field.    If unused, set to 15 and then row address bit 15 is set to 0. Programming Mode: Static" mask="0xF000000"/>
          <bitfield name="LPDDR3_6GB_12GB" caption="Set this to 1 if there is an LPDDR3 SDRAM 6Gb or 12Gb device in use.  - 1 - LPDDR3 SDRAM 6Gb/12Gb device in use. Every address having row[14:13]==2'b11 is considered as invalid  - 0 - non-LPDDR3 6Gb/12Gb device in use. All addresses are valid Present only in designs configured to support LPDDR3. Programming Mode: Static" mask="0x80000000"/>
        </register>
        <register name="UDDRC_ADDRMAP9" offset="0x224" rw="RW" size="4" initval="0x00000000" caption="Address Map Register 9">
          <bitfield name="ADDRMAP_ROW_B2" caption="Selects the HIF address bits used as row address bit 2. Valid Range: 0 to 11 Internal Base: 8 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15. Programming Mode: Static" mask="0xF"/>
          <bitfield name="ADDRMAP_ROW_B3" caption="Selects the HIF address bits used as row address bit 3. Valid Range: 0 to 11 Internal Base: 9 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15. Programming Mode: Static" mask="0xF00"/>
          <bitfield name="ADDRMAP_ROW_B4" caption="Selects the HIF address bits used as row address bit 4. Valid Range: 0 to 11 Internal Base: 10 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15. Programming Mode: Static" mask="0xF0000"/>
          <bitfield name="ADDRMAP_ROW_B5" caption="Selects the HIF address bits used as row address bit 5. Valid Range: 0 to 11 Internal Base: 11 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15. Programming Mode: Static" mask="0xF000000"/>
        </register>
        <register name="UDDRC_ADDRMAP10" offset="0x228" rw="RW" size="4" initval="0x00000000" caption="Address Map Register 10">
          <bitfield name="ADDRMAP_ROW_B6" caption="Selects the HIF address bits used as row address bit 6. Valid Range: 0 to 11 Internal Base: 12 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15. Programming Mode: Static" mask="0xF"/>
          <bitfield name="ADDRMAP_ROW_B7" caption="Selects the HIF address bits used as row address bit 7. Valid Range: 0 to 11 Internal Base: 13 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15. Programming Mode: Static" mask="0xF00"/>
          <bitfield name="ADDRMAP_ROW_B8" caption="Selects the HIF address bits used as row address bit 8. Valid Range: 0 to 11 Internal Base: 14 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15. Programming Mode: Static" mask="0xF0000"/>
          <bitfield name="ADDRMAP_ROW_B9" caption="Selects the HIF address bits used as row address bit 9. Valid Range: 0 to 11 Internal Base: 15 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15. Programming Mode: Static" mask="0xF000000"/>
        </register>
        <register name="UDDRC_ADDRMAP11" offset="0x22C" rw="RW" size="4" initval="0x00000000" caption="Address Map Register 11">
          <bitfield name="ADDRMAP_ROW_B10" caption="Selects the HIF address bits used as row address bit 10. Valid Range: 0 to 11 Internal Base: 16 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. This register field is used only when ADDRMAP5.addrmap_row_b2_10 is set to value 15. Programming Mode: Static" mask="0xF"/>
        </register>
        <register name="UDDRC_ODTCFG" offset="0x240" rw="RW" size="4" initval="0x04000400" caption="ODT Configuration Register">
          <bitfield name="RD_ODT_DELAY" caption="The delay, in DFI PHY clock cycles, from issuing a read command to setting ODT values associated with that command. ODT setting must remain constant for the entire time that DQS is driven by the uMCTL2.  Recommended values:   DDR2:  - CL + AL - 4 (not DDR2-1066),  CL + AL - 5 (DDR2-1066)    If (CL + AL - 4 &lt; 0),  uMCTL2 does not support ODT for read operation.  DDR3:  - CL - CWL  DDR4:  - CL - CWL - RD_PREAMBLE + WR_PREAMBLE + DFITMG1.dfi_t_cmd_lat (to adjust for CAL mode)    WR_PREAMBLE = 1 (1tCK write preamble),  2 (2tCK write preamble)     RD_PREAMBLE = 1 (1tCK read preamble),  2 (2tCK read preamble)     If (CL - CWL - RD_PREAMBLE + WR_PREAMBLE) &lt; 0,  uMCTL2 does not support ODT for read operation.  LPDDR3:  - RL + RD(tDQSCK(min)/tCK) - 1 - RU(tODTon(max)/tCK) Unit: DFI PHY clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 4" mask="0x7C"/>
          <bitfield name="RD_ODT_HOLD" caption="DFI PHY clock cycles to hold ODT for a read command. The minimum supported value is 2.  Recommended values:   DDR2:  - BL8: 0x6 (not DDR2-1066),  0x7 (DDR2-1066)  - BL4: 0x4 (not DDR2-1066),  0x5 (DDR2-1066)  DDR3:  - BL8 - 0x6  DDR4:  - BL8: 5 + RD_PREAMBLE    RD_PREAMBLE = 1 (1tCK read preamble),  2 (2tCK read preamble)  LPDDR3:  - BL8:  5 + RU(tDQSCK(max)/tCK) - RD(tDQSCK(min)/tCK) + RU(tODTon(max)/tCK) Unit: DFI PHY clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 4" mask="0xF00"/>
          <bitfield name="WR_ODT_DELAY" caption="The delay, in DFI PHY clock cycles, from issuing a write command to setting ODT values associated with that command. ODT setting must remain constant for the entire time that DQS is driven by the uMCTL2.  Recommended values:   DDR2:  - CWL + AL - 3 (DDR2-400/533/667),  CWL + AL - 4 (DDR2-800),  CWL + AL - 5 (DDR2-1066)    If (CWL + AL - 3  &lt; 0),  uMCTL2 does not support ODT for write operation.  DDR3:  - 0x0  DDR4:  - DFITMG1.dfi_t_cmd_lat (to adjust for CAL mode)   LPDDR3:  - WL - 1 - RU(tODTon(max)/tCK)) Unit: DFI PHY clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 4" mask="0x1F0000"/>
          <bitfield name="WR_ODT_HOLD" caption="DFI PHY clock cycles to hold ODT for a write command. The minimum supported value is 2.  Recommended values:   DDR2:  - BL8:  0x5 (DDR2-400/533/667),  0x6 (DDR2-800),  0x7 (DDR2-1066)  - BL4:  0x3 (DDR2-400/533/667),  0x4 (DDR2-800),  0x5 (DDR2-1066)  DDR3:  - BL8: 0x6  DDR4:   - BL8: 5 + WR_PREAMBLE + CRC_MODE    WR_PREAMBLE = 1 (1tCK write preamble),  2 (2tCK write preamble)    CRC_MODE = 0 (not CRC mode),  1 (CRC mode)  LPDDR3:  - BL8: 7 + RU(tODTon(max)/tCK) Unit: DFI PHY clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 4" mask="0xF000000"/>
        </register>
        <register name="UDDRC_ODTMAP" offset="0x244" rw="RW" size="4" initval="0x00000011" caption="ODT/Rank Map Register">
          <bitfield name="RANK0_WR_ODT" caption="Indicates which remote ODTs must be turned on during a write to rank 0. Each rank has a remote ODT (in the SDRAM) which can be turned on by setting the appropriate bit here. Rank 0 is controlled by the LSB; rank 1 is controlled by bit next to the LSB, etc. For each rank, set its bit to 1 to enable its ODT. Programming Mode: Static" mask="0x1"/>
          <bitfield name="RANK0_RD_ODT" caption="Indicates which remote ODTs must be turned on during a read from rank 0. Each rank has a remote ODT (in the SDRAM) which can be turned on by setting the appropriate bit here. Rank 0 is controlled by the LSB; rank 1 is controlled by bit next to the LSB, etc. For each rank, set its bit to 1 to enable its ODT. Programming Mode: Static" mask="0x10"/>
        </register>
        <register name="UDDRC_SCHED" offset="0x250" rw="RW" size="4" initval="0x00001005" caption="Scheduler Control Register">
          <bitfield name="FORCE_LOW_PRI_N" caption="Active low signal. When asserted ('0'), all incoming transactions are forced to low priority. This implies that all High Priority Read (HPR) and Variable Priority Read commands (VPR) will be treated as Low Priority Read (LPR) commands. On the write side, all Variable Priority Write (VPW) commands will be treated as Normal Priority Write (NPW) commands. Forcing the incoming transactions to low priority implicitly turns off Bypass path for read commands. FOR PERFORMANCE ONLY. Programming Mode: Static" mask="0x1"/>
          <bitfield name="PREFER_WRITE" caption="If set then the bank selector prefers writes over reads. FOR DEBUG ONLY. Programming Mode: Static" mask="0x2"/>
          <bitfield name="PAGECLOSE" caption="If true, bank is kept open only while there are page hit transactions available in the CAM to that bank. The last read or write command in the CAM with a bank and page hit will be executed with auto-precharge if SCHED1.pageclose_timer=0. Even if this register set to 1 and SCHED1.pageclose_timer is set to 0, explicit precharge (and not auto-precharge) may be issued in some cases where there is a mode switch between Write and Read or between LPR and HPR. The Read and Write commands that are executed as part of the ECC scrub requests are also executed without auto-precharge.  If false, the bank remains open until there is a need to close it (to open a different page, or for page timeout or refresh timeout) - also known as open page policy. The open page policy can be overridden by setting the per-command-autopre bit on the HIF interface (hif_cmd_autopre). The pageclose feature provids a midway between Open and Close page policies. FOR PERFORMANCE ONLY. Programming Mode: Quasi-dynamic Group 3" mask="0x4"/>
          <bitfield name="LPR_NUM_ENTRIES" caption="Number of entries in the low priority transaction store is this value + 1. (MEMC_NO_OF_ENTRY - (SCHED.lpr_num_entries + 1)) is the number of entries available for the high priority transaction store. Setting this to maximum value allocates all entries to low priority transaction store. Setting this to 0 allocates 1 entry to low priority transaction store and the rest to high priority transaction store. Note: In ECC configurations, the numbers of write and low priority read credits issued is one less than in the non-ECC case.  One entry each is reserved in the write and low-priority read CAMs for storing the RMW requests arising out of single bit error correction RMW operation. Programming Mode: Static" mask="0x1F00"/>
          <bitfield name="GO2CRITICAL_HYSTERESIS" caption="UNUSED Programming Mode: Static" mask="0xFF0000"/>
          <bitfield name="RDWR_IDLE_GAP" caption="When the preferred transaction store is empty for these many clock cycles, switch to the alternate transaction store if it is non-empty. The read transaction store (both high and low priority) is the default preferred transaction store and the write transaction store is the alternative store. When prefer write over read is set this is reversed. 0x0 is a legal value for this register. When set to 0x0, the transaction store switching will happen immediately when the switching conditions become true. FOR PERFORMANCE ONLY. Unit: DFI clock cycles. Programming Mode: Static" mask="0x7F000000"/>
        </register>
        <register name="UDDRC_SCHED1" offset="0x254" rw="RW" size="4" initval="0x00000000" caption="Scheduler Control Register 1">
          <bitfield name="PAGECLOSE_TIMER" caption="This field works in conjunction with SCHED.pageclose. It only has meaning if SCHED.pageclose==1.  If SCHED.pageclose==1 and pageclose_timer==0, then an auto-precharge may be scheduled for last read  or write command in the CAM with a bank and page hit.  Note, sometimes an explicit precharge is scheduled instead of the auto-precharge. See SCHED.pageclose for details of when this may happen.  If SCHED.pageclose==1 and pageclose_timer&gt;0, then an auto-precharge is not scheduled for last read or write command in the CAM with a bank and page hit. Instead, a timer is started, with pageclose_timer as the initial value. There is a timer on a per bank basis. The timer decrements unless the next read or write in the CAM to a bank is a page hit. It gets reset to pageclose_timer value if the next read or write in the CAM to a bank is a page hit. Once the timer has reached zero, an explcit precharge will be attempted to be scheduled.  Unit: DFI clock cycles. Programming Mode: Static" mask="0xFF"/>
        </register>
        <register name="UDDRC_PERFHPR1" offset="0x25C" rw="RW" size="4" initval="0x0F000001" caption="High Priority Read CAM Register 1">
          <bitfield name="HPR_MAX_STARVE" caption="Number of DFI clocks that the HPR queue can be starved before it goes critical. The minimum valid functional value for this register is 0x1. Programming it to 0x0 will disable the starvation functionality; during normal operation, this function should not be disabled as it will cause excessive latencies. FOR PERFORMANCE ONLY. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 3" mask="0xFFFF"/>
          <bitfield name="HPR_XACT_RUN_LENGTH" caption="Number of transactions that are serviced once the HPR queue goes critical is the smaller of:  - (a) This number  - (b) Number of transactions available.    Unit: Transaction. FOR PERFORMANCE ONLY. Programming Mode: Quasi-dynamic Group 3" mask="0xFF000000"/>
        </register>
        <register name="UDDRC_PERFLPR1" offset="0x264" rw="RW" size="4" initval="0x0F00007F" caption="Low Priority Read CAM Register 1">
          <bitfield name="LPR_MAX_STARVE" caption="Number of DFI clocks that the LPR queue can be starved before it goes critical. The minimum valid functional value for this register is 0x1. Programming it to 0x0 will disable the starvation functionality; during normal operation, this function should not be disabled as it will cause excessive latencies. FOR PERFORMANCE ONLY. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 3" mask="0xFFFF"/>
          <bitfield name="LPR_XACT_RUN_LENGTH" caption="Number of transactions that are serviced once the LPR queue goes critical is the smaller of:  - (a) This number  - (b) Number of transactions available. Unit: Transaction. FOR PERFORMANCE ONLY. Programming Mode: Quasi-dynamic Group 3" mask="0xFF000000"/>
        </register>
        <register name="UDDRC_PERFWR1" offset="0x26C" rw="RW" size="4" initval="0x0F00007F" caption="Write CAM Register 1">
          <bitfield name="W_MAX_STARVE" caption="Number of DFI clocks that the WR queue can be starved before it goes critical. The minimum valid functional value for this register is 0x1. Programming it to 0x0 will disable the starvation functionality; during normal operation, this function should not be disabled as it will cause excessive latencies. FOR PERFORMANCE ONLY. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 3" mask="0xFFFF"/>
          <bitfield name="W_XACT_RUN_LENGTH" caption="Number of transactions that are serviced once the WR queue goes critical is the smaller of:  - (a) This number   - (b) Number of transactions available. Unit: Transaction. FOR PERFORMANCE ONLY. Programming Mode: Quasi-dynamic Group 3" mask="0xFF000000"/>
        </register>
        <register name="UDDRC_DBG0" offset="0x300" rw="RW" size="4" initval="0x00000000" caption="Debug Register 0">
          <bitfield name="DIS_WC" caption="When 1, disable write combine. FOR DEBUG ONLY Programming Mode: Static" mask="0x1"/>
          <bitfield name="DIS_RD_BYPASS" caption="Only present in designs supporting read bypass. When 1, disable bypass path for high priority read page hits FOR DEBUG ONLY. Programming Mode: Static" mask="0x2"/>
          <bitfield name="DIS_ACT_BYPASS" caption="Only present in designs supporting activate bypass. When 1, disable bypass path for high priority read activates FOR DEBUG ONLY. Programming Mode: Static" mask="0x4"/>
          <bitfield name="DIS_COLLISION_PAGE_OPT" caption="When this is set to '0', auto-precharge is disabled for the flushed command in a collision case. Collision cases are write followed by read to same address, read followed by write to same address, or write followed by write to same address with DBG0.dis_wc bit = 1 (where same address comparisons exclude the two address bits representing critical word). FOR DEBUG ONLY. Programming Mode: Static" mask="0x10"/>
        </register>
        <register name="UDDRC_DBG1" offset="0x304" rw="RW" size="4" initval="0x00000000" caption="Debug Register 1">
          <bitfield name="DIS_DQ" caption="When 1, uMCTL2 will not de-queue any transactions from the CAM. Bypass is also disabled. All transactions are queued in the CAM. No reads or writes are issued to SDRAM as long as this is asserted. This bit may be used to prevent reads or writes being issued by the uMCTL2, which makes it safe to modify certain register fields associated with reads and writes (see User Guide for details).  After setting this bit, it is strongly recommended to poll DBGCAM.wr_data_pipeline_empty and DBGCAM.rd_data_pipeline_empty, before making changes to any registers which affect reads and writes.  This will ensure that the relevant logic in the DDRC is idle. This bit is intended to be switched on-the-fly. Programming Mode: Dynamic" mask="0x1"/>
          <bitfield name="DIS_HIF" caption="When 1, uMCTL2 asserts the HIF command signal hif_cmd_stall. uMCTL2 will ignore the hif_cmd_valid and all other associated request signals. This bit is intended to be switched on-the-fly. Programming Mode: Dynamic" mask="0x2"/>
        </register>
        <register name="UDDRC_DBGCAM" offset="0x308" rw="R" size="4" initval="0x00000000" caption="CAM Debug Register">
          <bitfield name="DBG_HPR_Q_DEPTH" caption="High priority read queue depth FOR DEBUG ONLY Programming Mode: Dynamic" mask="0x3F"/>
          <bitfield name="DBG_LPR_Q_DEPTH" caption="Low priority read queue depth The last entry of Lpr queue is reserved for ECC SCRUB operation. This entry is not included in the calculation of the queue depth. FOR DEBUG ONLY Programming Mode: Dynamic" mask="0x3F00"/>
          <bitfield name="DBG_W_Q_DEPTH" caption="Write queue depth The last entry of WR queue is reserved for ECC SCRUB operation. This entry is not included in the calculation of the queue depth. FOR DEBUG ONLY Programming Mode: Dynamic" mask="0x3F0000"/>
          <bitfield name="DBG_STALL" caption="Stall FOR DEBUG ONLY Programming Mode: Dynamic" mask="0x1000000"/>
          <bitfield name="DBG_RD_Q_EMPTY" caption="When 1, all the Read command queues and Read data buffers inside DDRC are empty. This register is to be used for debug purpose.  An example use-case scenario: When Controller enters Self-Refresh using the Low-Power entry sequence, Controller is expected to have executed all the commands in its queues and the write and read data drained. Hence this register should be 1 at that time. FOR DEBUG ONLY Programming Mode: Dynamic" mask="0x2000000"/>
          <bitfield name="DBG_WR_Q_EMPTY" caption="When 1, all the Write command queues and Write data buffers inside DDRC are empty. This register is to be used for debug purpose.  An example use-case scenario: When Controller enters Self-Refresh using the Low-Power entry sequence, Controller is expected to have executed all the commands in its queues and the write and read data drained. Hence this register should be 1 at that time. FOR DEBUG ONLY Programming Mode: Dynamic" mask="0x4000000"/>
          <bitfield name="RD_DATA_PIPELINE_EMPTY" caption="This bit indicates that the read data pipeline on the DFI interface is empty.  This register is intended to be polled at least twice after setting DBG1.dis_dq, to ensure that all remaining commands/data have completed. Programming Mode: Dynamic" mask="0x10000000"/>
          <bitfield name="WR_DATA_PIPELINE_EMPTY" caption="This bit indicates that the write data pipeline on the DFI interface is empty.  This register is intended to be polled at least twice after setting DBG1.dis_dq, to ensure that all remaining commands/data have completed. Programming Mode: Dynamic" mask="0x20000000"/>
        </register>
        <register name="UDDRC_DBGCMD" offset="0x30C" rw="RW" size="4" initval="0x00000000" caption="Command Debug Register">
          <bitfield name="RANK0_REFRESH" caption="Setting this register bit to 1 indicates to the uMCTL2 to issue a refresh to rank 0. Writing to this bit causes DBGSTAT.rank0_refresh_busy to be set. When DBGSTAT.rank0_refresh_busy is cleared, the command has been stored in uMCTL2.   For 3DS configuration, refresh is sent to rank index 0.   This operation can be performed only when RFSHCTL3.dis_auto_refresh=1. It is recommended NOT to set this register bit if in Init or Deep power-down operating modes or Maximum Power Saving Mode. Programming Mode: Dynamic" mask="0x1"/>
          <bitfield name="ZQ_CALIB_SHORT" caption="Setting this register bit to 1 indicates to the uMCTL2 to issue a ZQCS (ZQ calibration short)/MPC(ZQ calibration) command to the SDRAM.  When this request is stored in the uMCTL2, the bit is automatically cleared. This operation can be performed only when ZQCTL0.dis_auto_zq=1. It is recommended NOT to set this register bit if in Init, in Self-Refresh(except LPDDR4) or SR-Powerdown(LPDDR4) or Deep power-down operating modes or Maximum Power Saving Mode.  For Self-Refresh(except LPDDR4) or SR-Powerdown(LPDDR4) it will be scheduled after SR(except LPDDR4) or SPRD(LPDDR4) has been exited. For Deep power down and Maximum Power Saving Mode, it will not be scheduled, although DBGSTAT.zq_calib_short_busy will be de-asserted. Programming Mode: Dynamic" mask="0x10"/>
          <bitfield name="CTRLUPD" caption="Setting this register bit to 1 indicates to the uMCTL2 to issue a dfi_ctrlupd_req to the PHY.  When this request is stored in the uMCTL2, the bit is automatically cleared. This operation must only be performed when DFIUPD0.dis_auto_ctrlupd=1. Programming Mode: Dynamic" mask="0x20"/>
        </register>
        <register name="UDDRC_DBGSTAT" offset="0x310" rw="R" size="4" initval="0x00000000" caption="Status Debug Register">
          <bitfield name="RANK0_REFRESH_BUSY" caption="SoC core may initiate a rank0_refresh operation (refresh operation to rank 0) only if this signal is low.  This signal goes high in the clock after DBGCMD.rank0_refresh is set to one. It goes low when the rank0_refresh operation is stored in the uMCTL2.  It is recommended not to perform rank0_refresh operations when this signal is high.  - 0 - Indicates that the SoC core can initiate a rank0_refresh operation  - 1 - Indicates that rank0_refresh operation has not been stored yet in the uMCTL2 Programming Mode: Dynamic" mask="0x1"/>
          <bitfield name="ZQ_CALIB_SHORT_BUSY" caption="SoC core may initiate a ZQCS (ZQ calibration short) operation only if this signal is low. This signal goes high in the clock after the uMCTL2 accepts the ZQCS request. It goes low when the ZQCS operation is initiated in the uMCTL2. It is recommended not to perform ZQCS operations when this signal is high.  - 0 - Indicates that the SoC core can initiate a ZQCS operation  - 1 - Indicates that ZQCS operation has not been initiated yet in the uMCTL2 Programming Mode: Dynamic" mask="0x10"/>
          <bitfield name="CTRLUPD_BUSY" caption="SoC core may initiate a ctrlupd operation only if this signal is low.  This signal goes high in the clock after the uMCTL2 accepts the ctrlupd request. It goes low when the ctrlupd operation is initiated in the uMCTL2.  It is recommended not to perform ctrlupd operations when this signal is high.  - 0 - Indicates that the SoC core can initiate a ctrlupd operation  - 1 - Indicates that ctrlupd operation has not been initiated yet in the uMCTL2 Programming Mode: Dynamic" mask="0x20"/>
        </register>
        <register name="UDDRC_SWCTL" offset="0x320" rw="RW" size="4" initval="0x00000001" caption="Software Register Programming Control Enable">
          <bitfield name="SW_DONE" caption="Enable quasi-dynamic register programming outside reset. Program register to 0 to enable quasi-dynamic programming. Set back register to 1 once programming is done. Programming Mode: Dynamic" mask="0x1"/>
        </register>
        <register name="UDDRC_SWSTAT" offset="0x324" rw="R" size="4" initval="0x00000001" caption="Software Register Programming Control Status">
          <bitfield name="SW_DONE_ACK" caption="Register programming done. This register is the echo of SWCTL.sw_done. Wait for sw_done value 1 to propagate to sw_done_ack at the end of the programming sequence to ensure that the correct registers values are propagated to the destination clock domains. Programming Mode: Static" mask="0x1"/>
        </register>
        <register name="UDDRC_POISONCFG" offset="0x36C" rw="RW" size="4" initval="0x00110011" caption="AXI Poison Configuration Register. Common for all AXI ports">
          <bitfield name="WR_POISON_SLVERR_EN" caption="If set to 1, enables SLVERR response for write transaction poisoning Programming Mode: Dynamic" mask="0x1"/>
          <bitfield name="WR_POISON_INTR_EN" caption="If set to 1, enables interrupts for write transaction poisoning Programming Mode: Dynamic" mask="0x10"/>
          <bitfield name="WR_POISON_INTR_CLR" caption="Interrupt clear for write transaction poisoning. Allow 2/3 clock cycles for correct value to propagate to core logic and clear the interrupts. uMCTL2 automatically clears this bit. Programming Mode: Dynamic" mask="0x100"/>
          <bitfield name="RD_POISON_SLVERR_EN" caption="If set to 1, enables SLVERR response for read transaction poisoning Programming Mode: Dynamic" mask="0x10000"/>
          <bitfield name="RD_POISON_INTR_EN" caption="If set to 1, enables interrupts for read transaction poisoning Programming Mode: Dynamic" mask="0x100000"/>
          <bitfield name="RD_POISON_INTR_CLR" caption="Interrupt clear for read transaction poisoning.  Allow 2/3 clock cycles for correct value to propagate to core logic and clear the interrupts. uMCTL2 automatically clears this bit. Programming Mode: Dynamic" mask="0x1000000"/>
        </register>
        <register name="UDDRC_POISONSTAT" offset="0x370" rw="R" size="4" initval="0x00000000" caption="AXI Poison Status Register">
          <bitfield name="WR_POISON_INTR_0" caption="Write transaction poisoning error interrupt for port 0. This register is a APB clock copy (double register synchronizer) of the interrupt asserted when a transaction is poisoned on the corresponding AXI port's write address channel. Bit 0 corresponds to Port 0, and so on. Interrupt is cleared by register wr_poison_intr_clr, then value propagated to APB clock. Programming Mode: Dynamic" mask="0x1"/>
          <bitfield name="WR_POISON_INTR_1" caption="Write transaction poisoning error interrupt for port 1. This register is a APB clock copy (double register synchronizer) of the interrupt asserted when a transaction is poisoned on the corresponding AXI port's write address channel. Bit 0 corresponds to Port 0, and so on. Interrupt is cleared by register wr_poison_intr_clr, then value propagated to APB clock. Programming Mode: Dynamic" mask="0x2"/>
          <bitfield name="WR_POISON_INTR_2" caption="Write transaction poisoning error interrupt for port 2. This register is a APB clock copy (double register synchronizer) of the interrupt asserted when a transaction is poisoned on the corresponding AXI port's write address channel. Bit 0 corresponds to Port 0, and so on. Interrupt is cleared by register wr_poison_intr_clr, then value propagated to APB clock. Programming Mode: Dynamic" mask="0x4"/>
          <bitfield name="WR_POISON_INTR_3" caption="Write transaction poisoning error interrupt for port 3. This register is a APB clock copy (double register synchronizer) of the interrupt asserted when a transaction is poisoned on the corresponding AXI port's write address channel. Bit 0 corresponds to Port 0, and so on. Interrupt is cleared by register wr_poison_intr_clr, then value propagated to APB clock. Programming Mode: Dynamic" mask="0x8"/>
          <bitfield name="WR_POISON_INTR_4" caption="Write transaction poisoning error interrupt for port 4. This register is a APB clock copy (double register synchronizer) of the interrupt asserted when a transaction is poisoned on the corresponding AXI port's write address channel. Bit 0 corresponds to Port 0, and so on. Interrupt is cleared by register wr_poison_intr_clr, then value propagated to APB clock. Programming Mode: Dynamic" mask="0x10"/>
          <bitfield name="RD_POISON_INTR_0" caption="Read transaction poisoning error interrupt for port 0. This register is a APB clock copy (double register synchronizer) of the interrupt asserted when a transaction is poisoned on the corresponding AXI port's read address channel. Bit 0 corresponds to Port 0, and so on. Interrupt is cleared by register rd_poison_intr_clr, then value propagated to APB clock. Programming Mode: Dynamic" mask="0x10000"/>
          <bitfield name="RD_POISON_INTR_1" caption="Read transaction poisoning error interrupt for port 1. This register is a APB clock copy (double register synchronizer) of the interrupt asserted when a transaction is poisoned on the corresponding AXI port's read address channel. Bit 0 corresponds to Port 0, and so on. Interrupt is cleared by register rd_poison_intr_clr, then value propagated to APB clock. Programming Mode: Dynamic" mask="0x20000"/>
          <bitfield name="RD_POISON_INTR_2" caption="Read transaction poisoning error interrupt for port 2. This register is a APB clock copy (double register synchronizer) of the interrupt asserted when a transaction is poisoned on the corresponding AXI port's read address channel. Bit 0 corresponds to Port 0, and so on. Interrupt is cleared by register rd_poison_intr_clr, then value propagated to APB clock. Programming Mode: Dynamic" mask="0x40000"/>
          <bitfield name="RD_POISON_INTR_3" caption="Read transaction poisoning error interrupt for port 3. This register is a APB clock copy (double register synchronizer) of the interrupt asserted when a transaction is poisoned on the corresponding AXI port's read address channel. Bit 0 corresponds to Port 0, and so on. Interrupt is cleared by register rd_poison_intr_clr, then value propagated to APB clock. Programming Mode: Dynamic" mask="0x80000"/>
          <bitfield name="RD_POISON_INTR_4" caption="Read transaction poisoning error interrupt for port 4. This register is a APB clock copy (double register synchronizer) of the interrupt asserted when a transaction is poisoned on the corresponding AXI port's read address channel. Bit 0 corresponds to Port 0, and so on. Interrupt is cleared by register rd_poison_intr_clr, then value propagated to APB clock. Programming Mode: Dynamic" mask="0x100000"/>
        </register>
        <register name="UDDRC_DERATESTAT" offset="0x3F0" rw="R" size="4" initval="0x00000000" caption="Temperature Derate Status Register">
          <bitfield name="DERATE_TEMP_LIMIT_INTR" caption="Derate temperature interrupt indicating LPDDR2/3/4 SDRAM temperature operating limit is exceeded.    This register field is set to 1 when the value read from MR4[2:0] is 3'b000 or 3'b111. Cleared by register DERATECTL.derate_temp_limit_intr_clr. Programming Mode: Static" mask="0x1"/>
        </register>
        <register name="UDDRC_PSTAT" offset="0x3FC" rw="R" size="4" initval="0x00000000" caption="Port Status Register">
          <bitfield name="RD_PORT_BUSY_0" caption="Indicates if there are outstanding reads for AXI port 0. Programming Mode: Dynamic" mask="0x1"/>
          <bitfield name="RD_PORT_BUSY_1" caption="Indicates if there are outstanding reads for AXI port 1. Programming Mode: Dynamic" mask="0x2"/>
          <bitfield name="RD_PORT_BUSY_2" caption="Indicates if there are outstanding reads for AXI port 2. Programming Mode: Dynamic" mask="0x4"/>
          <bitfield name="RD_PORT_BUSY_3" caption="Indicates if there are outstanding reads for AXI port 3. Programming Mode: Dynamic" mask="0x8"/>
          <bitfield name="RD_PORT_BUSY_4" caption="Indicates if there are outstanding reads for AXI port 4. Programming Mode: Dynamic" mask="0x10"/>
          <bitfield name="WR_PORT_BUSY_0" caption="Indicates if there are outstanding writes for AXI port 0. Programming Mode: Dynamic" mask="0x10000"/>
          <bitfield name="WR_PORT_BUSY_1" caption="Indicates if there are outstanding writes for AXI port 1. Programming Mode: Dynamic" mask="0x20000"/>
          <bitfield name="WR_PORT_BUSY_2" caption="Indicates if there are outstanding writes for AXI port 2. Programming Mode: Dynamic" mask="0x40000"/>
          <bitfield name="WR_PORT_BUSY_3" caption="Indicates if there are outstanding writes for AXI port 3. Programming Mode: Dynamic" mask="0x80000"/>
          <bitfield name="WR_PORT_BUSY_4" caption="Indicates if there are outstanding writes for AXI port 4. Programming Mode: Dynamic" mask="0x100000"/>
        </register>
        <register name="UDDRC_PCCFG" offset="0x400" rw="RW" size="4" initval="0x00000000" caption="Port Common Configuration Register">
          <bitfield name="GO2CRITICAL_EN" caption="If set to 1 (enabled), sets co_gs_go2critical_wr and co_gs_go2critical_lpr/co_gs_go2critical_hpr signals going to DDRC based on urgent input (awurgent, arurgent) coming from AXI master. If set to 0 (disabled), co_gs_go2critical_wr and co_gs_go2critical_lpr/co_gs_go2critical_hpr signals at DDRC are driven to 1b'0.  For uPCTL2, this register field must be set to 0 Programming Mode: Static" mask="0x1"/>
          <bitfield name="PAGEMATCH_LIMIT" caption="Page match four limit. If set to 1, limits the number of consecutive same page DDRC transactions that can be granted by the Port Arbiter to four when Page Match feature is enabled.       If set to 0, there is no limit imposed on number of consecutive same page DDRC transactions. Programming Mode: Static" mask="0x10"/>
          <bitfield name="BL_EXP_MODE" caption="Burst length expansion mode. By default (i.e. bl_exp_mode==0) XPI expands every AXI burst into multiple HIF commands, using the memory burst length as a unit. If set to 1, then XPI will use half of the memory burst length as a unit.      This applies to both reads and writes. When MSTR.data_bus_width==00, setting bl_exp_mode to 1 has no effect.      This can be used in cases where Partial Writes is enabled (UMCTL2_PARTIAL_WR=1), in order to avoid or minimize t_ccd_l penalty in DDR4 and t_ccd_mw penalty in LPDDR4. Hence, bl_exp_mode=1 is only recommended if DDR4 or LPDDR4.      Note that if DBICTL.dm_en=0, functionality is not supported in the following cases:     - UMCTL2_PARTIAL_WR=0     - UMCTL2_PARTIAL_WR=1, MSTR.data_bus_width=01, MEMC_BURST_LENGTH=8 and MSTR.burst_rdwr=1000 (LPDDR4 only)     - UMCTL2_PARTIAL_WR=1, MSTR.data_bus_width=01, MEMC_BURST_LENGTH=4 and MSTR.burst_rdwr=0100 (DDR4 only), with either MSTR.burstchop=0 or CRCPARCTL1.crc_enable=1      Functionality is also not supported if Data Channel Interleave is enabled Programming Mode: Static" mask="0x100"/>
        </register>
        <register name="UDDRC_PCFGR_0" offset="0x404" rw="RW" size="4" initval="0x00004000" caption="Port n Configuration Read Register">
          <bitfield name="RD_PORT_PRIORITY" caption="Determines the initial load value of read aging counters.   These counters will be parallel loaded after reset, or after each grant to the corresponding port.   The aging counters down-count every clock cycle where the port is requesting but not    granted. The higher significant 5-bits of the read aging counter sets the priority of the           read channel of a given port.  Port's priority will increase as the higher significant 5-bits of the counter starts to decrease.   When the aging counter becomes 0, the corresponding port channel will have the highest priority level (timeout condition - Priority0).  For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority   inputs (arqos) are enabled (timeout is still applicable).    For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching.  In this case, external dynamic priority input, arqos (for reads only) can still be used to set the DDRC read priority    (2 priority levels: low priority read - LPR, high priority read - HPR) on a command by command basis.    Note: The two LSBs of this register field are tied internally to 2'b00. Programming Mode: Static" mask="0x3FF"/>
          <bitfield name="READ_REORDER_BYPASS_EN" caption="All transactions can be reordered even if ID not found in any RBB channel" mask="0x800"/>
          <bitfield name="RD_PORT_AGING_EN" caption="If set to 1, enables aging function for the read channel of the port. Programming Mode: Static" mask="0x1000"/>
          <bitfield name="RD_PORT_URGENT_EN" caption="If set to 1, enables the AXI urgent sideband signal (arurgent). When enabled and arurgent   is asserted by the master, that port becomes the highest priority and co_gs_go2critical_lpr/co_gs_go2critical_hpr signal to   DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that arurgent signal can be   asserted anytime and as long as required which is independent of address handshaking (it is not   associated with any particular command). Programming Mode: Static" mask="0x2000"/>
          <bitfield name="RD_PORT_PAGEMATCH_EN" caption="If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted,   the port is continued to be granted if the following immediate commands are to the same   memory page (same bank and same row). See also related PCCFG.pagematch_limit register. Programming Mode: Static" mask="0x4000"/>
          <bitfield name="RDWR_ORDERED_EN" caption="Read/Write AXI transactions acceptance ordering to the same address on a giben port will not be respected when transported to  the DFI" mask="0x10000"/>
        </register>
        <register name="UDDRC_PCFGW_0" offset="0x408" rw="RW" size="4" initval="0x00004000" caption="Port n Configuration Write Register">
          <bitfield name="WR_PORT_PRIORITY" caption="Determines the initial load value of write aging counters.  These counters will be parallel loaded after reset, or after each grant to the corresponding port.   The aging counters down-count every clock cycle where the port is requesting but not   granted. The higher significant 5-bits of the write aging counter sets the initial priority of the           write channel of a given port.  Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level.   For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority   inputs (awqos) are enabled (timeout is still applicable).    For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching.    Note: The two LSBs of this register field are tied internally to 2'b00. Programming Mode: Static" mask="0x3FF"/>
          <bitfield name="WR_PORT_AGING_EN" caption="If set to 1, enables aging function for the write channel of the port. Programming Mode: Static" mask="0x1000"/>
          <bitfield name="WR_PORT_URGENT_EN" caption="If set to 1, enables the AXI urgent sideband signal (awurgent). When enabled and awurgent   is asserted by the master, that port becomes the highest priority and co_gs_go2critical_wr signal to   DDRC is asserted if enabled in PCCFG.go2critical_en register.  Note that awurgent signal can be   asserted anytime and as long as required which is independent of address handshaking (it is not   associated with any particular command). Programming Mode: Static" mask="0x2000"/>
          <bitfield name="WR_PORT_PAGEMATCH_EN" caption="If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted,   the port is continued to be granted if the following immediate commands are to the same   memory page (same bank and same row). See also related PCCFG.pagematch_limit register. Programming Mode: Static" mask="0x4000"/>
        </register>
        <register name="UDDRC_PCTRL_0" offset="0x490" rw="RW" size="4" initval="0x00000000" caption="Port n Control Register">
          <bitfield name="PORT_EN" caption="Enables AXI port n. Programming Mode: Dynamic" mask="0x1"/>
        </register>
        <register name="UDDRC_PCFGQOS0_0" offset="0x494" rw="RW" size="4" initval="0x00000000" caption="Port n Read QoS Configuration Register 0">
          <bitfield name="RQOS_MAP_LEVEL1" caption="Separation level1 indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 (for dual RAQ) or 0 to 14 (for single RAQ) which corresponds to arqos.           Note that for PA, arqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.  All of the map_level* registers must be set to distinct values. Programming Mode: Quasi-dynamic Group 3" mask="0xF"/>
          <bitfield name="RQOS_MAP_REGION0" caption="This bitfield indicates the traffic class of region 0.  Valid values are:  - 0: LPR  - 1: VPR  - 2: HPR For dual address queue configurations, region 0 maps to the blue address queue.  In this case, valid values are:  0: LPR and 1: VPR only.  When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region0 is set to 1 (VPR), VPR traffic is aliased to LPR traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x30000"/>
          <bitfield name="RQOS_MAP_REGION1" caption="This bitfield indicates the traffic class of region 1.  Valid values are:  - 0 : LPR  - 1: VPR  - 2: HPR  For dual address queue configurations, region1 maps to the blue address queue.  In this case, valid values are   - 0: LPR  - 1: VPR only  When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region 1 is set to 1 (VPR), VPR traffic is aliased to LPR traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x300000"/>
        </register>
        <register name="UDDRC_PCFGQOS1_0" offset="0x498" rw="RW" size="4" initval="0x00000000" caption="Port n Read QoS Configuration Register 1">
          <bitfield name="RQOS_MAP_TIMEOUTB" caption="Specifies the timeout value for transactions mapped to the blue address queue. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF"/>
          <bitfield name="RQOS_MAP_TIMEOUTR" caption="Specifies the timeout value for transactions mapped to the red address queue. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF0000"/>
        </register>
        <register name="UDDRC_PCFGWQOS0_0" offset="0x49C" rw="RW" size="4" initval="0x00000E00" caption="Port n Write QoS Configuration Register 0">
          <bitfield name="WQOS_MAP_LEVEL1" caption="Separation level indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 which corresponds to awqos.  Note that for PA, awqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.  All of the map_level* registers must be set to distinct values. Programming Mode: Quasi-dynamic Group 3" mask="0xF"/>
          <bitfield name="WQOS_MAP_LEVEL2" caption="Separation level2 indicating the end of region1 mapping; start of region1 is (level1 + 1). Possible values for level2 are (level1 + 1) to 14 which corresponds to awqos.  Region2 starts from (level2 + 1) up to 15.  Note that for PA, awqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.  All of the map_level* registers must be set to distinct values. Programming Mode: Quasi-dynamic Group 3" mask="0xF00"/>
          <bitfield name="WQOS_MAP_REGION0" caption="This bitfield indicates the traffic class of region 0.     Valid values are:      0: NPW, 1: VPW.        When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 0 is set to 1 (VPW), VPW traffic is aliased to NPW traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x30000"/>
          <bitfield name="WQOS_MAP_REGION1" caption="This bitfield indicates the traffic class of region 1.  Valid values are:  0: NPW, 1: VPW.  When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 1 is set to 1 (VPW), VPW traffic is aliased to NPW traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x300000"/>
          <bitfield name="WQOS_MAP_REGION2" caption="This bitfield indicates the traffic class of region 2.  Valid values are:  0: NPW, 1: VPW.  When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 2 is set to 1 (VPW), VPW traffic is aliased to NPW traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x3000000"/>
        </register>
        <register name="UDDRC_PCFGWQOS1_0" offset="0x4A0" rw="RW" size="4" initval="0x00000000" caption="Port n Write QoS Configuration Register 1">
          <bitfield name="WQOS_MAP_TIMEOUT1" caption="Specifies the timeout value for write transactions in region 0 and 1. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF"/>
          <bitfield name="WQOS_MAP_TIMEOUT2" caption="Specifies the timeout value for write transactions in region 2. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF0000"/>
        </register>
        <register name="UDDRC_PCFGR_1" offset="0x4B4" rw="RW" size="4" initval="0x00004000" caption="Port n Configuration Read Register">
          <bitfield name="RD_PORT_PRIORITY" caption="Determines the initial load value of read aging counters.   These counters will be parallel loaded after reset, or after each grant to the corresponding port.   The aging counters down-count every clock cycle where the port is requesting but not    granted. The higher significant 5-bits of the read aging counter sets the priority of the           read channel of a given port.  Port's priority will increase as the higher significant 5-bits of the counter starts to decrease.   When the aging counter becomes 0, the corresponding port channel will have the highest priority level (timeout condition - Priority0).  For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority   inputs (arqos) are enabled (timeout is still applicable).    For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching.  In this case, external dynamic priority input, arqos (for reads only) can still be used to set the DDRC read priority    (2 priority levels: low priority read - LPR, high priority read - HPR) on a command by command basis.    Note: The two LSBs of this register field are tied internally to 2'b00. Programming Mode: Static" mask="0x3FF"/>
          <bitfield name="READ_REORDER_BYPASS_EN" caption="All transactions can be reordered even if ID not found in any RBB channel" mask="0x800"/>
          <bitfield name="RD_PORT_AGING_EN" caption="If set to 1, enables aging function for the read channel of the port. Programming Mode: Static" mask="0x1000"/>
          <bitfield name="RD_PORT_URGENT_EN" caption="If set to 1, enables the AXI urgent sideband signal (arurgent). When enabled and arurgent   is asserted by the master, that port becomes the highest priority and co_gs_go2critical_lpr/co_gs_go2critical_hpr signal to   DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that arurgent signal can be   asserted anytime and as long as required which is independent of address handshaking (it is not   associated with any particular command). Programming Mode: Static" mask="0x2000"/>
          <bitfield name="RD_PORT_PAGEMATCH_EN" caption="If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted,   the port is continued to be granted if the following immediate commands are to the same   memory page (same bank and same row). See also related PCCFG.pagematch_limit register. Programming Mode: Static" mask="0x4000"/>
          <bitfield name="RDWR_ORDERED_EN" caption="Read/Write AXI transactions acceptance ordering to the same address on a giben port will not be respected when transported to  the DFI" mask="0x10000"/>
        </register>
        <register name="UDDRC_PCFGW_1" offset="0x4B8" rw="RW" size="4" initval="0x00004000" caption="Port n Configuration Write Register">
          <bitfield name="WR_PORT_PRIORITY" caption="Determines the initial load value of write aging counters.  These counters will be parallel loaded after reset, or after each grant to the corresponding port.   The aging counters down-count every clock cycle where the port is requesting but not   granted. The higher significant 5-bits of the write aging counter sets the initial priority of the           write channel of a given port.  Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level.   For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority   inputs (awqos) are enabled (timeout is still applicable).    For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching.    Note: The two LSBs of this register field are tied internally to 2'b00. Programming Mode: Static" mask="0x3FF"/>
          <bitfield name="WR_PORT_AGING_EN" caption="If set to 1, enables aging function for the write channel of the port. Programming Mode: Static" mask="0x1000"/>
          <bitfield name="WR_PORT_URGENT_EN" caption="If set to 1, enables the AXI urgent sideband signal (awurgent). When enabled and awurgent   is asserted by the master, that port becomes the highest priority and co_gs_go2critical_wr signal to   DDRC is asserted if enabled in PCCFG.go2critical_en register.  Note that awurgent signal can be   asserted anytime and as long as required which is independent of address handshaking (it is not   associated with any particular command). Programming Mode: Static" mask="0x2000"/>
          <bitfield name="WR_PORT_PAGEMATCH_EN" caption="If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted,   the port is continued to be granted if the following immediate commands are to the same   memory page (same bank and same row). See also related PCCFG.pagematch_limit register. Programming Mode: Static" mask="0x4000"/>
        </register>
        <register name="UDDRC_PCTRL_1" offset="0x540" rw="RW" size="4" initval="0x00000000" caption="Port n Control Register">
          <bitfield name="PORT_EN" caption="Enables AXI port n. Programming Mode: Dynamic" mask="0x1"/>
        </register>
        <register name="UDDRC_PCFGQOS0_1" offset="0x544" rw="RW" size="4" initval="0x00000000" caption="Port n Read QoS Configuration Register 0">
          <bitfield name="RQOS_MAP_LEVEL1" caption="Separation level1 indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 (for dual RAQ) or 0 to 14 (for single RAQ) which corresponds to arqos.           Note that for PA, arqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.  All of the map_level* registers must be set to distinct values. Programming Mode: Quasi-dynamic Group 3" mask="0xF"/>
          <bitfield name="RQOS_MAP_REGION0" caption="This bitfield indicates the traffic class of region 0.  Valid values are:  - 0: LPR  - 1: VPR  - 2: HPR For dual address queue configurations, region 0 maps to the blue address queue.  In this case, valid values are:  0: LPR and 1: VPR only.  When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region0 is set to 1 (VPR), VPR traffic is aliased to LPR traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x30000"/>
          <bitfield name="RQOS_MAP_REGION1" caption="This bitfield indicates the traffic class of region 1.  Valid values are:  - 0 : LPR  - 1: VPR  - 2: HPR  For dual address queue configurations, region1 maps to the blue address queue.  In this case, valid values are   - 0: LPR  - 1: VPR only  When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region 1 is set to 1 (VPR), VPR traffic is aliased to LPR traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x300000"/>
        </register>
        <register name="UDDRC_PCFGQOS1_1" offset="0x548" rw="RW" size="4" initval="0x00000000" caption="Port n Read QoS Configuration Register 1">
          <bitfield name="RQOS_MAP_TIMEOUTB" caption="Specifies the timeout value for transactions mapped to the blue address queue. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF"/>
          <bitfield name="RQOS_MAP_TIMEOUTR" caption="Specifies the timeout value for transactions mapped to the red address queue. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF0000"/>
        </register>
        <register name="UDDRC_PCFGWQOS0_1" offset="0x54C" rw="RW" size="4" initval="0x00000E00" caption="Port n Write QoS Configuration Register 0">
          <bitfield name="WQOS_MAP_LEVEL1" caption="Separation level indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 which corresponds to awqos.  Note that for PA, awqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.  All of the map_level* registers must be set to distinct values. Programming Mode: Quasi-dynamic Group 3" mask="0xF"/>
          <bitfield name="WQOS_MAP_LEVEL2" caption="Separation level2 indicating the end of region1 mapping; start of region1 is (level1 + 1). Possible values for level2 are (level1 + 1) to 14 which corresponds to awqos.  Region2 starts from (level2 + 1) up to 15.  Note that for PA, awqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.  All of the map_level* registers must be set to distinct values. Programming Mode: Quasi-dynamic Group 3" mask="0xF00"/>
          <bitfield name="WQOS_MAP_REGION0" caption="This bitfield indicates the traffic class of region 0.     Valid values are:      0: NPW, 1: VPW.        When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 0 is set to 1 (VPW), VPW traffic is aliased to NPW traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x30000"/>
          <bitfield name="WQOS_MAP_REGION1" caption="This bitfield indicates the traffic class of region 1.  Valid values are:  0: NPW, 1: VPW.  When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 1 is set to 1 (VPW), VPW traffic is aliased to NPW traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x300000"/>
          <bitfield name="WQOS_MAP_REGION2" caption="This bitfield indicates the traffic class of region 2.  Valid values are:  0: NPW, 1: VPW.  When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 2 is set to 1 (VPW), VPW traffic is aliased to NPW traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x3000000"/>
        </register>
        <register name="UDDRC_PCFGWQOS1_1" offset="0x550" rw="RW" size="4" initval="0x00000000" caption="Port n Write QoS Configuration Register 1">
          <bitfield name="WQOS_MAP_TIMEOUT1" caption="Specifies the timeout value for write transactions in region 0 and 1. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF"/>
          <bitfield name="WQOS_MAP_TIMEOUT2" caption="Specifies the timeout value for write transactions in region 2. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF0000"/>
        </register>
        <register name="UDDRC_PCFGR_2" offset="0x564" rw="RW" size="4" initval="0x00004000" caption="Port n Configuration Read Register">
          <bitfield name="RD_PORT_PRIORITY" caption="Determines the initial load value of read aging counters.   These counters will be parallel loaded after reset, or after each grant to the corresponding port.   The aging counters down-count every clock cycle where the port is requesting but not    granted. The higher significant 5-bits of the read aging counter sets the priority of the           read channel of a given port.  Port's priority will increase as the higher significant 5-bits of the counter starts to decrease.   When the aging counter becomes 0, the corresponding port channel will have the highest priority level (timeout condition - Priority0).  For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority   inputs (arqos) are enabled (timeout is still applicable).    For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching.  In this case, external dynamic priority input, arqos (for reads only) can still be used to set the DDRC read priority    (2 priority levels: low priority read - LPR, high priority read - HPR) on a command by command basis.    Note: The two LSBs of this register field are tied internally to 2'b00. Programming Mode: Static" mask="0x3FF"/>
          <bitfield name="READ_REORDER_BYPASS_EN" caption="All transactions can be reordered even if ID not found in any RBB channel" mask="0x800"/>
          <bitfield name="RD_PORT_AGING_EN" caption="If set to 1, enables aging function for the read channel of the port. Programming Mode: Static" mask="0x1000"/>
          <bitfield name="RD_PORT_URGENT_EN" caption="If set to 1, enables the AXI urgent sideband signal (arurgent). When enabled and arurgent   is asserted by the master, that port becomes the highest priority and co_gs_go2critical_lpr/co_gs_go2critical_hpr signal to   DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that arurgent signal can be   asserted anytime and as long as required which is independent of address handshaking (it is not   associated with any particular command). Programming Mode: Static" mask="0x2000"/>
          <bitfield name="RD_PORT_PAGEMATCH_EN" caption="If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted,   the port is continued to be granted if the following immediate commands are to the same   memory page (same bank and same row). See also related PCCFG.pagematch_limit register. Programming Mode: Static" mask="0x4000"/>
          <bitfield name="RDWR_ORDERED_EN" caption="Read/Write AXI transactions acceptance ordering to the same address on a giben port will not be respected when transported to  the DFI" mask="0x10000"/>
        </register>
        <register name="UDDRC_PCFGW_2" offset="0x568" rw="RW" size="4" initval="0x00004000" caption="Port n Configuration Write Register">
          <bitfield name="WR_PORT_PRIORITY" caption="Determines the initial load value of write aging counters.  These counters will be parallel loaded after reset, or after each grant to the corresponding port.   The aging counters down-count every clock cycle where the port is requesting but not   granted. The higher significant 5-bits of the write aging counter sets the initial priority of the           write channel of a given port.  Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level.   For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority   inputs (awqos) are enabled (timeout is still applicable).    For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching.    Note: The two LSBs of this register field are tied internally to 2'b00. Programming Mode: Static" mask="0x3FF"/>
          <bitfield name="WR_PORT_AGING_EN" caption="If set to 1, enables aging function for the write channel of the port. Programming Mode: Static" mask="0x1000"/>
          <bitfield name="WR_PORT_URGENT_EN" caption="If set to 1, enables the AXI urgent sideband signal (awurgent). When enabled and awurgent   is asserted by the master, that port becomes the highest priority and co_gs_go2critical_wr signal to   DDRC is asserted if enabled in PCCFG.go2critical_en register.  Note that awurgent signal can be   asserted anytime and as long as required which is independent of address handshaking (it is not   associated with any particular command). Programming Mode: Static" mask="0x2000"/>
          <bitfield name="WR_PORT_PAGEMATCH_EN" caption="If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted,   the port is continued to be granted if the following immediate commands are to the same   memory page (same bank and same row). See also related PCCFG.pagematch_limit register. Programming Mode: Static" mask="0x4000"/>
        </register>
        <register name="UDDRC_PCTRL_2" offset="0x5F0" rw="RW" size="4" initval="0x00000000" caption="Port n Control Register">
          <bitfield name="PORT_EN" caption="Enables AXI port n. Programming Mode: Dynamic" mask="0x1"/>
        </register>
        <register name="UDDRC_PCFGQOS0_2" offset="0x5F4" rw="RW" size="4" initval="0x02000E00" caption="Port n Read QoS Configuration Register 0">
          <bitfield name="RQOS_MAP_LEVEL1" caption="Separation level1 indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 (for dual RAQ) or 0 to 14 (for single RAQ) which corresponds to arqos.           Note that for PA, arqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.  All of the map_level* registers must be set to distinct values. Programming Mode: Quasi-dynamic Group 3" mask="0xF"/>
          <bitfield name="RQOS_MAP_LEVEL2" caption="Separation level2 indicating the end of region1 mapping; start of region1 is (level1 + 1). Possible values for level2 are (level1 + 1) to 14 which corresponds to arqos.   Region2 starts from (level2 + 1) up to 15.  Note that for PA, arqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.  All of the map_level* registers must be set to distinct values. Programming Mode: Quasi-dynamic Group 3" mask="0xF00"/>
          <bitfield name="RQOS_MAP_REGION0" caption="This bitfield indicates the traffic class of region 0.  Valid values are:  - 0: LPR  - 1: VPR  - 2: HPR For dual address queue configurations, region 0 maps to the blue address queue.  In this case, valid values are:  0: LPR and 1: VPR only.  When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region0 is set to 1 (VPR), VPR traffic is aliased to LPR traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x30000"/>
          <bitfield name="RQOS_MAP_REGION1" caption="This bitfield indicates the traffic class of region 1.  Valid values are:  - 0 : LPR  - 1: VPR  - 2: HPR  For dual address queue configurations, region1 maps to the blue address queue.  In this case, valid values are   - 0: LPR  - 1: VPR only  When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region 1 is set to 1 (VPR), VPR traffic is aliased to LPR traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x300000"/>
          <bitfield name="RQOS_MAP_REGION2" caption="This bitfield indicates the traffic class of region2.  For dual address queue configurations, region2 maps to the red address queue.  Valid values are 1: VPR and 2: HPR only.  When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region2 is set to 1 (VPR), VPR traffic is aliased to LPR traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x3000000"/>
        </register>
        <register name="UDDRC_PCFGQOS1_2" offset="0x5F8" rw="RW" size="4" initval="0x00000000" caption="Port n Read QoS Configuration Register 1">
          <bitfield name="RQOS_MAP_TIMEOUTB" caption="Specifies the timeout value for transactions mapped to the blue address queue. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF"/>
          <bitfield name="RQOS_MAP_TIMEOUTR" caption="Specifies the timeout value for transactions mapped to the red address queue. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF0000"/>
        </register>
        <register name="UDDRC_PCFGWQOS0_2" offset="0x5FC" rw="RW" size="4" initval="0x00000E00" caption="Port n Write QoS Configuration Register 0">
          <bitfield name="WQOS_MAP_LEVEL1" caption="Separation level indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 which corresponds to awqos.  Note that for PA, awqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.  All of the map_level* registers must be set to distinct values. Programming Mode: Quasi-dynamic Group 3" mask="0xF"/>
          <bitfield name="WQOS_MAP_LEVEL2" caption="Separation level2 indicating the end of region1 mapping; start of region1 is (level1 + 1). Possible values for level2 are (level1 + 1) to 14 which corresponds to awqos.  Region2 starts from (level2 + 1) up to 15.  Note that for PA, awqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.  All of the map_level* registers must be set to distinct values. Programming Mode: Quasi-dynamic Group 3" mask="0xF00"/>
          <bitfield name="WQOS_MAP_REGION0" caption="This bitfield indicates the traffic class of region 0.     Valid values are:      0: NPW, 1: VPW.        When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 0 is set to 1 (VPW), VPW traffic is aliased to NPW traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x30000"/>
          <bitfield name="WQOS_MAP_REGION1" caption="This bitfield indicates the traffic class of region 1.  Valid values are:  0: NPW, 1: VPW.  When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 1 is set to 1 (VPW), VPW traffic is aliased to NPW traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x300000"/>
          <bitfield name="WQOS_MAP_REGION2" caption="This bitfield indicates the traffic class of region 2.  Valid values are:  0: NPW, 1: VPW.  When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 2 is set to 1 (VPW), VPW traffic is aliased to NPW traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x3000000"/>
        </register>
        <register name="UDDRC_PCFGWQOS1_2" offset="0x600" rw="RW" size="4" initval="0x00000000" caption="Port n Write QoS Configuration Register 1">
          <bitfield name="WQOS_MAP_TIMEOUT1" caption="Specifies the timeout value for write transactions in region 0 and 1. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF"/>
          <bitfield name="WQOS_MAP_TIMEOUT2" caption="Specifies the timeout value for write transactions in region 2. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF0000"/>
        </register>
        <register name="UDDRC_PCFGR_3" offset="0x614" rw="RW" size="4" initval="0x00004000" caption="Port n Configuration Read Register">
          <bitfield name="RD_PORT_PRIORITY" caption="Determines the initial load value of read aging counters.   These counters will be parallel loaded after reset, or after each grant to the corresponding port.   The aging counters down-count every clock cycle where the port is requesting but not    granted. The higher significant 5-bits of the read aging counter sets the priority of the           read channel of a given port.  Port's priority will increase as the higher significant 5-bits of the counter starts to decrease.   When the aging counter becomes 0, the corresponding port channel will have the highest priority level (timeout condition - Priority0).  For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority   inputs (arqos) are enabled (timeout is still applicable).    For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching.  In this case, external dynamic priority input, arqos (for reads only) can still be used to set the DDRC read priority    (2 priority levels: low priority read - LPR, high priority read - HPR) on a command by command basis.    Note: The two LSBs of this register field are tied internally to 2'b00. Programming Mode: Static" mask="0x3FF"/>
          <bitfield name="READ_REORDER_BYPASS_EN" caption="All transactions can be reordered even if ID not found in any RBB channel" mask="0x800"/>
          <bitfield name="RD_PORT_AGING_EN" caption="If set to 1, enables aging function for the read channel of the port. Programming Mode: Static" mask="0x1000"/>
          <bitfield name="RD_PORT_URGENT_EN" caption="If set to 1, enables the AXI urgent sideband signal (arurgent). When enabled and arurgent   is asserted by the master, that port becomes the highest priority and co_gs_go2critical_lpr/co_gs_go2critical_hpr signal to   DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that arurgent signal can be   asserted anytime and as long as required which is independent of address handshaking (it is not   associated with any particular command). Programming Mode: Static" mask="0x2000"/>
          <bitfield name="RD_PORT_PAGEMATCH_EN" caption="If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted,   the port is continued to be granted if the following immediate commands are to the same   memory page (same bank and same row). See also related PCCFG.pagematch_limit register. Programming Mode: Static" mask="0x4000"/>
          <bitfield name="RDWR_ORDERED_EN" caption="Read/Write AXI transactions acceptance ordering to the same address on a giben port will not be respected when transported to  the DFI" mask="0x10000"/>
        </register>
        <register name="UDDRC_PCFGW_3" offset="0x618" rw="RW" size="4" initval="0x00004000" caption="Port n Configuration Write Register">
          <bitfield name="WR_PORT_PRIORITY" caption="Determines the initial load value of write aging counters.  These counters will be parallel loaded after reset, or after each grant to the corresponding port.   The aging counters down-count every clock cycle where the port is requesting but not   granted. The higher significant 5-bits of the write aging counter sets the initial priority of the           write channel of a given port.  Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level.   For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority   inputs (awqos) are enabled (timeout is still applicable).    For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching.    Note: The two LSBs of this register field are tied internally to 2'b00. Programming Mode: Static" mask="0x3FF"/>
          <bitfield name="WR_PORT_AGING_EN" caption="If set to 1, enables aging function for the write channel of the port. Programming Mode: Static" mask="0x1000"/>
          <bitfield name="WR_PORT_URGENT_EN" caption="If set to 1, enables the AXI urgent sideband signal (awurgent). When enabled and awurgent   is asserted by the master, that port becomes the highest priority and co_gs_go2critical_wr signal to   DDRC is asserted if enabled in PCCFG.go2critical_en register.  Note that awurgent signal can be   asserted anytime and as long as required which is independent of address handshaking (it is not   associated with any particular command). Programming Mode: Static" mask="0x2000"/>
          <bitfield name="WR_PORT_PAGEMATCH_EN" caption="If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted,   the port is continued to be granted if the following immediate commands are to the same   memory page (same bank and same row). See also related PCCFG.pagematch_limit register. Programming Mode: Static" mask="0x4000"/>
        </register>
        <register name="UDDRC_PCTRL_3" offset="0x6A0" rw="RW" size="4" initval="0x00000000" caption="Port n Control Register">
          <bitfield name="PORT_EN" caption="Enables AXI port n. Programming Mode: Dynamic" mask="0x1"/>
        </register>
        <register name="UDDRC_PCFGQOS0_3" offset="0x6A4" rw="RW" size="4" initval="0x00000000" caption="Port n Read QoS Configuration Register 0">
          <bitfield name="RQOS_MAP_LEVEL1" caption="Separation level1 indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 (for dual RAQ) or 0 to 14 (for single RAQ) which corresponds to arqos.           Note that for PA, arqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.  All of the map_level* registers must be set to distinct values. Programming Mode: Quasi-dynamic Group 3" mask="0xF"/>
          <bitfield name="RQOS_MAP_REGION0" caption="This bitfield indicates the traffic class of region 0.  Valid values are:  - 0: LPR  - 1: VPR  - 2: HPR For dual address queue configurations, region 0 maps to the blue address queue.  In this case, valid values are:  0: LPR and 1: VPR only.  When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region0 is set to 1 (VPR), VPR traffic is aliased to LPR traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x30000"/>
          <bitfield name="RQOS_MAP_REGION1" caption="This bitfield indicates the traffic class of region 1.  Valid values are:  - 0 : LPR  - 1: VPR  - 2: HPR  For dual address queue configurations, region1 maps to the blue address queue.  In this case, valid values are   - 0: LPR  - 1: VPR only  When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region 1 is set to 1 (VPR), VPR traffic is aliased to LPR traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x300000"/>
        </register>
        <register name="UDDRC_PCFGQOS1_3" offset="0x6A8" rw="RW" size="4" initval="0x00000000" caption="Port n Read QoS Configuration Register 1">
          <bitfield name="RQOS_MAP_TIMEOUTB" caption="Specifies the timeout value for transactions mapped to the blue address queue. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF"/>
          <bitfield name="RQOS_MAP_TIMEOUTR" caption="Specifies the timeout value for transactions mapped to the red address queue. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF0000"/>
        </register>
        <register name="UDDRC_PCFGWQOS0_3" offset="0x6AC" rw="RW" size="4" initval="0x00000E00" caption="Port n Write QoS Configuration Register 0">
          <bitfield name="WQOS_MAP_LEVEL1" caption="Separation level indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 which corresponds to awqos.  Note that for PA, awqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.  All of the map_level* registers must be set to distinct values. Programming Mode: Quasi-dynamic Group 3" mask="0xF"/>
          <bitfield name="WQOS_MAP_LEVEL2" caption="Separation level2 indicating the end of region1 mapping; start of region1 is (level1 + 1). Possible values for level2 are (level1 + 1) to 14 which corresponds to awqos.  Region2 starts from (level2 + 1) up to 15.  Note that for PA, awqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.  All of the map_level* registers must be set to distinct values. Programming Mode: Quasi-dynamic Group 3" mask="0xF00"/>
          <bitfield name="WQOS_MAP_REGION0" caption="This bitfield indicates the traffic class of region 0.     Valid values are:      0: NPW, 1: VPW.        When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 0 is set to 1 (VPW), VPW traffic is aliased to NPW traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x30000"/>
          <bitfield name="WQOS_MAP_REGION1" caption="This bitfield indicates the traffic class of region 1.  Valid values are:  0: NPW, 1: VPW.  When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 1 is set to 1 (VPW), VPW traffic is aliased to NPW traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x300000"/>
          <bitfield name="WQOS_MAP_REGION2" caption="This bitfield indicates the traffic class of region 2.  Valid values are:  0: NPW, 1: VPW.  When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 2 is set to 1 (VPW), VPW traffic is aliased to NPW traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x3000000"/>
        </register>
        <register name="UDDRC_PCFGWQOS1_3" offset="0x6B0" rw="RW" size="4" initval="0x00000000" caption="Port n Write QoS Configuration Register 1">
          <bitfield name="WQOS_MAP_TIMEOUT1" caption="Specifies the timeout value for write transactions in region 0 and 1. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF"/>
          <bitfield name="WQOS_MAP_TIMEOUT2" caption="Specifies the timeout value for write transactions in region 2. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF0000"/>
        </register>
        <register name="UDDRC_PCFGR_4" offset="0x6C4" rw="RW" size="4" initval="0x00004000" caption="Port n Configuration Read Register">
          <bitfield name="RD_PORT_PRIORITY" caption="Determines the initial load value of read aging counters.   These counters will be parallel loaded after reset, or after each grant to the corresponding port.   The aging counters down-count every clock cycle where the port is requesting but not    granted. The higher significant 5-bits of the read aging counter sets the priority of the           read channel of a given port.  Port's priority will increase as the higher significant 5-bits of the counter starts to decrease.   When the aging counter becomes 0, the corresponding port channel will have the highest priority level (timeout condition - Priority0).  For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority   inputs (arqos) are enabled (timeout is still applicable).    For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching.  In this case, external dynamic priority input, arqos (for reads only) can still be used to set the DDRC read priority    (2 priority levels: low priority read - LPR, high priority read - HPR) on a command by command basis.    Note: The two LSBs of this register field are tied internally to 2'b00. Programming Mode: Static" mask="0x3FF"/>
          <bitfield name="READ_REORDER_BYPASS_EN" caption="All transactions can be reordered even if ID not found in any RBB channel" mask="0x800"/>
          <bitfield name="RD_PORT_AGING_EN" caption="If set to 1, enables aging function for the read channel of the port. Programming Mode: Static" mask="0x1000"/>
          <bitfield name="RD_PORT_URGENT_EN" caption="If set to 1, enables the AXI urgent sideband signal (arurgent). When enabled and arurgent   is asserted by the master, that port becomes the highest priority and co_gs_go2critical_lpr/co_gs_go2critical_hpr signal to   DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that arurgent signal can be   asserted anytime and as long as required which is independent of address handshaking (it is not   associated with any particular command). Programming Mode: Static" mask="0x2000"/>
          <bitfield name="RD_PORT_PAGEMATCH_EN" caption="If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted,   the port is continued to be granted if the following immediate commands are to the same   memory page (same bank and same row). See also related PCCFG.pagematch_limit register. Programming Mode: Static" mask="0x4000"/>
          <bitfield name="RDWR_ORDERED_EN" caption="Read/Write AXI transactions acceptance ordering to the same address on a giben port will not be respected when transported to  the DFI" mask="0x10000"/>
        </register>
        <register name="UDDRC_PCFGW_4" offset="0x6C8" rw="RW" size="4" initval="0x00004000" caption="Port n Configuration Write Register">
          <bitfield name="WR_PORT_PRIORITY" caption="Determines the initial load value of write aging counters.  These counters will be parallel loaded after reset, or after each grant to the corresponding port.   The aging counters down-count every clock cycle where the port is requesting but not   granted. The higher significant 5-bits of the write aging counter sets the initial priority of the           write channel of a given port.  Port's priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level.   For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority   inputs (awqos) are enabled (timeout is still applicable).    For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching.    Note: The two LSBs of this register field are tied internally to 2'b00. Programming Mode: Static" mask="0x3FF"/>
          <bitfield name="WR_PORT_AGING_EN" caption="If set to 1, enables aging function for the write channel of the port. Programming Mode: Static" mask="0x1000"/>
          <bitfield name="WR_PORT_URGENT_EN" caption="If set to 1, enables the AXI urgent sideband signal (awurgent). When enabled and awurgent   is asserted by the master, that port becomes the highest priority and co_gs_go2critical_wr signal to   DDRC is asserted if enabled in PCCFG.go2critical_en register.  Note that awurgent signal can be   asserted anytime and as long as required which is independent of address handshaking (it is not   associated with any particular command). Programming Mode: Static" mask="0x2000"/>
          <bitfield name="WR_PORT_PAGEMATCH_EN" caption="If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted,   the port is continued to be granted if the following immediate commands are to the same   memory page (same bank and same row). See also related PCCFG.pagematch_limit register. Programming Mode: Static" mask="0x4000"/>
        </register>
        <register name="UDDRC_PCTRL_4" offset="0x750" rw="RW" size="4" initval="0x00000000" caption="Port n Control Register">
          <bitfield name="PORT_EN" caption="Enables AXI port n. Programming Mode: Dynamic" mask="0x1"/>
        </register>
        <register name="UDDRC_PCFGQOS0_4" offset="0x754" rw="RW" size="4" initval="0x00000000" caption="Port n Read QoS Configuration Register 0">
          <bitfield name="RQOS_MAP_LEVEL1" caption="Separation level1 indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 (for dual RAQ) or 0 to 14 (for single RAQ) which corresponds to arqos.           Note that for PA, arqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.  All of the map_level* registers must be set to distinct values. Programming Mode: Quasi-dynamic Group 3" mask="0xF"/>
          <bitfield name="RQOS_MAP_REGION0" caption="This bitfield indicates the traffic class of region 0.  Valid values are:  - 0: LPR  - 1: VPR  - 2: HPR For dual address queue configurations, region 0 maps to the blue address queue.  In this case, valid values are:  0: LPR and 1: VPR only.  When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region0 is set to 1 (VPR), VPR traffic is aliased to LPR traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x30000"/>
          <bitfield name="RQOS_MAP_REGION1" caption="This bitfield indicates the traffic class of region 1.  Valid values are:  - 0 : LPR  - 1: VPR  - 2: HPR  For dual address queue configurations, region1 maps to the blue address queue.  In this case, valid values are   - 0: LPR  - 1: VPR only  When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region 1 is set to 1 (VPR), VPR traffic is aliased to LPR traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x300000"/>
        </register>
        <register name="UDDRC_PCFGQOS1_4" offset="0x758" rw="RW" size="4" initval="0x00000000" caption="Port n Read QoS Configuration Register 1">
          <bitfield name="RQOS_MAP_TIMEOUTB" caption="Specifies the timeout value for transactions mapped to the blue address queue. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF"/>
          <bitfield name="RQOS_MAP_TIMEOUTR" caption="Specifies the timeout value for transactions mapped to the red address queue. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF0000"/>
        </register>
        <register name="UDDRC_PCFGWQOS0_4" offset="0x75C" rw="RW" size="4" initval="0x00000E00" caption="Port n Write QoS Configuration Register 0">
          <bitfield name="WQOS_MAP_LEVEL1" caption="Separation level indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 which corresponds to awqos.  Note that for PA, awqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.  All of the map_level* registers must be set to distinct values. Programming Mode: Quasi-dynamic Group 3" mask="0xF"/>
          <bitfield name="WQOS_MAP_LEVEL2" caption="Separation level2 indicating the end of region1 mapping; start of region1 is (level1 + 1). Possible values for level2 are (level1 + 1) to 14 which corresponds to awqos.  Region2 starts from (level2 + 1) up to 15.  Note that for PA, awqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.  All of the map_level* registers must be set to distinct values. Programming Mode: Quasi-dynamic Group 3" mask="0xF00"/>
          <bitfield name="WQOS_MAP_REGION0" caption="This bitfield indicates the traffic class of region 0.     Valid values are:      0: NPW, 1: VPW.        When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 0 is set to 1 (VPW), VPW traffic is aliased to NPW traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x30000"/>
          <bitfield name="WQOS_MAP_REGION1" caption="This bitfield indicates the traffic class of region 1.  Valid values are:  0: NPW, 1: VPW.  When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 1 is set to 1 (VPW), VPW traffic is aliased to NPW traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x300000"/>
          <bitfield name="WQOS_MAP_REGION2" caption="This bitfield indicates the traffic class of region 2.  Valid values are:  0: NPW, 1: VPW.  When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 2 is set to 1 (VPW), VPW traffic is aliased to NPW traffic. Programming Mode: Quasi-dynamic Group 3" mask="0x3000000"/>
        </register>
        <register name="UDDRC_PCFGWQOS1_4" offset="0x760" rw="RW" size="4" initval="0x00000000" caption="Port n Write QoS Configuration Register 1">
          <bitfield name="WQOS_MAP_TIMEOUT1" caption="Specifies the timeout value for write transactions in region 0 and 1. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF"/>
          <bitfield name="WQOS_MAP_TIMEOUT2" caption="Specifies the timeout value for write transactions in region 2. Programming Mode: Quasi-dynamic Group 3" mask="0x7FF0000"/>
        </register>
        <register name="UDDRC_SARBASE0" offset="0xF04" rw="RW" size="4" initval="0x00000000" caption="SAR Base Address Register n">
          <bitfield name="BASE_ADDR0" caption="Base address for address region n specified as awaddr[UMCTL2_A_ADDRW-1:x] and araddr[UMCTL2_A_ADDRW-1:x]  where 0 is determined by the minimum block size parameter UMCTL2_SARMINSIZE: (x=log2(block size)). Programming Mode: Static" mask="0x1"/>
          <bitfield name="BASE_ADDR1" caption="Base address for address region n specified as awaddr[UMCTL2_A_ADDRW-1:x] and araddr[UMCTL2_A_ADDRW-1:x]  where 1 is determined by the minimum block size parameter UMCTL2_SARMINSIZE: (x=log2(block size)). Programming Mode: Static" mask="0x2"/>
          <bitfield name="BASE_ADDR2" caption="Base address for address region n specified as awaddr[UMCTL2_A_ADDRW-1:x] and araddr[UMCTL2_A_ADDRW-1:x]  where 2 is determined by the minimum block size parameter UMCTL2_SARMINSIZE: (x=log2(block size)). Programming Mode: Static" mask="0x4"/>
        </register>
        <register name="UDDRC_SARSIZE0" offset="0xF08" rw="RW" size="4" initval="0x00000000" caption="SAR Size Register n">
          <bitfield name="NBLOCKS" caption="Number of blocks for address region n.  This register determines the total size of the region in multiples of minimum block size as specified by the hardware parameter UMCTL2_SARMINSIZE.     The register value is encoded as number of blocks = nblocks + 1. For example, if register is programmed to 0, region will have 1 block. Programming Mode: Static" mask="0xFF"/>
        </register>
        <register name="UDDRC_VER_NUMBER" offset="0xFF0" rw="R" size="4" initval="0x3334302A" caption="Version Number Register">
          <bitfield name="VER_NUMBER" caption="Indicates the Device Version Number value. Programming Mode: Static" mask="0xFFFFFFFF"/>
        </register>
        <register name="UDDRC_VER_TYPE" offset="0xFF4" rw="R" size="4" initval="0x67612A2A" caption="Version Type Register">
          <bitfield name="VER_TYPE" caption="Indicates the Device Version Type value. Programming Mode: Static" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
    </module>
    <module name="UDPHS" id="6227" version="160" caption="USB High Speed Device Port">
      <register-group name="UDPHS_DMA" size="0x10">
        <register name="UDPHS_DMANXTDSC" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="UDPHS DMA Next Descriptor Address Register ">
          <bitfield name="NXT_DSC_ADD" caption="Next Descriptor Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="UDPHS_DMAADDRESS" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="UDPHS DMA Channel Address Register ">
          <bitfield name="BUFF_ADD" caption="Buffer Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="UDPHS_DMACONTROL" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="UDPHS DMA Channel Control Register ">
          <bitfield name="CHANN_ENB" caption="(Channel Enable Command)" mask="0x1" values="UDPHS_DMACONTROL__CHANN_ENB"/>
          <bitfield name="LDNXT_DSC" caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x2" values="UDPHS_DMACONTROL__LDNXT_DSC"/>
          <bitfield name="END_TR_EN" caption="End of Transfer Enable (Control)" mask="0x4" values="UDPHS_DMACONTROL__END_TR_EN"/>
          <bitfield name="END_B_EN" caption="End of Buffer Enable (Control)" mask="0x8" values="UDPHS_DMACONTROL__END_B_EN"/>
          <bitfield name="END_TR_IT" caption="End of Transfer Interrupt Enable" mask="0x10" values="UDPHS_DMACONTROL__END_TR_IT"/>
          <bitfield name="END_BUFFIT" caption="End of Buffer Interrupt Enable" mask="0x20" values="UDPHS_DMACONTROL__END_BUFFIT"/>
          <bitfield name="DESC_LD_IT" caption="Descriptor Loaded Interrupt Enable" mask="0x40" values="UDPHS_DMACONTROL__DESC_LD_IT"/>
          <bitfield name="BURST_LCK" caption="Burst Lock Enable" mask="0x80" values="UDPHS_DMACONTROL__BURST_LCK"/>
          <bitfield name="BUFF_LENGTH" caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000"/>
        </register>
        <register name="UDPHS_DMASTATUS" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="UDPHS DMA Channel Status Register ">
          <bitfield name="CHANN_ENB" caption="Channel Enable Status" mask="0x1" values="UDPHS_DMASTATUS__CHANN_ENB"/>
          <bitfield name="CHANN_ACT" caption="Channel Active Status" mask="0x2" values="UDPHS_DMASTATUS__CHANN_ACT"/>
          <bitfield name="END_TR_ST" caption="End of Channel Transfer Status" mask="0x10" values="UDPHS_DMASTATUS__END_TR_ST"/>
          <bitfield name="END_BF_ST" caption="End of Channel Buffer Status" mask="0x20" values="UDPHS_DMASTATUS__END_BF_ST"/>
          <bitfield name="DESC_LDST" caption="Descriptor Loaded Status" mask="0x40" values="UDPHS_DMASTATUS__DESC_LDST"/>
          <bitfield name="BUFF_COUNT" caption="Buffer Byte Count" mask="0xFFFF0000"/>
        </register>
      </register-group>
      <register-group name="UDPHS_EPT" size="0x20">
        <register name="UDPHS_EPTCFG" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="UDPHS Endpoint Configuration Register ">
          <bitfield name="EPT_SIZE" caption="Endpoint Size (cleared upon USB reset)" mask="0x7" values="UDPHS_EPTCFG__EPT_SIZE"/>
          <bitfield name="EPT_DIR" caption="Endpoint Direction (cleared upon USB reset)" mask="0x8" values="UDPHS_EPTCFG__EPT_DIR"/>
          <bitfield name="EPT_TYPE" caption="Endpoint Type (cleared upon USB reset)" mask="0x30" values="UDPHS_EPTCFG__EPT_TYPE"/>
          <bitfield name="BK_NUMBER" caption="Number of Banks (cleared upon USB reset)" mask="0xC0" values="UDPHS_EPTCFG__BK_NUMBER"/>
          <bitfield name="NB_TRANS" caption="Number Of Transactions per Microframe (cleared upon USB reset)" mask="0x300"/>
          <bitfield name="EPT_MAPD" caption="Endpoint Mapped (cleared upon USB reset)" mask="0x80000000" values="UDPHS_EPTCFG__EPT_MAPD"/>
        </register>
        <register name="UDPHS_EPTCTLENB" offset="0x4" rw="W" size="4" caption="UDPHS Endpoint Control Enable Register ">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield name="EPT_ENABL" caption="Endpoint Enable" mask="0x1" values="UDPHS_EPTCTLENB__EPT_ENABL"/>
          <bitfield name="AUTO_VALID" caption="Packet Auto-Valid Enable" mask="0x2" values="UDPHS_EPTCTLENB__AUTO_VALID"/>
          <bitfield name="INTDIS_DMA" caption="Interrupts Disable DMA" mask="0x8" values="UDPHS_EPTCTLENB__INTDIS_DMA"/>
          <bitfield modes="DEFAULT" name="NYET_DIS" caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x10" values="UDPHS_EPTCTLENB__NYET_DIS"/>
          <bitfield modes="ISOENDPT" name="DATAX_RX" caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x40" values="UDPHS_EPTCTLENB__DATAX_RX"/>
          <bitfield modes="ISOENDPT" name="MDATA_RX" caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x80" values="UDPHS_EPTCTLENB__MDATA_RX"/>
          <bitfield name="ERR_OVFLW" caption="Overflow Error Interrupt Enable" mask="0x100" values="UDPHS_EPTCTLENB__ERR_OVFLW"/>
          <bitfield name="RXRDY_TXKL" caption="Received OUT Data Interrupt Enable" mask="0x200" values="UDPHS_EPTCTLENB__RXRDY_TXKL"/>
          <bitfield name="TX_COMPLT" caption="Transmitted IN Data Complete Interrupt Enable" mask="0x400" values="UDPHS_EPTCTLENB__TX_COMPLT"/>
          <bitfield modes="DEFAULT" name="TXRDY" caption="TX Packet Ready Interrupt Enable" mask="0x800" values="UDPHS_EPTCTLENB__TXRDY"/>
          <bitfield modes="ISOENDPT" name="TXRDY_TRER" caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x800" values="UDPHS_EPTCTLENB__TXRDY_TRER"/>
          <bitfield modes="ISOENDPT" name="ERR_FL_ISO" caption="Error Flow Interrupt Enable" mask="0x1000" values="UDPHS_EPTCTLENB__ERR_FL_ISO"/>
          <bitfield modes="DEFAULT" name="RX_SETUP" caption="Received SETUP" mask="0x1000" values="UDPHS_EPTCTLENB__RX_SETUP"/>
          <bitfield modes="ISOENDPT" name="ERR_CRC_NTR" caption="ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x2000" values="UDPHS_EPTCTLENB__ERR_CRC_NTR"/>
          <bitfield modes="DEFAULT" name="STALL_SNT" caption="Stall Sent Interrupt Enable" mask="0x2000" values="UDPHS_EPTCTLENB__STALL_SNT"/>
          <bitfield modes="ISOENDPT" name="ERR_FLUSH" caption="Bank Flush Error Interrupt Enable" mask="0x4000" values="UDPHS_EPTCTLENB__ERR_FLUSH"/>
          <bitfield modes="DEFAULT" name="NAK_IN" caption="NAKIN Interrupt Enable" mask="0x4000" values="UDPHS_EPTCTLENB__NAK_IN"/>
          <bitfield modes="DEFAULT" name="NAK_OUT" caption="NAKOUT Interrupt Enable" mask="0x8000" values="UDPHS_EPTCTLENB__NAK_OUT"/>
          <bitfield name="BUSY_BANK" caption="Busy Bank Interrupt Enable" mask="0x40000" values="UDPHS_EPTCTLENB__BUSY_BANK"/>
          <bitfield name="SHRT_PCKT" caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" values="UDPHS_EPTCTLENB__SHRT_PCKT"/>
        </register>
        <register name="UDPHS_EPTCTLDIS" offset="0x8" rw="W" size="4" caption="UDPHS Endpoint Control Disable Register ">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield name="EPT_DISABL" caption="Endpoint Disable" mask="0x1" values="UDPHS_EPTCTLDIS__EPT_DISABL"/>
          <bitfield name="AUTO_VALID" caption="Packet Auto-Valid Disable" mask="0x2" values="UDPHS_EPTCTLDIS__AUTO_VALID"/>
          <bitfield name="INTDIS_DMA" caption="Interrupts Disable DMA" mask="0x8" values="UDPHS_EPTCTLDIS__INTDIS_DMA"/>
          <bitfield modes="DEFAULT" name="NYET_DIS" caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x10" values="UDPHS_EPTCTLDIS__NYET_DIS"/>
          <bitfield modes="ISOENDPT" name="DATAX_RX" caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x40" values="UDPHS_EPTCTLDIS__DATAX_RX"/>
          <bitfield modes="ISOENDPT" name="MDATA_RX" caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x80" values="UDPHS_EPTCTLDIS__MDATA_RX"/>
          <bitfield name="ERR_OVFLW" caption="Overflow Error Interrupt Disable" mask="0x100" values="UDPHS_EPTCTLDIS__ERR_OVFLW"/>
          <bitfield name="RXRDY_TXKL" caption="Received OUT Data Interrupt Disable" mask="0x200" values="UDPHS_EPTCTLDIS__RXRDY_TXKL"/>
          <bitfield name="TX_COMPLT" caption="Transmitted IN Data Complete Interrupt Disable" mask="0x400" values="UDPHS_EPTCTLDIS__TX_COMPLT"/>
          <bitfield modes="DEFAULT" name="TXRDY" caption="TX Packet Ready Interrupt Disable" mask="0x800" values="UDPHS_EPTCTLDIS__TXRDY"/>
          <bitfield modes="ISOENDPT" name="TXRDY_TRER" caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x800" values="UDPHS_EPTCTLDIS__TXRDY_TRER"/>
          <bitfield modes="ISOENDPT" name="ERR_FL_ISO" caption="Error Flow Interrupt Disable" mask="0x1000" values="UDPHS_EPTCTLDIS__ERR_FL_ISO"/>
          <bitfield modes="DEFAULT" name="RX_SETUP" caption="Received SETUP Interrupt Disable" mask="0x1000" values="UDPHS_EPTCTLDIS__RX_SETUP"/>
          <bitfield modes="ISOENDPT" name="ERR_CRC_NTR" caption="ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x2000" values="UDPHS_EPTCTLDIS__ERR_CRC_NTR"/>
          <bitfield modes="DEFAULT" name="STALL_SNT" caption="Stall Sent Interrupt Disable" mask="0x2000" values="UDPHS_EPTCTLDIS__STALL_SNT"/>
          <bitfield modes="ISOENDPT" name="ERR_FLUSH" caption="bank flush error Interrupt Disable" mask="0x4000" values="UDPHS_EPTCTLDIS__ERR_FLUSH"/>
          <bitfield modes="DEFAULT" name="NAK_IN" caption="NAKIN Interrupt Disable" mask="0x4000" values="UDPHS_EPTCTLDIS__NAK_IN"/>
          <bitfield modes="DEFAULT" name="NAK_OUT" caption="NAKOUT Interrupt Disable" mask="0x8000" values="UDPHS_EPTCTLDIS__NAK_OUT"/>
          <bitfield name="BUSY_BANK" caption="Busy Bank Interrupt Disable" mask="0x40000" values="UDPHS_EPTCTLDIS__BUSY_BANK"/>
          <bitfield name="SHRT_PCKT" caption="Short Packet Interrupt Disable" mask="0x80000000" values="UDPHS_EPTCTLDIS__SHRT_PCKT"/>
        </register>
        <register name="UDPHS_EPTCTL" offset="0xC" rw="R" size="4" initval="0x00000000" caption="UDPHS Endpoint Control Register ">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield name="EPT_ENABL" caption="Endpoint Enable (cleared upon USB reset)" mask="0x1" values="UDPHS_EPTCTL__EPT_ENABL"/>
          <bitfield modes="DEFAULT" name="AUTO_VALID" caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints) (cleared upon USB reset)" mask="0x2"/>
          <bitfield modes="ISOENDPT" name="AUTO_VALID" caption="Packet Auto-Valid Enabled (cleared upon USB reset)" mask="0x2"/>
          <bitfield name="INTDIS_DMA" caption="Interrupt Disables DMA (cleared upon USB reset)" mask="0x8"/>
          <bitfield modes="DEFAULT" name="NYET_DIS" caption="NYET Disable (Only for High Speed Bulk OUT Endpoints) (cleared upon USB reset)" mask="0x10" values="UDPHS_EPTCTL__NYET_DIS"/>
          <bitfield modes="ISOENDPT" name="DATAX_RX" caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints) (cleared upon USB reset)" mask="0x40" values="UDPHS_EPTCTL__DATAX_RX"/>
          <bitfield modes="ISOENDPT" name="MDATA_RX" caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints) (cleared upon USB reset)" mask="0x80" values="UDPHS_EPTCTL__MDATA_RX"/>
          <bitfield name="ERR_OVFLW" caption="Overflow Error Interrupt Enabled (cleared upon USB reset)" mask="0x100" values="UDPHS_EPTCTL__ERR_OVFLW"/>
          <bitfield name="RXRDY_TXKL" caption="Received OUT Data Interrupt Enabled (cleared upon USB reset)" mask="0x200" values="UDPHS_EPTCTL__RXRDY_TXKL"/>
          <bitfield name="TX_COMPLT" caption="Transmitted IN Data Complete Interrupt Enabled (cleared upon USB reset)" mask="0x400" values="UDPHS_EPTCTL__TX_COMPLT"/>
          <bitfield modes="DEFAULT" name="TXRDY" caption="TX Packet Ready Interrupt Enabled (cleared upon USB reset)" mask="0x800" values="UDPHS_EPTCTL__TXRDY"/>
          <bitfield modes="ISOENDPT" name="TXRDY_TRER" caption="TX Packet Ready/Transaction Error Interrupt Enabled (cleared upon USB reset)" mask="0x800" values="UDPHS_EPTCTL__TXRDY_TRER"/>
          <bitfield modes="ISOENDPT" name="ERR_FL_ISO" caption="Error Flow Interrupt Enabled (cleared upon USB reset)" mask="0x1000" values="UDPHS_EPTCTL__ERR_FL_ISO"/>
          <bitfield modes="DEFAULT" name="RX_SETUP" caption="Received SETUP Interrupt Enabled (cleared upon USB reset)" mask="0x1000" values="UDPHS_EPTCTL__RX_SETUP"/>
          <bitfield modes="ISOENDPT" name="ERR_CRC_NTR" caption="ISO CRC Error/Number of Transaction Error Interrupt Enabled (cleared upon USB reset)" mask="0x2000" values="UDPHS_EPTCTL__ERR_CRC_NTR"/>
          <bitfield modes="DEFAULT" name="STALL_SNT" caption="Stall Sent Interrupt Enabled (cleared upon USB reset)" mask="0x2000" values="UDPHS_EPTCTL__STALL_SNT"/>
          <bitfield modes="ISOENDPT" name="ERR_FLUSH" caption="Bank Flush Error Interrupt Enabled (cleared upon USB reset)" mask="0x4000" values="UDPHS_EPTCTL__ERR_FLUSH"/>
          <bitfield modes="DEFAULT" name="NAK_IN" caption="NAKIN Interrupt Enabled (cleared upon USB reset)" mask="0x4000" values="UDPHS_EPTCTL__NAK_IN"/>
          <bitfield modes="DEFAULT" name="NAK_OUT" caption="NAKOUT Interrupt Enabled (cleared upon USB reset)" mask="0x8000" values="UDPHS_EPTCTL__NAK_OUT"/>
          <bitfield name="BUSY_BANK" caption="Busy Bank Interrupt Enabled (cleared upon USB reset)" mask="0x40000" values="UDPHS_EPTCTL__BUSY_BANK"/>
          <bitfield name="SHRT_PCKT" caption="Short Packet Interrupt Enabled (cleared upon USB reset)" mask="0x80000000" values="UDPHS_EPTCTL__SHRT_PCKT"/>
        </register>
        <register name="UDPHS_EPTSETSTA" offset="0x14" rw="W" size="4" caption="UDPHS Endpoint Set Status Register ">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield modes="DEFAULT" name="FRCESTALL" caption="Stall Handshake Request Set" mask="0x20" values="UDPHS_EPTSETSTA__FRCESTALL"/>
          <bitfield name="RXRDY_TXKL" caption="KILL Bank Set (for IN Endpoint)" mask="0x200" values="UDPHS_EPTSETSTA__RXRDY_TXKL"/>
          <bitfield modes="DEFAULT" name="TXRDY" caption="TX Packet Ready Set" mask="0x800" values="UDPHS_EPTSETSTA__TXRDY"/>
          <bitfield modes="ISOENDPT" name="TXRDY_TRER" caption="TX Packet Ready Set" mask="0x800" values="UDPHS_EPTSETSTA__TXRDY_TRER"/>
        </register>
        <register name="UDPHS_EPTCLRSTA" offset="0x18" rw="W" size="4" caption="UDPHS Endpoint Clear Status Register ">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield modes="DEFAULT" name="FRCESTALL" caption="Stall Handshake Request Clear" mask="0x20" values="UDPHS_EPTCLRSTA__FRCESTALL"/>
          <bitfield name="TOGGLESQ" caption="Data Toggle Clear" mask="0x40" values="UDPHS_EPTCLRSTA__TOGGLESQ"/>
          <bitfield name="RXRDY_TXKL" caption="Received OUT Data Clear" mask="0x200" values="UDPHS_EPTCLRSTA__RXRDY_TXKL"/>
          <bitfield name="TX_COMPLT" caption="Transmitted IN Data Complete Clear" mask="0x400" values="UDPHS_EPTCLRSTA__TX_COMPLT"/>
          <bitfield modes="ISOENDPT" name="ERR_FL_ISO" caption="Error Flow Clear" mask="0x1000" values="UDPHS_EPTCLRSTA__ERR_FL_ISO"/>
          <bitfield modes="DEFAULT" name="RX_SETUP" caption="Received SETUP Clear" mask="0x1000" values="UDPHS_EPTCLRSTA__RX_SETUP"/>
          <bitfield modes="ISOENDPT" name="ERR_CRC_NTR" caption="Number of Transaction Error Clear" mask="0x2000" values="UDPHS_EPTCLRSTA__ERR_CRC_NTR"/>
          <bitfield modes="DEFAULT" name="STALL_SNT" caption="Stall Sent Clear" mask="0x2000" values="UDPHS_EPTCLRSTA__STALL_SNT"/>
          <bitfield modes="ISOENDPT" name="ERR_FLUSH" caption="Bank Flush Error Clear" mask="0x4000" values="UDPHS_EPTCLRSTA__ERR_FLUSH"/>
          <bitfield modes="DEFAULT" name="NAK_IN" caption="NAKIN Clear" mask="0x4000" values="UDPHS_EPTCLRSTA__NAK_IN"/>
          <bitfield modes="DEFAULT" name="NAK_OUT" caption="NAKOUT Clear" mask="0x8000" values="UDPHS_EPTCLRSTA__NAK_OUT"/>
        </register>
        <register name="UDPHS_EPTSTA" offset="0x1C" rw="R" size="4" initval="0x00000040" caption="UDPHS Endpoint Status Register ">
          <mode name="DEFAULT"/>
          <mode name="ISOENDPT"/>
          <bitfield modes="DEFAULT" name="FRCESTALL" caption="Stall Handshake Request (cleared upon USB reset)" mask="0x20" values="UDPHS_EPTSTA__FRCESTALL"/>
          <bitfield modes="ISOENDPT" name="TOGGLESQ_STA" caption="Toggle Sequencing (cleared upon USB reset)" mask="0xC0" values="UDPHS_EPTSTA_ISOENDPT__TOGGLESQ_STA"/>
          <bitfield modes="DEFAULT" name="TOGGLESQ_STA" caption="Toggle Sequencing (cleared upon USB reset)" mask="0xC0" values="UDPHS_EPTSTA__TOGGLESQ_STA"/>
          <bitfield name="ERR_OVFLW" caption="Overflow Error (cleared upon USB reset)" mask="0x100"/>
          <bitfield name="RXRDY_TXKL" caption="Received OUT Data/KILL Bank (cleared upon USB reset)" mask="0x200"/>
          <bitfield name="TX_COMPLT" caption="Transmitted IN Data Complete (cleared upon USB reset)" mask="0x400"/>
          <bitfield modes="DEFAULT" name="TXRDY" caption="TX Packet Ready (cleared upon USB reset)" mask="0x800"/>
          <bitfield modes="ISOENDPT" name="TXRDY_TRER" caption="TX Packet Ready/Transaction Error (cleared upon USB reset)" mask="0x800"/>
          <bitfield modes="ISOENDPT" name="ERR_FL_ISO" caption="Error Flow (cleared upon USB reset)" mask="0x1000"/>
          <bitfield modes="DEFAULT" name="RX_SETUP" caption="Received SETUP (cleared upon USB reset)" mask="0x1000"/>
          <bitfield modes="ISOENDPT" name="ERR_CRC_NTR" caption="CRC ISO Error/Number of Transaction Error (cleared upon USB reset)" mask="0x2000"/>
          <bitfield modes="DEFAULT" name="STALL_SNT" caption="Stall Sent (cleared upon USB reset)" mask="0x2000"/>
          <bitfield modes="ISOENDPT" name="ERR_FLUSH" caption="Bank Flush Error (cleared upon USB reset)" mask="0x4000"/>
          <bitfield modes="DEFAULT" name="NAK_IN" caption="NAK IN (cleared upon USB reset)" mask="0x4000"/>
          <bitfield modes="DEFAULT" name="NAK_OUT" caption="NAK OUT (cleared upon USB reset)" mask="0x8000"/>
          <bitfield modes="ISOENDPT" name="CURBK" caption="Current Bank (cleared upon USB reset)" mask="0x30000" values="UDPHS_EPTSTA__CURBK"/>
          <bitfield modes="DEFAULT" name="CURBK_CTLDIR" caption="Current Bank/Control Direction (cleared upon USB reset)" mask="0x30000" values="UDPHS_EPTSTA__CURBK_CTLDIR"/>
          <bitfield name="BUSY_BANK_STA" caption="Busy Bank Number (cleared upon USB reset)" mask="0xC0000" values="UDPHS_EPTSTA__BUSY_BANK_STA"/>
          <bitfield name="BYTE_COUNT" caption="UDPHS Byte Count (cleared upon USB reset)" mask="0x7FF00000"/>
          <bitfield name="SHRT_PCKT" caption="Short Packet (cleared upon USB reset)" mask="0x80000000"/>
        </register>
      </register-group>
      <register-group name="UDPHS" caption="USB High Speed Device Port">
        <register name="UDPHS_CTRL" offset="0x0" rw="RW" size="4" initval="0x00000200" caption="UDPHS Control Register">
          <bitfield name="DEV_ADDR" caption="UDPHS Address (cleared upon USB reset)" mask="0x7F"/>
          <bitfield name="FADDR_EN" caption="Function Address Enable (cleared upon USB reset)" mask="0x80" values="UDPHS_CTRL__FADDR_EN"/>
          <bitfield name="EN_UDPHS" caption="UDPHS Enable" mask="0x100" values="UDPHS_CTRL__EN_UDPHS"/>
          <bitfield name="DETACH" caption="Detach Command" mask="0x200" values="UDPHS_CTRL__DETACH"/>
          <bitfield name="REWAKEUP" caption="Send Remote Wakeup (cleared upon USB reset)" mask="0x400" values="UDPHS_CTRL__REWAKEUP"/>
          <bitfield name="PULLD_DIS" caption="Pulldown Disable (cleared upon USB reset)" mask="0x800"/>
        </register>
        <register name="UDPHS_FNUM" offset="0x4" rw="R" size="4" initval="0x00000000" caption="UDPHS Frame Number Register">
          <bitfield name="MICRO_FRAME_NUM" caption="Microframe Number (cleared upon USB reset)" mask="0x7"/>
          <bitfield name="FRAME_NUMBER" caption="Frame Number as defined in the Packet Field Formats (cleared upon USB reset)" mask="0x3FF8"/>
          <bitfield name="FNUM_ERR" caption="Frame Number CRC Error (cleared upon USB reset)" mask="0x80000000"/>
        </register>
        <register name="UDPHS_IEN" offset="0x10" rw="RW" size="4" initval="0x00000010" caption="UDPHS Interrupt Enable Register">
          <bitfield name="DET_SUSPD" caption="Suspend Interrupt Enable (cleared upon USB reset)" mask="0x2" values="UDPHS_IEN__DET_SUSPD"/>
          <bitfield name="MICRO_SOF" caption="Micro-SOF Interrupt Enable (cleared upon USB reset)" mask="0x4" values="UDPHS_IEN__MICRO_SOF"/>
          <bitfield name="INT_SOF" caption="SOF Interrupt Enable (cleared upon USB reset)" mask="0x8" values="UDPHS_IEN__INT_SOF"/>
          <bitfield name="ENDRESET" caption="End Of Reset Interrupt Enable (cleared upon USB reset)" mask="0x10" values="UDPHS_IEN__ENDRESET"/>
          <bitfield name="WAKE_UP" caption="Wake Up CPU Interrupt Enable (cleared upon USB reset)" mask="0x20" values="UDPHS_IEN__WAKE_UP"/>
          <bitfield name="ENDOFRSM" caption="End Of Resume Interrupt Enable (cleared upon USB reset)" mask="0x40" values="UDPHS_IEN__ENDOFRSM"/>
          <bitfield name="UPSTR_RES" caption="Upstream Resume Interrupt Enable (cleared upon USB reset)" mask="0x80" values="UDPHS_IEN__UPSTR_RES"/>
          <bitfield name="EPT_0" caption="Endpoint 0 Interrupt Enable (cleared upon USB reset)" mask="0x100" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_1" caption="Endpoint 1 Interrupt Enable (cleared upon USB reset)" mask="0x200" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_2" caption="Endpoint 2 Interrupt Enable (cleared upon USB reset)" mask="0x400" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_3" caption="Endpoint 3 Interrupt Enable (cleared upon USB reset)" mask="0x800" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_4" caption="Endpoint 4 Interrupt Enable (cleared upon USB reset)" mask="0x1000" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_5" caption="Endpoint 5 Interrupt Enable (cleared upon USB reset)" mask="0x2000" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_6" caption="Endpoint 6 Interrupt Enable (cleared upon USB reset)" mask="0x4000" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_7" caption="Endpoint 7 Interrupt Enable (cleared upon USB reset)" mask="0x8000" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_8" caption="Endpoint 8 Interrupt Enable (cleared upon USB reset)" mask="0x10000" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_9" caption="Endpoint 9 Interrupt Enable (cleared upon USB reset)" mask="0x20000" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_10" caption="Endpoint 10 Interrupt Enable (cleared upon USB reset)" mask="0x40000" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_11" caption="Endpoint 11 Interrupt Enable (cleared upon USB reset)" mask="0x80000" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_12" caption="Endpoint 12 Interrupt Enable (cleared upon USB reset)" mask="0x100000" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_13" caption="Endpoint 13 Interrupt Enable (cleared upon USB reset)" mask="0x200000" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_14" caption="Endpoint 14 Interrupt Enable (cleared upon USB reset)" mask="0x400000" values="UDPHS_IEN__EPT_"/>
          <bitfield name="EPT_15" caption="Endpoint 15 Interrupt Enable (cleared upon USB reset)" mask="0x800000" values="UDPHS_IEN__EPT_"/>
          <bitfield name="DMA_1" caption="DMA Channel 1 Interrupt Enable (cleared upon USB reset)" mask="0x2000000" values="UDPHS_IEN__DMA_"/>
          <bitfield name="DMA_2" caption="DMA Channel 2 Interrupt Enable (cleared upon USB reset)" mask="0x4000000" values="UDPHS_IEN__DMA_"/>
          <bitfield name="DMA_3" caption="DMA Channel 3 Interrupt Enable (cleared upon USB reset)" mask="0x8000000" values="UDPHS_IEN__DMA_"/>
          <bitfield name="DMA_4" caption="DMA Channel 4 Interrupt Enable (cleared upon USB reset)" mask="0x10000000" values="UDPHS_IEN__DMA_"/>
          <bitfield name="DMA_5" caption="DMA Channel 5 Interrupt Enable (cleared upon USB reset)" mask="0x20000000" values="UDPHS_IEN__DMA_"/>
          <bitfield name="DMA_6" caption="DMA Channel 6 Interrupt Enable (cleared upon USB reset)" mask="0x40000000" values="UDPHS_IEN__DMA_"/>
          <bitfield name="DMA_7" caption="DMA Channel 7 Interrupt Enable (cleared upon USB reset)" mask="0x80000000" values="UDPHS_IEN__DMA_"/>
        </register>
        <register name="UDPHS_INTSTA" offset="0x14" rw="R" size="4" initval="0x00000000" caption="UDPHS Interrupt Status Register">
          <bitfield name="SPEED" caption="Speed Status" mask="0x1" values="UDPHS_INTSTA__SPEED"/>
          <bitfield name="DET_SUSPD" caption="Suspend Interrupt" mask="0x2" values="UDPHS_INTSTA__DET_SUSPD"/>
          <bitfield name="MICRO_SOF" caption="Micro Start Of Frame Interrupt" mask="0x4" values="UDPHS_INTSTA__MICRO_SOF"/>
          <bitfield name="INT_SOF" caption="Start Of Frame Interrupt" mask="0x8" values="UDPHS_INTSTA__INT_SOF"/>
          <bitfield name="ENDRESET" caption="End Of Reset Interrupt" mask="0x10" values="UDPHS_INTSTA__ENDRESET"/>
          <bitfield name="WAKE_UP" caption="Wake Up CPU Interrupt" mask="0x20" values="UDPHS_INTSTA__WAKE_UP"/>
          <bitfield name="ENDOFRSM" caption="End Of Resume Interrupt" mask="0x40" values="UDPHS_INTSTA__ENDOFRSM"/>
          <bitfield name="UPSTR_RES" caption="Upstream Resume Interrupt" mask="0x80" values="UDPHS_INTSTA__UPSTR_RES"/>
          <bitfield name="EPT_0" caption="Endpoint 0 Interrupt (cleared upon USB reset)" mask="0x100" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_1" caption="Endpoint 1 Interrupt (cleared upon USB reset)" mask="0x200" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_2" caption="Endpoint 2 Interrupt (cleared upon USB reset)" mask="0x400" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_3" caption="Endpoint 3 Interrupt (cleared upon USB reset)" mask="0x800" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_4" caption="Endpoint 4 Interrupt (cleared upon USB reset)" mask="0x1000" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_5" caption="Endpoint 5 Interrupt (cleared upon USB reset)" mask="0x2000" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_6" caption="Endpoint 6 Interrupt (cleared upon USB reset)" mask="0x4000" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_7" caption="Endpoint 7 Interrupt (cleared upon USB reset)" mask="0x8000" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_8" caption="Endpoint 8 Interrupt (cleared upon USB reset)" mask="0x10000" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_9" caption="Endpoint 9 Interrupt (cleared upon USB reset)" mask="0x20000" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_10" caption="Endpoint 10 Interrupt (cleared upon USB reset)" mask="0x40000" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_11" caption="Endpoint 11 Interrupt (cleared upon USB reset)" mask="0x80000" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_12" caption="Endpoint 12 Interrupt (cleared upon USB reset)" mask="0x100000" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_13" caption="Endpoint 13 Interrupt (cleared upon USB reset)" mask="0x200000" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_14" caption="Endpoint 14 Interrupt (cleared upon USB reset)" mask="0x400000" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="EPT_15" caption="Endpoint 15 Interrupt (cleared upon USB reset)" mask="0x800000" values="UDPHS_INTSTA__EPT_"/>
          <bitfield name="DMA_1" caption="DMA Channel 1 Interrupt" mask="0x2000000" values="UDPHS_INTSTA__DMA_"/>
          <bitfield name="DMA_2" caption="DMA Channel 2 Interrupt" mask="0x4000000" values="UDPHS_INTSTA__DMA_"/>
          <bitfield name="DMA_3" caption="DMA Channel 3 Interrupt" mask="0x8000000" values="UDPHS_INTSTA__DMA_"/>
          <bitfield name="DMA_4" caption="DMA Channel 4 Interrupt" mask="0x10000000" values="UDPHS_INTSTA__DMA_"/>
          <bitfield name="DMA_5" caption="DMA Channel 5 Interrupt" mask="0x20000000" values="UDPHS_INTSTA__DMA_"/>
          <bitfield name="DMA_6" caption="DMA Channel 6 Interrupt" mask="0x40000000" values="UDPHS_INTSTA__DMA_"/>
          <bitfield name="DMA_7" caption="DMA Channel 7 Interrupt" mask="0x80000000" values="UDPHS_INTSTA__DMA_"/>
        </register>
        <register name="UDPHS_CLRINT" offset="0x18" rw="W" size="4" caption="UDPHS Clear Interrupt Register">
          <bitfield name="DET_SUSPD" caption="Suspend Interrupt Clear" mask="0x2" values="UDPHS_CLRINT__DET_SUSPD"/>
          <bitfield name="MICRO_SOF" caption="Micro Start Of Frame Interrupt Clear" mask="0x4" values="UDPHS_CLRINT__MICRO_SOF"/>
          <bitfield name="INT_SOF" caption="Start Of Frame Interrupt Clear" mask="0x8" values="UDPHS_CLRINT__INT_SOF"/>
          <bitfield name="ENDRESET" caption="End Of Reset Interrupt Clear" mask="0x10" values="UDPHS_CLRINT__ENDRESET"/>
          <bitfield name="WAKE_UP" caption="Wake Up CPU Interrupt Clear" mask="0x20" values="UDPHS_CLRINT__WAKE_UP"/>
          <bitfield name="ENDOFRSM" caption="End Of Resume Interrupt Clear" mask="0x40" values="UDPHS_CLRINT__ENDOFRSM"/>
          <bitfield name="UPSTR_RES" caption="Upstream Resume Interrupt Clear" mask="0x80" values="UDPHS_CLRINT__UPSTR_RES"/>
        </register>
        <register name="UDPHS_EPTRST" offset="0x1C" rw="W" size="4" caption="UDPHS Endpoints Reset Register">
          <bitfield name="EPT_0" caption="Endpoint 0 Reset" mask="0x1" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_1" caption="Endpoint 1 Reset" mask="0x2" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_2" caption="Endpoint 2 Reset" mask="0x4" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_3" caption="Endpoint 3 Reset" mask="0x8" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_4" caption="Endpoint 4 Reset" mask="0x10" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_5" caption="Endpoint 5 Reset" mask="0x20" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_6" caption="Endpoint 6 Reset" mask="0x40" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_7" caption="Endpoint 7 Reset" mask="0x80" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_8" caption="Endpoint 8 Reset" mask="0x100" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_9" caption="Endpoint 9 Reset" mask="0x200" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_10" caption="Endpoint 10 Reset" mask="0x400" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_11" caption="Endpoint 11 Reset" mask="0x800" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_12" caption="Endpoint 12 Reset" mask="0x1000" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_13" caption="Endpoint 13 Reset" mask="0x2000" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_14" caption="Endpoint 14 Reset" mask="0x4000" values="UDPHS_EPTRST__EPT_"/>
          <bitfield name="EPT_15" caption="Endpoint 15 Reset" mask="0x8000" values="UDPHS_EPTRST__EPT_"/>
        </register>
        <register name="UDPHS_TST" offset="0xE0" rw="RW" size="4" initval="0x00000000" caption="UDPHS Test Register">
          <bitfield name="SPEED_CFG" caption="Speed Configuration" mask="0x3" values="UDPHS_TST__SPEED_CFG"/>
          <bitfield name="TST_J" caption="Test J Mode" mask="0x4" values="UDPHS_TST__TST_J"/>
          <bitfield name="TST_K" caption="Test K Mode" mask="0x8" values="UDPHS_TST__TST_K"/>
          <bitfield name="TST_PKT" caption="Test Packet Mode" mask="0x10" values="UDPHS_TST__TST_PKT"/>
          <bitfield name="OPMODE2" caption="OpMode2" mask="0x20" values="UDPHS_TST__OPMODE2"/>
        </register>
        <register-group name="UDPHS_EPT" name-in-module="UDPHS_EPT" offset="0x100" size="0x20" count="16"/>
        <register-group name="UDPHS_DMA" name-in-module="UDPHS_DMA" offset="0x300" size="0x10" count="7"/>
      </register-group>
      <value-group name="UDPHS_DMACONTROL__CHANN_ENB">
        <value name="0" caption="DMA channel is disabled at and no transfer will occur upon request. This bit is also cleared by hardware when the channel source bus is disabled at end of buffer." value="0"/>
        <value name="1" caption="UDPHS_DMASTATUS register CHANN_ENB bit will be set, thus enabling DMA channel data transfer. Then any pending request will start the transfer. This may be used to start or resume any requested transfer." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMACONTROL__LDNXT_DSC">
        <value name="0" caption="No channel register is loaded after the end of the channel transfer." value="0"/>
        <value name="1" caption="The channel controller loads the next descriptor after the end of the current transfer, i.e., when the UDPHS_DMASTATUS/CHANN_ENB bit is reset." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMACONTROL__END_TR_EN">
        <value name="0" caption="USB end of transfer is ignored." value="0"/>
        <value name="1" caption="UDPHS device can put an end to the current buffer transfer." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMACONTROL__END_B_EN">
        <value name="0" caption="DMA Buffer End has no impact on USB packet transfer." value="0"/>
        <value name="1" caption="Endpoint can validate the packet (according to the values programmed in the UDPHS_EPTCTLx register AUTO_VALID and SHRT_PCKT fields) at DMA Buffer End, i.e., when the UDPHS_DMASTATUS register BUFF_COUNT reaches 0." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMACONTROL__END_TR_IT">
        <value name="0" caption="UDPHS device initiated buffer transfer completion will not trigger any interrupt at UDPHS_STATUSx/END_TR_ST rising." value="0"/>
        <value name="1" caption="An interrupt is sent after the buffer transfer is complete, if the UDPHS device has ended the buffer transfer." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMACONTROL__END_BUFFIT">
        <value name="0" caption="UDPHS_DMA_STATUSx/END_BF_ST rising will not trigger any interrupt." value="0"/>
        <value name="1" caption="An interrupt is generated when the UDPHS_DMASTATUSx register BUFF_COUNT reaches zero." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMACONTROL__DESC_LD_IT">
        <value name="0" caption="UDPHS_DMASTATUSx/DESC_LDST rising will not trigger any interrupt." value="0"/>
        <value name="1" caption="An interrupt is generated when a descriptor has been loaded from the bus." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMACONTROL__BURST_LCK">
        <value name="0" caption="The DMA never locks bus access." value="0"/>
        <value name="1" caption="USB packets AHB data bursts are locked for maximum optimization of the bus bandwidth usage and maximization of fly-by AHB burst duration." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMASTATUS__CHANN_ENB">
        <value name="0" caption="The DMA channel no longer transfers data, and may load the next descriptor if the UDPHS_DMACONTROLx register LDNXT_DSC bit is set." value="0"/>
        <value name="1" caption="The DMA channel is currently enabled and transfers data upon request." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMASTATUS__CHANN_ACT">
        <value name="0" caption="The DMA channel is no longer trying to source the packet data." value="0"/>
        <value name="1" caption="The DMA channel is currently trying to source packet data, i.e., selected as the highest-priority requesting channel." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMASTATUS__END_TR_ST">
        <value name="0" caption="Cleared automatically when read by software." value="0"/>
        <value name="1" caption="Set by hardware when the last packet transfer is complete, if the UDPHS device has ended the transfer." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMASTATUS__END_BF_ST">
        <value name="0" caption="Cleared automatically when read by software." value="0"/>
        <value name="1" caption="Set by hardware when the BUFF_COUNT countdown reaches zero." value="1"/>
      </value-group>
      <value-group name="UDPHS_DMASTATUS__DESC_LDST">
        <value name="0" caption="Cleared automatically when read by software." value="0"/>
        <value name="1" caption="Set by hardware when a descriptor has been loaded from the system bus." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCFG__EPT_SIZE">
        <value name="8" caption="8 bytes" value="0"/>
        <value name="16" caption="16 bytes" value="1"/>
        <value name="32" caption="32 bytes" value="2"/>
        <value name="64" caption="64 bytes" value="3"/>
        <value name="128" caption="128 bytes" value="4"/>
        <value name="256" caption="256 bytes" value="5"/>
        <value name="512" caption="512 bytes" value="6"/>
        <value name="1024" caption="1024 bytes" value="7"/>
      </value-group>
      <value-group name="UDPHS_EPTCFG__EPT_DIR">
        <value name="0" caption="Clear this bit to configure OUT direction for Bulk, Interrupt and Isochronous endpoints." value="0"/>
        <value name="1" caption="Set this bit to configure IN direction for Bulk, Interrupt and Isochronous endpoints." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCFG__EPT_TYPE">
        <value name="CTRL8" caption="Control endpoint" value="0"/>
        <value name="ISO" caption="Isochronous endpoint" value="1"/>
        <value name="BULK" caption="Bulk endpoint" value="2"/>
        <value name="INT" caption="Interrupt endpoint" value="3"/>
      </value-group>
      <value-group name="UDPHS_EPTCFG__BK_NUMBER">
        <value name="0" caption="Zero bank, the endpoint is not mapped in memory" value="0"/>
        <value name="1" caption="One bank (bank 0)" value="1"/>
        <value name="2" caption="Double bank (Ping-Pong: bank0/bank1)" value="2"/>
        <value name="3" caption="Triple bank (bank0/bank1/bank2)" value="3"/>
      </value-group>
      <value-group name="UDPHS_EPTCFG__EPT_MAPD">
        <value name="0" caption="The user should reprogram the register with correct values." value="0"/>
        <value name="1" caption="Set by hardware when the endpoint size (EPT_SIZE) and the number of banks (BK_NUMBER) are correct regarding:" value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__EPT_ENABL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable endpoint according to the device configuration." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__AUTO_VALID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable this bit to automatically validate the current packet and switch to the next bank for both IN and OUT transfers." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__INTDIS_DMA">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="If set, when an enabled endpoint-originated interrupt is triggered, the DMA request is disabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__NYET_DIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Forces an ACK response to the next High Speed Bulk OUT transfer instead of a NYET response." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__DATAX_RX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable DATAx Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__MDATA_RX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable MDATA Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__ERR_OVFLW">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Overflow Error Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__RXRDY_TXKL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Received OUT Data Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__TX_COMPLT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Transmitted IN Data Complete Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__TXRDY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable TX Packet Ready/Transaction Error Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__TXRDY_TRER">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable TX Packet Ready/Transaction Error Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__ERR_FL_ISO">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Error Flow ISO Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__RX_SETUP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable RX_SETUP Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__ERR_CRC_NTR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Error CRC ISO/Error Number of Transaction Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__STALL_SNT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Stall Sent Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__ERR_FLUSH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Bank Flush Error Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__NAK_IN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable NAKIN Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__NAK_OUT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable NAKOUT Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__BUSY_BANK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Busy Bank Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLENB__SHRT_PCKT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enable Short Packet Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__EPT_DISABL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable endpoint." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__AUTO_VALID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable this bit to not automatically validate the current packet." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__INTDIS_DMA">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable the &quot;Interrupts Disable DMA&quot;." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__NYET_DIS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Let the hardware handle the handshake response for the High Speed Bulk OUT transfer." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__DATAX_RX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable DATAx Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__MDATA_RX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable MDATA Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__ERR_OVFLW">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Overflow Error Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__RXRDY_TXKL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Received OUT Data Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__TX_COMPLT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Transmitted IN Data Complete Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__TXRDY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable TX Packet Ready/Transaction Error Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__TXRDY_TRER">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable TX Packet Ready/Transaction Error Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__ERR_FL_ISO">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Error Flow ISO Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__RX_SETUP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable RX_SETUP Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__ERR_CRC_NTR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Error CRC ISO/Error Number of Transaction Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__STALL_SNT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Stall Sent Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__ERR_FLUSH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Bank Flush Error Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__NAK_IN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable NAKIN Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__NAK_OUT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable NAKOUT Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__BUSY_BANK">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Busy Bank Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTLDIS__SHRT_PCKT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disable Short Packet Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__EPT_ENABL">
        <value name="0" caption="The endpoint is disabled according to the device configuration. Endpoint 0 should always be enabled after a hardware or UDPHS bus reset and participate in the device configuration." value="0"/>
        <value name="1" caption="The endpoint is enabled according to the device configuration." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__NYET_DIS">
        <value name="0" caption="Lets the hardware handle the handshake response for the High Speed Bulk OUT transfer." value="0"/>
        <value name="1" caption="Forces an ACK response to the next High Speed Bulk OUT transfer instead of a NYET response." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__DATAX_RX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Send an interrupt when a DATA2, DATA1 or DATA0 packet has been received meaning the whole microframe data payload has been received." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__MDATA_RX">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Send an interrupt when an MDATA packet has been received and so at least one packet of the microframe data payload has been received." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__ERR_OVFLW">
        <value name="0" caption="Overflow Error Interrupt is masked." value="0"/>
        <value name="1" caption="Overflow Error Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__RXRDY_TXKL">
        <value name="0" caption="Received OUT Data Interrupt is masked." value="0"/>
        <value name="1" caption="Received OUT Data Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__TX_COMPLT">
        <value name="0" caption="Transmitted IN Data Complete Interrupt is masked." value="0"/>
        <value name="1" caption="Transmitted IN Data Complete Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__TXRDY">
        <value name="0" caption="TX Packet Ready Interrupt is masked." value="0"/>
        <value name="1" caption="TX Packet Ready Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__TXRDY_TRER">
        <value name="0" caption="TX Packet Ready/Transaction Error Interrupt is masked." value="0"/>
        <value name="1" caption="TX Packet Ready/Transaction Error Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__ERR_FL_ISO">
        <value name="0" caption="Error Flow Interrupt is masked." value="0"/>
        <value name="1" caption="Error Flow Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__RX_SETUP">
        <value name="0" caption="Received SETUP is masked." value="0"/>
        <value name="1" caption="Received SETUP is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__ERR_CRC_NTR">
        <value name="0" caption="ISO CRC error/number of Transaction Error Interrupt is masked." value="0"/>
        <value name="1" caption="ISO CRC error/number of Transaction Error Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__STALL_SNT">
        <value name="0" caption="Stall Sent Interrupt is masked." value="0"/>
        <value name="1" caption="Stall Sent Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__ERR_FLUSH">
        <value name="0" caption="Bank Flush Error Interrupt is masked." value="0"/>
        <value name="1" caption="Bank Flush Error Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__NAK_IN">
        <value name="0" caption="NAKIN Interrupt is masked." value="0"/>
        <value name="1" caption="NAKIN Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__NAK_OUT">
        <value name="0" caption="NAKOUT Interrupt is masked." value="0"/>
        <value name="1" caption="NAKOUT Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__BUSY_BANK">
        <value name="0" caption="BUSY_BANK Interrupt is masked." value="0"/>
        <value name="1" caption="BUSY_BANK Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCTL__SHRT_PCKT">
        <value name="0" caption="Short Packet Interrupt is masked." value="0"/>
        <value name="1" caption="Short Packet Interrupt is enabled." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTSETSTA__FRCESTALL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Set this bit to request a STALL answer to the host for the next handshake" value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTSETSTA__RXRDY_TXKL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Kill the last written bank." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTSETSTA__TXRDY">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Set this bit after a packet has been written into the endpoint FIFO for IN data transfers" value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTSETSTA__TXRDY_TRER">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Set this bit after a packet has been written into the endpoint FIFO for IN data transfers" value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__FRCESTALL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the STALL request. The next packets from host will not be STALLed." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__TOGGLESQ">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the PID data of the current bank" value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__RXRDY_TXKL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the RXRDY_TXKL flag of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__TX_COMPLT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the TX_COMPLT flag of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__ERR_FL_ISO">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the ERR_FL_ISO flags of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__RX_SETUP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the RX_SETUP flags of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__ERR_CRC_NTR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the ERR_CRC_NTR flags of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__STALL_SNT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the STALL_SNT flags of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__ERR_FLUSH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the ERR_FLUSH flags of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__NAK_IN">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the NAK_IN flags of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTCLRSTA__NAK_OUT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the NAK_OUT flag of UDPHS_EPTSTAx." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTSTA__FRCESTALL">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="If set a STALL answer will be done to the host for the next handshake." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTSTA_ISOENDPT__TOGGLESQ_STA">
        <value name="DATA0" caption="DATA0" value="0"/>
        <value name="DATA1" caption="DATA1" value="1"/>
        <value name="DATA2" caption="Data2 (only for High Bandwidth Isochronous Endpoint)" value="2"/>
        <value name="MDATA" caption="MData (only for High Bandwidth Isochronous Endpoint)" value="3"/>
      </value-group>
      <value-group name="UDPHS_EPTSTA__TOGGLESQ_STA">
        <value name="DATA0" caption="DATA0" value="0"/>
        <value name="DATA1" caption="DATA1" value="1"/>
        <value name="DATA2" caption="Reserved for High Bandwidth Isochronous Endpoint" value="2"/>
        <value name="MDATA" caption="Reserved for High Bandwidth Isochronous Endpoint" value="3"/>
      </value-group>
      <value-group name="UDPHS_EPTSTA__CURBK">
        <value name="BANK0" caption="Bank 0 (or single bank)" value="0"/>
        <value name="BANK1" caption="Bank 1" value="1"/>
        <value name="BANK2" caption="Bank 2" value="2"/>
      </value-group>
      <value-group name="UDPHS_EPTSTA__CURBK_CTLDIR">
        <value name="0" caption="A Control Write is requested by the Host." value="0"/>
        <value name="BANK0" caption="Bank 0 (or single bank)" value="0"/>
        <value name="1" caption="A Control Read is requested by the Host." value="1"/>
        <value name="BANK1" caption="Bank 1" value="1"/>
        <value name="BANK2" caption="Bank 2" value="2"/>
      </value-group>
      <value-group name="UDPHS_EPTSTA__BUSY_BANK_STA">
        <value name="0BUSYBANK" caption="All banks are free" value="0"/>
        <value name="1BUSYBANK" caption="1 busy bank" value="1"/>
        <value name="2BUSYBANKS" caption="2 busy banks" value="2"/>
        <value name="3BUSYBANKS" caption="3 busy banks" value="3"/>
      </value-group>
      <value-group name="UDPHS_CTRL__FADDR_EN">
        <value name="0" caption="Device is not in address state (read), or only the default function address is used (write)." value="0"/>
        <value name="1" caption="Device is in address state (read), or this bit is set by the device firmware after a successful status phase of a SET_ADDRESS transaction (write). When set, the only address accepted by the UDPHS controller is the one stored in the UDPHS Address field. It will not be cleared afterwards by the device firmware. It is cleared by hardware on hardware reset, or when UDPHS bus reset is received." value="1"/>
      </value-group>
      <value-group name="UDPHS_CTRL__EN_UDPHS">
        <value name="0" caption="UDPHS is disabled (read), or this bit disables and resets the UDPHS controller (write). Switch the host to UTMI." value="0"/>
        <value name="1" caption="UDPHS is enabled (read), or this bit enables the UDPHS controller (write). Switch the host to UTMI." value="1"/>
      </value-group>
      <value-group name="UDPHS_CTRL__DETACH">
        <value name="0" caption="UDPHS is attached (read), or this bit pulls up the DP line (attach command) (write)." value="0"/>
        <value name="1" caption="UDPHS is detached, UTMI transceiver is suspended (read), or this bit simulates a detach on the UDPHS line and forces the UTMI transceiver into suspend state (Suspend M = 0) (write)." value="1"/>
      </value-group>
      <value-group name="UDPHS_CTRL__REWAKEUP">
        <value name="0" caption="Remote Wakeup is disabled (read), or this bit has no effect (write)." value="0"/>
        <value name="1" caption="Remote Wakeup is enabled (read), or this bit forces an external interrupt on the UDPHS controller for Remote Wakeup purposes." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__DET_SUSPD">
        <value name="0" caption="Disable Suspend Interrupt." value="0"/>
        <value name="1" caption="Enable Suspend Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__MICRO_SOF">
        <value name="0" caption="Disable Micro-SOF Interrupt." value="0"/>
        <value name="1" caption="Enable Micro-SOF Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__INT_SOF">
        <value name="0" caption="Disable SOF Interrupt." value="0"/>
        <value name="1" caption="Enable SOF Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__ENDRESET">
        <value name="0" caption="Disable End Of Reset Interrupt." value="0"/>
        <value name="1" caption="Enable End Of Reset Interrupt. Automatically enabled after USB reset." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__WAKE_UP">
        <value name="0" caption="Disable Wakeup CPU Interrupt." value="0"/>
        <value name="1" caption="Enable Wakeup CPU Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__ENDOFRSM">
        <value name="0" caption="Disable Resume Interrupt." value="0"/>
        <value name="1" caption="Enable Resume Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__UPSTR_RES">
        <value name="0" caption="Disable Upstream Resume Interrupt." value="0"/>
        <value name="1" caption="Enable Upstream Resume Interrupt." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__EPT_">
        <value name="0" caption="Disable the interrupts for this endpoint." value="0"/>
        <value name="1" caption="Enable the interrupts for this endpoint." value="1"/>
      </value-group>
      <value-group name="UDPHS_IEN__DMA_">
        <value name="0" caption="Disable the interrupts for this channel." value="0"/>
        <value name="1" caption="Enable the interrupts for this channel." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__SPEED">
        <value name="0" caption="Reset by hardware when the hardware is in Full Speed mode." value="0"/>
        <value name="1" caption="Set by hardware when the hardware is in High Speed mode." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__DET_SUSPD">
        <value name="0" caption="Cleared by setting the DET_SUSPD bit in UDPHS_CLRINT register." value="0"/>
        <value name="1" caption="Set by hardware when a UDPHS Suspend (Idle bus for three frame periods, a J state for 3 ms) is detected. This triggers a UDPHS interrupt when the DET_SUSPD bit is set in UDPHS_IEN register." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__MICRO_SOF">
        <value name="0" caption="Cleared by setting the MICRO_SOF bit in UDPHS_CLRINT register." value="0"/>
        <value name="1" caption="Set by hardware when an UDPHS micro start of frame PID (SOF) has been detected (every 125 us) or synthesized by the macro. This triggers a UDPHS interrupt when the MICRO_SOF bit is set in UDPHS_IEN. In case of detected SOF, the MICRO_FRAME_NUM field in UDPHS_FNUM register is incremented and the FRAME_NUMBER field does not change." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__INT_SOF">
        <value name="0" caption="Cleared by setting the INT_SOF bit in UDPHS_CLRINT." value="0"/>
        <value name="1" caption="Set by hardware when an UDPHS Start Of Frame PID (SOF) has been detected (every 1 ms) or synthesized by the macro. This triggers a UDPHS interrupt when the INT_SOF bit is set in UDPHS_IEN register. In case of detected SOF, in High Speed mode, the MICRO_FRAME_NUMBER field is cleared in UDPHS_FNUM register and the FRAME_NUMBER field is updated." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__ENDRESET">
        <value name="0" caption="Cleared by setting the ENDRESET bit in UDPHS_CLRINT." value="0"/>
        <value name="1" caption="Set by hardware when an End Of Reset has been detected by the UDPHS controller. This triggers a UDPHS interrupt when the ENDRESET bit is set in UDPHS_IEN." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__WAKE_UP">
        <value name="0" caption="Cleared by setting the WAKE_UP bit in UDPHS_CLRINT." value="0"/>
        <value name="1" caption="Set by hardware when the UDPHS controller is in SUSPEND state and is re-activated by a filtered non-idle signal from the UDPHS line (not by an upstream resume). This triggers a UDPHS interrupt when the WAKE_UP bit is set in UDPHS_IEN register. When receiving this interrupt, the user has to enable the device controller clock prior to operation." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__ENDOFRSM">
        <value name="0" caption="Cleared by setting the ENDOFRSM bit in UDPHS_CLRINT." value="0"/>
        <value name="1" caption="Set by hardware when the UDPHS controller detects a good end of resume signal initiated by the host. This triggers a UDPHS interrupt when the ENDOFRSM bit is set in UDPHS_IEN." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__UPSTR_RES">
        <value name="0" caption="Cleared by setting the UPSTR_RES bit in UDPHS_CLRINT." value="0"/>
        <value name="1" caption="Set by hardware when the UDPHS controller is sending a resume signal called &quot;upstream resume&quot;. This triggers a UDPHS interrupt when the UPSTR_RES bit is set in UDPHS_IEN." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__EPT_">
        <value name="0" caption="Reset when the UDPHS_EPTSTAx interrupt source is cleared." value="0"/>
        <value name="1" caption="Set by hardware when an interrupt is triggered by the UDPHS_EPTSTAx register and this endpoint interrupt is enabled by the EPT_x bit in UDPHS_IEN." value="1"/>
      </value-group>
      <value-group name="UDPHS_INTSTA__DMA_">
        <value name="0" caption="Reset when the UDPHS_DMASTATUSx interrupt source is cleared." value="0"/>
        <value name="1" caption="Set by hardware when an interrupt is triggered by the DMA Channelx and this endpoint interrupt is enabled by the DMA_x bit in UDPHS_IEN." value="1"/>
      </value-group>
      <value-group name="UDPHS_CLRINT__DET_SUSPD">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the DET_SUSPD bit in UDPHS_INTSTA." value="1"/>
      </value-group>
      <value-group name="UDPHS_CLRINT__MICRO_SOF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the MICRO_SOF bit in UDPHS_INTSTA." value="1"/>
      </value-group>
      <value-group name="UDPHS_CLRINT__INT_SOF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the INT_SOF bit in UDPHS_INTSTA." value="1"/>
      </value-group>
      <value-group name="UDPHS_CLRINT__ENDRESET">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the ENDRESET bit in UDPHS_INTSTA." value="1"/>
      </value-group>
      <value-group name="UDPHS_CLRINT__WAKE_UP">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the WAKE_UP bit in UDPHS_INTSTA." value="1"/>
      </value-group>
      <value-group name="UDPHS_CLRINT__ENDOFRSM">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the ENDOFRSM bit in UDPHS_INTSTA." value="1"/>
      </value-group>
      <value-group name="UDPHS_CLRINT__UPSTR_RES">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clear the UPSTR_RES bit in UDPHS_INTSTA." value="1"/>
      </value-group>
      <value-group name="UDPHS_EPTRST__EPT_">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Reset the Endpointx state." value="1"/>
      </value-group>
      <value-group name="UDPHS_TST__SPEED_CFG">
        <value name="NORMAL" caption="Normal mode: The macro is in Full Speed mode, ready to make a High Speed identification, if the host supports it and then to automatically switch to High Speed mode." value="0"/>
        <value name="HIGH_SPEED" caption="Force High Speed: Set this value to force the hardware to work in High Speed mode. Only for debug or test purpose." value="2"/>
        <value name="FULL_SPEED" caption="Force Full Speed: Set this value to force the hardware to work only in Full Speed mode. In this configuration, the macro will not respond to a High Speed reset handshake." value="3"/>
      </value-group>
      <value-group name="UDPHS_TST__TST_J">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Set to send the J state on the UDPHS line. This enables the testing of the high output drive level on the D+ line." value="1"/>
      </value-group>
      <value-group name="UDPHS_TST__TST_K">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Set to send the K state on the UDPHS line. This enables the testing of the high output drive level on the D- line." value="1"/>
      </value-group>
      <value-group name="UDPHS_TST__TST_PKT">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Set to repetitively transmit the packet stored in the current bank. This enables the testing of rise and fall times, eye patterns, jitter, and any other dynamic waveform specifications." value="1"/>
      </value-group>
      <value-group name="UDPHS_TST__OPMODE2">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Set to force the OpMode signal (UTMI interface) to &quot;10&quot;, to disable the bit-stuffing and the NRZI encoding." value="1"/>
      </value-group>
    </module>
    <module name="UHPFS" id="44164" version="0" caption="USB Host Full-Speed Port">
      <register-group name="UHPFS" caption="USB Host Full-Speed Port">
        <register name="UHPFS_HcRevision" offset="0x0" rw="R" size="4" initval="0x00000010" caption="OHCI Revision Number Register">
          <bitfield name="REV" caption="OHCI Revision Number" mask="0xFF" values="UHPFS_HcRevision__REV"/>
        </register>
        <register name="UHPFS_HcControl" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="HC Operating Mode Register">
          <bitfield name="CBSR" caption="Control/Bulk Service Ratio" mask="0x3" values="UHPFS_HcControl__CBSR"/>
          <bitfield name="PLE" caption="Periodic List Enable" mask="0x4" values="UHPFS_HcControl__PLE"/>
          <bitfield name="IE" caption="Isochronous Enable" mask="0x8" values="UHPFS_HcControl__IE"/>
          <bitfield name="CLE" caption="ControL List Enable" mask="0x10" values="UHPFS_HcControl__CLE"/>
          <bitfield name="BLE" caption="Bulk List Enable" mask="0x20" values="UHPFS_HcControl__BLE"/>
          <bitfield name="HCFS" caption="Host Controller Functional State" mask="0xC0" values="UHPFS_HcControl__HCFS"/>
          <bitfield name="IR" caption="Interrupt Routing" mask="0x100" values="UHPFS_HcControl__IR"/>
          <bitfield name="RWC" caption="Remote Wakeup Connected" mask="0x200"/>
          <bitfield name="RWE" caption="Remote Wakeup Enable" mask="0x400"/>
        </register>
        <register name="UHPFS_HcCommandStatus" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="HC Command and Status Register">
          <bitfield name="HCR" caption="Host Controller Reset (read/write)" mask="0x1" values="UHPFS_HcCommandStatus__HCR"/>
          <bitfield name="CLF" caption="Control List Filled (read/write)" mask="0x2"/>
          <bitfield name="BLF" caption="Bulk List Filled (read/write)" mask="0x4"/>
          <bitfield name="OCR" caption="Ownership Change Request (read/write)" mask="0x8"/>
          <bitfield name="SOC" caption="Scheduling Overrun Count (read-only)" mask="0x30000"/>
        </register>
        <register name="UHPFS_HcInterruptStatus" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="HC Interrupt and Status Register">
          <bitfield name="SO" caption="Scheduling Overrun (read/write, write '1' to clear)" mask="0x1" values="UHPFS_HcInterruptStatus__SO"/>
          <bitfield name="WDH" caption="Write Done Head (read/write, write '1' to clear)" mask="0x2" values="UHPFS_HcInterruptStatus__WDH"/>
          <bitfield name="SF" caption="Start of Frame (read/write, write '1' to clear)" mask="0x4" values="UHPFS_HcInterruptStatus__SF"/>
          <bitfield name="RD" caption="Resume Detected (read/write, write '1' to clear)" mask="0x8" values="UHPFS_HcInterruptStatus__RD"/>
          <bitfield name="UE" caption="Unrecoverable Error (read/write, write '1' to clear)" mask="0x10" values="UHPFS_HcInterruptStatus__UE"/>
          <bitfield name="FNO" caption="Frame Number Overflow (read/write, write '1' to clear)" mask="0x20" values="UHPFS_HcInterruptStatus__FNO"/>
          <bitfield name="RHSC" caption="Root Hub Status Change (read/write, write '1' to clear)" mask="0x40" values="UHPFS_HcInterruptStatus__RHSC"/>
          <bitfield name="OC" caption="Ownership Change (read-only)" mask="0x40000000"/>
        </register>
        <register name="UHPFS_HcInterruptEnable" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="HC Interrupt Enable Register">
          <bitfield name="SO" caption="Scheduling Overrun (read/write, write '1' to set)" mask="0x1" values="UHPFS_HcInterruptEnable__SO"/>
          <bitfield name="WDH" caption="Write Done Head (read/write, write '1' to set)" mask="0x2" values="UHPFS_HcInterruptEnable__WDH"/>
          <bitfield name="SF" caption="Start of Frame (read/write, write '1' to set)" mask="0x4" values="UHPFS_HcInterruptEnable__SF"/>
          <bitfield name="RD" caption="Resume Detected (read/write, write '1' to set)" mask="0x8" values="UHPFS_HcInterruptEnable__RD"/>
          <bitfield name="UE" caption="Unrecoverable Error (read/write, write '1' to set)" mask="0x10" values="UHPFS_HcInterruptEnable__UE"/>
          <bitfield name="FNO" caption="Frame Number Overflow (read/write, write '1' to set)" mask="0x20" values="UHPFS_HcInterruptEnable__FNO"/>
          <bitfield name="RHSC" caption="Root Hub Status Change (read/write, write '1' to set)" mask="0x40" values="UHPFS_HcInterruptEnable__RHSC"/>
          <bitfield name="OC" caption="Ownership Change (read-only)" mask="0x40000000" values="UHPFS_HcInterruptEnable__OC"/>
          <bitfield name="MIE" caption="Master Interrupt Enable (read/write, write '1' to set)" mask="0x80000000" values="UHPFS_HcInterruptEnable__MIE"/>
        </register>
        <register name="UHPFS_HcInterruptDisable" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="HC Interrupt Disable Register">
          <bitfield name="SO" caption="Scheduling Overrun (read/write)" mask="0x1" values="UHPFS_HcInterruptDisable__SO"/>
          <bitfield name="WDH" caption="Write Done Head (read/write)" mask="0x2" values="UHPFS_HcInterruptDisable__WDH"/>
          <bitfield name="SF" caption="Start of Frame (read/write)" mask="0x4" values="UHPFS_HcInterruptDisable__SF"/>
          <bitfield name="RD" caption="Resume Detected (read/write)" mask="0x8" values="UHPFS_HcInterruptDisable__RD"/>
          <bitfield name="UE" caption="Unrecoverable Error (read/write)" mask="0x10" values="UHPFS_HcInterruptDisable__UE"/>
          <bitfield name="FNO" caption="Frame Number Overflow (read/write)" mask="0x20" values="UHPFS_HcInterruptDisable__FNO"/>
          <bitfield name="RHSC" caption="Root Hub Status Change (read/write)" mask="0x40" values="UHPFS_HcInterruptDisable__RHSC"/>
          <bitfield name="OC" caption="Ownership Change (read-only)" mask="0x40000000" values="UHPFS_HcInterruptDisable__OC"/>
          <bitfield name="MIE" caption="Master Interrupt Enable (read/write)" mask="0x80000000" values="UHPFS_HcInterruptDisable__MIE"/>
        </register>
        <register name="UHPFS_HcHCCA" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="HC HCCA Address Register">
          <bitfield name="HCCA" caption="Physical Address of the Beginning of the HCCA" mask="0xFFFFFF00"/>
        </register>
        <register name="UHPFS_HcPeriodCurrentED" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="HC Current Periodic Register">
          <bitfield name="PCED" caption="Physical Address of the Current ED on the Periodic ED list" mask="0xFFFFFFF0"/>
        </register>
        <register name="UHPFS_HcControlHeadED" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="HC Head Control Register">
          <bitfield name="CHED" caption="Physical Address of the Head ED on the Control ED list" mask="0xFFFFFFF0"/>
        </register>
        <register name="UHPFS_HcControlCurrentED" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="HC Current Control Register">
          <bitfield name="CCED" caption="Physical Address of the Current ED on the Control ED List" mask="0xFFFFFFF0"/>
        </register>
        <register name="UHPFS_HcBulkHeadED" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="HC Head Bulk Register">
          <bitfield name="BHED" caption="Physical Address of the Head ED on the Bulk ED List" mask="0xFFFFFFF0"/>
        </register>
        <register name="UHPFS_HcBulkCurrentED" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="HC Current Bulk Register">
          <bitfield name="BCED" caption="Physical Address of the Current ED on the Bulk ED List" mask="0xFFFFFFF0"/>
        </register>
        <register name="UHPFS_HcDoneHead" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="HC Head Done Register">
          <bitfield name="DH" caption="Physical Address of the Last TD that has added to the done queue" mask="0xFFFFFFF0"/>
        </register>
        <register name="UHPFS_HcFmInterval" offset="0x34" rw="RW" size="4" initval="0x00002EDF" caption="HC Frame Interval Register">
          <bitfield name="FRAMEINTERVAL" caption="Frame Interval" mask="0x3FFF"/>
          <bitfield name="FSMPS" caption="Largest Data Packet" mask="0x7FFF0000"/>
          <bitfield name="FIT" caption="Frame Interval Toggle" mask="0x80000000"/>
        </register>
        <register name="UHPFS_HcFmRemaining" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="HC Frame Remaining Register">
          <bitfield name="FR" caption="Frame Remaining" mask="0x3FFF"/>
          <bitfield name="FRT" caption="Frame Remaining Toggle" mask="0x80000000"/>
        </register>
        <register name="UHPFS_HcFmNumber" offset="0x3C" rw="RW" size="4" initval="0x00000000" caption="HC Frame Number Register">
          <bitfield name="FN" caption="Frame Number" mask="0xFFFF"/>
        </register>
        <register name="UHPFS_HcPeriodicStart" offset="0x40" rw="RW" size="4" initval="0x00000000" caption="HC Periodic Start Register">
          <bitfield name="PS" caption="Periodic Start" mask="0x3FFF"/>
        </register>
        <register name="UHPFS_HcLSThreshold" offset="0x44" rw="RW" size="4" initval="0x00000628" caption="HC Low-Speed Threshold Register">
          <bitfield name="LST" caption="Low-Speed Threshold" mask="0x3FFF"/>
        </register>
        <register name="UHPFS_HcRhDescriptorA" offset="0x48" rw="RW" size="4" initval="0x0A001203" caption="HC Root Hub A Register">
          <bitfield name="NDP" caption="Number of Downstream Ports (read-only)" mask="0xFF"/>
          <bitfield name="PSM" caption="Power Switching Mode (read/write)" mask="0x100" values="UHPFS_HcRhDescriptorA__PSM"/>
          <bitfield name="NPS" caption="No Power Switching (read/write)" mask="0x200" values="UHPFS_HcRhDescriptorA__NPS"/>
          <bitfield name="DT" caption="Device Type (read-only)" mask="0x400" values="UHPFS_HcRhDescriptorA__DT"/>
          <bitfield name="OCPM" caption="Overcurrent Protection Mode (read/write)" mask="0x800" values="UHPFS_HcRhDescriptorA__OCPM"/>
          <bitfield name="NOCP" caption="No Overcurrent Protection (read/write)" mask="0x1000" values="UHPFS_HcRhDescriptorA__NOCP"/>
          <bitfield name="POTPG" caption="Power-On to Power-good Time (read/write)" mask="0xFF000000"/>
        </register>
        <register name="UHPFS_HcRhDescriptorB" offset="0x4C" rw="RW" size="4" initval="0x00000000" caption="HC Root Hub B Register">
          <bitfield name="DR0" caption="Device Removable" mask="0x1"/>
          <bitfield name="DR1" caption="Device Removable Bit for Downstream Port 1" mask="0x2" values="UHPFS_HcRhDescriptorB__DR1"/>
          <bitfield name="DR2" caption="Device Removable Bit for Downstream Port 2" mask="0x4" values="UHPFS_HcRhDescriptorB__DR2"/>
          <bitfield name="DR3" caption="Device Removable Bit for Downstream Port 3" mask="0x8" values="UHPFS_HcRhDescriptorB__DR3"/>
          <bitfield name="DR4" caption="Device Removable" mask="0x10"/>
          <bitfield name="DR5" caption="Device Removable" mask="0x20"/>
          <bitfield name="DR6" caption="Device Removable" mask="0x40"/>
          <bitfield name="DR7" caption="Device Removable" mask="0x80"/>
          <bitfield name="DR8" caption="Device Removable" mask="0x100"/>
          <bitfield name="DR9" caption="Device Removable" mask="0x200"/>
          <bitfield name="DR10" caption="Device Removable" mask="0x400"/>
          <bitfield name="DR11" caption="Device Removable" mask="0x800"/>
          <bitfield name="DR12" caption="Device Removable" mask="0x1000"/>
          <bitfield name="DR13" caption="Device Removable" mask="0x2000"/>
          <bitfield name="DR14" caption="Device Removable" mask="0x4000"/>
          <bitfield name="DR15" caption="Device Removable" mask="0x8000"/>
          <bitfield name="PPCM0" caption="Port Power Control Mask" mask="0x10000"/>
          <bitfield name="PPCM1" caption="Port Power Control Mask for Downstream Port 1" mask="0x20000" values="UHPFS_HcRhDescriptorB__PPCM1"/>
          <bitfield name="PPCM2" caption="Port Power Control Mask for Downstream Port 2" mask="0x40000" values="UHPFS_HcRhDescriptorB__PPCM2"/>
          <bitfield name="PPCM3" caption="Port Power Control Mask for Downstream Port 3" mask="0x80000" values="UHPFS_HcRhDescriptorB__PPCM3"/>
          <bitfield name="PPCM4" caption="Port Power Control Mask" mask="0x100000"/>
          <bitfield name="PPCM5" caption="Port Power Control Mask" mask="0x200000"/>
          <bitfield name="PPCM6" caption="Port Power Control Mask" mask="0x400000"/>
          <bitfield name="PPCM7" caption="Port Power Control Mask" mask="0x800000"/>
          <bitfield name="PPCM8" caption="Port Power Control Mask" mask="0x1000000"/>
          <bitfield name="PPCM9" caption="Port Power Control Mask" mask="0x2000000"/>
          <bitfield name="PPCM10" caption="Port Power Control Mask" mask="0x4000000"/>
          <bitfield name="PPCM11" caption="Port Power Control Mask" mask="0x8000000"/>
          <bitfield name="PPCM12" caption="Port Power Control Mask" mask="0x10000000"/>
          <bitfield name="PPCM13" caption="Port Power Control Mask" mask="0x20000000"/>
          <bitfield name="PPCM14" caption="Port Power Control Mask" mask="0x40000000"/>
          <bitfield name="PPCM15" caption="Port Power Control Mask" mask="0x80000000"/>
        </register>
        <register name="UHPFS_HcRhStatus" offset="0x50" rw="RW" size="4" initval="0x00000000" caption="HC Root Hub Status Register">
          <bitfield name="LPS" caption="Local Power Status (read/write)" mask="0x1" values="UHPFS_HcRhStatus__LPS"/>
          <bitfield name="OCI" caption="Overcurrent Indicator (read-only)" mask="0x2" values="UHPFS_HcRhStatus__OCI"/>
          <bitfield name="DRWE" caption="Device Remote Wakeup Enable (read/write)" mask="0x8000" values="UHPFS_HcRhStatus__DRWE"/>
          <bitfield name="LPSC" caption="Local Power Status Change (read/write)" mask="0x10000" values="UHPFS_HcRhStatus__LPSC"/>
          <bitfield name="OCIC" caption="Overcurrent Indication Change (read/write)" mask="0x20000" values="UHPFS_HcRhStatus__OCIC"/>
          <bitfield name="CRWE" caption="Clear Remote Wakeup Enable (read/write)" mask="0x80000000" values="UHPFS_HcRhStatus__CRWE"/>
        </register>
        <register name="UHPFS_HcRhPortStatus" offset="0x54" rw="RW" size="4" count="3" initval="0x00000100" caption="HC Port Status and Control Register (ndp = 0)">
          <bitfield name="CCS" caption="Port Current Connection Status/clear Port Enable (read/write)" mask="0x1" values="UHPFS_HcRhPortStatus__CCS"/>
          <bitfield name="CPE" caption="Port Current Connection Status/clear Port Enable (read/write)" mask="0x1" values="UHPFS_HcRhPortStatus__CPE"/>
          <bitfield name="PES" caption="Port Enable Status/set Port Enable (read/write)" mask="0x2" values="UHPFS_HcRhPortStatus__PES"/>
          <bitfield name="SPE" caption="Port Enable Status/set Port Enable (read/write)" mask="0x2" values="UHPFS_HcRhPortStatus__SPE"/>
          <bitfield name="PSS" caption="Port Suspend Status/set Port Suspend (read/write)" mask="0x4" values="UHPFS_HcRhPortStatus__PSS"/>
          <bitfield name="SPS" caption="Port Suspend Status/set Port Suspend (read/write)" mask="0x4" values="UHPFS_HcRhPortStatus__SPS"/>
          <bitfield name="CSS" caption="Port Overcurrent Indicator/clear Suspend Status (read/write)" mask="0x8" values="UHPFS_HcRhPortStatus__CSS"/>
          <bitfield name="POCI" caption="Port Overcurrent Indicator/clear Suspend Status (read/write)" mask="0x8" values="UHPFS_HcRhPortStatus__POCI"/>
          <bitfield name="PRS" caption="Port Reset Status/set Port Reset (read/write)" mask="0x10" values="UHPFS_HcRhPortStatus__PRS"/>
          <bitfield name="SPR" caption="Port Reset Status/set Port Reset (read/write)" mask="0x10" values="UHPFS_HcRhPortStatus__SPR"/>
          <bitfield name="PPS" caption="Port Power Status/set Port Power (read/write)" mask="0x100" values="UHPFS_HcRhPortStatus__PPS"/>
          <bitfield name="SPP" caption="Port Power Status/set Port Power (read/write)" mask="0x100" values="UHPFS_HcRhPortStatus__SPP"/>
          <bitfield name="CPP" caption="Low-speed Device Attached/clear Port Power (read/write)" mask="0x200" values="UHPFS_HcRhPortStatus__CPP"/>
          <bitfield name="LSDA" caption="Low-speed Device Attached/clear Port Power (read/write)" mask="0x200" values="UHPFS_HcRhPortStatus__LSDA"/>
          <bitfield name="CSC" caption="Connect Status Change (read/write, write '1' to clear)" mask="0x10000" values="UHPFS_HcRhPortStatus__CSC"/>
          <bitfield name="PESC" caption="Port Enable Status Change (read/write, write '1' to clear)" mask="0x20000" values="UHPFS_HcRhPortStatus__PESC"/>
          <bitfield name="PSSC" caption="Port Suspend Status Change (read/write, write '1' to clear)" mask="0x40000" values="UHPFS_HcRhPortStatus__PSSC"/>
          <bitfield name="OCIC" caption="Overcurrent Indicator Change (read/write)" mask="0x80000" values="UHPFS_HcRhPortStatus__OCIC"/>
          <bitfield name="PRSC" caption="Port Reset Status Change (read/write, write '1' to clear)" mask="0x100000" values="UHPFS_HcRhPortStatus__PRSC"/>
        </register>
      </register-group>
      <value-group name="UHPFS_HcRevision__REV">
        <value name="0x10" caption="This read-only field contains the BCD representation of the version of the HCI specification that is implemented by this HC. For example, a value of 11h corresponds to version 1.1. All of the HC implementations that are compliant with this specification will have a value of 10h." value="0x10"/>
      </value-group>
      <value-group name="UHPFS_HcControl__CBSR">
        <value name="0" caption="1 control ED per bulk ED." value="0"/>
        <value name="0x1" caption="2 control EDs per bulk ED." value="0x1"/>
        <value name="0x2" caption="3 control EDs per bulk ED." value="0x2"/>
        <value name="0x3" caption="4 control EDs per bulk ED." value="0x3"/>
      </value-group>
      <value-group name="UHPFS_HcControl__PLE">
        <value name="0" caption="Periodic ED lists are not processed. Periodic list processing is disabled beginning with the next frame." value="0"/>
        <value name="1" caption="Enables processing of the periodic ED lists. Periodic list processing begins in the next frame." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcControl__IE">
        <value name="0" caption="Isochronous EDs are not processed. The USB1.1 host controller checks this bit every time it finds an isochronous ED in the periodic list." value="0"/>
        <value name="1" caption="Enables processing of isochronous EDs in the next frame, if not in the current frame." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcControl__CLE">
        <value name="0" caption="The control ED list is not processed in the next 1 ms frame. The host controller driver can modify the control ED list. If the driver removes the ED pointed to by the UHPFS_HcControlCurrentED register from the ED list, it must update the UHPFS_HcControlCurrentED register to point to a current ED before it reenables the control list." value="0"/>
        <value name="1" caption="Enables processing of the control ED list. The UHPFS_HcControlHeadED register must be 0 or point to a valid ED before setting this bit. The UHPFS_HcControlCurrentED register must be 0 or point to a valid ED before setting this bit." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcControl__BLE">
        <value name="0" caption="The bulk ED list is not processed in the next 1 ms frame. The host controller driver can modify the bulk ED list. If the driver removes the ED pointed to by the UHPFS_HcBulkCurrentED register from the ED list, it must update the UHPFS_HcBulkCurrentED register to point to a current ED before it reenables the bulk list." value="0"/>
        <value name="1" caption="Enables processing of the bulk ED list. The UHPFS_HcBulkHeadED register must be 0 or point to a valid ED before setting this bit. The UHPFS_HcBulkCurrentED register must be 0 or point to a valid ED before setting this bit." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcControl__HCFS">
        <value name="0" caption="USB reset." value="0"/>
        <value name="0x1" caption="USB resume." value="0x1"/>
        <value name="0x2" caption="USB operational." value="0x2"/>
        <value name="0x3" caption="USB suspend." value="0x3"/>
      </value-group>
      <value-group name="UHPFS_HcControl__IR">
        <value name="0" caption="The USB1.1 host controller does not provide an SMI interrupt. This bit must be 0 to allow the USB1.1 host controller interrupt to propagate to the MPU level 2 interrupt controller." value="0"/>
      </value-group>
      <value-group name="UHPFS_HcCommandStatus__HCR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Initiates a software reset of the USB1.1 host controller. This transitions the USB1.1 host controller to the USB suspend state. This resets most USB1.1 host controller OHCI registers. OHCI register accesses must not be attempted until a read of this bit returns a 0. A write of 1 to this bit does not reset the root hub and does not signal USB reset to downstream USB functions." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptStatus__SO">
        <value name="0" caption="A scheduling overrun has not occurred." value="0"/>
        <value name="1" caption="A scheduling overrun has occurred." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptStatus__WDH">
        <value name="0" caption="USB1.1 host controller has not updated the UHPFS_HcDoneHead register." value="0"/>
        <value name="1" caption="USB1.1 host controller has updated the UHPFS_HcDoneHead register." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptStatus__SF">
        <value name="0" caption="A SOF has not been issued." value="0"/>
        <value name="1" caption="A SOF has been issued." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptStatus__RD">
        <value name="0" caption="A downstream device has not issued a resume request." value="0"/>
        <value name="1" caption="A downstream device has issued a resume request." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptStatus__UE">
        <value name="0" caption="An unrecoverable error has not occurred." value="0"/>
        <value name="1" caption="An unrecoverable error has occurred on the OCPI bus, or that an isochronous TD PSW field condition code was not set to Not Accessed when the USB1.1 host controller attempted to perform a transfer using that PSW/offset pair." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptStatus__FNO">
        <value name="0" caption="A frame number overflow has not occurred." value="0"/>
        <value name="1" caption="A frame number overflow has occurred." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptStatus__RHSC">
        <value name="0" caption="A root hub status change has not occurred." value="0"/>
        <value name="1" caption="A root hub status change has occurred." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptEnable__SO">
        <value name="0" caption="Scheduling overrun interrupts do not propagate." value="0"/>
        <value name="1" caption="When MIE is 1, allows scheduling overrun interrupts to propagate to the level 2 interrupt controller." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptEnable__WDH">
        <value name="0" caption="Write done head interrupts do not propagate." value="0"/>
        <value name="1" caption="When MIE is 1, allows write done head interrupts to propagate to the level 2 interrupt controller." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptEnable__SF">
        <value name="0" caption="Start of frame interrupts do not propagate." value="0"/>
        <value name="1" caption="When MIE is 1, allows start of frame interrupts to propagate to the level 2 interrupt controller." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptEnable__RD">
        <value name="0" caption="Resume detected interrupts do not propagate." value="0"/>
        <value name="1" caption="When MIE is 1, allows resume detected interrupts to propagate to the level 2 interrupt controller." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptEnable__UE">
        <value name="0" caption="Unrecoverable error interrupts do not propagate." value="0"/>
        <value name="1" caption="When MIE is 1, allows unrecoverable error interrupts to propagate to the level 2 interrupt controller." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptEnable__FNO">
        <value name="0" caption="Frame number overflow interrupts do not propagate." value="0"/>
        <value name="1" caption="When MIE is 1, allows frame number overflow interrupts to propagate to the level 2 interrupt controller." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptEnable__RHSC">
        <value name="0" caption="Root hub status change interrupts do not propagate." value="0"/>
        <value name="1" caption="When MIE is 1, allows root hub status change interrupts to propagate to the level 2 interrupt controller." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptEnable__OC">
        <value name="0" caption="Ignore." value="0"/>
        <value name="1" caption="Enable interrupt generation due to Ownership Change." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptEnable__MIE">
        <value name="0" caption="OHCI interrupt sources are ignored and USB1.1 host controller interrupts are not propagated to the level 2 interrupt controller." value="0"/>
        <value name="1" caption="Allows other enabled OHCI interrupt sources to propagate to the level 2 interrupt controller." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptDisable__SO">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the SO bit in the UHPFS_HcInterruptEnable register." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptDisable__WDH">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the WDH bit in the UHPFS_HcInterruptEnable register." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptDisable__SF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the SF bit in the UHPFS_HcInterruptEnable register." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptDisable__RD">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the RD bit in the UHPFS_HcInterruptEnable register." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptDisable__UE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the UE bit in the UHPFS_HcInterruptEnable register." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptDisable__FNO">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the FNO bit in the UHPFS_HcInterruptEnable register." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptDisable__RHSC">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the RHSC bit in the UHPFS_HcInterruptEnable register." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptDisable__OC">
        <value name="0" caption="Ignore." value="0"/>
        <value name="1" caption="Disable interrupt generation due to Ownership Change." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcInterruptDisable__MIE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the MIE bit in the UHPFS_HcInterruptEnable register." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhDescriptorA__PSM">
        <value name="0" caption="Because the device does not provide signals from the USB1.1 host controller to control external VBUS switching, this bit defaults to 0 that indicates that all ports are powered at the same time." value="0"/>
      </value-group>
      <value-group name="UHPFS_HcRhDescriptorA__NPS">
        <value name="1" caption="Because the device does not provide connections from the USB1.1 host controller to control external VBUS switching, this bit defaults to 1 that indicates that VBUS power switching is not supported and that power is available to all downstream ports when the USB1.1 host controller is powered. This bit has no relationship to the OTG controller register bits that relate to VBUS. System software can update this register to simplify host controller driver and/or OTG driver coding." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhDescriptorA__DT">
        <value name="0" caption="This bit is always 0, which indicates that the USB1.1 host controller implemented is not a compound device." value="0"/>
      </value-group>
      <value-group name="UHPFS_HcRhDescriptorA__OCPM">
        <value name="0" caption="Because the device does not provide host controller overcurrent protection input signals, this bit has no effect. This bit has no relationship to the OTG controller register bits that relate to VBUS." value="0"/>
      </value-group>
      <value-group name="UHPFS_HcRhDescriptorA__NOCP">
        <value name="1" caption="Because the device does not provide signals to allow connection of external overcurrent indication signals to the USB1.1 host controller, this bit defaults to 1 that indicates that the USB1.1 host controller does not implement overcurrent protection inputs. This bit has no relationship to the OTG controller register bits that relate to VBUS." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhDescriptorB__DR1">
        <value name="0" caption="Downstream port 1 may have a removable device attached." value="0"/>
        <value name="1" caption="Downstream port 1 has a nonremovable device attached." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhDescriptorB__DR2">
        <value name="0" caption="Downstream port 2 may have a removable device attached." value="0"/>
        <value name="1" caption="Downstream port 2 has a nonremovable device attached." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhDescriptorB__DR3">
        <value name="0" caption="Downstream port 3 may have a removable device attached." value="0"/>
        <value name="1" caption="Downstream port 3 has a nonremovable device attached." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhDescriptorB__PPCM1">
        <value name="0" caption="Global power control is implemented for downstream port 1." value="0"/>
        <value name="1" caption="Per-port power control is implemented for downstream port 1." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhDescriptorB__PPCM2">
        <value name="0" caption="Global power control is implemented for downstream port 2." value="0"/>
        <value name="1" caption="Per-port power control is implemented for downstream port 2." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhDescriptorB__PPCM3">
        <value name="0" caption="Global power control is implemented for downstream port 3." value="0"/>
        <value name="1" caption="Per-port power control is implemented for downstream port 3." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhStatus__LPS">
        <value name="0" caption="Because the root hub does not support the local power status feature, this bit defaults to 0 and has no effect. This bit has no relationship to the OTG controller register bits that relate to VBUS. System software can update this register to simplify host controller driver and/or OTG driver coding." value="0"/>
      </value-group>
      <value-group name="UHPFS_HcRhStatus__OCI">
        <value name="0" caption="Because the device does not provide signals for external hardware to report overcurrent status to the USB1.1 host controller, this bit is always 0. This bit has no relationship to the OTG controller register bits that relate to VBUS." value="0"/>
      </value-group>
      <value-group name="UHPFS_HcRhStatus__DRWE">
        <value name="0" caption="A write of 0 has no effect. Connect status change events do not cause a transition from USB suspend to USB resume state and the resume detected interrupt is not changed." value="0"/>
        <value name="1" caption="A write of 1 sets the device remote wakeup enable bit. This bit enables a connect status change event to be treated as a resume event, which causes a transition from USB suspend to USB resume state and sets the resume detected interrupt status bit." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhStatus__LPSC">
        <value name="0" caption="Because the root hub does not support the local power status feature, this bit defaults to 0 and has no effect. This bit has no relationship to the OTG controller register bits that relate to VBUS. System software can update this register to simplify host controller driver and/or OTG driver coding." value="0"/>
      </value-group>
      <value-group name="UHPFS_HcRhStatus__OCIC">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears this bit." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhStatus__CRWE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Clears the device remote wakeup enable bit." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__CCS">
        <value name="0" caption="No USB device is attached to port x." value="0"/>
        <value name="1" caption="USB device is attached to port x." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__CPE">
        <value name="0" caption="No USB device is attached to port x." value="0"/>
        <value name="1" caption="USB device is attached to port x." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__PES">
        <value name="0" caption="Port x is disabled." value="0"/>
        <value name="1" caption="Port x is enabled." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__SPE">
        <value name="0" caption="Port x is disabled." value="0"/>
        <value name="1" caption="Port x is enabled." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__PSS">
        <value name="0" caption="Port x is not in the USB suspend state." value="0"/>
        <value name="1" caption="Port x is in the USB suspend state or is in the resume sequence." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__SPS">
        <value name="0" caption="Port x is not in the USB suspend state." value="0"/>
        <value name="1" caption="Port x is in the USB suspend state or is in the resume sequence." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__CSS">
        <value name="0" caption="Port x port overcurrent condition has not occurred." value="0"/>
        <value name="1" caption="Port x port overcurrent condition has occurred." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__POCI">
        <value name="0" caption="Port x port overcurrent condition has not occurred." value="0"/>
        <value name="1" caption="Port x port overcurrent condition has occurred." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__PRS">
        <value name="0" caption="USB reset is not being sent to port x." value="0"/>
        <value name="1" caption="Port x is signaling the USB reset." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__SPR">
        <value name="0" caption="USB reset is not being sent to port x." value="0"/>
        <value name="1" caption="Port x is signaling the USB reset." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__PPS">
        <value name="0" caption="Port x power is disabled." value="0"/>
        <value name="1" caption="Port x power is enabled." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__SPP">
        <value name="0" caption="Port x power is disabled." value="0"/>
        <value name="1" caption="Port x power is enabled." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__CPP">
        <value name="0" caption="Full-speed device is attached to port x." value="0"/>
        <value name="1" caption="Low-speed device is attached to port x." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__LSDA">
        <value name="0" caption="Full-speed device is attached to port x." value="0"/>
        <value name="1" caption="Low-speed device is attached to port x." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__CSC">
        <value name="0" caption="Port x current connect status has not changed." value="0"/>
        <value name="1" caption="Port x current connect status has changed due to a connect or disconnect event. If current connect status is 0 when a set port reset, set port enable, or set port suspend write occurs, then this bit is set." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__PESC">
        <value name="0" caption="Port x port enable status has not changed." value="0"/>
        <value name="1" caption="Port x port enable status has changed." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__PSSC">
        <value name="0" caption="Port x port suspend status has not changed." value="0"/>
        <value name="1" caption="Port x port suspend status has changed. Suspend status is considered to have changed only after the resume pulse, low-speed EOP, and 3-ms synchronization delays have been completed." value="1"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__OCIC">
        <value name="0" caption="Because the device does not provide inputs for signaling external overcurrent indication to the USB1.1 host controller, this bit is always 0. Overcurrent monitoring, if required, must be handled through some other mechanism. This bit has no relationship to the OTG controller register bits that relate to VBUS." value="0"/>
      </value-group>
      <value-group name="UHPFS_HcRhPortStatus__PRSC">
        <value name="0" caption="Port x port reset status bit has not changed." value="0"/>
        <value name="1" caption="Port x port reset status bit has changed." value="1"/>
      </value-group>
    </module>
    <module name="UHPHS" id="6354" version="0" caption="USB Host High Speed Port">
      <register-group name="UHPHS" caption="USB Host High Speed Port">
        <register name="UHPHS_HCCAPBASE" offset="0x0" rw="R" size="4" initval="0x01000010" caption="UHPHS Host Controller Capability Register">
          <bitfield name="CAPLENGTH" caption="Capability Registers Length" mask="0xFF"/>
          <bitfield name="HCIVERSION" caption="Host Controller Interface Version Number" mask="0xFFFF0000"/>
        </register>
        <register name="UHPHS_HCSPARAMS" offset="0x4" rw="R" size="4" initval="0x00001303" caption="UHPHS Host Controller Structural Parameters Register">
          <bitfield name="N_PORTS" caption="Number of Ports" mask="0xF"/>
          <bitfield name="PPC" caption="Port Power Control" mask="0x10"/>
          <bitfield name="N_PCC" caption="Number of Ports per Companion Controller" mask="0xF00"/>
          <bitfield name="N_CC" caption="Number of Companion Controllers" mask="0xF000"/>
          <bitfield name="P_INDICATOR" caption="Port Indicators" mask="0x10000"/>
          <bitfield name="N_DP" caption="Debug Port Number" mask="0xF00000"/>
        </register>
        <register name="UHPHS_HCCPARAMS" offset="0x8" rw="R" size="4" initval="0x00000026" caption="UHPHS Host Controller Capability Parameters Register">
          <bitfield name="AC" caption="64-bit Addressing Capability" mask="0x1" values="UHPHS_HCCPARAMS__AC"/>
          <bitfield name="PFLF" caption="Programmable Frame List Flag" mask="0x2" values="UHPHS_HCCPARAMS__PFLF"/>
          <bitfield name="ASPC" caption="Asynchronous Schedule Park Capability" mask="0x4" values="UHPHS_HCCPARAMS__ASPC"/>
          <bitfield name="IST" caption="Isochronous Scheduling Threshold" mask="0xF0"/>
          <bitfield name="EECP" caption="EHCI Extended Capabilities Pointer" mask="0xFF00"/>
        </register>
        <register name="UHPHS_USBCMD" offset="0x10" rw="RW" size="4" initval="0x00080B00" caption="UHPHS USB Command Register">
          <bitfield name="RS" caption="Run/Stop (read/write)" mask="0x1" values="UHPHS_USBCMD__RS"/>
          <bitfield name="HCRESET" caption="Host Controller Reset (read/write)" mask="0x2"/>
          <bitfield name="FLS" caption="Frame List Size (read/write or read-only)" mask="0xC" values="UHPHS_USBCMD__FLS"/>
          <bitfield name="PSE" caption="Periodic Schedule Enable (read/write)" mask="0x10" values="UHPHS_USBCMD__PSE"/>
          <bitfield name="ASE" caption="Asynchronous Schedule Enable (read/write)" mask="0x20" values="UHPHS_USBCMD__ASE"/>
          <bitfield name="IAAD" caption="Interrupt on Async Advance Doorbell (read/write)" mask="0x40"/>
          <bitfield name="LHCR" caption="Light Host Controller Reset (optional) (read/write)" mask="0x80"/>
          <bitfield name="ASPMC" caption="Asynchronous Schedule Park Mode Count (optional) (read/write or read-only)" mask="0x300"/>
          <bitfield name="ASPME" caption="Asynchronous Schedule Park Mode Enable (optional) (read/write or read-only)" mask="0x800" values="UHPHS_USBCMD__ASPME"/>
          <bitfield name="ITC" caption="Interrupt Threshold Control (read/write)" mask="0xFF0000"/>
        </register>
        <register name="UHPHS_USBSTS" offset="0x14" rw="RW" size="4" initval="0x00001000" caption="UHPHS USB Status Register">
          <bitfield name="USBINT" caption="USB Interrupt (cleared on write)" mask="0x1"/>
          <bitfield name="USBERRINT" caption="USB Error Interrupt (cleared on write)" mask="0x2"/>
          <bitfield name="PCD" caption="Port Change Detect (cleared on write)" mask="0x4"/>
          <bitfield name="FLR" caption="Frame List Rollover (cleared on write)" mask="0x8"/>
          <bitfield name="HSE" caption="Host System Error (cleared on write)" mask="0x10"/>
          <bitfield name="IAA" caption="Interrupt on Async Advance (cleared on write)" mask="0x20"/>
          <bitfield name="HCHLT" caption="HCHalted (read-only)" mask="0x1000"/>
          <bitfield name="RCM" caption="Reclamation (read-only)" mask="0x2000"/>
          <bitfield name="PSS" caption="Periodic Schedule Status (read-only)" mask="0x4000"/>
          <bitfield name="ASS" caption="Asynchronous Schedule Status (read-only)" mask="0x8000" values="UHPHS_USBSTS__ASS"/>
        </register>
        <register name="UHPHS_USBINTR" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="UHPHS USB Interrupt Enable Register">
          <bitfield name="USBIE" caption="USBINT Interrupt Enable" mask="0x1"/>
          <bitfield name="USBEIE" caption="USBERRINT Interrupt Enable" mask="0x2"/>
          <bitfield name="PCIE" caption="Port Change Detect Interrupt Enable" mask="0x4"/>
          <bitfield name="FLRE" caption="Frame List Rollover Interrupt Enable" mask="0x8"/>
          <bitfield name="HSEE" caption="Host System Error Interrupt Enable" mask="0x10"/>
          <bitfield name="IAAE" caption="Interrupt on Async Advance Enable" mask="0x20"/>
        </register>
        <register name="UHPHS_FRINDEX" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="UHPHS USB Frame Index Register">
          <bitfield name="FI" caption="Frame Index" mask="0x3FFF"/>
        </register>
        <register name="UHPHS_CTRLDSSEGMENT" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="UHPHS Control Data Structure Segment Register">
        </register>
        <register name="UHPHS_PERIODICLISTBASE" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="UHPHS Periodic Frame List Base Address Register">
          <bitfield name="BA" caption="Base Address (Low)" mask="0xFFFFF000"/>
        </register>
        <register name="UHPHS_ASYNCLISTADDR" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="UHPHS Asynchronous List Address Register">
          <bitfield name="LPL" caption="Link Pointer Low" mask="0xFFFFFFE0"/>
        </register>
        <register name="UHPHS_CONFIGFLAG" offset="0x50" rw="RW" size="4" initval="0x00000000" caption="UHPHS Configured Flag Register">
          <bitfield name="CF" caption="Configure Flag (Read/Write)" mask="0x1" values="UHPHS_CONFIGFLAG__CF"/>
        </register>
        <register name="UHPHS_PORTSC" offset="0x54" rw="RW" size="4" count="3" initval="0x00003000" caption="UHPHS Port Status and Control Register (port = 0)">
          <bitfield name="CCS" caption="Current Connect Status (read-only)" mask="0x1" values="UHPHS_PORTSC__CCS"/>
          <bitfield name="CSC" caption="Connect Status Change (read/write clear)" mask="0x2" values="UHPHS_PORTSC__CSC"/>
          <bitfield name="PED" caption="Port Enabled/Disabled (read/write)" mask="0x4" values="UHPHS_PORTSC__PED"/>
          <bitfield name="PEDC" caption="Port Enable/Disable Change (read/write clear)" mask="0x8" values="UHPHS_PORTSC__PEDC"/>
          <bitfield name="OCA" caption="Over-current Active (read-only)" mask="0x10" values="UHPHS_PORTSC__OCA"/>
          <bitfield name="OCC" caption="Over-current Change (read/write clear)" mask="0x20" values="UHPHS_PORTSC__OCC"/>
          <bitfield name="FPR" caption="Force Port Resume (read/write)" mask="0x40" values="UHPHS_PORTSC__FPR"/>
          <bitfield name="SUS" caption="Suspend (read/write)" mask="0x80" values="UHPHS_PORTSC__SUS"/>
          <bitfield name="PR" caption="Port Reset (read/write)" mask="0x100" values="UHPHS_PORTSC__PR"/>
          <bitfield name="LS" caption="Line Status (read-only)" mask="0xC00" values="UHPHS_PORTSC__LS"/>
          <bitfield name="PP" caption="Port Power (read/write or read-only)" mask="0x1000"/>
          <bitfield name="PO" caption="Port Owner (read/write)" mask="0x2000" values="UHPHS_PORTSC__PO"/>
          <bitfield name="PIC" caption="Port Indicator Control (read/write)" mask="0xC000"/>
          <bitfield name="PTC" caption="Port Test Control (read/write)" mask="0xF0000"/>
          <bitfield name="WKCNNT_E" caption="Wake on Connect Enable (read/write)" mask="0x100000" values="UHPHS_PORTSC__WKCNNT_E"/>
          <bitfield name="WKDSCNNT_E" caption="Wake on Disconnect Enable (read/write)" mask="0x200000" values="UHPHS_PORTSC__WKDSCNNT_E"/>
          <bitfield name="WKOC_E" caption="Wake on Over-current Enable (read/write)" mask="0x400000" values="UHPHS_PORTSC__WKOC_E"/>
        </register>
        <register name="UHPHS_INSNREG06" offset="0xA8" rw="RW" size="4" initval="0x00000000" caption="EHCI Specific Registers 06">
          <bitfield name="Nb_Success_Burst" caption="Number of Successful Bursts (Read-only)" mask="0xF"/>
          <bitfield name="Nb_Burst" caption="Number of Bursts (Read-only)" mask="0x1F0"/>
          <bitfield name="HBURST" caption="Burst Value (Read-only)" mask="0xE00"/>
          <bitfield name="AHB_ERR" caption="AHB Error" mask="0x80000000"/>
        </register>
        <register name="UHPHS_INSNREG07" offset="0xAC" rw="RW" size="4" initval="0x00000000" caption="EHCI Specific Registers 07">
          <bitfield name="AHB_ADDR" caption="AHB Address (Read Only)" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="UHPHS_HCCPARAMS__AC">
        <value name="0" caption="Data structures using 32-bit address memory pointers" value="0"/>
        <value name="1" caption="Data structures using 64-bit address memory pointers" value="1"/>
      </value-group>
      <value-group name="UHPHS_HCCPARAMS__PFLF">
        <value name="0" caption="System software must use a frame list length of 1024 elements with this host controller. The UHPHS_USBCMD register Frame List Size field is a read-only register and must be set to 0." value="0"/>
        <value name="1" caption="System software can specify and use a smaller frame list and configure the host controller via the UHPHS_USBCMD register Frame List Size field. The frame list must always be aligned on a 4-Kbyte page boundary. This requirement ensures that the frame list is always physically contiguous." value="1"/>
      </value-group>
      <value-group name="UHPHS_HCCPARAMS__ASPC">
        <value name="0" caption="Host controller does not supports the park feature for high-speed queue." value="0"/>
        <value name="1" caption="Host controller supports the park feature for high-speed queue heads in the Asynchronous Schedule." value="1"/>
      </value-group>
      <value-group name="UHPHS_USBCMD__RS">
        <value name="0" caption="Host Controller completes the current and any actively pipelined transactions on the USB and then halts." value="0"/>
        <value name="1" caption="Host Controller proceeds with execution of the schedule." value="1"/>
      </value-group>
      <value-group name="UHPHS_USBCMD__FLS">
        <value name="0" caption="1024 elements (4096 bytes)." value="0"/>
        <value name="1" caption="512 elements (2048 bytes)." value="1"/>
        <value name="2" caption="256 elements (1024 bytes), for resource-constrained environments." value="2"/>
        <value name="3" caption="Reserved." value="3"/>
      </value-group>
      <value-group name="UHPHS_USBCMD__PSE">
        <value name="0" caption="Do not process the Periodic Schedule." value="0"/>
        <value name="1" caption="Use the UHPHS_PERIODICLISTBASE register to access the Periodic Schedule." value="1"/>
      </value-group>
      <value-group name="UHPHS_USBCMD__ASE">
        <value name="0" caption="Do not process the Asynchronous Schedule." value="0"/>
        <value name="1" caption="Use the UHPHS_ASYNCLISTADDR register to access the Asynchronous Schedule." value="1"/>
      </value-group>
      <value-group name="UHPHS_USBCMD__ASPME">
        <value name="0" caption="Park mode is enabled." value="0"/>
        <value name="1" caption="Park mode is disabled." value="1"/>
      </value-group>
      <value-group name="UHPHS_USBSTS__ASS">
        <value name="0" caption="Asynchronous Schedule is disabled." value="0"/>
        <value name="1" caption="Asynchronous Schedule is enabled." value="1"/>
      </value-group>
      <value-group name="UHPHS_CONFIGFLAG__CF">
        <value name="0" caption="Port routing control logic default-routes each port to an implementation-dependent classic host controller (default value)." value="0"/>
        <value name="1" caption="Port routing control logic default-routes all ports to this host controller." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__CCS">
        <value name="0" caption="No device is present." value="0"/>
        <value name="1" caption="Device is present on port." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__CSC">
        <value name="0" caption="No change." value="0"/>
        <value name="1" caption="Change in Current Connect Status." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__PED">
        <value name="0" caption="Disable." value="0"/>
        <value name="1" caption="Enable." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__PEDC">
        <value name="0" caption="No change in port enabled/disabled status." value="0"/>
        <value name="1" caption="Port enabled/disabled status has changed." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__OCA">
        <value name="0" caption="This port does not have an over-current condition." value="0"/>
        <value name="1" caption="This port currently has an over-current condition." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__OCC">
        <value name="0" caption="No change to Over-current Active." value="0"/>
        <value name="1" caption="Changes to Over-current Active." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__FPR">
        <value name="0" caption="No resume (K-state) detected/driven on port." value="0"/>
        <value name="1" caption="Resume detected/driven on port." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__SUS">
        <value name="0" caption="Port not in suspend state." value="0"/>
        <value name="1" caption="Port in suspend state." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__PR">
        <value name="0" caption="Port is not in Reset." value="0"/>
        <value name="1" caption="Port is in Reset." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__LS">
        <value name="SE0" caption="Not a low-speed device, perform EHCI reset" value="0"/>
        <value name="K_STATE" caption="Low-speed device, release ownership of port" value="1"/>
        <value name="J_STATE" caption="Not a low-speed device, perform EHCI reset" value="2"/>
        <value name="UNDEFINED" caption="Not a low-speed device, perform EHCI reset" value="3"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__PO">
        <value name="0" caption="This bit unconditionally goes to a 0 when the bit UHPHS_CONFIGFLAG.CF makes a 0 to 1 transition." value="0"/>
        <value name="1" caption="This bit unconditionally goes to 1 whenever the bit UHPHS_CONFIGFLAG.CF=0." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__WKCNNT_E">
        <value name="0" caption="Disables the port to be sensitive to device connects as wake-up events." value="0"/>
        <value name="1" caption="Enables the port to be sensitive to device connects as wake-up events." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__WKDSCNNT_E">
        <value name="0" caption="Disables the port to be sensitive to device disconnects as wake-up events." value="0"/>
        <value name="1" caption="Enables the port to be sensitive to device disconnects as wake-up events." value="1"/>
      </value-group>
      <value-group name="UHPHS_PORTSC__WKOC_E">
        <value name="0" caption="Disables the port to be sensitive to over-current conditions as wake-up events." value="0"/>
        <value name="1" caption="Enables the port to be sensitive to over-current conditions as wake-up events." value="1"/>
      </value-group>
    </module>
    <module name="XDMAC" id="11161" version="475" caption="Extensible DMA Controller">
      <register-group name="XDMAC_CHID" size="0x40">
        <register name="XDMAC_CIE" offset="0x0" rw="W" size="4" caption="Channel Interrupt Enable Register ">
          <bitfield name="BIE" caption="End of Block Interrupt Enable" mask="0x1" values="XDMAC_CIE__BIE"/>
          <bitfield name="LIE" caption="End of Linked List Interrupt Enable" mask="0x2" values="XDMAC_CIE__LIE"/>
          <bitfield name="DIE" caption="End of Disable Interrupt Enable" mask="0x4" values="XDMAC_CIE__DIE"/>
          <bitfield name="FIE" caption="End of Flush Interrupt Enable" mask="0x8" values="XDMAC_CIE__FIE"/>
          <bitfield name="RBIE" caption="Read Bus Error Interrupt Enable" mask="0x10" values="XDMAC_CIE__RBIE"/>
          <bitfield name="WBIE" caption="Write Bus Error Interrupt Enable" mask="0x20" values="XDMAC_CIE__WBIE"/>
          <bitfield name="ROIE" caption="Request Overflow Error Interrupt Enable" mask="0x40" values="XDMAC_CIE__ROIE"/>
          <bitfield name="TCIE" caption="Transfer Count Overflow Error Interrupt Enable" mask="0x80" values="XDMAC_CIE__TCIE"/>
        </register>
        <register name="XDMAC_CID" offset="0x4" rw="W" size="4" caption="Channel Interrupt Disable Register ">
          <bitfield name="BID" caption="End of Block Interrupt Disable" mask="0x1" values="XDMAC_CID__BID"/>
          <bitfield name="LID" caption="End of Linked List Interrupt Disable" mask="0x2" values="XDMAC_CID__LID"/>
          <bitfield name="DID" caption="End of Disable Interrupt Disable" mask="0x4" values="XDMAC_CID__DID"/>
          <bitfield name="FID" caption="End of Flush Interrupt Disable" mask="0x8" values="XDMAC_CID__FID"/>
          <bitfield name="RBEID" caption="Read Bus Error Interrupt Disable" mask="0x10" values="XDMAC_CID__RBEID"/>
          <bitfield name="WBEID" caption="Write Bus Error Interrupt Disable" mask="0x20" values="XDMAC_CID__WBEID"/>
          <bitfield name="ROID" caption="Request Overflow Error Interrupt Disable" mask="0x40" values="XDMAC_CID__ROID"/>
          <bitfield name="TCID" caption="Transfer Count Overflow Error Interrupt Disable" mask="0x80" values="XDMAC_CID__TCID"/>
        </register>
        <register name="XDMAC_CIM" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Channel Interrupt Mask Register ">
          <bitfield name="BIM" caption="End of Block Interrupt Mask" mask="0x1" values="XDMAC_CIM__BIM"/>
          <bitfield name="LIM" caption="End of Linked List Interrupt Mask" mask="0x2" values="XDMAC_CIM__LIM"/>
          <bitfield name="DIM" caption="End of Disable Interrupt Mask" mask="0x4" values="XDMAC_CIM__DIM"/>
          <bitfield name="FIM" caption="End of Flush Interrupt Mask" mask="0x8" values="XDMAC_CIM__FIM"/>
          <bitfield name="RBEIM" caption="Read Bus Error Interrupt Mask" mask="0x10" values="XDMAC_CIM__RBEIM"/>
          <bitfield name="WBEIM" caption="Write Bus Error Interrupt Mask" mask="0x20" values="XDMAC_CIM__WBEIM"/>
          <bitfield name="ROIM" caption="Request Overflow Error Interrupt Mask" mask="0x40" values="XDMAC_CIM__ROIM"/>
          <bitfield name="TCIM" caption="Transfer Count Overflow Error Interrupt Mask" mask="0x80" values="XDMAC_CIM__TCIM"/>
        </register>
        <register name="XDMAC_CIS" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Channel Interrupt Status Register ">
          <bitfield name="BIS" caption="End of Block Interrupt Status" mask="0x1" values="XDMAC_CIS__BIS"/>
          <bitfield name="LIS" caption="End of Linked List Interrupt Status" mask="0x2" values="XDMAC_CIS__LIS"/>
          <bitfield name="DIS" caption="End of Disable Interrupt Status" mask="0x4" values="XDMAC_CIS__DIS"/>
          <bitfield name="FIS" caption="End of Flush Interrupt Status" mask="0x8" values="XDMAC_CIS__FIS"/>
          <bitfield name="RBEIS" caption="Read Bus Error Interrupt Status" mask="0x10" values="XDMAC_CIS__RBEIS"/>
          <bitfield name="WBEIS" caption="Write Bus Error Interrupt Status" mask="0x20" values="XDMAC_CIS__WBEIS"/>
          <bitfield name="ROIS" caption="Request Overflow Error Interrupt Status" mask="0x40" values="XDMAC_CIS__ROIS"/>
          <bitfield name="TCIS" caption="Transfer Count Overflow Interrupt Status" mask="0x80" values="XDMAC_CIS__TCIS"/>
        </register>
        <register name="XDMAC_CSA" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Channel Source Address Register ">
          <bitfield name="SA" caption="Channel Source Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="XDMAC_CDA" offset="0x14" rw="RW" size="4" initval="0x00000000" caption="Channel Destination Address Register ">
          <bitfield name="DA" caption="Channel Destination Address" mask="0xFFFFFFFF"/>
        </register>
        <register name="XDMAC_CNDA" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Channel Next Descriptor Address Register ">
          <bitfield name="NDA" caption="Channel Next Descriptor Address" mask="0xFFFFFFFC"/>
        </register>
        <register name="XDMAC_CNDC" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="Channel Next Descriptor Control Register ">
          <bitfield name="NDE" caption="Channel Next Descriptor Enable" mask="0x1" values="XDMAC_CNDC__NDE"/>
          <bitfield name="NDSUP" caption="Channel Next Descriptor Source Update" mask="0x2" values="XDMAC_CNDC__NDSUP"/>
          <bitfield name="NDDUP" caption="Channel Next Descriptor Destination Update" mask="0x4" values="XDMAC_CNDC__NDDUP"/>
          <bitfield name="NDVIEW" caption="Channel Next Descriptor View" mask="0x18" values="XDMAC_CNDC__NDVIEW"/>
          <bitfield name="QOS" caption="Channel Quality Of Service Level" mask="0x60"/>
        </register>
        <register name="XDMAC_CUBC" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Channel Microblock Control Register ">
          <bitfield name="UBLEN" caption="Channel Microblock Length" mask="0xFFFFFF"/>
        </register>
        <register name="XDMAC_CBC" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="Channel Block Control Register ">
          <bitfield name="BLEN" caption="Channel Block Length" mask="0xFFF"/>
        </register>
        <register name="XDMAC_CC" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="Channel Configuration Register ">
          <bitfield name="TYPE" caption="Channel Transfer Type" mask="0x1" values="XDMAC_CC__TYPE"/>
          <bitfield name="MBSIZE" caption="Channel Memory Burst Size" mask="0x6" values="XDMAC_CC__MBSIZE"/>
          <bitfield name="DSYNC" caption="Channel Synchronization" mask="0x10" values="XDMAC_CC__DSYNC"/>
          <bitfield name="PROT" caption="Channel Protection" mask="0x20" values="XDMAC_CC__PROT"/>
          <bitfield name="SWREQ" caption="Channel Software Request Trigger" mask="0x40" values="XDMAC_CC__SWREQ"/>
          <bitfield name="MEMSET" caption="Channel Fill Block of Memory" mask="0x80" values="XDMAC_CC__MEMSET"/>
          <bitfield name="CSIZE" caption="Channel Chunk Size" mask="0x700" values="XDMAC_CC__CSIZE"/>
          <bitfield name="DWIDTH" caption="Channel Data Width" mask="0x1800" values="XDMAC_CC__DWIDTH"/>
          <bitfield name="SAM" caption="Channel Source Addressing Mode" mask="0x30000" values="XDMAC_CC__SAM"/>
          <bitfield name="DAM" caption="Channel Destination Addressing Mode" mask="0xC0000" values="XDMAC_CC__DAM"/>
          <bitfield name="INITD" caption="Channel Initialization Done (this bit is read-only)" mask="0x200000" values="XDMAC_CC__INITD"/>
          <bitfield name="RDIP" caption="Read in Progress (this bit is read-only)" mask="0x400000" values="XDMAC_CC__RDIP"/>
          <bitfield name="WRIP" caption="Write in Progress (this bit is read-only)" mask="0x800000" values="XDMAC_CC__WRIP"/>
          <bitfield name="PERID" caption="Channel Peripheral Hardware Request Line Identifier" mask="0x7F000000"/>
        </register>
        <register name="XDMAC_CDS_MSP" offset="0x2C" rw="RW" size="4" initval="0x00000000" caption="Channel Data Stride Memory Set Pattern ">
          <bitfield name="SDS_MSP" caption="Channel Source Data stride or Memory Set Pattern" mask="0xFFFF"/>
          <bitfield name="DDS_MSP" caption="Channel Destination Data Stride or Memory Set Pattern" mask="0xFFFF0000"/>
        </register>
        <register name="XDMAC_CSUS" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="Channel Source Microblock Stride ">
          <bitfield name="SUBS" caption="Channel Source Microblock Stride" mask="0xFFFFFF"/>
        </register>
        <register name="XDMAC_CDUS" offset="0x34" rw="RW" size="4" initval="0x00000000" caption="Channel Destination Microblock Stride ">
          <bitfield name="DUBS" caption="Channel Destination Microblock Stride" mask="0xFFFFFF"/>
        </register>
        <register name="XDMAC_CTCS" offset="0x38" rw="R" size="4" initval="0x00000000" caption="Channel Transfer Counter Status Register ">
          <bitfield name="TC" caption="Channel Transfer Count" mask="0xFFFFFF" values="XDMAC_CTCS__TC"/>
        </register>
      </register-group>
      <register-group name="XDMAC" caption="Extensible DMA Controller">
        <register name="XDMAC_GTYPE" offset="0x0" rw="R" size="4" caption="Global Type Register">
          <bitfield name="NB_CH" caption="Number of Channels Minus One" mask="0x1F"/>
          <bitfield name="FIFO_SZ" caption="Number of Bytes" mask="0xFFE0"/>
          <bitfield name="NB_REQ" caption="Number of Peripheral Requests Minus One" mask="0x7F0000"/>
        </register>
        <register name="XDMAC_GCFG" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Global Configuration Register">
          <bitfield name="CGDISREG" caption="Configuration Registers Clock Gating Disable" mask="0x1" values="XDMAC_GCFG__CGDISREG"/>
          <bitfield name="CGDISPIPE" caption="Pipeline Clock Gating Disable" mask="0x2" values="XDMAC_GCFG__CGDISPIPE"/>
          <bitfield name="CGDISFIFO" caption="FIFO Clock Gating Disable" mask="0x4" values="XDMAC_GCFG__CGDISFIFO"/>
          <bitfield name="CGDISIF" caption="Bus Interface Clock Gating Disable" mask="0x8" values="XDMAC_GCFG__CGDISIF"/>
          <bitfield name="WRHP" caption="Write Queue High Priority Outstanding Limit" mask="0xF0"/>
          <bitfield name="WRMP" caption="Write Queue Medium Priority Outstanding Limit" mask="0xF00"/>
          <bitfield name="WRLP" caption="Write Queue Low Priority Outstanding Limit" mask="0xF000"/>
          <bitfield name="RDHP" caption="" mask="0xF0000"/>
          <bitfield name="RDMP" caption="Read Queue Medium Priority Outstanding Limit" mask="0xF00000"/>
          <bitfield name="RDLP" caption="Read Queue Low Priority Outstanding Limit" mask="0xF000000"/>
          <bitfield name="RDSG" caption="Read Queue Scatter Gather Outstanding Limit" mask="0xF0000000"/>
        </register>
        <register name="XDMAC_GWAC" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Global Weighted Arbiter Configuration Register">
          <bitfield name="PW0" caption="Pool Weight 0" mask="0xF"/>
          <bitfield name="PW1" caption="Pool Weight 1" mask="0xF0"/>
          <bitfield name="PW2" caption="Pool Weight 2" mask="0xF00"/>
          <bitfield name="PW3" caption="Pool Weight 3" mask="0xF000"/>
        </register>
        <register name="XDMAC_GIE" offset="0xC" rw="W" size="4" caption="Global Interrupt Enable Register">
          <bitfield name="IE0" caption="XDMAC Channel 0 Interrupt Enable" mask="0x1" values="XDMAC_GIE__IE"/>
          <bitfield name="IE1" caption="XDMAC Channel 1 Interrupt Enable" mask="0x2" values="XDMAC_GIE__IE"/>
          <bitfield name="IE2" caption="XDMAC Channel 2 Interrupt Enable" mask="0x4" values="XDMAC_GIE__IE"/>
          <bitfield name="IE3" caption="XDMAC Channel 3 Interrupt Enable" mask="0x8" values="XDMAC_GIE__IE"/>
          <bitfield name="IE4" caption="XDMAC Channel 4 Interrupt Enable" mask="0x10" values="XDMAC_GIE__IE"/>
          <bitfield name="IE5" caption="XDMAC Channel 5 Interrupt Enable" mask="0x20" values="XDMAC_GIE__IE"/>
          <bitfield name="IE6" caption="XDMAC Channel 6 Interrupt Enable" mask="0x40" values="XDMAC_GIE__IE"/>
          <bitfield name="IE7" caption="XDMAC Channel 7 Interrupt Enable" mask="0x80" values="XDMAC_GIE__IE"/>
          <bitfield name="IE8" caption="XDMAC Channel 8 Interrupt Enable" mask="0x100" values="XDMAC_GIE__IE"/>
          <bitfield name="IE9" caption="XDMAC Channel 9 Interrupt Enable" mask="0x200" values="XDMAC_GIE__IE"/>
          <bitfield name="IE10" caption="XDMAC Channel 10 Interrupt Enable" mask="0x400" values="XDMAC_GIE__IE"/>
          <bitfield name="IE11" caption="XDMAC Channel 11 Interrupt Enable" mask="0x800" values="XDMAC_GIE__IE"/>
          <bitfield name="IE12" caption="XDMAC Channel 12 Interrupt Enable" mask="0x1000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE13" caption="XDMAC Channel 13 Interrupt Enable" mask="0x2000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE14" caption="XDMAC Channel 14 Interrupt Enable" mask="0x4000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE15" caption="XDMAC Channel 15 Interrupt Enable" mask="0x8000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE16" caption="XDMAC Channel 16 Interrupt Enable" mask="0x10000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE17" caption="XDMAC Channel 17 Interrupt Enable" mask="0x20000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE18" caption="XDMAC Channel 18 Interrupt Enable" mask="0x40000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE19" caption="XDMAC Channel 19 Interrupt Enable" mask="0x80000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE20" caption="XDMAC Channel 20 Interrupt Enable" mask="0x100000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE21" caption="XDMAC Channel 21 Interrupt Enable" mask="0x200000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE22" caption="XDMAC Channel 22 Interrupt Enable" mask="0x400000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE23" caption="XDMAC Channel 23 Interrupt Enable" mask="0x800000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE24" caption="XDMAC Channel 24 Interrupt Enable" mask="0x1000000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE25" caption="XDMAC Channel 25 Interrupt Enable" mask="0x2000000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE26" caption="XDMAC Channel 26 Interrupt Enable" mask="0x4000000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE27" caption="XDMAC Channel 27 Interrupt Enable" mask="0x8000000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE28" caption="XDMAC Channel 28 Interrupt Enable" mask="0x10000000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE29" caption="XDMAC Channel 29 Interrupt Enable" mask="0x20000000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE30" caption="XDMAC Channel 30 Interrupt Enable" mask="0x40000000" values="XDMAC_GIE__IE"/>
          <bitfield name="IE31" caption="XDMAC Channel 31 Interrupt Enable" mask="0x80000000" values="XDMAC_GIE__IE"/>
        </register>
        <register name="XDMAC_GID" offset="0x10" rw="W" size="4" caption="Global Interrupt Disable Register">
          <bitfield name="ID0" caption="XDMAC Channel 0 Interrupt Disable" mask="0x1" values="XDMAC_GID__ID"/>
          <bitfield name="ID1" caption="XDMAC Channel 1 Interrupt Disable" mask="0x2" values="XDMAC_GID__ID"/>
          <bitfield name="ID2" caption="XDMAC Channel 2 Interrupt Disable" mask="0x4" values="XDMAC_GID__ID"/>
          <bitfield name="ID3" caption="XDMAC Channel 3 Interrupt Disable" mask="0x8" values="XDMAC_GID__ID"/>
          <bitfield name="ID4" caption="XDMAC Channel 4 Interrupt Disable" mask="0x10" values="XDMAC_GID__ID"/>
          <bitfield name="ID5" caption="XDMAC Channel 5 Interrupt Disable" mask="0x20" values="XDMAC_GID__ID"/>
          <bitfield name="ID6" caption="XDMAC Channel 6 Interrupt Disable" mask="0x40" values="XDMAC_GID__ID"/>
          <bitfield name="ID7" caption="XDMAC Channel 7 Interrupt Disable" mask="0x80" values="XDMAC_GID__ID"/>
          <bitfield name="ID8" caption="XDMAC Channel 8 Interrupt Disable" mask="0x100" values="XDMAC_GID__ID"/>
          <bitfield name="ID9" caption="XDMAC Channel 9 Interrupt Disable" mask="0x200" values="XDMAC_GID__ID"/>
          <bitfield name="ID10" caption="XDMAC Channel 10 Interrupt Disable" mask="0x400" values="XDMAC_GID__ID"/>
          <bitfield name="ID11" caption="XDMAC Channel 11 Interrupt Disable" mask="0x800" values="XDMAC_GID__ID"/>
          <bitfield name="ID12" caption="XDMAC Channel 12 Interrupt Disable" mask="0x1000" values="XDMAC_GID__ID"/>
          <bitfield name="ID13" caption="XDMAC Channel 13 Interrupt Disable" mask="0x2000" values="XDMAC_GID__ID"/>
          <bitfield name="ID14" caption="XDMAC Channel 14 Interrupt Disable" mask="0x4000" values="XDMAC_GID__ID"/>
          <bitfield name="ID15" caption="XDMAC Channel 15 Interrupt Disable" mask="0x8000" values="XDMAC_GID__ID"/>
          <bitfield name="ID16" caption="XDMAC Channel 16 Interrupt Disable" mask="0x10000" values="XDMAC_GID__ID"/>
          <bitfield name="ID17" caption="XDMAC Channel 17 Interrupt Disable" mask="0x20000" values="XDMAC_GID__ID"/>
          <bitfield name="ID18" caption="XDMAC Channel 18 Interrupt Disable" mask="0x40000" values="XDMAC_GID__ID"/>
          <bitfield name="ID19" caption="XDMAC Channel 19 Interrupt Disable" mask="0x80000" values="XDMAC_GID__ID"/>
          <bitfield name="ID20" caption="XDMAC Channel 20 Interrupt Disable" mask="0x100000" values="XDMAC_GID__ID"/>
          <bitfield name="ID21" caption="XDMAC Channel 21 Interrupt Disable" mask="0x200000" values="XDMAC_GID__ID"/>
          <bitfield name="ID22" caption="XDMAC Channel 22 Interrupt Disable" mask="0x400000" values="XDMAC_GID__ID"/>
          <bitfield name="ID23" caption="XDMAC Channel 23 Interrupt Disable" mask="0x800000" values="XDMAC_GID__ID"/>
          <bitfield name="ID24" caption="XDMAC Channel 24 Interrupt Disable" mask="0x1000000" values="XDMAC_GID__ID"/>
          <bitfield name="ID25" caption="XDMAC Channel 25 Interrupt Disable" mask="0x2000000" values="XDMAC_GID__ID"/>
          <bitfield name="ID26" caption="XDMAC Channel 26 Interrupt Disable" mask="0x4000000" values="XDMAC_GID__ID"/>
          <bitfield name="ID27" caption="XDMAC Channel 27 Interrupt Disable" mask="0x8000000" values="XDMAC_GID__ID"/>
          <bitfield name="ID28" caption="XDMAC Channel 28 Interrupt Disable" mask="0x10000000" values="XDMAC_GID__ID"/>
          <bitfield name="ID29" caption="XDMAC Channel 29 Interrupt Disable" mask="0x20000000" values="XDMAC_GID__ID"/>
          <bitfield name="ID30" caption="XDMAC Channel 30 Interrupt Disable" mask="0x40000000" values="XDMAC_GID__ID"/>
          <bitfield name="ID31" caption="XDMAC Channel 31 Interrupt Disable" mask="0x80000000" values="XDMAC_GID__ID"/>
        </register>
        <register name="XDMAC_GIM" offset="0x14" rw="R" size="4" initval="0x00000000" caption="Global Interrupt Mask Register">
          <bitfield name="IM0" caption="XDMAC Channel 0 Interrupt Mask" mask="0x1" values="XDMAC_GIM__IM"/>
          <bitfield name="IM1" caption="XDMAC Channel 1 Interrupt Mask" mask="0x2" values="XDMAC_GIM__IM"/>
          <bitfield name="IM2" caption="XDMAC Channel 2 Interrupt Mask" mask="0x4" values="XDMAC_GIM__IM"/>
          <bitfield name="IM3" caption="XDMAC Channel 3 Interrupt Mask" mask="0x8" values="XDMAC_GIM__IM"/>
          <bitfield name="IM4" caption="XDMAC Channel 4 Interrupt Mask" mask="0x10" values="XDMAC_GIM__IM"/>
          <bitfield name="IM5" caption="XDMAC Channel 5 Interrupt Mask" mask="0x20" values="XDMAC_GIM__IM"/>
          <bitfield name="IM6" caption="XDMAC Channel 6 Interrupt Mask" mask="0x40" values="XDMAC_GIM__IM"/>
          <bitfield name="IM7" caption="XDMAC Channel 7 Interrupt Mask" mask="0x80" values="XDMAC_GIM__IM"/>
          <bitfield name="IM8" caption="XDMAC Channel 8 Interrupt Mask" mask="0x100" values="XDMAC_GIM__IM"/>
          <bitfield name="IM9" caption="XDMAC Channel 9 Interrupt Mask" mask="0x200" values="XDMAC_GIM__IM"/>
          <bitfield name="IM10" caption="XDMAC Channel 10 Interrupt Mask" mask="0x400" values="XDMAC_GIM__IM"/>
          <bitfield name="IM11" caption="XDMAC Channel 11 Interrupt Mask" mask="0x800" values="XDMAC_GIM__IM"/>
          <bitfield name="IM12" caption="XDMAC Channel 12 Interrupt Mask" mask="0x1000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM13" caption="XDMAC Channel 13 Interrupt Mask" mask="0x2000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM14" caption="XDMAC Channel 14 Interrupt Mask" mask="0x4000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM15" caption="XDMAC Channel 15 Interrupt Mask" mask="0x8000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM16" caption="XDMAC Channel 16 Interrupt Mask" mask="0x10000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM17" caption="XDMAC Channel 17 Interrupt Mask" mask="0x20000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM18" caption="XDMAC Channel 18 Interrupt Mask" mask="0x40000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM19" caption="XDMAC Channel 19 Interrupt Mask" mask="0x80000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM20" caption="XDMAC Channel 20 Interrupt Mask" mask="0x100000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM21" caption="XDMAC Channel 21 Interrupt Mask" mask="0x200000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM22" caption="XDMAC Channel 22 Interrupt Mask" mask="0x400000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM23" caption="XDMAC Channel 23 Interrupt Mask" mask="0x800000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM24" caption="XDMAC Channel 24 Interrupt Mask" mask="0x1000000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM25" caption="XDMAC Channel 25 Interrupt Mask" mask="0x2000000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM26" caption="XDMAC Channel 26 Interrupt Mask" mask="0x4000000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM27" caption="XDMAC Channel 27 Interrupt Mask" mask="0x8000000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM28" caption="XDMAC Channel 28 Interrupt Mask" mask="0x10000000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM29" caption="XDMAC Channel 29 Interrupt Mask" mask="0x20000000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM30" caption="XDMAC Channel 30 Interrupt Mask" mask="0x40000000" values="XDMAC_GIM__IM"/>
          <bitfield name="IM31" caption="XDMAC Channel 31 Interrupt Mask" mask="0x80000000" values="XDMAC_GIM__IM"/>
        </register>
        <register name="XDMAC_GIS" offset="0x18" rw="R" size="4" initval="0x00000000" caption="Global Interrupt Status Register">
          <bitfield name="IS0" caption="XDMAC Channel 0 Interrupt Status" mask="0x1" values="XDMAC_GIS__IS"/>
          <bitfield name="IS1" caption="XDMAC Channel 1 Interrupt Status" mask="0x2" values="XDMAC_GIS__IS"/>
          <bitfield name="IS2" caption="XDMAC Channel 2 Interrupt Status" mask="0x4" values="XDMAC_GIS__IS"/>
          <bitfield name="IS3" caption="XDMAC Channel 3 Interrupt Status" mask="0x8" values="XDMAC_GIS__IS"/>
          <bitfield name="IS4" caption="XDMAC Channel 4 Interrupt Status" mask="0x10" values="XDMAC_GIS__IS"/>
          <bitfield name="IS5" caption="XDMAC Channel 5 Interrupt Status" mask="0x20" values="XDMAC_GIS__IS"/>
          <bitfield name="IS6" caption="XDMAC Channel 6 Interrupt Status" mask="0x40" values="XDMAC_GIS__IS"/>
          <bitfield name="IS7" caption="XDMAC Channel 7 Interrupt Status" mask="0x80" values="XDMAC_GIS__IS"/>
          <bitfield name="IS8" caption="XDMAC Channel 8 Interrupt Status" mask="0x100" values="XDMAC_GIS__IS"/>
          <bitfield name="IS9" caption="XDMAC Channel 9 Interrupt Status" mask="0x200" values="XDMAC_GIS__IS"/>
          <bitfield name="IS10" caption="XDMAC Channel 10 Interrupt Status" mask="0x400" values="XDMAC_GIS__IS"/>
          <bitfield name="IS11" caption="XDMAC Channel 11 Interrupt Status" mask="0x800" values="XDMAC_GIS__IS"/>
          <bitfield name="IS12" caption="XDMAC Channel 12 Interrupt Status" mask="0x1000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS13" caption="XDMAC Channel 13 Interrupt Status" mask="0x2000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS14" caption="XDMAC Channel 14 Interrupt Status" mask="0x4000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS15" caption="XDMAC Channel 15 Interrupt Status" mask="0x8000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS16" caption="XDMAC Channel 16 Interrupt Status" mask="0x10000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS17" caption="XDMAC Channel 17 Interrupt Status" mask="0x20000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS18" caption="XDMAC Channel 18 Interrupt Status" mask="0x40000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS19" caption="XDMAC Channel 19 Interrupt Status" mask="0x80000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS20" caption="XDMAC Channel 20 Interrupt Status" mask="0x100000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS21" caption="XDMAC Channel 21 Interrupt Status" mask="0x200000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS22" caption="XDMAC Channel 22 Interrupt Status" mask="0x400000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS23" caption="XDMAC Channel 23 Interrupt Status" mask="0x800000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS24" caption="XDMAC Channel 24 Interrupt Status" mask="0x1000000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS25" caption="XDMAC Channel 25 Interrupt Status" mask="0x2000000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS26" caption="XDMAC Channel 26 Interrupt Status" mask="0x4000000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS27" caption="XDMAC Channel 27 Interrupt Status" mask="0x8000000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS28" caption="XDMAC Channel 28 Interrupt Status" mask="0x10000000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS29" caption="XDMAC Channel 29 Interrupt Status" mask="0x20000000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS30" caption="XDMAC Channel 30 Interrupt Status" mask="0x40000000" values="XDMAC_GIS__IS"/>
          <bitfield name="IS31" caption="XDMAC Channel 31 Interrupt Status" mask="0x80000000" values="XDMAC_GIS__IS"/>
        </register>
        <register name="XDMAC_GE" offset="0x1C" rw="W" size="4" caption="Global Channel Enable Register">
          <bitfield name="EN0" caption="XDMAC Channel 0 Enable" mask="0x1" values="XDMAC_GE__EN"/>
          <bitfield name="EN1" caption="XDMAC Channel 1 Enable" mask="0x2" values="XDMAC_GE__EN"/>
          <bitfield name="EN2" caption="XDMAC Channel 2 Enable" mask="0x4" values="XDMAC_GE__EN"/>
          <bitfield name="EN3" caption="XDMAC Channel 3 Enable" mask="0x8" values="XDMAC_GE__EN"/>
          <bitfield name="EN4" caption="XDMAC Channel 4 Enable" mask="0x10" values="XDMAC_GE__EN"/>
          <bitfield name="EN5" caption="XDMAC Channel 5 Enable" mask="0x20" values="XDMAC_GE__EN"/>
          <bitfield name="EN6" caption="XDMAC Channel 6 Enable" mask="0x40" values="XDMAC_GE__EN"/>
          <bitfield name="EN7" caption="XDMAC Channel 7 Enable" mask="0x80" values="XDMAC_GE__EN"/>
          <bitfield name="EN8" caption="XDMAC Channel 8 Enable" mask="0x100" values="XDMAC_GE__EN"/>
          <bitfield name="EN9" caption="XDMAC Channel 9 Enable" mask="0x200" values="XDMAC_GE__EN"/>
          <bitfield name="EN10" caption="XDMAC Channel 10 Enable" mask="0x400" values="XDMAC_GE__EN"/>
          <bitfield name="EN11" caption="XDMAC Channel 11 Enable" mask="0x800" values="XDMAC_GE__EN"/>
          <bitfield name="EN12" caption="XDMAC Channel 12 Enable" mask="0x1000" values="XDMAC_GE__EN"/>
          <bitfield name="EN13" caption="XDMAC Channel 13 Enable" mask="0x2000" values="XDMAC_GE__EN"/>
          <bitfield name="EN14" caption="XDMAC Channel 14 Enable" mask="0x4000" values="XDMAC_GE__EN"/>
          <bitfield name="EN15" caption="XDMAC Channel 15 Enable" mask="0x8000" values="XDMAC_GE__EN"/>
          <bitfield name="EN16" caption="XDMAC Channel 16 Enable" mask="0x10000" values="XDMAC_GE__EN"/>
          <bitfield name="EN17" caption="XDMAC Channel 17 Enable" mask="0x20000" values="XDMAC_GE__EN"/>
          <bitfield name="EN18" caption="XDMAC Channel 18 Enable" mask="0x40000" values="XDMAC_GE__EN"/>
          <bitfield name="EN19" caption="XDMAC Channel 19 Enable" mask="0x80000" values="XDMAC_GE__EN"/>
          <bitfield name="EN20" caption="XDMAC Channel 20 Enable" mask="0x100000" values="XDMAC_GE__EN"/>
          <bitfield name="EN21" caption="XDMAC Channel 21 Enable" mask="0x200000" values="XDMAC_GE__EN"/>
          <bitfield name="EN22" caption="XDMAC Channel 22 Enable" mask="0x400000" values="XDMAC_GE__EN"/>
          <bitfield name="EN23" caption="XDMAC Channel 23 Enable" mask="0x800000" values="XDMAC_GE__EN"/>
          <bitfield name="EN24" caption="XDMAC Channel 24 Enable" mask="0x1000000" values="XDMAC_GE__EN"/>
          <bitfield name="EN25" caption="XDMAC Channel 25 Enable" mask="0x2000000" values="XDMAC_GE__EN"/>
          <bitfield name="EN26" caption="XDMAC Channel 26 Enable" mask="0x4000000" values="XDMAC_GE__EN"/>
          <bitfield name="EN27" caption="XDMAC Channel 27 Enable" mask="0x8000000" values="XDMAC_GE__EN"/>
          <bitfield name="EN28" caption="XDMAC Channel 28 Enable" mask="0x10000000" values="XDMAC_GE__EN"/>
          <bitfield name="EN29" caption="XDMAC Channel 29 Enable" mask="0x20000000" values="XDMAC_GE__EN"/>
          <bitfield name="EN30" caption="XDMAC Channel 30 Enable" mask="0x40000000" values="XDMAC_GE__EN"/>
          <bitfield name="EN31" caption="XDMAC Channel 31 Enable" mask="0x80000000" values="XDMAC_GE__EN"/>
        </register>
        <register name="XDMAC_GD" offset="0x20" rw="W" size="4" caption="Global Channel Disable Register">
          <bitfield name="DI0" caption="XDMAC Channel 0 Disable" mask="0x1" values="XDMAC_GD__DI"/>
          <bitfield name="DI1" caption="XDMAC Channel 1 Disable" mask="0x2" values="XDMAC_GD__DI"/>
          <bitfield name="DI2" caption="XDMAC Channel 2 Disable" mask="0x4" values="XDMAC_GD__DI"/>
          <bitfield name="DI3" caption="XDMAC Channel 3 Disable" mask="0x8" values="XDMAC_GD__DI"/>
          <bitfield name="DI4" caption="XDMAC Channel 4 Disable" mask="0x10" values="XDMAC_GD__DI"/>
          <bitfield name="DI5" caption="XDMAC Channel 5 Disable" mask="0x20" values="XDMAC_GD__DI"/>
          <bitfield name="DI6" caption="XDMAC Channel 6 Disable" mask="0x40" values="XDMAC_GD__DI"/>
          <bitfield name="DI7" caption="XDMAC Channel 7 Disable" mask="0x80" values="XDMAC_GD__DI"/>
          <bitfield name="DI8" caption="XDMAC Channel 8 Disable" mask="0x100" values="XDMAC_GD__DI"/>
          <bitfield name="DI9" caption="XDMAC Channel 9 Disable" mask="0x200" values="XDMAC_GD__DI"/>
          <bitfield name="DI10" caption="XDMAC Channel 10 Disable" mask="0x400" values="XDMAC_GD__DI"/>
          <bitfield name="DI11" caption="XDMAC Channel 11 Disable" mask="0x800" values="XDMAC_GD__DI"/>
          <bitfield name="DI12" caption="XDMAC Channel 12 Disable" mask="0x1000" values="XDMAC_GD__DI"/>
          <bitfield name="DI13" caption="XDMAC Channel 13 Disable" mask="0x2000" values="XDMAC_GD__DI"/>
          <bitfield name="DI14" caption="XDMAC Channel 14 Disable" mask="0x4000" values="XDMAC_GD__DI"/>
          <bitfield name="DI15" caption="XDMAC Channel 15 Disable" mask="0x8000" values="XDMAC_GD__DI"/>
          <bitfield name="DI16" caption="XDMAC Channel 16 Disable" mask="0x10000" values="XDMAC_GD__DI"/>
          <bitfield name="DI17" caption="XDMAC Channel 17 Disable" mask="0x20000" values="XDMAC_GD__DI"/>
          <bitfield name="DI18" caption="XDMAC Channel 18 Disable" mask="0x40000" values="XDMAC_GD__DI"/>
          <bitfield name="DI19" caption="XDMAC Channel 19 Disable" mask="0x80000" values="XDMAC_GD__DI"/>
          <bitfield name="DI20" caption="XDMAC Channel 20 Disable" mask="0x100000" values="XDMAC_GD__DI"/>
          <bitfield name="DI21" caption="XDMAC Channel 21 Disable" mask="0x200000" values="XDMAC_GD__DI"/>
          <bitfield name="DI22" caption="XDMAC Channel 22 Disable" mask="0x400000" values="XDMAC_GD__DI"/>
          <bitfield name="DI23" caption="XDMAC Channel 23 Disable" mask="0x800000" values="XDMAC_GD__DI"/>
          <bitfield name="DI24" caption="XDMAC Channel 24 Disable" mask="0x1000000" values="XDMAC_GD__DI"/>
          <bitfield name="DI25" caption="XDMAC Channel 25 Disable" mask="0x2000000" values="XDMAC_GD__DI"/>
          <bitfield name="DI26" caption="XDMAC Channel 26 Disable" mask="0x4000000" values="XDMAC_GD__DI"/>
          <bitfield name="DI27" caption="XDMAC Channel 27 Disable" mask="0x8000000" values="XDMAC_GD__DI"/>
          <bitfield name="DI28" caption="XDMAC Channel 28 Disable" mask="0x10000000" values="XDMAC_GD__DI"/>
          <bitfield name="DI29" caption="XDMAC Channel 29 Disable" mask="0x20000000" values="XDMAC_GD__DI"/>
          <bitfield name="DI30" caption="XDMAC Channel 30 Disable" mask="0x40000000" values="XDMAC_GD__DI"/>
          <bitfield name="DI31" caption="XDMAC Channel 31 Disable" mask="0x80000000" values="XDMAC_GD__DI"/>
        </register>
        <register name="XDMAC_GS" offset="0x24" rw="R" size="4" initval="0x00000000" caption="Global Channel Status Register">
          <bitfield name="ST0" caption="XDMAC Channel 0 Status" mask="0x1" values="XDMAC_GS__ST"/>
          <bitfield name="ST1" caption="XDMAC Channel 1 Status" mask="0x2" values="XDMAC_GS__ST"/>
          <bitfield name="ST2" caption="XDMAC Channel 2 Status" mask="0x4" values="XDMAC_GS__ST"/>
          <bitfield name="ST3" caption="XDMAC Channel 3 Status" mask="0x8" values="XDMAC_GS__ST"/>
          <bitfield name="ST4" caption="XDMAC Channel 4 Status" mask="0x10" values="XDMAC_GS__ST"/>
          <bitfield name="ST5" caption="XDMAC Channel 5 Status" mask="0x20" values="XDMAC_GS__ST"/>
          <bitfield name="ST6" caption="XDMAC Channel 6 Status" mask="0x40" values="XDMAC_GS__ST"/>
          <bitfield name="ST7" caption="XDMAC Channel 7 Status" mask="0x80" values="XDMAC_GS__ST"/>
          <bitfield name="ST8" caption="XDMAC Channel 8 Status" mask="0x100" values="XDMAC_GS__ST"/>
          <bitfield name="ST9" caption="XDMAC Channel 9 Status" mask="0x200" values="XDMAC_GS__ST"/>
          <bitfield name="ST10" caption="XDMAC Channel 10 Status" mask="0x400" values="XDMAC_GS__ST"/>
          <bitfield name="ST11" caption="XDMAC Channel 11 Status" mask="0x800" values="XDMAC_GS__ST"/>
          <bitfield name="ST12" caption="XDMAC Channel 12 Status" mask="0x1000" values="XDMAC_GS__ST"/>
          <bitfield name="ST13" caption="XDMAC Channel 13 Status" mask="0x2000" values="XDMAC_GS__ST"/>
          <bitfield name="ST14" caption="XDMAC Channel 14 Status" mask="0x4000" values="XDMAC_GS__ST"/>
          <bitfield name="ST15" caption="XDMAC Channel 15 Status" mask="0x8000" values="XDMAC_GS__ST"/>
          <bitfield name="ST16" caption="XDMAC Channel 16 Status" mask="0x10000" values="XDMAC_GS__ST"/>
          <bitfield name="ST17" caption="XDMAC Channel 17 Status" mask="0x20000" values="XDMAC_GS__ST"/>
          <bitfield name="ST18" caption="XDMAC Channel 18 Status" mask="0x40000" values="XDMAC_GS__ST"/>
          <bitfield name="ST19" caption="XDMAC Channel 19 Status" mask="0x80000" values="XDMAC_GS__ST"/>
          <bitfield name="ST20" caption="XDMAC Channel 20 Status" mask="0x100000" values="XDMAC_GS__ST"/>
          <bitfield name="ST21" caption="XDMAC Channel 21 Status" mask="0x200000" values="XDMAC_GS__ST"/>
          <bitfield name="ST22" caption="XDMAC Channel 22 Status" mask="0x400000" values="XDMAC_GS__ST"/>
          <bitfield name="ST23" caption="XDMAC Channel 23 Status" mask="0x800000" values="XDMAC_GS__ST"/>
          <bitfield name="ST24" caption="XDMAC Channel 24 Status" mask="0x1000000" values="XDMAC_GS__ST"/>
          <bitfield name="ST25" caption="XDMAC Channel 25 Status" mask="0x2000000" values="XDMAC_GS__ST"/>
          <bitfield name="ST26" caption="XDMAC Channel 26 Status" mask="0x4000000" values="XDMAC_GS__ST"/>
          <bitfield name="ST27" caption="XDMAC Channel 27 Status" mask="0x8000000" values="XDMAC_GS__ST"/>
          <bitfield name="ST28" caption="XDMAC Channel 28 Status" mask="0x10000000" values="XDMAC_GS__ST"/>
          <bitfield name="ST29" caption="XDMAC Channel 29 Status" mask="0x20000000" values="XDMAC_GS__ST"/>
          <bitfield name="ST30" caption="XDMAC Channel 30 Status" mask="0x40000000" values="XDMAC_GS__ST"/>
          <bitfield name="ST31" caption="XDMAC Channel 31 Status" mask="0x80000000" values="XDMAC_GS__ST"/>
        </register>
        <register name="XDMAC_GRSS" offset="0x28" rw="R" size="4" initval="0x00000000" caption="Global Channel Read Suspend Status Register">
          <bitfield name="RSS0" caption="XDMAC Channel 0 Read Suspend Status" mask="0x1" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS1" caption="XDMAC Channel 1 Read Suspend Status" mask="0x2" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS2" caption="XDMAC Channel 2 Read Suspend Status" mask="0x4" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS3" caption="XDMAC Channel 3 Read Suspend Status" mask="0x8" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS4" caption="XDMAC Channel 4 Read Suspend Status" mask="0x10" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS5" caption="XDMAC Channel 5 Read Suspend Status" mask="0x20" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS6" caption="XDMAC Channel 6 Read Suspend Status" mask="0x40" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS7" caption="XDMAC Channel 7 Read Suspend Status" mask="0x80" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS8" caption="XDMAC Channel 8 Read Suspend Status" mask="0x100" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS9" caption="XDMAC Channel 9 Read Suspend Status" mask="0x200" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS10" caption="XDMAC Channel 10 Read Suspend Status" mask="0x400" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS11" caption="XDMAC Channel 11 Read Suspend Status" mask="0x800" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS12" caption="XDMAC Channel 12 Read Suspend Status" mask="0x1000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS13" caption="XDMAC Channel 13 Read Suspend Status" mask="0x2000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS14" caption="XDMAC Channel 14 Read Suspend Status" mask="0x4000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS15" caption="XDMAC Channel 15 Read Suspend Status" mask="0x8000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS16" caption="XDMAC Channel 16 Read Suspend Status" mask="0x10000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS17" caption="XDMAC Channel 17 Read Suspend Status" mask="0x20000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS18" caption="XDMAC Channel 18 Read Suspend Status" mask="0x40000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS19" caption="XDMAC Channel 19 Read Suspend Status" mask="0x80000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS20" caption="XDMAC Channel 20 Read Suspend Status" mask="0x100000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS21" caption="XDMAC Channel 21 Read Suspend Status" mask="0x200000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS22" caption="XDMAC Channel 22 Read Suspend Status" mask="0x400000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS23" caption="XDMAC Channel 23 Read Suspend Status" mask="0x800000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS24" caption="XDMAC Channel 24 Read Suspend Status" mask="0x1000000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS25" caption="XDMAC Channel 25 Read Suspend Status" mask="0x2000000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS26" caption="XDMAC Channel 26 Read Suspend Status" mask="0x4000000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS27" caption="XDMAC Channel 27 Read Suspend Status" mask="0x8000000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS28" caption="XDMAC Channel 28 Read Suspend Status" mask="0x10000000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS29" caption="XDMAC Channel 29 Read Suspend Status" mask="0x20000000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS30" caption="XDMAC Channel 30 Read Suspend Status" mask="0x40000000" values="XDMAC_GRSS__RSS"/>
          <bitfield name="RSS31" caption="XDMAC Channel 31 Read Suspend Status" mask="0x80000000" values="XDMAC_GRSS__RSS"/>
        </register>
        <register name="XDMAC_GWSS" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="Global Channel Write Suspend Status Register">
          <bitfield name="WSS0" caption="XDMAC Channel 0 Write Suspend Status" mask="0x1" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS1" caption="XDMAC Channel 1 Write Suspend Status" mask="0x2" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS2" caption="XDMAC Channel 2 Write Suspend Status" mask="0x4" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS3" caption="XDMAC Channel 3 Write Suspend Status" mask="0x8" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS4" caption="XDMAC Channel 4 Write Suspend Status" mask="0x10" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS5" caption="XDMAC Channel 5 Write Suspend Status" mask="0x20" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS6" caption="XDMAC Channel 6 Write Suspend Status" mask="0x40" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS7" caption="XDMAC Channel 7 Write Suspend Status" mask="0x80" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS8" caption="XDMAC Channel 8 Write Suspend Status" mask="0x100" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS9" caption="XDMAC Channel 9 Write Suspend Status" mask="0x200" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS10" caption="XDMAC Channel 10 Write Suspend Status" mask="0x400" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS11" caption="XDMAC Channel 11 Write Suspend Status" mask="0x800" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS12" caption="XDMAC Channel 12 Write Suspend Status" mask="0x1000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS13" caption="XDMAC Channel 13 Write Suspend Status" mask="0x2000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS14" caption="XDMAC Channel 14 Write Suspend Status" mask="0x4000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS15" caption="XDMAC Channel 15 Write Suspend Status" mask="0x8000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS16" caption="XDMAC Channel 16 Write Suspend Status" mask="0x10000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS17" caption="XDMAC Channel 17 Write Suspend Status" mask="0x20000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS18" caption="XDMAC Channel 18 Write Suspend Status" mask="0x40000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS19" caption="XDMAC Channel 19 Write Suspend Status" mask="0x80000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS20" caption="XDMAC Channel 20 Write Suspend Status" mask="0x100000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS21" caption="XDMAC Channel 21 Write Suspend Status" mask="0x200000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS22" caption="XDMAC Channel 22 Write Suspend Status" mask="0x400000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS23" caption="XDMAC Channel 23 Write Suspend Status" mask="0x800000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS24" caption="XDMAC Channel 24 Write Suspend Status" mask="0x1000000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS25" caption="XDMAC Channel 25 Write Suspend Status" mask="0x2000000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS26" caption="XDMAC Channel 26 Write Suspend Status" mask="0x4000000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS27" caption="XDMAC Channel 27 Write Suspend Status" mask="0x8000000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS28" caption="XDMAC Channel 28 Write Suspend Status" mask="0x10000000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS29" caption="XDMAC Channel 29 Write Suspend Status" mask="0x20000000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS30" caption="XDMAC Channel 30 Write Suspend Status" mask="0x40000000" values="XDMAC_GWSS__WSS"/>
          <bitfield name="WSS31" caption="XDMAC Channel 31 Write Suspend Status" mask="0x80000000" values="XDMAC_GWSS__WSS"/>
        </register>
        <register name="XDMAC_GRS" offset="0x30" rw="W" size="4" caption="Global Channel Read Suspend Register">
          <bitfield name="RS0" caption="XDMAC Channel 0 Read Suspend" mask="0x1" values="XDMAC_GRS__RS"/>
          <bitfield name="RS1" caption="XDMAC Channel 1 Read Suspend" mask="0x2" values="XDMAC_GRS__RS"/>
          <bitfield name="RS2" caption="XDMAC Channel 2 Read Suspend" mask="0x4" values="XDMAC_GRS__RS"/>
          <bitfield name="RS3" caption="XDMAC Channel 3 Read Suspend" mask="0x8" values="XDMAC_GRS__RS"/>
          <bitfield name="RS4" caption="XDMAC Channel 4 Read Suspend" mask="0x10" values="XDMAC_GRS__RS"/>
          <bitfield name="RS5" caption="XDMAC Channel 5 Read Suspend" mask="0x20" values="XDMAC_GRS__RS"/>
          <bitfield name="RS6" caption="XDMAC Channel 6 Read Suspend" mask="0x40" values="XDMAC_GRS__RS"/>
          <bitfield name="RS7" caption="XDMAC Channel 7 Read Suspend" mask="0x80" values="XDMAC_GRS__RS"/>
          <bitfield name="RS8" caption="XDMAC Channel 8 Read Suspend" mask="0x100" values="XDMAC_GRS__RS"/>
          <bitfield name="RS9" caption="XDMAC Channel 9 Read Suspend" mask="0x200" values="XDMAC_GRS__RS"/>
          <bitfield name="RS10" caption="XDMAC Channel 10 Read Suspend" mask="0x400" values="XDMAC_GRS__RS"/>
          <bitfield name="RS11" caption="XDMAC Channel 11 Read Suspend" mask="0x800" values="XDMAC_GRS__RS"/>
          <bitfield name="RS12" caption="XDMAC Channel 12 Read Suspend" mask="0x1000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS13" caption="XDMAC Channel 13 Read Suspend" mask="0x2000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS14" caption="XDMAC Channel 14 Read Suspend" mask="0x4000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS15" caption="XDMAC Channel 15 Read Suspend" mask="0x8000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS16" caption="XDMAC Channel 16 Read Suspend" mask="0x10000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS17" caption="XDMAC Channel 17 Read Suspend" mask="0x20000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS18" caption="XDMAC Channel 18 Read Suspend" mask="0x40000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS19" caption="XDMAC Channel 19 Read Suspend" mask="0x80000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS20" caption="XDMAC Channel 20 Read Suspend" mask="0x100000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS21" caption="XDMAC Channel 21 Read Suspend" mask="0x200000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS22" caption="XDMAC Channel 22 Read Suspend" mask="0x400000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS23" caption="XDMAC Channel 23 Read Suspend" mask="0x800000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS24" caption="XDMAC Channel 24 Read Suspend" mask="0x1000000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS25" caption="XDMAC Channel 25 Read Suspend" mask="0x2000000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS26" caption="XDMAC Channel 26 Read Suspend" mask="0x4000000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS27" caption="XDMAC Channel 27 Read Suspend" mask="0x8000000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS28" caption="XDMAC Channel 28 Read Suspend" mask="0x10000000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS29" caption="XDMAC Channel 29 Read Suspend" mask="0x20000000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS30" caption="XDMAC Channel 30 Read Suspend" mask="0x40000000" values="XDMAC_GRS__RS"/>
          <bitfield name="RS31" caption="XDMAC Channel 31 Read Suspend" mask="0x80000000" values="XDMAC_GRS__RS"/>
        </register>
        <register name="XDMAC_GRR" offset="0x34" rw="W" size="4" caption="Global Channel Read Resume Register">
          <bitfield name="RR0" caption="XDMAC Channel 0 Read Resume" mask="0x1" values="XDMAC_GRR__RR"/>
          <bitfield name="RR1" caption="XDMAC Channel 1 Read Resume" mask="0x2" values="XDMAC_GRR__RR"/>
          <bitfield name="RR2" caption="XDMAC Channel 2 Read Resume" mask="0x4" values="XDMAC_GRR__RR"/>
          <bitfield name="RR3" caption="XDMAC Channel 3 Read Resume" mask="0x8" values="XDMAC_GRR__RR"/>
          <bitfield name="RR4" caption="XDMAC Channel 4 Read Resume" mask="0x10" values="XDMAC_GRR__RR"/>
          <bitfield name="RR5" caption="XDMAC Channel 5 Read Resume" mask="0x20" values="XDMAC_GRR__RR"/>
          <bitfield name="RR6" caption="XDMAC Channel 6 Read Resume" mask="0x40" values="XDMAC_GRR__RR"/>
          <bitfield name="RR7" caption="XDMAC Channel 7 Read Resume" mask="0x80" values="XDMAC_GRR__RR"/>
          <bitfield name="RR8" caption="XDMAC Channel 8 Read Resume" mask="0x100" values="XDMAC_GRR__RR"/>
          <bitfield name="RR9" caption="XDMAC Channel 9 Read Resume" mask="0x200" values="XDMAC_GRR__RR"/>
          <bitfield name="RR10" caption="XDMAC Channel 10 Read Resume" mask="0x400" values="XDMAC_GRR__RR"/>
          <bitfield name="RR11" caption="XDMAC Channel 11 Read Resume" mask="0x800" values="XDMAC_GRR__RR"/>
          <bitfield name="RR12" caption="XDMAC Channel 12 Read Resume" mask="0x1000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR13" caption="XDMAC Channel 13 Read Resume" mask="0x2000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR14" caption="XDMAC Channel 14 Read Resume" mask="0x4000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR15" caption="XDMAC Channel 15 Read Resume" mask="0x8000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR16" caption="XDMAC Channel 16 Read Resume" mask="0x10000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR17" caption="XDMAC Channel 17 Read Resume" mask="0x20000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR18" caption="XDMAC Channel 18 Read Resume" mask="0x40000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR19" caption="XDMAC Channel 19 Read Resume" mask="0x80000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR20" caption="XDMAC Channel 20 Read Resume" mask="0x100000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR21" caption="XDMAC Channel 21 Read Resume" mask="0x200000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR22" caption="XDMAC Channel 22 Read Resume" mask="0x400000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR23" caption="XDMAC Channel 23 Read Resume" mask="0x800000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR24" caption="XDMAC Channel 24 Read Resume" mask="0x1000000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR25" caption="XDMAC Channel 25 Read Resume" mask="0x2000000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR26" caption="XDMAC Channel 26 Read Resume" mask="0x4000000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR27" caption="XDMAC Channel 27 Read Resume" mask="0x8000000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR28" caption="XDMAC Channel 28 Read Resume" mask="0x10000000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR29" caption="XDMAC Channel 29 Read Resume" mask="0x20000000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR30" caption="XDMAC Channel 30 Read Resume" mask="0x40000000" values="XDMAC_GRR__RR"/>
          <bitfield name="RR31" caption="XDMAC Channel 31 Read Resume" mask="0x80000000" values="XDMAC_GRR__RR"/>
        </register>
        <register name="XDMAC_GWS" offset="0x38" rw="W" size="4" caption="Global Channel Write Suspend Register">
          <bitfield name="WS0" caption="XDMAC Channel 0 Write Suspend" mask="0x1" values="XDMAC_GWS__WS"/>
          <bitfield name="WS1" caption="XDMAC Channel 1 Write Suspend" mask="0x2" values="XDMAC_GWS__WS"/>
          <bitfield name="WS2" caption="XDMAC Channel 2 Write Suspend" mask="0x4" values="XDMAC_GWS__WS"/>
          <bitfield name="WS3" caption="XDMAC Channel 3 Write Suspend" mask="0x8" values="XDMAC_GWS__WS"/>
          <bitfield name="WS4" caption="XDMAC Channel 4 Write Suspend" mask="0x10" values="XDMAC_GWS__WS"/>
          <bitfield name="WS5" caption="XDMAC Channel 5 Write Suspend" mask="0x20" values="XDMAC_GWS__WS"/>
          <bitfield name="WS6" caption="XDMAC Channel 6 Write Suspend" mask="0x40" values="XDMAC_GWS__WS"/>
          <bitfield name="WS7" caption="XDMAC Channel 7 Write Suspend" mask="0x80" values="XDMAC_GWS__WS"/>
          <bitfield name="WS8" caption="XDMAC Channel 8 Write Suspend" mask="0x100" values="XDMAC_GWS__WS"/>
          <bitfield name="WS9" caption="XDMAC Channel 9 Write Suspend" mask="0x200" values="XDMAC_GWS__WS"/>
          <bitfield name="WS10" caption="XDMAC Channel 10 Write Suspend" mask="0x400" values="XDMAC_GWS__WS"/>
          <bitfield name="WS11" caption="XDMAC Channel 11 Write Suspend" mask="0x800" values="XDMAC_GWS__WS"/>
          <bitfield name="WS12" caption="XDMAC Channel 12 Write Suspend" mask="0x1000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS13" caption="XDMAC Channel 13 Write Suspend" mask="0x2000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS14" caption="XDMAC Channel 14 Write Suspend" mask="0x4000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS15" caption="XDMAC Channel 15 Write Suspend" mask="0x8000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS16" caption="XDMAC Channel 16 Write Suspend" mask="0x10000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS17" caption="XDMAC Channel 17 Write Suspend" mask="0x20000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS18" caption="XDMAC Channel 18 Write Suspend" mask="0x40000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS19" caption="XDMAC Channel 19 Write Suspend" mask="0x80000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS20" caption="XDMAC Channel 20 Write Suspend" mask="0x100000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS21" caption="XDMAC Channel 21 Write Suspend" mask="0x200000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS22" caption="XDMAC Channel 22 Write Suspend" mask="0x400000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS23" caption="XDMAC Channel 23 Write Suspend" mask="0x800000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS24" caption="XDMAC Channel 24 Write Suspend" mask="0x1000000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS25" caption="XDMAC Channel 25 Write Suspend" mask="0x2000000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS26" caption="XDMAC Channel 26 Write Suspend" mask="0x4000000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS27" caption="XDMAC Channel 27 Write Suspend" mask="0x8000000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS28" caption="XDMAC Channel 28 Write Suspend" mask="0x10000000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS29" caption="XDMAC Channel 29 Write Suspend" mask="0x20000000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS30" caption="XDMAC Channel 30 Write Suspend" mask="0x40000000" values="XDMAC_GWS__WS"/>
          <bitfield name="WS31" caption="XDMAC Channel 31 Write Suspend" mask="0x80000000" values="XDMAC_GWS__WS"/>
        </register>
        <register name="XDMAC_GWR" offset="0x3C" rw="W" size="4" caption="Global Channel Write Resume Register">
          <bitfield name="WR0" caption="XDMAC Channel 0 Write Resume" mask="0x1" values="XDMAC_GWR__WR"/>
          <bitfield name="WR1" caption="XDMAC Channel 1 Write Resume" mask="0x2" values="XDMAC_GWR__WR"/>
          <bitfield name="WR2" caption="XDMAC Channel 2 Write Resume" mask="0x4" values="XDMAC_GWR__WR"/>
          <bitfield name="WR3" caption="XDMAC Channel 3 Write Resume" mask="0x8" values="XDMAC_GWR__WR"/>
          <bitfield name="WR4" caption="XDMAC Channel 4 Write Resume" mask="0x10" values="XDMAC_GWR__WR"/>
          <bitfield name="WR5" caption="XDMAC Channel 5 Write Resume" mask="0x20" values="XDMAC_GWR__WR"/>
          <bitfield name="WR6" caption="XDMAC Channel 6 Write Resume" mask="0x40" values="XDMAC_GWR__WR"/>
          <bitfield name="WR7" caption="XDMAC Channel 7 Write Resume" mask="0x80" values="XDMAC_GWR__WR"/>
          <bitfield name="WR8" caption="XDMAC Channel 8 Write Resume" mask="0x100" values="XDMAC_GWR__WR"/>
          <bitfield name="WR9" caption="XDMAC Channel 9 Write Resume" mask="0x200" values="XDMAC_GWR__WR"/>
          <bitfield name="WR10" caption="XDMAC Channel 10 Write Resume" mask="0x400" values="XDMAC_GWR__WR"/>
          <bitfield name="WR11" caption="XDMAC Channel 11 Write Resume" mask="0x800" values="XDMAC_GWR__WR"/>
          <bitfield name="WR12" caption="XDMAC Channel 12 Write Resume" mask="0x1000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR13" caption="XDMAC Channel 13 Write Resume" mask="0x2000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR14" caption="XDMAC Channel 14 Write Resume" mask="0x4000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR15" caption="XDMAC Channel 15 Write Resume" mask="0x8000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR16" caption="XDMAC Channel 16 Write Resume" mask="0x10000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR17" caption="XDMAC Channel 17 Write Resume" mask="0x20000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR18" caption="XDMAC Channel 18 Write Resume" mask="0x40000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR19" caption="XDMAC Channel 19 Write Resume" mask="0x80000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR20" caption="XDMAC Channel 20 Write Resume" mask="0x100000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR21" caption="XDMAC Channel 21 Write Resume" mask="0x200000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR22" caption="XDMAC Channel 22 Write Resume" mask="0x400000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR23" caption="XDMAC Channel 23 Write Resume" mask="0x800000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR24" caption="XDMAC Channel 24 Write Resume" mask="0x1000000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR25" caption="XDMAC Channel 25 Write Resume" mask="0x2000000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR26" caption="XDMAC Channel 26 Write Resume" mask="0x4000000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR27" caption="XDMAC Channel 27 Write Resume" mask="0x8000000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR28" caption="XDMAC Channel 28 Write Resume" mask="0x10000000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR29" caption="XDMAC Channel 29 Write Resume" mask="0x20000000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR30" caption="XDMAC Channel 30 Write Resume" mask="0x40000000" values="XDMAC_GWR__WR"/>
          <bitfield name="WR31" caption="XDMAC Channel 31 Write Resume" mask="0x80000000" values="XDMAC_GWR__WR"/>
        </register>
        <register name="XDMAC_GRWS" offset="0x40" rw="W" size="4" caption="Global Channel Read Write Suspend Register">
          <bitfield name="RWS0" caption="XDMAC Channel 0 Read Write Suspend" mask="0x1" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS1" caption="XDMAC Channel 1 Read Write Suspend" mask="0x2" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS2" caption="XDMAC Channel 2 Read Write Suspend" mask="0x4" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS3" caption="XDMAC Channel 3 Read Write Suspend" mask="0x8" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS4" caption="XDMAC Channel 4 Read Write Suspend" mask="0x10" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS5" caption="XDMAC Channel 5 Read Write Suspend" mask="0x20" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS6" caption="XDMAC Channel 6 Read Write Suspend" mask="0x40" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS7" caption="XDMAC Channel 7 Read Write Suspend" mask="0x80" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS8" caption="XDMAC Channel 8 Read Write Suspend" mask="0x100" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS9" caption="XDMAC Channel 9 Read Write Suspend" mask="0x200" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS10" caption="XDMAC Channel 10 Read Write Suspend" mask="0x400" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS11" caption="XDMAC Channel 11 Read Write Suspend" mask="0x800" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS12" caption="XDMAC Channel 12 Read Write Suspend" mask="0x1000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS13" caption="XDMAC Channel 13 Read Write Suspend" mask="0x2000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS14" caption="XDMAC Channel 14 Read Write Suspend" mask="0x4000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS15" caption="XDMAC Channel 15 Read Write Suspend" mask="0x8000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS16" caption="XDMAC Channel 16 Read Write Suspend" mask="0x10000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS17" caption="XDMAC Channel 17 Read Write Suspend" mask="0x20000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS18" caption="XDMAC Channel 18 Read Write Suspend" mask="0x40000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS19" caption="XDMAC Channel 19 Read Write Suspend" mask="0x80000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS20" caption="XDMAC Channel 20 Read Write Suspend" mask="0x100000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS21" caption="XDMAC Channel 21 Read Write Suspend" mask="0x200000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS22" caption="XDMAC Channel 22 Read Write Suspend" mask="0x400000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS23" caption="XDMAC Channel 23 Read Write Suspend" mask="0x800000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS24" caption="XDMAC Channel 24 Read Write Suspend" mask="0x1000000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS25" caption="XDMAC Channel 25 Read Write Suspend" mask="0x2000000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS26" caption="XDMAC Channel 26 Read Write Suspend" mask="0x4000000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS27" caption="XDMAC Channel 27 Read Write Suspend" mask="0x8000000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS28" caption="XDMAC Channel 28 Read Write Suspend" mask="0x10000000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS29" caption="XDMAC Channel 29 Read Write Suspend" mask="0x20000000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS30" caption="XDMAC Channel 30 Read Write Suspend" mask="0x40000000" values="XDMAC_GRWS__RWS"/>
          <bitfield name="RWS31" caption="XDMAC Channel 31 Read Write Suspend" mask="0x80000000" values="XDMAC_GRWS__RWS"/>
        </register>
        <register name="XDMAC_GRWR" offset="0x44" rw="W" size="4" caption="Global Channel Read Write Resume Register">
          <bitfield name="RWR0" caption="XDMAC Channel 0 Read Write Resume" mask="0x1" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR1" caption="XDMAC Channel 1 Read Write Resume" mask="0x2" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR2" caption="XDMAC Channel 2 Read Write Resume" mask="0x4" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR3" caption="XDMAC Channel 3 Read Write Resume" mask="0x8" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR4" caption="XDMAC Channel 4 Read Write Resume" mask="0x10" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR5" caption="XDMAC Channel 5 Read Write Resume" mask="0x20" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR6" caption="XDMAC Channel 6 Read Write Resume" mask="0x40" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR7" caption="XDMAC Channel 7 Read Write Resume" mask="0x80" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR8" caption="XDMAC Channel 8 Read Write Resume" mask="0x100" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR9" caption="XDMAC Channel 9 Read Write Resume" mask="0x200" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR10" caption="XDMAC Channel 10 Read Write Resume" mask="0x400" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR11" caption="XDMAC Channel 11 Read Write Resume" mask="0x800" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR12" caption="XDMAC Channel 12 Read Write Resume" mask="0x1000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR13" caption="XDMAC Channel 13 Read Write Resume" mask="0x2000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR14" caption="XDMAC Channel 14 Read Write Resume" mask="0x4000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR15" caption="XDMAC Channel 15 Read Write Resume" mask="0x8000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR16" caption="XDMAC Channel 16 Read Write Resume" mask="0x10000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR17" caption="XDMAC Channel 17 Read Write Resume" mask="0x20000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR18" caption="XDMAC Channel 18 Read Write Resume" mask="0x40000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR19" caption="XDMAC Channel 19 Read Write Resume" mask="0x80000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR20" caption="XDMAC Channel 20 Read Write Resume" mask="0x100000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR21" caption="XDMAC Channel 21 Read Write Resume" mask="0x200000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR22" caption="XDMAC Channel 22 Read Write Resume" mask="0x400000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR23" caption="XDMAC Channel 23 Read Write Resume" mask="0x800000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR24" caption="XDMAC Channel 24 Read Write Resume" mask="0x1000000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR25" caption="XDMAC Channel 25 Read Write Resume" mask="0x2000000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR26" caption="XDMAC Channel 26 Read Write Resume" mask="0x4000000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR27" caption="XDMAC Channel 27 Read Write Resume" mask="0x8000000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR28" caption="XDMAC Channel 28 Read Write Resume" mask="0x10000000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR29" caption="XDMAC Channel 29 Read Write Resume" mask="0x20000000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR30" caption="XDMAC Channel 30 Read Write Resume" mask="0x40000000" values="XDMAC_GRWR__RWR"/>
          <bitfield name="RWR31" caption="XDMAC Channel 31 Read Write Resume" mask="0x80000000" values="XDMAC_GRWR__RWR"/>
        </register>
        <register name="XDMAC_GSWR" offset="0x48" rw="W" size="4" caption="Global Channel Software Request Register">
          <bitfield name="SWREQ0" caption="XDMAC Channel 0 Software Request" mask="0x1" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ1" caption="XDMAC Channel 1 Software Request" mask="0x2" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ2" caption="XDMAC Channel 2 Software Request" mask="0x4" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ3" caption="XDMAC Channel 3 Software Request" mask="0x8" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ4" caption="XDMAC Channel 4 Software Request" mask="0x10" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ5" caption="XDMAC Channel 5 Software Request" mask="0x20" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ6" caption="XDMAC Channel 6 Software Request" mask="0x40" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ7" caption="XDMAC Channel 7 Software Request" mask="0x80" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ8" caption="XDMAC Channel 8 Software Request" mask="0x100" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ9" caption="XDMAC Channel 9 Software Request" mask="0x200" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ10" caption="XDMAC Channel 10 Software Request" mask="0x400" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ11" caption="XDMAC Channel 11 Software Request" mask="0x800" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ12" caption="XDMAC Channel 12 Software Request" mask="0x1000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ13" caption="XDMAC Channel 13 Software Request" mask="0x2000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ14" caption="XDMAC Channel 14 Software Request" mask="0x4000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ15" caption="XDMAC Channel 15 Software Request" mask="0x8000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ16" caption="XDMAC Channel 16 Software Request" mask="0x10000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ17" caption="XDMAC Channel 17 Software Request" mask="0x20000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ18" caption="XDMAC Channel 18 Software Request" mask="0x40000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ19" caption="XDMAC Channel 19 Software Request" mask="0x80000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ20" caption="XDMAC Channel 20 Software Request" mask="0x100000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ21" caption="XDMAC Channel 21 Software Request" mask="0x200000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ22" caption="XDMAC Channel 22 Software Request" mask="0x400000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ23" caption="XDMAC Channel 23 Software Request" mask="0x800000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ24" caption="XDMAC Channel 24 Software Request" mask="0x1000000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ25" caption="XDMAC Channel 25 Software Request" mask="0x2000000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ26" caption="XDMAC Channel 26 Software Request" mask="0x4000000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ27" caption="XDMAC Channel 27 Software Request" mask="0x8000000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ28" caption="XDMAC Channel 28 Software Request" mask="0x10000000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ29" caption="XDMAC Channel 29 Software Request" mask="0x20000000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ30" caption="XDMAC Channel 30 Software Request" mask="0x40000000" values="XDMAC_GSWR__SWREQ"/>
          <bitfield name="SWREQ31" caption="XDMAC Channel 31 Software Request" mask="0x80000000" values="XDMAC_GSWR__SWREQ"/>
        </register>
        <register name="XDMAC_GSWS" offset="0x4C" rw="R" size="4" caption="Global Channel Software Request Status Register">
          <bitfield name="SWRS0" caption="XDMAC Channel 0 Software Request Status" mask="0x1" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS1" caption="XDMAC Channel 1 Software Request Status" mask="0x2" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS2" caption="XDMAC Channel 2 Software Request Status" mask="0x4" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS3" caption="XDMAC Channel 3 Software Request Status" mask="0x8" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS4" caption="XDMAC Channel 4 Software Request Status" mask="0x10" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS5" caption="XDMAC Channel 5 Software Request Status" mask="0x20" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS6" caption="XDMAC Channel 6 Software Request Status" mask="0x40" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS7" caption="XDMAC Channel 7 Software Request Status" mask="0x80" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS8" caption="XDMAC Channel 8 Software Request Status" mask="0x100" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS9" caption="XDMAC Channel 9 Software Request Status" mask="0x200" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS10" caption="XDMAC Channel 10 Software Request Status" mask="0x400" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS11" caption="XDMAC Channel 11 Software Request Status" mask="0x800" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS12" caption="XDMAC Channel 12 Software Request Status" mask="0x1000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS13" caption="XDMAC Channel 13 Software Request Status" mask="0x2000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS14" caption="XDMAC Channel 14 Software Request Status" mask="0x4000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS15" caption="XDMAC Channel 15 Software Request Status" mask="0x8000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS16" caption="XDMAC Channel 16 Software Request Status" mask="0x10000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS17" caption="XDMAC Channel 17 Software Request Status" mask="0x20000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS18" caption="XDMAC Channel 18 Software Request Status" mask="0x40000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS19" caption="XDMAC Channel 19 Software Request Status" mask="0x80000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS20" caption="XDMAC Channel 20 Software Request Status" mask="0x100000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS21" caption="XDMAC Channel 21 Software Request Status" mask="0x200000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS22" caption="XDMAC Channel 22 Software Request Status" mask="0x400000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS23" caption="XDMAC Channel 23 Software Request Status" mask="0x800000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS24" caption="XDMAC Channel 24 Software Request Status" mask="0x1000000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS25" caption="XDMAC Channel 25 Software Request Status" mask="0x2000000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS26" caption="XDMAC Channel 26 Software Request Status" mask="0x4000000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS27" caption="XDMAC Channel 27 Software Request Status" mask="0x8000000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS28" caption="XDMAC Channel 28 Software Request Status" mask="0x10000000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS29" caption="XDMAC Channel 29 Software Request Status" mask="0x20000000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS30" caption="XDMAC Channel 30 Software Request Status" mask="0x40000000" values="XDMAC_GSWS__SWRS"/>
          <bitfield name="SWRS31" caption="XDMAC Channel 31 Software Request Status" mask="0x80000000" values="XDMAC_GSWS__SWRS"/>
        </register>
        <register name="XDMAC_GSWF" offset="0x50" rw="RW" size="4" initval="0x00000000" caption="Global Channel Software Flush Request Register">
          <bitfield name="SWF0" caption="XDMAC Channel 0 Software Flush Request" mask="0x1" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF1" caption="XDMAC Channel 1 Software Flush Request" mask="0x2" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF2" caption="XDMAC Channel 2 Software Flush Request" mask="0x4" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF3" caption="XDMAC Channel 3 Software Flush Request" mask="0x8" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF4" caption="XDMAC Channel 4 Software Flush Request" mask="0x10" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF5" caption="XDMAC Channel 5 Software Flush Request" mask="0x20" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF6" caption="XDMAC Channel 6 Software Flush Request" mask="0x40" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF7" caption="XDMAC Channel 7 Software Flush Request" mask="0x80" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF8" caption="XDMAC Channel 8 Software Flush Request" mask="0x100" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF9" caption="XDMAC Channel 9 Software Flush Request" mask="0x200" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF10" caption="XDMAC Channel 10 Software Flush Request" mask="0x400" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF11" caption="XDMAC Channel 11 Software Flush Request" mask="0x800" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF12" caption="XDMAC Channel 12 Software Flush Request" mask="0x1000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF13" caption="XDMAC Channel 13 Software Flush Request" mask="0x2000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF14" caption="XDMAC Channel 14 Software Flush Request" mask="0x4000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF15" caption="XDMAC Channel 15 Software Flush Request" mask="0x8000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF16" caption="XDMAC Channel 16 Software Flush Request" mask="0x10000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF17" caption="XDMAC Channel 17 Software Flush Request" mask="0x20000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF18" caption="XDMAC Channel 18 Software Flush Request" mask="0x40000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF19" caption="XDMAC Channel 19 Software Flush Request" mask="0x80000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF20" caption="XDMAC Channel 20 Software Flush Request" mask="0x100000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF21" caption="XDMAC Channel 21 Software Flush Request" mask="0x200000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF22" caption="XDMAC Channel 22 Software Flush Request" mask="0x400000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF23" caption="XDMAC Channel 23 Software Flush Request" mask="0x800000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF24" caption="XDMAC Channel 24 Software Flush Request" mask="0x1000000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF25" caption="XDMAC Channel 25 Software Flush Request" mask="0x2000000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF26" caption="XDMAC Channel 26 Software Flush Request" mask="0x4000000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF27" caption="XDMAC Channel 27 Software Flush Request" mask="0x8000000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF28" caption="XDMAC Channel 28 Software Flush Request" mask="0x10000000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF29" caption="XDMAC Channel 29 Software Flush Request" mask="0x20000000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF30" caption="XDMAC Channel 30 Software Flush Request" mask="0x40000000" values="XDMAC_GSWF__SWF"/>
          <bitfield name="SWF31" caption="XDMAC Channel 31 Software Flush Request" mask="0x80000000" values="XDMAC_GSWF__SWF"/>
        </register>
        <register-group name="XDMAC_CHID" name-in-module="XDMAC_CHID" offset="0x60" size="0x40" count="32"/>
      </register-group>
      <value-group name="XDMAC_CIE__BIE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables end of block interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIE__LIE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables end of linked list interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIE__DIE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables end of disable interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIE__FIE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables end of flush interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIE__RBIE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables read bus error interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIE__WBIE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables write bus error interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIE__ROIE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables request overflow error interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIE__TCIE">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Enables transfer count overflow error interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CID__BID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables end of block interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CID__LID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables end of linked list interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CID__DID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables end of disable interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CID__FID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables end of flush interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CID__RBEID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables bus error interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CID__WBEID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables bus error interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CID__ROID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables request overflow error interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CID__TCID">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Disables transfer count overflow error interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIM__BIM">
        <value name="0" caption="Block interrupt is masked." value="0"/>
        <value name="1" caption="Block interrupt is activated." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIM__LIM">
        <value name="0" caption="End of linked list interrupt is masked." value="0"/>
        <value name="1" caption="End of linked list interrupt is activated." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIM__DIM">
        <value name="0" caption="End of disable interrupt is masked." value="0"/>
        <value name="1" caption="End of disable interrupt is activated." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIM__FIM">
        <value name="0" caption="End of flush interrupt is masked." value="0"/>
        <value name="1" caption="End of flush interrupt is activated." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIM__RBEIM">
        <value name="0" caption="Bus error interrupt is masked." value="0"/>
        <value name="1" caption="Bus error interrupt is activated." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIM__WBEIM">
        <value name="0" caption="Bus error interrupt is masked." value="0"/>
        <value name="1" caption="Bus error interrupt is activated." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIM__ROIM">
        <value name="0" caption="Request overflow interrupt is masked." value="0"/>
        <value name="1" caption="Request overflow interrupt is activated." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIM__TCIM">
        <value name="0" caption="Transfer count overflow interrupt is masked." value="0"/>
        <value name="1" caption="Transfer count overflow interrupt is activated." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIS__BIS">
        <value name="0" caption="End of block interrupt has not occurred." value="0"/>
        <value name="1" caption="End of block interrupt has occurred since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIS__LIS">
        <value name="0" caption="End of linked list condition has not occurred." value="0"/>
        <value name="1" caption="End of linked list condition has occurred since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIS__DIS">
        <value name="0" caption="End of disable condition has not occurred." value="0"/>
        <value name="1" caption="End of disable condition has occurred since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIS__FIS">
        <value name="0" caption="End of flush condition has not occurred." value="0"/>
        <value name="1" caption="End of flush condition has occurred since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIS__RBEIS">
        <value name="0" caption="Read bus error condition has not occurred." value="0"/>
        <value name="1" caption="At least one bus error has been detected in a read access since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIS__WBEIS">
        <value name="0" caption="Write bus error condition has not occurred." value="0"/>
        <value name="1" caption="At least one bus error has been detected in a write access since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="XDMAC_CIS__ROIS">
        <value name="0" caption="Overflow condition has not occurred." value="0"/>
        <value name="1" caption="Overflow condition has occurred at least once. (This information is only relevant for peripheral synchronized transfers.)" value="1"/>
      </value-group>
      <value-group name="XDMAC_CIS__TCIS">
        <value name="0" caption="Transfer count overflow has not occurred." value="0"/>
        <value name="1" caption="At least one transfer count overflow has been detected since the last read of the Status register." value="1"/>
      </value-group>
      <value-group name="XDMAC_CNDC__NDE">
        <value name="DSCR_FETCH_DIS" caption="Descriptor fetch is disabled." value="0"/>
        <value name="DSCR_FETCH_EN" caption="Descriptor fetch is enabled." value="1"/>
      </value-group>
      <value-group name="XDMAC_CNDC__NDSUP">
        <value name="SRC_PARAMS_UNCHANGED" caption="Source parameters remain unchanged." value="0"/>
        <value name="SRC_PARAMS_UPDATED" caption="Source parameters are updated when the descriptor is retrieved." value="1"/>
      </value-group>
      <value-group name="XDMAC_CNDC__NDDUP">
        <value name="DST_PARAMS_UNCHANGED" caption="Destination parameters remain unchanged." value="0"/>
        <value name="DST_PARAMS_UPDATED" caption="Destination parameters are updated when the descriptor is retrieved." value="1"/>
      </value-group>
      <value-group name="XDMAC_CNDC__NDVIEW">
        <value name="NDV0" caption="Next Descriptor View 0" value="0"/>
        <value name="NDV1" caption="Next Descriptor View 1" value="1"/>
        <value name="NDV2" caption="Next Descriptor View 2" value="2"/>
        <value name="NDV3" caption="Next Descriptor View 3" value="3"/>
      </value-group>
      <value-group name="XDMAC_CC__TYPE">
        <value name="MEM_TRAN" caption="Self-triggered mode (memory-to-memory transfer)." value="0"/>
        <value name="PER_TRAN" caption="Synchronized mode (peripheral-to-memory or memory-to-peripheral transfer)." value="1"/>
      </value-group>
      <value-group name="XDMAC_CC__MBSIZE">
        <value name="SINGLE" caption="The memory burst size is set to one." value="0"/>
        <value name="FOUR" caption="The memory burst size is set to four." value="1"/>
        <value name="EIGHT" caption="The memory burst size is set to eight." value="2"/>
        <value name="SIXTEEN" caption="The memory burst size is set to sixteen." value="3"/>
      </value-group>
      <value-group name="XDMAC_CC__DSYNC">
        <value name="PER2MEM" caption="Peripheral-to-memory transfer." value="0"/>
        <value name="MEM2PER" caption="Memory-to-peripheral transfer" value="1"/>
      </value-group>
      <value-group name="XDMAC_CC__PROT">
        <value name="SEC" caption="Channel is secured." value="0"/>
        <value name="UNSEC" caption="Channel is unsecured." value="1"/>
      </value-group>
      <value-group name="XDMAC_CC__SWREQ">
        <value name="HWR_CONNECTED" caption="Hardware request line is connected to the peripheral request line." value="0"/>
        <value name="SWR_CONNECTED" caption="Software request is connected to the peripheral request line." value="1"/>
      </value-group>
      <value-group name="XDMAC_CC__MEMSET">
        <value name="NORMAL_MODE" caption="Memset is not activated." value="0"/>
        <value name="HW_MODE" caption="Sets the block of memory pointed by DA field to the specified value. This operation is performed on 8-, 16- or 32-bit basis." value="1"/>
      </value-group>
      <value-group name="XDMAC_CC__CSIZE">
        <value name="CHK_1" caption="1 data transferred" value="0"/>
        <value name="CHK_2" caption="2 data transferred" value="1"/>
        <value name="CHK_4" caption="4 data transferred" value="2"/>
        <value name="CHK_8" caption="8 data transferred" value="3"/>
        <value name="CHK_16" caption="16 data transferred" value="4"/>
      </value-group>
      <value-group name="XDMAC_CC__DWIDTH">
        <value name="BYTE" caption="The data size is set to 8 bits" value="0"/>
        <value name="HALFWORD" caption="The data size is set to 16 bits" value="1"/>
        <value name="WORD" caption="The data size is set to 32 bits" value="2"/>
        <value name="DWORD" caption="The data size is set to 64 bits" value="3"/>
      </value-group>
      <value-group name="XDMAC_CC__SAM">
        <value name="FIXED_AM" caption="The address remains unchanged." value="0"/>
        <value name="INCREMENTED_AM" caption="The addressing mode is incremented (the increment size is set to the data size)." value="1"/>
        <value name="UBS_AM" caption="The microblock stride is added at the microblock boundary." value="2"/>
        <value name="UBS_DS_AM" caption="The microblock stride is added at the microblock boundary, the data stride is added at the data boundary." value="3"/>
      </value-group>
      <value-group name="XDMAC_CC__DAM">
        <value name="FIXED_AM" caption="The address remains unchanged." value="0"/>
        <value name="INCREMENTED_AM" caption="The addressing mode is incremented (the increment size is set to the data size)." value="1"/>
        <value name="UBS_AM" caption="The microblock stride is added at the microblock boundary." value="2"/>
        <value name="UBS_DS_AM" caption="The microblock stride is added at the microblock boundary; the data stride is added at the data boundary." value="3"/>
      </value-group>
      <value-group name="XDMAC_CC__INITD">
        <value name="IN_PROGRESS" caption="Channel initialization is in progress." value="0"/>
        <value name="TERMINATED" caption="Channel initialization is completed." value="1"/>
      </value-group>
      <value-group name="XDMAC_CC__RDIP">
        <value name="DONE" caption="No active read transaction on the bus." value="0"/>
        <value name="IN_PROGRESS" caption="A read transaction is in progress." value="1"/>
      </value-group>
      <value-group name="XDMAC_CC__WRIP">
        <value name="DONE" caption="No active write transaction on the bus." value="0"/>
        <value name="IN_PROGRESS" caption="A write transaction is in progress." value="1"/>
      </value-group>
      <value-group name="XDMAC_CTCS__TC">
        <value name="1" caption="Read the XDMAC_CTCSx.TC field to sample the number of bytes received by the XDMA." value="1"/>
        <value name="2" caption="Perform a software flush of the channel by writing one to the XDMAC_GSWF register. This will push bytes from the internal DMA FIFO to the external memory and return an interrupt when the bytes can be read by the CPU." value="2"/>
      </value-group>
      <value-group name="XDMAC_GCFG__CGDISREG">
        <value name="0" caption="The automatic clock gating is enabled for the configuration registers." value="0"/>
        <value name="1" caption="The automatic clock gating is disabled for the configuration registers." value="1"/>
      </value-group>
      <value-group name="XDMAC_GCFG__CGDISPIPE">
        <value name="0" caption="The automatic clock gating is enabled for the main pipeline." value="0"/>
        <value name="1" caption="The automatic clock gating is disabled for the main pipeline." value="1"/>
      </value-group>
      <value-group name="XDMAC_GCFG__CGDISFIFO">
        <value name="0" caption="The automatic clock gating is enabled for the main FIFO." value="0"/>
        <value name="1" caption="The automatic clock gating is disabled for the main FIFO." value="1"/>
      </value-group>
      <value-group name="XDMAC_GCFG__CGDISIF">
        <value name="0" caption="The automatic clock gating is enabled for the system bus interface." value="0"/>
        <value name="1" caption="The automatic clock gating is disabled for the system bus interface." value="1"/>
      </value-group>
      <value-group name="XDMAC_GIE__IE">
        <value name="0" caption="This bit has no effect. The Channel x Interrupt Mask bit (XDMAC_GIM.IMx) is not modified." value="0"/>
        <value name="1" caption="The corresponding mask bit is set. The XDMAC Channel x Interrupt Status register (XDMAC_GIS) can generate an interrupt." value="1"/>
      </value-group>
      <value-group name="XDMAC_GID__ID">
        <value name="0" caption="This bit has no effect. The Channel x Interrupt Mask bit (XDMAC_GIM.IMx) is not modified." value="0"/>
        <value name="1" caption="The corresponding mask bit is reset. The Channel x Interrupt Status register interrupt (XDMAC_GIS) is masked." value="1"/>
      </value-group>
      <value-group name="XDMAC_GIM__IM">
        <value name="0" caption="This bit indicates that the channel x interrupt source is masked. The interrupt line is not raised." value="0"/>
        <value name="1" caption="This bit indicates that the channel x interrupt source is unmasked." value="1"/>
      </value-group>
      <value-group name="XDMAC_GIS__IS">
        <value name="0" caption="This bit indicates that either the interrupt source is masked at the channel level or no interrupt is pending for channel x." value="0"/>
        <value name="1" caption="This bit indicates that an interrupt is pending for the channel x." value="1"/>
      </value-group>
      <value-group name="XDMAC_GE__EN">
        <value name="0" caption="This bit has no effect." value="0"/>
        <value name="1" caption="Enables channel x. This operation is permitted if the Channel x Status bit (XDMAC_GS.STx) was read as 0." value="1"/>
      </value-group>
      <value-group name="XDMAC_GD__DI">
        <value name="0" caption="This bit has no effect." value="0"/>
        <value name="1" caption="Disables channel x." value="1"/>
      </value-group>
      <value-group name="XDMAC_GS__ST">
        <value name="0" caption="This bit indicates that the channel x is disabled." value="0"/>
        <value name="1" caption="This bit indicates that the channel x is enabled. If a channel disable request is issued, this bit remains asserted until pending transaction is completed." value="1"/>
      </value-group>
      <value-group name="XDMAC_GRSS__RSS">
        <value name="0" caption="The read channel is not suspended." value="0"/>
        <value name="1" caption="The source requests for channel x are no longer serviced by the system scheduler." value="1"/>
      </value-group>
      <value-group name="XDMAC_GWSS__WSS">
        <value name="0" caption="The write channel is not suspended." value="0"/>
        <value name="1" caption="The source requests for channel x are no longer serviced by the system scheduler." value="1"/>
      </value-group>
      <value-group name="XDMAC_GRS__RS">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="The source requests for channel x are no longer serviced by the system scheduler." value="1"/>
      </value-group>
      <value-group name="XDMAC_GRR__RR">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="The source requests for channel x are serviced by the system scheduler." value="1"/>
      </value-group>
      <value-group name="XDMAC_GWS__WS">
        <value name="0" caption="The write channel is not suspended." value="0"/>
        <value name="1" caption="Destination requests are no longer routed to the scheduler." value="1"/>
      </value-group>
      <value-group name="XDMAC_GWR__WR">
        <value name="0" caption="No effect" value="0"/>
        <value name="1" caption="Destination requests are serviced and routed to the scheduler." value="1"/>
      </value-group>
      <value-group name="XDMAC_GRWS__RWS">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Read and write requests are suspended." value="1"/>
      </value-group>
      <value-group name="XDMAC_GRWR__RWR">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Read and write requests are serviced." value="1"/>
      </value-group>
      <value-group name="XDMAC_GSWR__SWREQ">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Requests a DMA transfer for channel x." value="1"/>
      </value-group>
      <value-group name="XDMAC_GSWS__SWRS">
        <value name="0" caption="Channel x source request is serviced." value="0"/>
        <value name="1" caption="Channel x source request is pending." value="1"/>
      </value-group>
      <value-group name="XDMAC_GSWF__SWF">
        <value name="0" caption="No effect." value="0"/>
        <value name="1" caption="Requests a DMA transfer flush for channel x. This bit is only relevant when the transfer is source peripheral synchronized." value="1"/>
      </value-group>
    </module>
  </modules>
  <pinouts>
    <pinout name="TFBGA427" caption="TFBGA427">
      <pin position="AA1" pad="GND"/>
      <pin position="AA10" pad="PA13"/>
      <pin position="AA11" pad="PA14"/>
      <pin position="AA12" pad="PA20"/>
      <pin position="AA13" pad="PA22"/>
      <pin position="AA14" pad="PA26"/>
      <pin position="AA15" pad="PA27"/>
      <pin position="AA16" pad="PA29"/>
      <pin position="AA17" pad="PA31"/>
      <pin position="AA18" pad="PB1"/>
      <pin position="AA19" pad="PB3"/>
      <pin position="AA20" pad="MIPI_DP1"/>
      <pin position="AA21" pad="MIPI_CLKP"/>
      <pin position="AA22" pad="MIPI_DP0"/>
      <pin position="AA23" pad="MIPI_REXT"/>
      <pin position="AA25" pad="GND"/>
      <pin position="AA3" pad="DDRM_VDD_1"/>
      <pin position="AA4" pad="GND"/>
      <pin position="AA5" pad="DDRM_VDD_2"/>
      <pin position="AA6" pad="GND"/>
      <pin position="AA7" pad="DDRM_VDD_3"/>
      <pin position="AA8" pad="GND"/>
      <pin position="AA9" pad="XOUT32"/>
      <pin position="A1" pad="GND"/>
      <pin position="A3" pad="PC30"/>
      <pin position="A4" pad="DDRM_VDD"/>
      <pin position="A5" pad="PC23"/>
      <pin position="A6" pad="PC22"/>
      <pin position="A7" pad="PC20"/>
      <pin position="A8" pad="PC18"/>
      <pin position="A9" pad="PC16"/>
      <pin position="A10" pad="HHSA_RTUNE"/>
      <pin position="A11" pad="HHSA_DP"/>
      <pin position="A12" pad="HHSB_RTUNE"/>
      <pin position="A13" pad="HHSB_DP"/>
      <pin position="A14" pad="HHSC_RTUNE"/>
      <pin position="A15" pad="HHSC_DP"/>
      <pin position="A16" pad="PB30"/>
      <pin position="A17" pad="PC1"/>
      <pin position="A18" pad="PC0"/>
      <pin position="A19" pad="PB29"/>
      <pin position="A20" pad="PD3"/>
      <pin position="A21" pad="PE6"/>
      <pin position="A22" pad="PE5"/>
      <pin position="A23" pad="PE2"/>
      <pin position="A25" pad="GND"/>
      <pin position="B1" pad="PD0"/>
      <pin position="B2" pad="GND"/>
      <pin position="B4" pad="PC12"/>
      <pin position="B5" pad="PC27"/>
      <pin position="B6" pad="DDRM_VDD_4"/>
      <pin position="B7" pad="PC29"/>
      <pin position="B8" pad="VDDUTMI"/>
      <pin position="B9" pad="NRST_OUT"/>
      <pin position="B10" pad="VDDUTMI"/>
      <pin position="B11" pad="HHSA_DM"/>
      <pin position="B12" pad="VDDUTMI"/>
      <pin position="B13" pad="HHSB_DM"/>
      <pin position="B14" pad="VDDUTMI"/>
      <pin position="B15" pad="HHSC_DM"/>
      <pin position="B16" pad="GND"/>
      <pin position="B17" pad="PC2"/>
      <pin position="B18" pad="VDDSDMMC1"/>
      <pin position="B19" pad="PB31"/>
      <pin position="B20" pad="SDMMC2_CAL"/>
      <pin position="B21" pad="PE4"/>
      <pin position="B22" pad="PE3"/>
      <pin position="B24" pad="GND"/>
      <pin position="B25" pad="PD27"/>
      <pin position="C1" pad="XOUT"/>
      <pin position="C2" pad="XIN"/>
      <pin position="C3" pad="GND"/>
      <pin position="C5" pad="PC9"/>
      <pin position="C7" pad="PC5"/>
      <pin position="C9" pad="PC21"/>
      <pin position="C11" pad="PC24"/>
      <pin position="C13" pad="HHSA_CC1"/>
      <pin position="C15" pad="HHSB_CC1"/>
      <pin position="C17" pad="PB28"/>
      <pin position="C19" pad="PD5"/>
      <pin position="C21" pad="PD28"/>
      <pin position="C23" pad="GND"/>
      <pin position="C24" pad="PD29"/>
      <pin position="C25" pad="PD24"/>
      <pin position="D1" pad="PC8"/>
      <pin position="D2" pad="PC3"/>
      <pin position="D4" pad="GND"/>
      <pin position="D7" pad="PC25"/>
      <pin position="D9" pad="VREFP"/>
      <pin position="D11" pad="PC31"/>
      <pin position="D13" pad="PC13"/>
      <pin position="D15" pad="HHSA_CC2"/>
      <pin position="D17" pad="HHSB_CC2"/>
      <pin position="D19" pad="PD4"/>
      <pin position="D20" pad="GND"/>
      <pin position="D22" pad="GND"/>
      <pin position="D24" pad="VDDSDMMC2"/>
      <pin position="D25" pad="PE0"/>
      <pin position="E1" pad="DDRM_VDD_5"/>
      <pin position="E2" pad="GND"/>
      <pin position="E3" pad="DDRM_VDD_6"/>
      <pin position="E4" pad="DDR_VREF"/>
      <pin position="E5" pad="GND"/>
      <pin position="E7" pad="DDRM_VDD_7"/>
      <pin position="E8" pad="GNDUTMI"/>
      <pin position="E9" pad="DDRM_VDD_8"/>
      <pin position="E10" pad="GNDUTMI"/>
      <pin position="E11" pad="PC26"/>
      <pin position="E12" pad="GNDUTMI"/>
      <pin position="E13" pad="PC19"/>
      <pin position="E14" pad="GNDUTMI"/>
      <pin position="E15" pad="PC14"/>
      <pin position="E16" pad="GNDANA"/>
      <pin position="E17" pad="PD8"/>
      <pin position="E18" pad="GND"/>
      <pin position="E19" pad="PD2"/>
      <pin position="E21" pad="GND"/>
      <pin position="E22" pad="PD30"/>
      <pin position="E23" pad="PD26"/>
      <pin position="E24" pad="PD31"/>
      <pin position="E25" pad="PD20"/>
      <pin position="F1" pad="GND"/>
      <pin position="F2" pad="DDRM_VDD_9"/>
      <pin position="F5" pad="DDRM_VDD_10"/>
      <pin position="F6" pad="DDRM_VDD_11"/>
      <pin position="F8" pad="DDRM_VDD_12"/>
      <pin position="F9" pad="GND"/>
      <pin position="F10" pad="VDDANA"/>
      <pin position="F11" pad="PC11"/>
      <pin position="F12" pad="VDDANA"/>
      <pin position="F13" pad="PD1"/>
      <pin position="F14" pad="VDDIN33"/>
      <pin position="F15" pad="PC17"/>
      <pin position="F16" pad="VDDUTMI"/>
      <pin position="F17" pad="PD7"/>
      <pin position="F18" pad="SDMMC1_CAL"/>
      <pin position="F20" pad="GND"/>
      <pin position="F21" pad="VDDCPU"/>
      <pin position="F24" pad="VDDIOP1"/>
      <pin position="F25" pad="PD18"/>
      <pin position="G1" pad="DDRM_VDD_13"/>
      <pin position="G2" pad="GND"/>
      <pin position="G3" pad="GND"/>
      <pin position="G4" pad="DDRM_ZQ"/>
      <pin position="G5" pad="GND"/>
      <pin position="G6" pad="DDRM_VDD_14"/>
      <pin position="G7" pad="GND"/>
      <pin position="G9" pad="GND"/>
      <pin position="G11" pad="VDDCORE"/>
      <pin position="G13" pad="NRST"/>
      <pin position="G15" pad="PC15"/>
      <pin position="G17" pad="PD6"/>
      <pin position="G19" pad="VDDCPU"/>
      <pin position="G20" pad="PE7"/>
      <pin position="G21" pad="PE1"/>
      <pin position="G22" pad="PD23"/>
      <pin position="G23" pad="PD25"/>
      <pin position="G24" pad="PD22"/>
      <pin position="G25" pad="PD16"/>
      <pin position="H1" pad="GND"/>
      <pin position="H2" pad="DDRM_VDD_15"/>
      <pin position="H5" pad="GND"/>
      <pin position="H6" pad="DDRM_VDD_16"/>
      <pin position="H8" pad="GND"/>
      <pin position="H10" pad="GNDANA"/>
      <pin position="H11" pad="PC6"/>
      <pin position="H12" pad="VDDCORE"/>
      <pin position="H13" pad="PC4"/>
      <pin position="H14" pad="GNDANA"/>
      <pin position="H15" pad="PC28"/>
      <pin position="H16" pad="GNDIN33"/>
      <pin position="H18" pad="GNDUTMI"/>
      <pin position="H20" pad="VDDCPU"/>
      <pin position="H21" pad="GND"/>
      <pin position="H24" pad="VDDIOP1"/>
      <pin position="H25" pad="PD11"/>
      <pin position="J1" pad="GND"/>
      <pin position="J2" pad="DDRM_VDD_17"/>
      <pin position="J3" pad="GND"/>
      <pin position="J4" pad="DDRM_VDD_18"/>
      <pin position="J5" pad="GND"/>
      <pin position="J6" pad="DDRM_VDD_19"/>
      <pin position="J7" pad="GND"/>
      <pin position="J9" pad="GND"/>
      <pin position="J10" pad="GND"/>
      <pin position="J11" pad="AUDIOCLK"/>
      <pin position="J12" pad="DDR_ZQ"/>
      <pin position="J13" pad="PC7"/>
      <pin position="J14" pad="PC10"/>
      <pin position="J15" pad="VDDOUT25"/>
      <pin position="J16" pad="GND"/>
      <pin position="J17" pad="VDDCORE"/>
      <pin position="J18" pad="PD15"/>
      <pin position="J19" pad="VDDCPU"/>
      <pin position="J20" pad="PD17"/>
      <pin position="J21" pad="PD19"/>
      <pin position="J22" pad="PD21"/>
      <pin position="J23" pad="PD14"/>
      <pin position="J24" pad="PD10"/>
      <pin position="J25" pad="PD9"/>
      <pin position="K1" pad="DDRM_VDD_20"/>
      <pin position="K2" pad="GND"/>
      <pin position="K5" pad="DDRM_VDD_21"/>
      <pin position="K6" pad="DDRM_VDD_22"/>
      <pin position="K7" pad="DDRM_VDD_23"/>
      <pin position="K8" pad="GND"/>
      <pin position="K9" pad="DDRM_VDD_24"/>
      <pin position="K10" pad="GND"/>
      <pin position="K11" pad="GND"/>
      <pin position="K12" pad="VDDIODDR"/>
      <pin position="K13" pad="GND"/>
      <pin position="K14" pad="VDDIODDR"/>
      <pin position="K15" pad="GND"/>
      <pin position="K16" pad="VBAT"/>
      <pin position="K17" pad="VDDCORE"/>
      <pin position="K18" pad="VDDCPU"/>
      <pin position="K19" pad="PD13"/>
      <pin position="K20" pad="VDDCORE"/>
      <pin position="K21" pad="GND"/>
      <pin position="K24" pad="VDDQSPI1"/>
      <pin position="K25" pad="PB23"/>
      <pin position="L1" pad="GND"/>
      <pin position="L2" pad="DDRM_VDD_25"/>
      <pin position="L3" pad="GND"/>
      <pin position="L4" pad="DDRM_VDD_26"/>
      <pin position="L5" pad="GND"/>
      <pin position="L6" pad="DDRM_VDD_27"/>
      <pin position="L7" pad="GND"/>
      <pin position="L8" pad="GND"/>
      <pin position="L9" pad="VDDIODDR"/>
      <pin position="L10" pad="VDDIODDR"/>
      <pin position="L11" pad="VDDIODDR"/>
      <pin position="L12" pad="GND"/>
      <pin position="L13" pad="VDDCORE"/>
      <pin position="L14" pad="GND"/>
      <pin position="L15" pad="VDDIODDR"/>
      <pin position="L16" pad="GND"/>
      <pin position="L17" pad="GND"/>
      <pin position="L18" pad="GND"/>
      <pin position="L19" pad="PD12"/>
      <pin position="L20" pad="PB22"/>
      <pin position="L21" pad="PB27"/>
      <pin position="L22" pad="PB25"/>
      <pin position="L23" pad="PB24"/>
      <pin position="L24" pad="PB26"/>
      <pin position="L25" pad="PA9"/>
      <pin position="M1" pad="DDRM_VDD_28"/>
      <pin position="M2" pad="GND"/>
      <pin position="M5" pad="GND"/>
      <pin position="M6" pad="GND"/>
      <pin position="M7" pad="DDRM_VDD_29"/>
      <pin position="M8" pad="GND"/>
      <pin position="M9" pad="VDDIODDR"/>
      <pin position="M10" pad="VDDIODDR"/>
      <pin position="M11" pad="GND"/>
      <pin position="M12" pad="VDDCORE"/>
      <pin position="M13" pad="GND"/>
      <pin position="M14" pad="VDDIODDR"/>
      <pin position="M15" pad="GND"/>
      <pin position="M16" pad="VDDIODDR"/>
      <pin position="M17" pad="GND"/>
      <pin position="M18" pad="GND"/>
      <pin position="M19" pad="PA10"/>
      <pin position="M20" pad="SDMMC0_CAL"/>
      <pin position="M21" pad="GND"/>
      <pin position="M24" pad="VDDSDMMC0"/>
      <pin position="M25" pad="PA8"/>
      <pin position="N1" pad="GND"/>
      <pin position="N2" pad="GND"/>
      <pin position="N3" pad="DDRM_VDD_30"/>
      <pin position="N4" pad="GND"/>
      <pin position="N5" pad="DDRM_VDD_31"/>
      <pin position="N6" pad="DDRM_VDD_32"/>
      <pin position="N7" pad="GND"/>
      <pin position="N8" pad="DDRM_VDD_33"/>
      <pin position="N9" pad="GND"/>
      <pin position="N10" pad="GND"/>
      <pin position="N11" pad="VDDIODDR"/>
      <pin position="N12" pad="GND"/>
      <pin position="N13" pad="VDDIODDR"/>
      <pin position="N14" pad="GND"/>
      <pin position="N15" pad="VDDIODDR"/>
      <pin position="N16" pad="GNDBAT"/>
      <pin position="N17" pad="VDDCORE"/>
      <pin position="N18" pad="GND"/>
      <pin position="N19" pad="VDDCORE"/>
      <pin position="N20" pad="PA4"/>
      <pin position="N21" pad="PA7"/>
      <pin position="N22" pad="PA6"/>
      <pin position="N23" pad="PA0"/>
      <pin position="N24" pad="PA5"/>
      <pin position="N25" pad="PA11"/>
      <pin position="P1" pad="DDRM_VDD_34"/>
      <pin position="P2" pad="GND"/>
      <pin position="P5" pad="GND"/>
      <pin position="P6" pad="DDRM_VDD_35"/>
      <pin position="P8" pad="GND"/>
      <pin position="P10" pad="VDDIODDR"/>
      <pin position="P11" pad="GND"/>
      <pin position="P12" pad="VDDIODDR"/>
      <pin position="P13" pad="GND"/>
      <pin position="P14" pad="VDDIODDR"/>
      <pin position="P15" pad="LPM"/>
      <pin position="P16" pad="PA12"/>
      <pin position="P18" pad="GND"/>
      <pin position="P20" pad="VDDQSPI0"/>
      <pin position="P21" pad="VDDCORE"/>
      <pin position="P24" pad="GND"/>
      <pin position="P25" pad="PA1"/>
      <pin position="R1" pad="GND"/>
      <pin position="R2" pad="DDRM_VDD_36"/>
      <pin position="R3" pad="GND"/>
      <pin position="R4" pad="DDRM_VDD_37"/>
      <pin position="R5" pad="DDRM_VDD_38"/>
      <pin position="R6" pad="GND"/>
      <pin position="R7" pad="GND"/>
      <pin position="R9" pad="DDRM_VDD_39"/>
      <pin position="R10" pad="GND"/>
      <pin position="R11" pad="GND"/>
      <pin position="R12" pad="DDR_VREF_1"/>
      <pin position="R13" pad="VDDIODDR"/>
      <pin position="R15" pad="SHDN"/>
      <pin position="R17" pad="QSPI0_CAL"/>
      <pin position="R19" pad="GND"/>
      <pin position="R20" pad="PB10"/>
      <pin position="R21" pad="PB19"/>
      <pin position="R22" pad="PA2"/>
      <pin position="R23" pad="PB18"/>
      <pin position="R24" pad="PA3"/>
      <pin position="R25" pad="PB21"/>
      <pin position="T1" pad="DDRM_VDD_40"/>
      <pin position="T2" pad="GND"/>
      <pin position="T5" pad="GND"/>
      <pin position="T6" pad="DDRM_VDD_41"/>
      <pin position="T8" pad="DDRM_VDD_42"/>
      <pin position="T9" pad="GND"/>
      <pin position="T10" pad="DDRM_VDD_43"/>
      <pin position="T11" pad="GND"/>
      <pin position="T12" pad="GND"/>
      <pin position="T13" pad="JTAGSEL"/>
      <pin position="T14" pad="VDDCORE"/>
      <pin position="T15" pad="PIOBU1"/>
      <pin position="T16" pad="VDDCORE"/>
      <pin position="T17" pad="PA28"/>
      <pin position="T18" pad="PB0"/>
      <pin position="T20" pad="VDDDPHY"/>
      <pin position="T21" pad="GND"/>
      <pin position="T24" pad="VDDCORE"/>
      <pin position="T25" pad="PB17"/>
      <pin position="U1" pad="GND"/>
      <pin position="U2" pad="DDRM_VDD_44"/>
      <pin position="U3" pad="GND"/>
      <pin position="U4" pad="DDRM_VDD_45"/>
      <pin position="U5" pad="DDRM_VDD_46"/>
      <pin position="U7" pad="DDRM_VDD_47"/>
      <pin position="U8" pad="GND"/>
      <pin position="U9" pad="DDRM_VDD_48"/>
      <pin position="U10" pad="GND"/>
      <pin position="U11" pad="TST"/>
      <pin position="U12" pad="GND"/>
      <pin position="U13" pad="PIOBU3"/>
      <pin position="U14" pad="GND"/>
      <pin position="U15" pad="PA21"/>
      <pin position="U16" pad="GND"/>
      <pin position="U17" pad="PA19"/>
      <pin position="U18" pad="GND"/>
      <pin position="U19" pad="PB4"/>
      <pin position="U21" pad="VDDDPHY"/>
      <pin position="U22" pad="PB13"/>
      <pin position="U23" pad="PB16"/>
      <pin position="U24" pad="PB20"/>
      <pin position="U25" pad="PB11"/>
      <pin position="V1" pad="DDRM_VDD_49"/>
      <pin position="V2" pad="GND"/>
      <pin position="V4" pad="GND"/>
      <pin position="V6" pad="DDRM_VDD_50"/>
      <pin position="V7" pad="GND"/>
      <pin position="V9" pad="GND"/>
      <pin position="V11" pad="PIOBU2"/>
      <pin position="V13" pad="PIOBU0"/>
      <pin position="V15" pad="PA15"/>
      <pin position="V17" pad="PA25"/>
      <pin position="V19" pad="VDDCORE"/>
      <pin position="V20" pad="GNDDPHY"/>
      <pin position="V22" pad="GNDDPHY"/>
      <pin position="V24" pad="GND"/>
      <pin position="V25" pad="PB12"/>
      <pin position="W1" pad="GND"/>
      <pin position="W2" pad="DDRM_VDD_51"/>
      <pin position="W3" pad="GND"/>
      <pin position="W5" pad="GND"/>
      <pin position="W6" pad="DDRM_VDD_52"/>
      <pin position="W7" pad="DDRM_VDD_53"/>
      <pin position="W9" pad="DDRM_VDD_54"/>
      <pin position="W11" pad="GND"/>
      <pin position="W13" pad="PA17"/>
      <pin position="W15" pad="PA23"/>
      <pin position="W17" pad="PB7"/>
      <pin position="W19" pad="PB5"/>
      <pin position="W20" pad="PB6"/>
      <pin position="W21" pad="PB8"/>
      <pin position="W23" pad="GND"/>
      <pin position="W24" pad="PB15"/>
      <pin position="W25" pad="PB14"/>
      <pin position="Y1" pad="DDRM_VDD_55"/>
      <pin position="Y2" pad="GND"/>
      <pin position="Y4" pad="DDRM_VDD_56"/>
      <pin position="Y5" pad="GND"/>
      <pin position="Y6" pad="DDRM_VDD_57"/>
      <pin position="Y7" pad="GND"/>
      <pin position="Y8" pad="DDRM_VDD_58"/>
      <pin position="Y9" pad="XIN32"/>
      <pin position="Y10" pad="GND"/>
      <pin position="Y11" pad="WKUP0"/>
      <pin position="Y12" pad="GND"/>
      <pin position="Y13" pad="PA18"/>
      <pin position="Y14" pad="PA30"/>
      <pin position="Y15" pad="PA16"/>
      <pin position="Y16" pad="VDDIOP0"/>
      <pin position="Y17" pad="PA24"/>
      <pin position="Y18" pad="VDDIOP0"/>
      <pin position="Y19" pad="PB2"/>
      <pin position="Y20" pad="MIPI_DN1"/>
      <pin position="Y21" pad="MIPI_CLKN"/>
      <pin position="Y22" pad="MIPI_DN0"/>
      <pin position="Y24" pad="GND"/>
      <pin position="Y25" pad="PB9"/>
    </pinout>
  </pinouts>
</avr-tools-device-file>
