Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Sep 22 12:36:01 2017
| Host         : ENB222-PC2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.023        0.000                      0                31347        0.021        0.000                      0                31347        3.750        0.000                       0                 17582  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.023        0.000                      0                31347        0.021        0.000                      0                31347        3.750        0.000                       0                 17582  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 0.984ns (11.150%)  route 7.841ns (88.850%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 14.517 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.040     1.040 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.211    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.312 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.746     5.058    proc1_e/cache_ent/snp_req_fifo/Clock_IBUF_BUFG
    SLICE_X26Y45         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     5.576 r  proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/Q
                         net (fo=332, routed)         7.841    13.416    proc1_e/cache_ent/snp_req_fifo/Tail_reg_n_0_[0]
    SLICE_X60Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.540 r  proc1_e/cache_ent/snp_req_fifo/DataOut[dat][13]_i_4__2/O
                         net (fo=1, routed)           0.000    13.540    proc1_e/cache_ent/snp_req_fifo/DataOut[dat][13]_i_4__2_n_0
    SLICE_X60Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    13.778 r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][13]_i_2__2/O
                         net (fo=1, routed)           0.000    13.778    proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][13]_i_2__2_n_0
    SLICE_X60Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    13.882 r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][13]_i_1__2/O
                         net (fo=1, routed)           0.000    13.882    proc1_e/cache_ent/snp_req_fifo/Memory[0][dat][13]
    SLICE_X60Y39         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.903    10.903 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.875    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.966 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.551    14.517    proc1_e/cache_ent/snp_req_fifo/Clock_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][13]/C
                         clock pessimism              0.360    14.877    
                         clock uncertainty           -0.035    14.842    
    SLICE_X60Y39         FDRE (Setup_fdre_C_D)        0.064    14.906    proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][13]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 0.987ns (11.168%)  route 7.851ns (88.832%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 14.516 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.040     1.040 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.211    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.312 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.746     5.058    proc1_e/cache_ent/snp_req_fifo/Clock_IBUF_BUFG
    SLICE_X26Y45         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     5.576 r  proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/Q
                         net (fo=332, routed)         7.851    13.427    proc1_e/cache_ent/snp_req_fifo/Tail_reg_n_0_[0]
    SLICE_X62Y38         LUT6 (Prop_lut6_I2_O)        0.124    13.551 r  proc1_e/cache_ent/snp_req_fifo/DataOut[dat][19]_i_5__2/O
                         net (fo=1, routed)           0.000    13.551    proc1_e/cache_ent/snp_req_fifo/DataOut[dat][19]_i_5__2_n_0
    SLICE_X62Y38         MUXF7 (Prop_muxf7_I1_O)      0.247    13.798 r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][19]_i_2__2/O
                         net (fo=1, routed)           0.000    13.798    proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][19]_i_2__2_n_0
    SLICE_X62Y38         MUXF8 (Prop_muxf8_I0_O)      0.098    13.896 r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][19]_i_1__2/O
                         net (fo=1, routed)           0.000    13.896    proc1_e/cache_ent/snp_req_fifo/Memory[0][dat][19]
    SLICE_X62Y38         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.903    10.903 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.875    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.966 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.550    14.516    proc1_e/cache_ent/snp_req_fifo/Clock_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][19]/C
                         clock pessimism              0.360    14.876    
                         clock uncertainty           -0.035    14.841    
    SLICE_X62Y38         FDRE (Setup_fdre_C_D)        0.113    14.954    proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][19]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -13.896    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.474ns  (logic 0.953ns (11.247%)  route 7.521ns (88.753%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 14.517 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.040     1.040 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.211    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.312 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.746     5.058    proc1_e/cache_ent/snp_req_fifo/Clock_IBUF_BUFG
    SLICE_X26Y45         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     5.576 r  proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/Q
                         net (fo=332, routed)         7.521    13.096    proc1_e/cache_ent/snp_req_fifo/Tail_reg_n_0_[0]
    SLICE_X60Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.220 r  proc1_e/cache_ent/snp_req_fifo/DataOut[dat][12]_i_7__0/O
                         net (fo=1, routed)           0.000    13.220    proc1_e/cache_ent/snp_req_fifo/DataOut[dat][12]_i_7__0_n_0
    SLICE_X60Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    13.437 r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][12]_i_3__2/O
                         net (fo=1, routed)           0.000    13.437    proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][12]_i_3__2_n_0
    SLICE_X60Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    13.531 r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][12]_i_1__2/O
                         net (fo=1, routed)           0.000    13.531    proc1_e/cache_ent/snp_req_fifo/Memory[0][dat][12]
    SLICE_X60Y40         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.903    10.903 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.875    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.966 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.551    14.517    proc1_e/cache_ent/snp_req_fifo/Clock_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][12]/C
                         clock pessimism              0.360    14.877    
                         clock uncertainty           -0.035    14.842    
    SLICE_X60Y40         FDRE (Setup_fdre_C_D)        0.064    14.906    proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][12]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -13.531    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.492ns  (logic 0.944ns (11.116%)  route 7.548ns (88.884%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 14.517 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.040     1.040 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.211    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.312 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.746     5.058    proc1_e/cache_ent/snp_req_fifo/Clock_IBUF_BUFG
    SLICE_X26Y45         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     5.576 r  proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/Q
                         net (fo=332, routed)         7.548    13.124    proc1_e/cache_ent/snp_req_fifo/Tail_reg_n_0_[0]
    SLICE_X62Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.248 r  proc1_e/cache_ent/snp_req_fifo/DataOut[dat][7]_i_7__0/O
                         net (fo=1, routed)           0.000    13.248    proc1_e/cache_ent/snp_req_fifo/DataOut[dat][7]_i_7__0_n_0
    SLICE_X62Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    13.462 r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][7]_i_3__2/O
                         net (fo=1, routed)           0.000    13.462    proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][7]_i_3__2_n_0
    SLICE_X62Y40         MUXF8 (Prop_muxf8_I1_O)      0.088    13.550 r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][7]_i_1__2/O
                         net (fo=1, routed)           0.000    13.550    proc1_e/cache_ent/snp_req_fifo/Memory[0][dat][7]
    SLICE_X62Y40         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.903    10.903 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.875    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.966 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.551    14.517    proc1_e/cache_ent/snp_req_fifo/Clock_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][7]/C
                         clock pessimism              0.360    14.877    
                         clock uncertainty           -0.035    14.842    
    SLICE_X62Y40         FDRE (Setup_fdre_C_D)        0.113    14.955    proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][7]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -13.550    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.432ns  (logic 0.991ns (11.753%)  route 7.441ns (88.247%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 14.515 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.040     1.040 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.211    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.312 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.746     5.058    proc1_e/cache_ent/snp_req_fifo/Clock_IBUF_BUFG
    SLICE_X26Y45         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     5.576 r  proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/Q
                         net (fo=332, routed)         7.441    13.017    proc1_e/cache_ent/snp_req_fifo/Tail_reg_n_0_[0]
    SLICE_X56Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.141 r  proc1_e/cache_ent/snp_req_fifo/DataOut[dat][30]_i_5__2/O
                         net (fo=1, routed)           0.000    13.141    proc1_e/cache_ent/snp_req_fifo/DataOut[dat][30]_i_5__2_n_0
    SLICE_X56Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    13.386 r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][30]_i_2__2/O
                         net (fo=1, routed)           0.000    13.386    proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][30]_i_2__2_n_0
    SLICE_X56Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    13.490 r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][30]_i_1__2/O
                         net (fo=1, routed)           0.000    13.490    proc1_e/cache_ent/snp_req_fifo/Memory[0][dat][30]
    SLICE_X56Y40         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.903    10.903 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.875    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.966 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.549    14.515    proc1_e/cache_ent/snp_req_fifo/Clock_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][30]/C
                         clock pessimism              0.360    14.875    
                         clock uncertainty           -0.035    14.840    
    SLICE_X56Y40         FDRE (Setup_fdre_C_D)        0.064    14.904    proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][30]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 interconnect/cache0_req_fifo/Tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interconnect/cache0_req_fifo/DataOut_reg[dat][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 0.930ns (11.114%)  route 7.438ns (88.886%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 14.506 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.040     1.040 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.211    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.312 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.736     5.048    interconnect/cache0_req_fifo/Clock_IBUF_BUFG
    SLICE_X18Y22         FDRE                                         r  interconnect/cache0_req_fifo/Tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.518     5.566 r  interconnect/cache0_req_fifo/Tail_reg[1]/Q
                         net (fo=170, routed)         7.438    13.003    interconnect/cache0_req_fifo/Tail_reg_n_0_[1]
    SLICE_X54Y18         MUXF7 (Prop_muxf7_S_O)       0.314    13.317 r  interconnect/cache0_req_fifo/i_/DataOut_reg[dat][28]_i_2/O
                         net (fo=1, routed)           0.000    13.317    interconnect/cache0_req_fifo/i_/DataOut_reg[dat][28]_i_2_n_0
    SLICE_X54Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    13.415 r  interconnect/cache0_req_fifo/i_/DataOut_reg[dat][28]_i_1/O
                         net (fo=1, routed)           0.000    13.415    interconnect/cache0_req_fifo/Memory[0][dat][28]
    SLICE_X54Y18         FDRE                                         r  interconnect/cache0_req_fifo/DataOut_reg[dat][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.903    10.903 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.875    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.966 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.540    14.506    interconnect/cache0_req_fifo/Clock_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  interconnect/cache0_req_fifo/DataOut_reg[dat][28]/C
                         clock pessimism              0.360    14.866    
                         clock uncertainty           -0.035    14.831    
    SLICE_X54Y18         FDRE (Setup_fdre_C_D)        0.113    14.944    interconnect/cache0_req_fifo/DataOut_reg[dat][28]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -13.415    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 0.944ns (11.423%)  route 7.320ns (88.577%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 14.518 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.040     1.040 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.211    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.312 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.746     5.058    proc1_e/cache_ent/snp_req_fifo/Clock_IBUF_BUFG
    SLICE_X26Y45         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     5.576 r  proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/Q
                         net (fo=332, routed)         7.320    12.896    proc1_e/cache_ent/snp_req_fifo/Tail_reg_n_0_[0]
    SLICE_X62Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.020 r  proc1_e/cache_ent/snp_req_fifo/DataOut[dat][4]_i_7__0/O
                         net (fo=1, routed)           0.000    13.020    proc1_e/cache_ent/snp_req_fifo/DataOut[dat][4]_i_7__0_n_0
    SLICE_X62Y42         MUXF7 (Prop_muxf7_I1_O)      0.214    13.234 r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][4]_i_3__2/O
                         net (fo=1, routed)           0.000    13.234    proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][4]_i_3__2_n_0
    SLICE_X62Y42         MUXF8 (Prop_muxf8_I1_O)      0.088    13.322 r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][4]_i_1__2/O
                         net (fo=1, routed)           0.000    13.322    proc1_e/cache_ent/snp_req_fifo/Memory[0][dat][4]
    SLICE_X62Y42         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.903    10.903 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.875    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.966 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.552    14.518    proc1_e/cache_ent/snp_req_fifo/Clock_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][4]/C
                         clock pessimism              0.360    14.878    
                         clock uncertainty           -0.035    14.843    
    SLICE_X62Y42         FDRE (Setup_fdre_C_D)        0.113    14.956    proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][4]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 interconnect/cache0_req_fifo/Tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interconnect/cache0_req_fifo/DataOut_reg[dat][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.108ns  (logic 0.930ns (11.470%)  route 7.178ns (88.530%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 14.502 - 10.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.040     1.040 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.211    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.312 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.736     5.048    interconnect/cache0_req_fifo/Clock_IBUF_BUFG
    SLICE_X18Y22         FDRE                                         r  interconnect/cache0_req_fifo/Tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.518     5.566 r  interconnect/cache0_req_fifo/Tail_reg[1]/Q
                         net (fo=170, routed)         7.178    12.744    interconnect/cache0_req_fifo/Tail_reg_n_0_[1]
    SLICE_X54Y22         MUXF7 (Prop_muxf7_S_O)       0.314    13.058 r  interconnect/cache0_req_fifo/i_/DataOut_reg[dat][29]_i_2/O
                         net (fo=1, routed)           0.000    13.058    interconnect/cache0_req_fifo/i_/DataOut_reg[dat][29]_i_2_n_0
    SLICE_X54Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    13.156 r  interconnect/cache0_req_fifo/i_/DataOut_reg[dat][29]_i_1/O
                         net (fo=1, routed)           0.000    13.156    interconnect/cache0_req_fifo/Memory[0][dat][29]
    SLICE_X54Y22         FDRE                                         r  interconnect/cache0_req_fifo/DataOut_reg[dat][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.903    10.903 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.875    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.966 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.536    14.502    interconnect/cache0_req_fifo/Clock_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  interconnect/cache0_req_fifo/DataOut_reg[dat][29]/C
                         clock pessimism              0.360    14.862    
                         clock uncertainty           -0.035    14.827    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.113    14.940    interconnect/cache0_req_fifo/DataOut_reg[dat][29]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.112ns  (logic 0.981ns (12.093%)  route 7.131ns (87.907%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 14.520 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.040     1.040 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.211    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.312 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.746     5.058    proc1_e/cache_ent/snp_req_fifo/Clock_IBUF_BUFG
    SLICE_X26Y45         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     5.576 r  proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/Q
                         net (fo=332, routed)         7.131    12.707    proc1_e/cache_ent/snp_req_fifo/Tail_reg_n_0_[0]
    SLICE_X62Y47         LUT6 (Prop_lut6_I2_O)        0.124    12.831 r  proc1_e/cache_ent/snp_req_fifo/DataOut[dat][15]_i_4__2/O
                         net (fo=1, routed)           0.000    12.831    proc1_e/cache_ent/snp_req_fifo/DataOut[dat][15]_i_4__2_n_0
    SLICE_X62Y47         MUXF7 (Prop_muxf7_I0_O)      0.241    13.072 r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][15]_i_2__2/O
                         net (fo=1, routed)           0.000    13.072    proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][15]_i_2__2_n_0
    SLICE_X62Y47         MUXF8 (Prop_muxf8_I0_O)      0.098    13.170 r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][15]_i_1__2/O
                         net (fo=1, routed)           0.000    13.170    proc1_e/cache_ent/snp_req_fifo/Memory[0][dat][15]
    SLICE_X62Y47         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.903    10.903 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.875    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.966 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.554    14.520    proc1_e/cache_ent/snp_req_fifo/Clock_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][15]/C
                         clock pessimism              0.360    14.880    
                         clock uncertainty           -0.035    14.845    
    SLICE_X62Y47         FDRE (Setup_fdre_C_D)        0.113    14.958    proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][15]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -13.170    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 0.953ns (11.870%)  route 7.075ns (88.130%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 14.514 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.040     1.040 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.211    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.312 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.746     5.058    proc1_e/cache_ent/snp_req_fifo/Clock_IBUF_BUFG
    SLICE_X26Y45         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.518     5.576 r  proc1_e/cache_ent/snp_req_fifo/Tail_reg[0]/Q
                         net (fo=332, routed)         7.075    12.651    proc1_e/cache_ent/snp_req_fifo/Tail_reg_n_0_[0]
    SLICE_X56Y38         LUT6 (Prop_lut6_I2_O)        0.124    12.775 r  proc1_e/cache_ent/snp_req_fifo/DataOut[dat][2]_i_7__0/O
                         net (fo=1, routed)           0.000    12.775    proc1_e/cache_ent/snp_req_fifo/DataOut[dat][2]_i_7__0_n_0
    SLICE_X56Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    12.992 r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][2]_i_3__2/O
                         net (fo=1, routed)           0.000    12.992    proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][2]_i_3__2_n_0
    SLICE_X56Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    13.086 r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][2]_i_1__2/O
                         net (fo=1, routed)           0.000    13.086    proc1_e/cache_ent/snp_req_fifo/Memory[0][dat][2]
    SLICE_X56Y38         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.903    10.903 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.875    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.966 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       1.548    14.514    proc1_e/cache_ent/snp_req_fifo/Clock_IBUF_BUFG
    SLICE_X56Y38         FDRE                                         r  proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][2]/C
                         clock pessimism              0.360    14.874    
                         clock uncertainty           -0.035    14.839    
    SLICE_X56Y38         FDRE (Setup_fdre_C_D)        0.064    14.903    proc1_e/cache_ent/snp_req_fifo/DataOut_reg[dat][2]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                  1.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 proc0_e/cache_ent/snp_c_req1_reg[tag][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc0_e/cache_ent/snp_c_req_arbiter/dout_reg[tag][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.227ns (59.805%)  route 0.153ns (40.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.859    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.555     1.440    proc0_e/cache_ent/Clock_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  proc0_e/cache_ent/snp_c_req1_reg[tag][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  proc0_e/cache_ent/snp_c_req1_reg[tag][2]/Q
                         net (fo=1, routed)           0.153     1.720    proc0_e/cache_ent/snp_c_req_arbiter/snp_c_req1_reg[tag][7][2]
    SLICE_X49Y50         LUT4 (Prop_lut4_I0_O)        0.099     1.819 r  proc0_e/cache_ent/snp_c_req_arbiter/dout[tag][2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.819    proc0_e/cache_ent/snp_c_req_arbiter/dout[tag][2]_i_1__0_n_0
    SLICE_X49Y50         FDRE                                         r  proc0_e/cache_ent/snp_c_req_arbiter/dout_reg[tag][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.827     2.000    proc0_e/cache_ent/snp_c_req_arbiter/Clock_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  proc0_e/cache_ent/snp_c_req_arbiter/dout_reg[tag][2]/C
                         clock pessimism             -0.293     1.707    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.091     1.798    proc0_e/cache_ent/snp_c_req_arbiter/dout_reg[tag][2]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 gfx_entity/pwr_req_reg[adr][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gfx_entity/pwr_res_o_reg[adr][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.643%)  route 0.156ns (51.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.859    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.555     1.440    gfx_entity/Clock_IBUF_BUFG
    SLICE_X50Y8          FDRE                                         r  gfx_entity/pwr_req_reg[adr][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.148     1.588 r  gfx_entity/pwr_req_reg[adr][15]/Q
                         net (fo=1, routed)           0.156     1.744    gfx_entity/pwr_req_reg[adr]__0[15]
    SLICE_X48Y7          FDRE                                         r  gfx_entity/pwr_res_o_reg[adr][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.826     1.999    gfx_entity/Clock_IBUF_BUFG
    SLICE_X48Y7          FDRE                                         r  gfx_entity/pwr_res_o_reg[adr][15]/C
                         clock pessimism             -0.293     1.706    
    SLICE_X48Y7          FDRE (Hold_fdre_C_D)         0.013     1.719    gfx_entity/pwr_res_o_reg[adr][15]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 proc0_e/cache_ent/snp_c_req_arbiter/dout_reg[val]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc1_e/cache_ent/srf_in_reg[val]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.542%)  route 0.235ns (62.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.859    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.558     1.443    proc0_e/cache_ent/snp_c_req_arbiter/Clock_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  proc0_e/cache_ent/snp_c_req_arbiter/dout_reg[val]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  proc0_e/cache_ent/snp_c_req_arbiter/dout_reg[val]/Q
                         net (fo=3, routed)           0.235     1.818    proc1_e/cache_ent/dout_reg[val]_2
    SLICE_X41Y49         FDRE                                         r  proc1_e/cache_ent/srf_in_reg[val]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.828     2.001    proc1_e/cache_ent/Clock_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  proc1_e/cache_ent/srf_in_reg[val]/C
                         clock pessimism             -0.288     1.713    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.070     1.783    proc1_e/cache_ent/srf_in_reg[val]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 proc0_e/cache_ent/writereq_arbiter/dout_reg[dat][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc0_e/cache_ent/ROM_array_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.859    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.583     1.468    proc0_e/cache_ent/writereq_arbiter/Clock_IBUF_BUFG
    SLICE_X83Y35         FDRE                                         r  proc0_e/cache_ent/writereq_arbiter/dout_reg[dat][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  proc0_e/cache_ent/writereq_arbiter/dout_reg[dat][24]/Q
                         net (fo=1, routed)           0.056     1.665    proc0_e/cache_ent/ROM_array_reg_0_31_24_29/DIA0
    SLICE_X82Y35         RAMD32                                       r  proc0_e/cache_ent/ROM_array_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.851     2.024    proc0_e/cache_ent/ROM_array_reg_0_31_24_29/WCLK
    SLICE_X82Y35         RAMD32                                       r  proc0_e/cache_ent/ROM_array_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.544     1.481    
    SLICE_X82Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.628    proc0_e/cache_ent/ROM_array_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 proc0_e/cache_ent/snp_c_req2_reg[tag][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc0_e/cache_ent/snp_c_req_arbiter/dout_reg[tag][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.246ns (61.983%)  route 0.151ns (38.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.859    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.555     1.440    proc0_e/cache_ent/Clock_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  proc0_e/cache_ent/snp_c_req2_reg[tag][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  proc0_e/cache_ent/snp_c_req2_reg[tag][5]/Q
                         net (fo=1, routed)           0.151     1.739    proc0_e/cache_ent/snp_c_req_arbiter/snp_c_req2_reg[tag][7][5]
    SLICE_X49Y52         LUT4 (Prop_lut4_I2_O)        0.098     1.837 r  proc0_e/cache_ent/snp_c_req_arbiter/dout[tag][5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.837    proc0_e/cache_ent/snp_c_req_arbiter/dout[tag][5]_i_1__0_n_0
    SLICE_X49Y52         FDRE                                         r  proc0_e/cache_ent/snp_c_req_arbiter/dout_reg[tag][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.827     2.000    proc0_e/cache_ent/snp_c_req_arbiter/Clock_IBUF_BUFG
    SLICE_X49Y52         FDRE                                         r  proc0_e/cache_ent/snp_c_req_arbiter/dout_reg[tag][5]/C
                         clock pessimism             -0.293     1.707    
    SLICE_X49Y52         FDRE (Hold_fdre_C_D)         0.092     1.799    proc0_e/cache_ent/snp_c_req_arbiter/dout_reg[tag][5]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 gfx_entity/pwr_req_reg[adr][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gfx_entity/pwr_res_o_reg[adr][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.614%)  route 0.212ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.859    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.555     1.440    gfx_entity/Clock_IBUF_BUFG
    SLICE_X50Y8          FDRE                                         r  gfx_entity/pwr_req_reg[adr][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  gfx_entity/pwr_req_reg[adr][12]/Q
                         net (fo=1, routed)           0.212     1.816    gfx_entity/pwr_req_reg[adr]__0[12]
    SLICE_X48Y5          FDRE                                         r  gfx_entity/pwr_res_o_reg[adr][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.827     2.000    gfx_entity/Clock_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  gfx_entity/pwr_res_o_reg[adr][12]/C
                         clock pessimism             -0.293     1.707    
    SLICE_X48Y5          FDRE (Hold_fdre_C_D)         0.070     1.777    gfx_entity/pwr_res_o_reg[adr][12]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 proc1_e/cache_ent/readres_reg[tag][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc1_e/cache_ent/tmp_snp_req_reg[tag][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.136%)  route 0.229ns (61.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.859    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.557     1.442    proc1_e/cache_ent/Clock_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  proc1_e/cache_ent/readres_reg[tag][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  proc1_e/cache_ent/readres_reg[tag][2]/Q
                         net (fo=3, routed)           0.229     1.812    proc1_e/cache_ent/readres_reg[tag_n_0_][2]
    SLICE_X53Y54         FDRE                                         r  proc1_e/cache_ent/tmp_snp_req_reg[tag][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.822     1.995    proc1_e/cache_ent/Clock_IBUF_BUFG
    SLICE_X53Y54         FDRE                                         r  proc1_e/cache_ent/tmp_snp_req_reg[tag][2]/C
                         clock pessimism             -0.293     1.702    
    SLICE_X53Y54         FDRE (Hold_fdre_C_D)         0.070     1.772    proc1_e/cache_ent/tmp_snp_req_reg[tag][2]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 uart_entity/pwr_req_reg[adr][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/pwr_res_o_reg[adr][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.683%)  route 0.211ns (56.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.859    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.556     1.441    uart_entity/Clock_IBUF_BUFG
    SLICE_X50Y6          FDRE                                         r  uart_entity/pwr_req_reg[adr][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  uart_entity/pwr_req_reg[adr][15]/Q
                         net (fo=1, routed)           0.211     1.816    uart_entity/pwr_req_reg[adr]__2[15]
    SLICE_X48Y7          FDRE                                         r  uart_entity/pwr_res_o_reg[adr][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.826     1.999    uart_entity/Clock_IBUF_BUFG
    SLICE_X48Y7          FDRE                                         r  uart_entity/pwr_res_o_reg[adr][15]/C
                         clock pessimism             -0.293     1.706    
    SLICE_X48Y7          FDRE (Hold_fdre_C_D)         0.070     1.776    uart_entity/pwr_res_o_reg[adr][15]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 usb_entity/pwr_req_reg[adr][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_entity/pwr_res_o_reg[adr][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.134%)  route 0.239ns (62.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.859    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.557     1.442    usb_entity/Clock_IBUF_BUFG
    SLICE_X51Y1          FDRE                                         r  usb_entity/pwr_req_reg[adr][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  usb_entity/pwr_req_reg[adr][15]/Q
                         net (fo=1, routed)           0.239     1.821    usb_entity/pwr_req_reg[adr]__0__0[15]
    SLICE_X48Y7          FDRE                                         r  usb_entity/pwr_res_o_reg[adr][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.826     1.999    usb_entity/Clock_IBUF_BUFG
    SLICE_X48Y7          FDRE                                         r  usb_entity/pwr_res_o_reg[adr][15]/C
                         clock pessimism             -0.293     1.706    
    SLICE_X48Y7          FDRE (Hold_fdre_C_D)         0.072     1.778    usb_entity/pwr_res_o_reg[adr][15]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 proc0_e/cache_ent/ureq_fifo/DataOut_reg[adr][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc0_e/cache_ent/treadreq3_reg[adr][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.616%)  route 0.204ns (55.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.859    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.610     1.495    proc0_e/cache_ent/ureq_fifo/Clock_IBUF_BUFG
    SLICE_X100Y54        FDRE                                         r  proc0_e/cache_ent/ureq_fifo/DataOut_reg[adr][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y54        FDRE (Prop_fdre_C_Q)         0.164     1.659 r  proc0_e/cache_ent/ureq_fifo/DataOut_reg[adr][14]/Q
                         net (fo=1, routed)           0.204     1.862    proc0_e/cache_ent/readreq3[adr][14]
    SLICE_X100Y46        FDRE                                         r  proc0_e/cache_ent/treadreq3_reg[adr][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  Clock_IBUF_BUFG_inst/O
                         net (fo=17581, routed)       0.881     2.054    proc0_e/cache_ent/Clock_IBUF_BUFG
    SLICE_X100Y46        FDRE                                         r  proc0_e/cache_ent/treadreq3_reg[adr][14]/C
                         clock pessimism             -0.288     1.766    
    SLICE_X100Y46        FDRE (Hold_fdre_C_D)         0.052     1.818    proc0_e/cache_ent/treadreq3_reg[adr][14]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y1    mem/mem_ent/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y1    mem/mem_ent/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y57  gfx_entity/upreq_o_reg[adr][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y59  gfx_entity/upreq_o_reg[adr][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y59  gfx_entity/upreq_o_reg[adr][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y59  gfx_entity/upreq_o_reg[adr][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y59  gfx_entity/upreq_o_reg[adr][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y59  gfx_entity/upreq_o_reg[adr][16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y61  gfx_entity/upreq_o_reg[adr][17]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y16  audio_entity/ROM_array_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y16  audio_entity/ROM_array_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y16  audio_entity/ROM_array_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y16  audio_entity/ROM_array_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y16  audio_entity/ROM_array_reg_0_3_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y16  audio_entity/ROM_array_reg_0_3_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y16  audio_entity/ROM_array_reg_0_3_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y16  audio_entity/ROM_array_reg_0_3_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y15  audio_entity/ROM_array_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y15  audio_entity/ROM_array_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y14  audio_entity/ROM_array_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y14  audio_entity/ROM_array_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y14  audio_entity/ROM_array_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y14  audio_entity/ROM_array_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y14  audio_entity/ROM_array_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y14  audio_entity/ROM_array_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y14  audio_entity/ROM_array_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y14  audio_entity/ROM_array_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y16  audio_entity/ROM_array_reg_0_3_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y16  audio_entity/ROM_array_reg_0_3_24_29/RAMA_D1/CLK



