-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/FPGA_Projekt/P5_Counter_4bit/TEST_verilog_tb_isim_beh.exe" -prj "E:/FPGA_Projekt/P5_Counter_4bit/TEST_verilog_tb_beh.prj" "work.TEST_verilog_tb" "work.glbl" 
