
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003519                       # Number of seconds simulated
sim_ticks                                  3518919135                       # Number of ticks simulated
final_tick                               529839553233                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31154                       # Simulator instruction rate (inst/s)
host_op_rate                                    39312                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 108543                       # Simulator tick rate (ticks/s)
host_mem_usage                               16877296                       # Number of bytes of host memory used
host_seconds                                 32419.64                       # Real time elapsed on the host
sim_insts                                  1010000004                       # Number of instructions simulated
sim_ops                                    1274477454                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       105984                       # Number of bytes read from this memory
system.physmem.bytes_read::total               110976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        59136                       # Number of bytes written to this memory
system.physmem.bytes_written::total             59136                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          828                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   867                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             462                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  462                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1418617                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     30118339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31536957                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1418617                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1418617                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16805160                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16805160                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16805160                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1418617                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     30118339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               48342117                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   13                       # Number of system calls
system.switch_cpus.numCycles                  8438656                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3132855                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2551137                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       212707                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1320903                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1226043                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           331515                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9443                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3291027                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17106100                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3132855                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1557558                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3795864                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1090590                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         445996                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1612952                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         86867                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8408863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.517084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.325526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4612999     54.86%     54.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           392459      4.67%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           393740      4.68%     64.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           488838      5.81%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           150072      1.78%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           193064      2.30%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           160208      1.91%     76.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           147356      1.75%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1870127     22.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8408863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.371250                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.027112                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3450623                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        419696                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3628492                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34413                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         875633                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       531063                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           341                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20402811                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1977                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         875633                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3607443                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles           47716                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       191447                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3503812                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        182806                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19699293                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            21                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         113232                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         49191                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     27653115                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      91797717                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     91797717                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17191638                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10461443                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3673                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1965                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            503978                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1826026                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       944529                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads         8943                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       337958                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18519418                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3683                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14914354                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        29945                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6161599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18640587                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          198                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8408863                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.773647                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.906964                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2967696     35.29%     35.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1740583     20.70%     55.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1196666     14.23%     70.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       817256      9.72%     79.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       799058      9.50%     89.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       391465      4.66%     94.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       367344      4.37%     98.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        59310      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        69485      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8408863                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           95101     75.74%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15646     12.46%     88.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14808     11.79%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12469049     83.60%     83.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       186822      1.25%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1706      0.01%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1476404      9.90%     94.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       780373      5.23%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14914354                       # Type of FU issued
system.switch_cpus.iq.rate                   1.767385                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              125555                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008418                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38393068                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     24684820                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14502029                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15039909                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        18797                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       704074                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       232029                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         875633                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           25072                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          4302                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18523104                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        41203                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1826026                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       944529                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1946                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3389                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       129929                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       119505                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       249434                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14659370                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1378057                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       254981                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2133644                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2093818                       # Number of branches executed
system.switch_cpus.iew.exec_stores             755587                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.737169                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14518851                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14502029                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9417756                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26586662                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.718524                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.354229                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12326895                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6196225                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3485                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       214233                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7533230                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.636336                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.162014                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2949394     39.15%     39.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2064170     27.40%     66.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       839723     11.15%     77.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       455463      6.05%     83.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       401777      5.33%     89.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       164659      2.19%     91.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       184785      2.45%     93.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       108295      1.44%     95.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       364964      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7533230                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12326895                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1834443                       # Number of memory references committed
system.switch_cpus.commit.loads               1121943                       # Number of loads committed
system.switch_cpus.commit.membars                1732                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1788604                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11096918                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       254808                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        364964                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25691217                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            37922703                       # The number of ROB writes
system.switch_cpus.timesIdled                    1857                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   29793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12326895                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000003                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.843865                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.843865                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.185023                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.185023                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65804070                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20160438                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18837760                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3480                       # number of misc regfile writes
system.l2.replacements                            868                       # number of replacements
system.l2.tagsinuse                       2046.740515                       # Cycle average of tags in use
system.l2.total_refs                           208993                       # Total number of references to valid blocks.
system.l2.sampled_refs                           2916                       # Sample count of references to valid blocks.
system.l2.avg_refs                          71.671125                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            40.573192                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      35.200957                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     404.309169                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1566.657196                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019811                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.017188                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.197417                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.764969                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999385                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         2973                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2974                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              893                       # number of Writeback hits
system.l2.Writeback_hits::total                   893                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          3010                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3011                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         3010                       # number of overall hits
system.l2.overall_hits::total                    3011                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          828                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   867                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          828                       # number of demand (read+write) misses
system.l2.demand_misses::total                    867                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          828                       # number of overall misses
system.l2.overall_misses::total                   867                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1922161                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     38307807                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        40229968                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1922161                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     38307807                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         40229968                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1922161                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     38307807                       # number of overall miss cycles
system.l2.overall_miss_latency::total        40229968                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         3801                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3841                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          893                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               893                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           37                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                37                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         3838                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3878                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         3838                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3878                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.217837                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.225722                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.215737                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.223569                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.215737                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.223569                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 49286.179487                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 46265.467391                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46401.347174                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 49286.179487                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 46265.467391                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46401.347174                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 49286.179487                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 46265.467391                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46401.347174                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  462                       # number of writebacks
system.l2.writebacks::total                       462                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          828                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              867                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               867                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              867                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1702084                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     33530428                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     35232512                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1702084                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     33530428                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     35232512                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1702084                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     33530428                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     35232512                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.217837                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.225722                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.215737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.223569                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.215737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.223569                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 43643.179487                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 40495.685990                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40637.268743                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 43643.179487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 40495.685990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40637.268743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 43643.179487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 40495.685990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40637.268743                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                505.179883                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001621672                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    508                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1971696.204724                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    37.179883                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            468                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.059583                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.750000                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.809583                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1612903                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1612903                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1612903                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1612903                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1612903                       # number of overall hits
system.cpu.icache.overall_hits::total         1612903                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           49                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            49                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           49                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             49                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           49                       # number of overall misses
system.cpu.icache.overall_misses::total            49                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2759850                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2759850                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2759850                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2759850                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2759850                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2759850                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1612952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1612952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1612952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1612952                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1612952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1612952                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000030                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000030                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 56323.469388                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56323.469388                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 56323.469388                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56323.469388                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 56323.469388                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56323.469388                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           40                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2200721                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2200721                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2200721                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2200721                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2200721                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2200721                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 55018.025000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55018.025000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 55018.025000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55018.025000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 55018.025000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55018.025000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   3838                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                147901855                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4094                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               36126.491207                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   219.677474                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      36.322526                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.858115                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.141885                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1079855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1079855                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       708757                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         708757                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1888                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1888                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1740                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1788612                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1788612                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1788612                       # number of overall hits
system.cpu.dcache.overall_hits::total         1788612                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data         7397                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7397                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data         7551                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7551                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data         7551                       # number of overall misses
system.cpu.dcache.overall_misses::total          7551                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    204819729                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    204819729                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      5385219                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5385219                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    210204948                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    210204948                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    210204948                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    210204948                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1087252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1087252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       708911                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       708911                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1888                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1888                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1796163                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1796163                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1796163                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1796163                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.006803                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006803                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000217                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000217                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.004204                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004204                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.004204                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004204                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 27689.567257                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27689.567257                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 34968.954545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34968.954545                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 27838.027811                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27838.027811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 27838.027811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27838.027811                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          893                       # number of writebacks
system.cpu.dcache.writebacks::total               893                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         3596                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3596                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         3713                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3713                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         3713                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3713                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         3801                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3801                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           37                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           37                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         3838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         3838                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3838                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     66045148                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     66045148                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data       903098                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       903098                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     66948246                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     66948246                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     66948246                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     66948246                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002137                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002137                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002137                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002137                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 17375.729545                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17375.729545                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 24408.054054                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24408.054054                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 17443.524231                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17443.524231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 17443.524231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17443.524231                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
