[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[WARNING]: PNR_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[WARNING]: SIGNOFF_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[INFO]: Running linter (Verilator) (log: designs/ram/runs/first_turn/logs/synthesis/linter.log)...
[INFO]: 0 errors found by linter
[INFO]: 0 warnings found by linter
[INFO]: Running Synthesis (log: designs/ram/runs/first_turn/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram/runs/first_turn/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: designs/ram/runs/first_turn/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 247.02 and height 244.8.
[INFO]: Running IO Placement (log: designs/ram/runs/first_turn/logs/floorplan/4-io.log)...
[INFO]: Running Tap/Decap Insertion (log: designs/ram/runs/first_turn/logs/floorplan/5-tap.log)...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN (log: designs/ram/runs/first_turn/logs/floorplan/6-pdn.log)...
[INFO]: Running Global Placement (skip_io) (log: designs/ram/runs/first_turn/logs/placement/6-global_skip_io.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram/runs/first_turn/logs/placement/8-gpl_sta.log)...
[INFO]: Running IO Placement (log: designs/ram/runs/first_turn/logs/placement/9-io.log)...
[INFO]: Running Global Placement (log: designs/ram/runs/first_turn/logs/placement/9-global.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram/runs/first_turn/logs/placement/11-gpl_sta.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: designs/ram/runs/first_turn/logs/placement/12-resizer.log)...
[INFO]: Running Detailed Placement (log: designs/ram/runs/first_turn/logs/placement/13-detailed.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram/runs/first_turn/logs/placement/14-dpl_sta.log)...
[INFO]: Running Clock Tree Synthesis (log: designs/ram/runs/first_turn/logs/cts/15-cts.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram/runs/first_turn/logs/cts/16-cts_sta.log)...
[INFO]: Running Placement Resizer Timing Optimizations (log: designs/ram/runs/first_turn/logs/cts/17-resizer.log)...
[INFO]: Running Global Routing Resizer Design Optimizations (log: designs/ram/runs/first_turn/logs/routing/18-resizer_design.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram/runs/first_turn/logs/routing/19-rsz_design_sta.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/ram/runs/first_turn/logs/routing/20-resizer_timing.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram/runs/first_turn/logs/routing/21-rsz_timing_sta.log)...
[INFO]: Running Global Routing (log: designs/ram/runs/first_turn/logs/routing/22-global.log)...
[INFO]: Writing Verilog (log: designs/ram/runs/first_turn/logs/routing/22-global_write_netlist.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram/runs/first_turn/logs/routing/24-grt_sta.log)...
[INFO]: Running Fill Insertion (log: designs/ram/runs/first_turn/logs/routing/25-fill.log)...
[INFO]: Running Detailed Routing (log: designs/ram/runs/first_turn/logs/routing/26-detailed.log)...
[INFO]: No Magic DRC violations after detailed routing.
[INFO]: Checking Wire Lengths (log: designs/ram/runs/first_turn/logs/routing/27-wire_lengths.log)...
[INFO]: Running SPEF Extraction at the min process corner (log: designs/ram/runs/first_turn/logs/signoff/28-parasitics_extraction.min.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: designs/ram/runs/first_turn/logs/signoff/29-rcx_mcsta.min.log)...
[INFO]: Running SPEF Extraction at the max process corner (log: designs/ram/runs/first_turn/logs/signoff/30-parasitics_extraction.max.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: designs/ram/runs/first_turn/logs/signoff/31-rcx_mcsta.max.log)...
[INFO]: Running SPEF Extraction at the nom process corner (log: designs/ram/runs/first_turn/logs/signoff/32-parasitics_extraction.nom.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: designs/ram/runs/first_turn/logs/signoff/33-rcx_mcsta.nom.log)...
[WARNING]: VSRC_LOC_FILES was not given a value, which may make the results of IR drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this warning, otherwise, see the documentation for VSRC_LOC_FILES.
[INFO]: Creating IR Drop Report (log: designs/ram/runs/first_turn/logs/signoff/34-irdrop.log)...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: designs/ram/runs/first_turn/logs/signoff/35-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Generating lef with Magic (/openlane/designs/ram/runs/first_turn/logs/signoff/35-lef.log)...
[INFO]: Streaming out GDSII with KLayout (log: designs/ram/runs/first_turn/logs/signoff/36-gdsii-klayout.log)...
[INFO]: Running XOR on the layouts using KLayout (log: designs/ram/runs/first_turn/logs/signoff/37-xor.log)...
[INFO]: No XOR differences between KLayout and Magic gds.
[INFO]: Running Magic Spice Export from LEF (log: designs/ram/runs/first_turn/logs/signoff/38-spice.log)...
[INFO]: Writing Powered Verilog (logs: designs/ram/runs/first_turn/logs/signoff/39-write_powered_def.log, designs/ram/runs/first_turn/logs/signoff/39-write_powered_verilog.log)...
[INFO]: Writing Verilog (log: designs/ram/runs/first_turn/logs/signoff/39-write_powered_verilog.log)...
[INFO]: Running LVS (log: designs/ram/runs/first_turn/logs/signoff/41-lvs.lef.log)...
[INFO]: Running Magic DRC (log: designs/ram/runs/first_turn/logs/signoff/42-drc.log)...
[INFO]: Converting Magic DRC database to various tool-readable formats...
[INFO]: No Magic DRC violations after GDS streaming out.
[INFO]: Running KLayout DRC (log: designs/ram/runs/first_turn/logs/signoff/43-drc-klayout.log)...
[INFO]: No KLayout DRC violations after GDS streaming out.
[INFO]: Running OpenROAD Antenna Rule Checker (log: designs/ram/runs/first_turn/logs/signoff/44-arc.log)...
[INFO]: Saving current set of views in 'designs/ram/runs/first_turn/results/final'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'designs/ram/runs/first_turn/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'designs/ram/runs/first_turn/reports/metrics.csv'.
[WARNING]: There are max fanout violations in the design at the Typical corner. Please refer to 'designs/ram/runs/first_turn/reports/signoff/33-sta-rcx_nom/multi_corner_sta.checks.rpt'.
[INFO]: There are no hold violations in the design at the Typical corner.
[INFO]: There are no setup violations in the design at the Typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
