$date
	Tue Dec  9 17:51:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out_tb $end
$var reg 2 " sel_test [1:0] $end
$var reg 4 # w [3:0] $end
$scope module mux $end
$var wire 4 $ i [3:0] $end
$var wire 2 % sel [1:0] $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b1010 $
b1010 #
b0 "
0!
$end
#1
1!
b1 "
b1 %
#2
0!
b10 "
b10 %
#3
1!
b11 "
b11 %
#4
