
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000202  00800200  000017a6  0000183a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000017a6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001a  00800402  00800402  00001a3c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001a3c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000310  00000000  00000000  00001a98  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002248  00000000  00000000  00001da8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001040  00000000  00000000  00003ff0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00002e1c  00000000  00000000  00005030  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000750  00000000  00000000  00007e4c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00012b19  00000000  00000000  0000859c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001261  00000000  00000000  0001b0b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000270  00000000  00000000  0001c316  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00004d34  00000000  00000000  0001c586  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	09 c1       	rjmp	.+530    	; 0x22c <__vector_6>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	fb c3       	rjmp	.+2038   	; 0x894 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	65 04       	cpc	r6, r5
      e6:	b7 04       	cpc	r11, r7
      e8:	b7 04       	cpc	r11, r7
      ea:	b7 04       	cpc	r11, r7
      ec:	b7 04       	cpc	r11, r7
      ee:	b7 04       	cpc	r11, r7
      f0:	b7 04       	cpc	r11, r7
      f2:	b7 04       	cpc	r11, r7
      f4:	65 04       	cpc	r6, r5
      f6:	b7 04       	cpc	r11, r7
      f8:	b7 04       	cpc	r11, r7
      fa:	b7 04       	cpc	r11, r7
      fc:	b7 04       	cpc	r11, r7
      fe:	b7 04       	cpc	r11, r7
     100:	b7 04       	cpc	r11, r7
     102:	b7 04       	cpc	r11, r7
     104:	67 04       	cpc	r6, r7
     106:	b7 04       	cpc	r11, r7
     108:	b7 04       	cpc	r11, r7
     10a:	b7 04       	cpc	r11, r7
     10c:	b7 04       	cpc	r11, r7
     10e:	b7 04       	cpc	r11, r7
     110:	b7 04       	cpc	r11, r7
     112:	b7 04       	cpc	r11, r7
     114:	b7 04       	cpc	r11, r7
     116:	b7 04       	cpc	r11, r7
     118:	b7 04       	cpc	r11, r7
     11a:	b7 04       	cpc	r11, r7
     11c:	b7 04       	cpc	r11, r7
     11e:	b7 04       	cpc	r11, r7
     120:	b7 04       	cpc	r11, r7
     122:	b7 04       	cpc	r11, r7
     124:	67 04       	cpc	r6, r7
     126:	b7 04       	cpc	r11, r7
     128:	b7 04       	cpc	r11, r7
     12a:	b7 04       	cpc	r11, r7
     12c:	b7 04       	cpc	r11, r7
     12e:	b7 04       	cpc	r11, r7
     130:	b7 04       	cpc	r11, r7
     132:	b7 04       	cpc	r11, r7
     134:	b7 04       	cpc	r11, r7
     136:	b7 04       	cpc	r11, r7
     138:	b7 04       	cpc	r11, r7
     13a:	b7 04       	cpc	r11, r7
     13c:	b7 04       	cpc	r11, r7
     13e:	b7 04       	cpc	r11, r7
     140:	b7 04       	cpc	r11, r7
     142:	b7 04       	cpc	r11, r7
     144:	b3 04       	cpc	r11, r3
     146:	b7 04       	cpc	r11, r7
     148:	b7 04       	cpc	r11, r7
     14a:	b7 04       	cpc	r11, r7
     14c:	b7 04       	cpc	r11, r7
     14e:	b7 04       	cpc	r11, r7
     150:	b7 04       	cpc	r11, r7
     152:	b7 04       	cpc	r11, r7
     154:	90 04       	cpc	r9, r0
     156:	b7 04       	cpc	r11, r7
     158:	b7 04       	cpc	r11, r7
     15a:	b7 04       	cpc	r11, r7
     15c:	b7 04       	cpc	r11, r7
     15e:	b7 04       	cpc	r11, r7
     160:	b7 04       	cpc	r11, r7
     162:	b7 04       	cpc	r11, r7
     164:	b7 04       	cpc	r11, r7
     166:	b7 04       	cpc	r11, r7
     168:	b7 04       	cpc	r11, r7
     16a:	b7 04       	cpc	r11, r7
     16c:	b7 04       	cpc	r11, r7
     16e:	b7 04       	cpc	r11, r7
     170:	b7 04       	cpc	r11, r7
     172:	b7 04       	cpc	r11, r7
     174:	84 04       	cpc	r8, r4
     176:	b7 04       	cpc	r11, r7
     178:	b7 04       	cpc	r11, r7
     17a:	b7 04       	cpc	r11, r7
     17c:	b7 04       	cpc	r11, r7
     17e:	b7 04       	cpc	r11, r7
     180:	b7 04       	cpc	r11, r7
     182:	b7 04       	cpc	r11, r7
     184:	a2 04       	cpc	r10, r2

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	14 e0       	ldi	r17, 0x04	; 4
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e6 ea       	ldi	r30, 0xA6	; 166
     19e:	f7 e1       	ldi	r31, 0x17	; 23
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 30       	cpi	r26, 0x02	; 2
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	24 e0       	ldi	r18, 0x04	; 4
     1b2:	a2 e0       	ldi	r26, 0x02	; 2
     1b4:	b4 e0       	ldi	r27, 0x04	; 4
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ac 31       	cpi	r26, 0x1C	; 28
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	55 d4       	rcall	.+2218   	; 0xa6c <main>
     1c2:	0c 94 d1 0b 	jmp	0x17a2	; 0x17a2 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_init>:
#include "defines.h"
#include "ADC.h"


void ADC_init(void){
	set_bit(ADCSRA, ADEN); //Enables the ADC
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	80 68       	ori	r24, 0x80	; 128
     1d0:	80 83       	st	Z, r24
	//Use a prescaler to determine the frequency of successive approximation (ADPS bit in ADCSRA) (we used 128)
	set_bit(ADCSRA, ADPS2);
     1d2:	80 81       	ld	r24, Z
     1d4:	84 60       	ori	r24, 0x04	; 4
     1d6:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);	
     1d8:	80 81       	ld	r24, Z
     1da:	82 60       	ori	r24, 0x02	; 2
     1dc:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);					
     1de:	80 81       	ld	r24, Z
     1e0:	81 60       	ori	r24, 0x01	; 1
     1e2:	80 83       	st	Z, r24
	set_bit(ADMUX, REFS0); //Voltage reference: AVCC with external capacitor at AREF pin (Table 26-3)
     1e4:	ec e7       	ldi	r30, 0x7C	; 124
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
     1ee:	08 95       	ret

000001f0 <CAN_int_vect>:
	}
	
	uint8_t buffer_states = (uint8_t)(1 << buffer_numb);
	MCP2515_request_to_send(buffer_states);
	
}
     1f0:	cf 93       	push	r28
     1f2:	8c e2       	ldi	r24, 0x2C	; 44
     1f4:	0f d1       	rcall	.+542    	; 0x414 <MCP2515_read>
     1f6:	c8 2f       	mov	r28, r24
     1f8:	80 ff       	sbrs	r24, 0
     1fa:	0a c0       	rjmp	.+20     	; 0x210 <CAN_int_vect+0x20>
     1fc:	40 e0       	ldi	r20, 0x00	; 0
     1fe:	61 e0       	ldi	r22, 0x01	; 1
     200:	8c e2       	ldi	r24, 0x2C	; 44
     202:	15 d1       	rcall	.+554    	; 0x42e <MCP2515_bit_modify>
     204:	21 e0       	ldi	r18, 0x01	; 1
     206:	30 e0       	ldi	r19, 0x00	; 0
     208:	30 93 05 04 	sts	0x0405, r19
     20c:	20 93 04 04 	sts	0x0404, r18
     210:	c1 ff       	sbrs	r28, 1
     212:	0a c0       	rjmp	.+20     	; 0x228 <CAN_int_vect+0x38>
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	62 e0       	ldi	r22, 0x02	; 2
     218:	8c e2       	ldi	r24, 0x2C	; 44
     21a:	09 d1       	rcall	.+530    	; 0x42e <MCP2515_bit_modify>
     21c:	81 e0       	ldi	r24, 0x01	; 1
     21e:	90 e0       	ldi	r25, 0x00	; 0
     220:	90 93 03 04 	sts	0x0403, r25
     224:	80 93 02 04 	sts	0x0402, r24
     228:	cf 91       	pop	r28
     22a:	08 95       	ret

0000022c <__vector_6>:
     22c:	1f 92       	push	r1
     22e:	0f 92       	push	r0
     230:	0f b6       	in	r0, 0x3f	; 63
     232:	0f 92       	push	r0
     234:	11 24       	eor	r1, r1
     236:	0b b6       	in	r0, 0x3b	; 59
     238:	0f 92       	push	r0
     23a:	2f 93       	push	r18
     23c:	3f 93       	push	r19
     23e:	4f 93       	push	r20
     240:	5f 93       	push	r21
     242:	6f 93       	push	r22
     244:	7f 93       	push	r23
     246:	8f 93       	push	r24
     248:	9f 93       	push	r25
     24a:	af 93       	push	r26
     24c:	bf 93       	push	r27
     24e:	ef 93       	push	r30
     250:	ff 93       	push	r31
     252:	ce df       	rcall	.-100    	; 0x1f0 <CAN_int_vect>
     254:	ff 91       	pop	r31
     256:	ef 91       	pop	r30
     258:	bf 91       	pop	r27
     25a:	af 91       	pop	r26
     25c:	9f 91       	pop	r25
     25e:	8f 91       	pop	r24
     260:	7f 91       	pop	r23
     262:	6f 91       	pop	r22
     264:	5f 91       	pop	r21
     266:	4f 91       	pop	r20
     268:	3f 91       	pop	r19
     26a:	2f 91       	pop	r18
     26c:	0f 90       	pop	r0
     26e:	0b be       	out	0x3b, r0	; 59
     270:	0f 90       	pop	r0
     272:	0f be       	out	0x3f, r0	; 63
     274:	0f 90       	pop	r0
     276:	1f 90       	pop	r1
     278:	18 95       	reti

0000027a <CAN_init>:
     27a:	ed 98       	cbi	0x1d, 5	; 29
     27c:	ea e6       	ldi	r30, 0x6A	; 106
     27e:	f0 e0       	ldi	r31, 0x00	; 0
     280:	80 81       	ld	r24, Z
     282:	87 7f       	andi	r24, 0xF7	; 247
     284:	80 83       	st	Z, r24
     286:	80 81       	ld	r24, Z
     288:	8b 7f       	andi	r24, 0xFB	; 251
     28a:	80 83       	st	Z, r24
     28c:	ed 9a       	sbi	0x1d, 5	; 29
     28e:	e8 d0       	rcall	.+464    	; 0x460 <MCP2515_init>
     290:	8e e0       	ldi	r24, 0x0E	; 14
     292:	c0 d0       	rcall	.+384    	; 0x414 <MCP2515_read>
     294:	1f 92       	push	r1
     296:	8f 93       	push	r24
     298:	87 e0       	ldi	r24, 0x07	; 7
     29a:	92 e0       	ldi	r25, 0x02	; 2
     29c:	9f 93       	push	r25
     29e:	8f 93       	push	r24
     2a0:	66 d6       	rcall	.+3276   	; 0xf6e <printf>
     2a2:	4f ef       	ldi	r20, 0xFF	; 255
     2a4:	64 e6       	ldi	r22, 0x64	; 100
     2a6:	80 e6       	ldi	r24, 0x60	; 96
     2a8:	c2 d0       	rcall	.+388    	; 0x42e <MCP2515_bit_modify>
     2aa:	4f ef       	ldi	r20, 0xFF	; 255
     2ac:	60 e6       	ldi	r22, 0x60	; 96
     2ae:	80 e7       	ldi	r24, 0x70	; 112
     2b0:	be d0       	rcall	.+380    	; 0x42e <MCP2515_bit_modify>
     2b2:	43 e0       	ldi	r20, 0x03	; 3
     2b4:	63 e0       	ldi	r22, 0x03	; 3
     2b6:	8b e2       	ldi	r24, 0x2B	; 43
     2b8:	ba d0       	rcall	.+372    	; 0x42e <MCP2515_bit_modify>
     2ba:	8b e2       	ldi	r24, 0x2B	; 43
     2bc:	ab d0       	rcall	.+342    	; 0x414 <MCP2515_read>
     2be:	1f 92       	push	r1
     2c0:	8f 93       	push	r24
     2c2:	80 e2       	ldi	r24, 0x20	; 32
     2c4:	92 e0       	ldi	r25, 0x02	; 2
     2c6:	9f 93       	push	r25
     2c8:	8f 93       	push	r24
     2ca:	51 d6       	rcall	.+3234   	; 0xf6e <printf>
     2cc:	40 e0       	ldi	r20, 0x00	; 0
     2ce:	60 ee       	ldi	r22, 0xE0	; 224
     2d0:	8f e0       	ldi	r24, 0x0F	; 15
     2d2:	ad d0       	rcall	.+346    	; 0x42e <MCP2515_bit_modify>
     2d4:	8e e0       	ldi	r24, 0x0E	; 14
     2d6:	9e d0       	rcall	.+316    	; 0x414 <MCP2515_read>
     2d8:	1f 92       	push	r1
     2da:	8f 93       	push	r24
     2dc:	81 e3       	ldi	r24, 0x31	; 49
     2de:	92 e0       	ldi	r25, 0x02	; 2
     2e0:	9f 93       	push	r25
     2e2:	8f 93       	push	r24
     2e4:	44 d6       	rcall	.+3208   	; 0xf6e <printf>
     2e6:	8d b7       	in	r24, 0x3d	; 61
     2e8:	9e b7       	in	r25, 0x3e	; 62
     2ea:	0c 96       	adiw	r24, 0x0c	; 12
     2ec:	0f b6       	in	r0, 0x3f	; 63
     2ee:	f8 94       	cli
     2f0:	9e bf       	out	0x3e, r25	; 62
     2f2:	0f be       	out	0x3f, r0	; 63
     2f4:	8d bf       	out	0x3d, r24	; 61
     2f6:	08 95       	ret

000002f8 <CAN_data_receive>:


}


void CAN_data_receive(can_message* received_msg){
     2f8:	df 92       	push	r13
     2fa:	ef 92       	push	r14
     2fc:	ff 92       	push	r15
     2fe:	0f 93       	push	r16
     300:	1f 93       	push	r17
     302:	cf 93       	push	r28
     304:	df 93       	push	r29
     306:	8c 01       	movw	r16, r24
	cli();
     308:	f8 94       	cli
	int receive_buffer_numb = 0;
	if(flag_RX0){
     30a:	80 91 04 04 	lds	r24, 0x0404
     30e:	90 91 05 04 	lds	r25, 0x0405
     312:	89 2b       	or	r24, r25
     314:	39 f0       	breq	.+14     	; 0x324 <CAN_data_receive+0x2c>
		receive_buffer_numb = 0;
		flag_RX0 = 0;
     316:	10 92 05 04 	sts	0x0405, r1
     31a:	10 92 04 04 	sts	0x0404, r1

void CAN_data_receive(can_message* received_msg){
	cli();
	int receive_buffer_numb = 0;
	if(flag_RX0){
		receive_buffer_numb = 0;
     31e:	c0 e0       	ldi	r28, 0x00	; 0
     320:	d0 e0       	ldi	r29, 0x00	; 0
     322:	11 c0       	rjmp	.+34     	; 0x346 <CAN_data_receive+0x4e>
		flag_RX0 = 0;
	}
	else if(flag_RX1){
     324:	80 91 02 04 	lds	r24, 0x0402
     328:	90 91 03 04 	lds	r25, 0x0403
     32c:	89 2b       	or	r24, r25
     32e:	39 f0       	breq	.+14     	; 0x33e <CAN_data_receive+0x46>
		receive_buffer_numb = 1;
		flag_RX1 = 0;
     330:	10 92 03 04 	sts	0x0403, r1
     334:	10 92 02 04 	sts	0x0402, r1
	if(flag_RX0){
		receive_buffer_numb = 0;
		flag_RX0 = 0;
	}
	else if(flag_RX1){
		receive_buffer_numb = 1;
     338:	c1 e0       	ldi	r28, 0x01	; 1
     33a:	d0 e0       	ldi	r29, 0x00	; 0
     33c:	04 c0       	rjmp	.+8      	; 0x346 <CAN_data_receive+0x4e>
		flag_RX1 = 0;
	}
	else{
		received_msg->length = 0;
     33e:	f8 01       	movw	r30, r16
     340:	12 82       	std	Z+2, r1	; 0x02
		sei();
     342:	78 94       	sei
		return;
     344:	3e c0       	rjmp	.+124    	; 0x3c2 <CAN_data_receive+0xca>
	}
	uint8_t id_high = MCP2515_read(MCP_RXB0SIDH + BUFFER_LENGTH * receive_buffer_numb);
     346:	fc 2e       	mov	r15, r28
     348:	ff 0c       	add	r15, r15
     34a:	ff 0c       	add	r15, r15
     34c:	ff 0c       	add	r15, r15
     34e:	ff 0c       	add	r15, r15
     350:	81 e6       	ldi	r24, 0x61	; 97
     352:	8f 0d       	add	r24, r15
     354:	5f d0       	rcall	.+190    	; 0x414 <MCP2515_read>
     356:	e8 2e       	mov	r14, r24
	uint8_t id_low = MCP2515_read(MCP_RXB0SIDL + BUFFER_LENGTH * receive_buffer_numb);
     358:	82 e6       	ldi	r24, 0x62	; 98
     35a:	8f 0d       	add	r24, r15
     35c:	5b d0       	rcall	.+182    	; 0x414 <MCP2515_read>
	/*
		id_low:	    X XXXX LLL
		id_high: HHHH HHHH
		id:		 HHHH HHHH LLL
	*/
	received_msg->id = (id_high << 3) + id_low; 
     35e:	2e 2d       	mov	r18, r14
     360:	30 e0       	ldi	r19, 0x00	; 0
     362:	22 0f       	add	r18, r18
     364:	33 1f       	adc	r19, r19
     366:	22 0f       	add	r18, r18
     368:	33 1f       	adc	r19, r19
     36a:	22 0f       	add	r18, r18
     36c:	33 1f       	adc	r19, r19
	}
	uint8_t id_high = MCP2515_read(MCP_RXB0SIDH + BUFFER_LENGTH * receive_buffer_numb);
	uint8_t id_low = MCP2515_read(MCP_RXB0SIDL + BUFFER_LENGTH * receive_buffer_numb);
	
	//only want the last 3 bits
	id_low = id_low >> 5;
     36e:	82 95       	swap	r24
     370:	86 95       	lsr	r24
     372:	87 70       	andi	r24, 0x07	; 7
	/*
		id_low:	    X XXXX LLL
		id_high: HHHH HHHH
		id:		 HHHH HHHH LLL
	*/
	received_msg->id = (id_high << 3) + id_low; 
     374:	28 0f       	add	r18, r24
     376:	31 1d       	adc	r19, r1
     378:	f8 01       	movw	r30, r16
     37a:	31 83       	std	Z+1, r19	; 0x01
     37c:	20 83       	st	Z, r18
	
	//read the data length contained in the last 3 bits of the RXBnDLC register
	received_msg->length = (MCP2515_read(MCP_RXB0DLC + BUFFER_LENGTH * receive_buffer_numb) % (1<<3));
     37e:	85 e6       	ldi	r24, 0x65	; 101
     380:	8f 0d       	add	r24, r15
     382:	48 d0       	rcall	.+144    	; 0x414 <MCP2515_read>
     384:	87 70       	andi	r24, 0x07	; 7
     386:	f8 01       	movw	r30, r16
     388:	82 83       	std	Z+2, r24	; 0x02
	
	//read the data
	for (uint8_t byte = 0; byte < received_msg->length; byte++){
     38a:	88 23       	and	r24, r24
     38c:	c9 f0       	breq	.+50     	; 0x3c0 <CAN_data_receive+0xc8>
		int address = (MCP_RXB0D0 + byte) + BUFFER_LENGTH * receive_buffer_numb;
     38e:	7e 01       	movw	r14, r28
     390:	ee 0c       	add	r14, r14
     392:	ff 1c       	adc	r15, r15
     394:	ee 0c       	add	r14, r14
     396:	ff 1c       	adc	r15, r15
     398:	ee 0c       	add	r14, r14
     39a:	ff 1c       	adc	r15, r15
     39c:	ee 0c       	add	r14, r14
     39e:	ff 1c       	adc	r15, r15
	
	//read the data length contained in the last 3 bits of the RXBnDLC register
	received_msg->length = (MCP2515_read(MCP_RXB0DLC + BUFFER_LENGTH * receive_buffer_numb) % (1<<3));
	
	//read the data
	for (uint8_t byte = 0; byte < received_msg->length; byte++){
     3a0:	d1 2c       	mov	r13, r1
		int address = (MCP_RXB0D0 + byte) + BUFFER_LENGTH * receive_buffer_numb;
     3a2:	cd 2d       	mov	r28, r13
     3a4:	d0 e0       	ldi	r29, 0x00	; 0
     3a6:	ce 01       	movw	r24, r28
     3a8:	8a 59       	subi	r24, 0x9A	; 154
     3aa:	9f 4f       	sbci	r25, 0xFF	; 255
		received_msg->data[byte] = MCP2515_read(address);
     3ac:	8e 0d       	add	r24, r14
     3ae:	32 d0       	rcall	.+100    	; 0x414 <MCP2515_read>
     3b0:	c0 0f       	add	r28, r16
     3b2:	d1 1f       	adc	r29, r17
     3b4:	8b 83       	std	Y+3, r24	; 0x03
	
	//read the data length contained in the last 3 bits of the RXBnDLC register
	received_msg->length = (MCP2515_read(MCP_RXB0DLC + BUFFER_LENGTH * receive_buffer_numb) % (1<<3));
	
	//read the data
	for (uint8_t byte = 0; byte < received_msg->length; byte++){
     3b6:	d3 94       	inc	r13
     3b8:	f8 01       	movw	r30, r16
     3ba:	82 81       	ldd	r24, Z+2	; 0x02
     3bc:	d8 16       	cp	r13, r24
     3be:	88 f3       	brcs	.-30     	; 0x3a2 <CAN_data_receive+0xaa>
		int address = (MCP_RXB0D0 + byte) + BUFFER_LENGTH * receive_buffer_numb;
		received_msg->data[byte] = MCP2515_read(address);
	}
	sei();
     3c0:	78 94       	sei
	
}
     3c2:	df 91       	pop	r29
     3c4:	cf 91       	pop	r28
     3c6:	1f 91       	pop	r17
     3c8:	0f 91       	pop	r16
     3ca:	ff 90       	pop	r15
     3cc:	ef 90       	pop	r14
     3ce:	df 90       	pop	r13
     3d0:	08 95       	ret

000003d2 <IR_init>:

#define DISRUPTION_THRESHOLD 10
#define MOVING_AVERAGE_SIZE 4

void IR_init(void) {
	ADC_init();
     3d2:	fa ce       	rjmp	.-524    	; 0x1c8 <ADC_init>
     3d4:	08 95       	ret

000003d6 <MAX520_init>:


uint8_t max520_address = 0x00;


void MAX520_init(uint8_t three_bit_adress){
     3d6:	cf 93       	push	r28
     3d8:	c8 2f       	mov	r28, r24
	TWI_Master_Initialise(); //Initialize TWI for transferring
     3da:	30 d2       	rcall	.+1120   	; 0x83c <TWI_Master_Initialise>
	sei();
     3dc:	78 94       	sei
	max520_address = MAX520_ADDRESS_BASE + (three_bit_adress << 1); //Set the correct address for the TWI bus
     3de:	cc 0f       	add	r28, r28
     3e0:	c0 5b       	subi	r28, 0xB0	; 176
     3e2:	c0 93 06 04 	sts	0x0406, r28
}
     3e6:	cf 91       	pop	r28
     3e8:	08 95       	ret

000003ea <MAX520_send>:


// Channel must be between 0 and 3 (DAC0 - DAC3)
void MAX520_send(uint8_t channel, uint8_t data){
     3ea:	cf 93       	push	r28
     3ec:	df 93       	push	r29
     3ee:	00 d0       	rcall	.+0      	; 0x3f0 <MAX520_send+0x6>
     3f0:	cd b7       	in	r28, 0x3d	; 61
     3f2:	de b7       	in	r29, 0x3e	; 62
	//Message has the following format {address, command, output}
	uint8_t message[MAX520_MESSAGE_SIZE] = {
     3f4:	90 91 06 04 	lds	r25, 0x0406
     3f8:	99 83       	std	Y+1, r25	; 0x01
     3fa:	88 0f       	add	r24, r24
     3fc:	8a 83       	std	Y+2, r24	; 0x02
     3fe:	6b 83       	std	Y+3, r22	; 0x03
		0x00 + (channel << 1), 
		data
	};
	
	//Send the data over TWI
	TWI_Start_Transceiver_With_Data(message, MAX520_MESSAGE_SIZE);	
     400:	63 e0       	ldi	r22, 0x03	; 3
     402:	ce 01       	movw	r24, r28
     404:	01 96       	adiw	r24, 0x01	; 1
     406:	24 d2       	rcall	.+1096   	; 0x850 <TWI_Start_Transceiver_With_Data>
     408:	0f 90       	pop	r0
     40a:	0f 90       	pop	r0
     40c:	0f 90       	pop	r0
     40e:	df 91       	pop	r29
     410:	cf 91       	pop	r28
     412:	08 95       	ret

00000414 <MCP2515_read>:
//Buffer states: three bit, setting a 1 on the buffer initiates transmitting from it 
void MCP2515_request_to_send(uint8_t buffer_states) {
	SPI_select();
	SPI_send(RTS_BASE+buffer_states);
	SPI_deselect();
}
     414:	cf 93       	push	r28
     416:	c8 2f       	mov	r28, r24
     418:	c3 d1       	rcall	.+902    	; 0x7a0 <SPI_select>
     41a:	83 e0       	ldi	r24, 0x03	; 3
     41c:	b5 d1       	rcall	.+874    	; 0x788 <SPI_send>
     41e:	8c 2f       	mov	r24, r28
     420:	b3 d1       	rcall	.+870    	; 0x788 <SPI_send>
     422:	b7 d1       	rcall	.+878    	; 0x792 <SPI_read>
     424:	c8 2f       	mov	r28, r24
     426:	be d1       	rcall	.+892    	; 0x7a4 <SPI_deselect>
     428:	8c 2f       	mov	r24, r28
     42a:	cf 91       	pop	r28
     42c:	08 95       	ret

0000042e <MCP2515_bit_modify>:

//puts new_data in the selected reg_adress. the function assumes that you are allowed to change every bit in the register
void MCP2515_bit_modify(uint8_t reg_address, uint8_t masked_bits, uint8_t new_data) {
     42e:	1f 93       	push	r17
     430:	cf 93       	push	r28
     432:	df 93       	push	r29
     434:	18 2f       	mov	r17, r24
     436:	d6 2f       	mov	r29, r22
     438:	c4 2f       	mov	r28, r20
	SPI_select();
     43a:	b2 d1       	rcall	.+868    	; 0x7a0 <SPI_select>
	SPI_send(BIT_MODIFY);
     43c:	85 e0       	ldi	r24, 0x05	; 5
     43e:	a4 d1       	rcall	.+840    	; 0x788 <SPI_send>
	SPI_send(reg_address);
     440:	81 2f       	mov	r24, r17
     442:	a2 d1       	rcall	.+836    	; 0x788 <SPI_send>
	SPI_send(masked_bits);
     444:	8d 2f       	mov	r24, r29
     446:	a0 d1       	rcall	.+832    	; 0x788 <SPI_send>
	SPI_send(new_data);
     448:	8c 2f       	mov	r24, r28
     44a:	9e d1       	rcall	.+828    	; 0x788 <SPI_send>
	SPI_deselect();
     44c:	ab d1       	rcall	.+854    	; 0x7a4 <SPI_deselect>
}
     44e:	df 91       	pop	r29
     450:	cf 91       	pop	r28
     452:	1f 91       	pop	r17
     454:	08 95       	ret

00000456 <MCP2515_reset>:

void MCP2515_reset(void) {
	SPI_select();
     456:	a4 d1       	rcall	.+840    	; 0x7a0 <SPI_select>
	SPI_send(RESET);
     458:	80 ec       	ldi	r24, 0xC0	; 192
     45a:	96 d1       	rcall	.+812    	; 0x788 <SPI_send>
	SPI_deselect();
     45c:	a3 c1       	rjmp	.+838    	; 0x7a4 <SPI_deselect>
     45e:	08 95       	ret

00000460 <MCP2515_init>:
#define BIT_MODIFY 0x05
#define RTS_BASE 0x80


uint8_t MCP2515_init(void) {
	SPI_init();
     460:	85 d1       	rcall	.+778    	; 0x76c <SPI_init>
	MCP2515_reset();
     462:	f9 df       	rcall	.-14     	; 0x456 <MCP2515_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     464:	8f e8       	ldi	r24, 0x8F	; 143
     466:	91 e0       	ldi	r25, 0x01	; 1
     468:	01 97       	sbiw	r24, 0x01	; 1
     46a:	f1 f7       	brne	.-4      	; 0x468 <MCP2515_init+0x8>
     46c:	00 c0       	rjmp	.+0      	; 0x46e <MCP2515_init+0xe>
     46e:	00 00       	nop
	
	_delay_us(100); //why oh why
	//check bit 7-5 of MCP_CANSTAT which signify the operation mode
	const uint8_t device_mode = MCP2515_read(MCP_CANSTAT) & MODE_MASK;
     470:	8e e0       	ldi	r24, 0x0E	; 14
     472:	d0 df       	rcall	.-96     	; 0x414 <MCP2515_read>
     474:	80 7e       	andi	r24, 0xE0	; 224

	if (device_mode != MODE_CONFIG) {
     476:	80 38       	cpi	r24, 0x80	; 128
     478:	29 f0       	breq	.+10     	; 0x484 <MCP2515_init+0x24>
		printf("MCP2515 is NOT in configuration mode after reset!\n");
     47a:	81 ea       	ldi	r24, 0xA1	; 161
     47c:	93 e0       	ldi	r25, 0x03	; 3
     47e:	88 d5       	rcall	.+2832   	; 0xf90 <puts>
		return 1;
     480:	81 e0       	ldi	r24, 0x01	; 1
     482:	08 95       	ret
	}
	
	return 0;
     484:	80 e0       	ldi	r24, 0x00	; 0
}
     486:	08 95       	ret

00000488 <motor_enable>:
void motor_enable(void){
	set_bit(MJ1, EN);
}

void motor_disable(void){
	clear_bit(MJ1, EN);
     488:	e2 e0       	ldi	r30, 0x02	; 2
     48a:	f1 e0       	ldi	r31, 0x01	; 1
     48c:	80 81       	ld	r24, Z
     48e:	80 61       	ori	r24, 0x10	; 16
     490:	80 83       	st	Z, r24
     492:	08 95       	ret

00000494 <motor_set_direction>:
	motor_set_speed(motor_speed * MOTOR_GAIN);
}


void motor_set_direction(direction motor_direction){
	if (motor_direction == LEFT) {
     494:	81 11       	cpse	r24, r1
     496:	06 c0       	rjmp	.+12     	; 0x4a4 <motor_set_direction+0x10>
		clear_bit(MJ1, DIR);
     498:	e2 e0       	ldi	r30, 0x02	; 2
     49a:	f1 e0       	ldi	r31, 0x01	; 1
     49c:	80 81       	ld	r24, Z
     49e:	8d 7f       	andi	r24, 0xFD	; 253
     4a0:	80 83       	st	Z, r24
     4a2:	08 95       	ret
	}
	else {
		set_bit(MJ1, DIR);
     4a4:	e2 e0       	ldi	r30, 0x02	; 2
     4a6:	f1 e0       	ldi	r31, 0x01	; 1
     4a8:	80 81       	ld	r24, Z
     4aa:	82 60       	ori	r24, 0x02	; 2
     4ac:	80 83       	st	Z, r24
     4ae:	08 95       	ret

000004b0 <motor_set_speed>:
}

void motor_set_speed(uint8_t motor_speed){
	//printf("Motor speed: %3d\n", motor_speed);
	const int channel = 0;
	MAX520_send(channel, motor_speed);
     4b0:	68 2f       	mov	r22, r24
     4b2:	80 e0       	ldi	r24, 0x00	; 0
     4b4:	9a cf       	rjmp	.-204    	; 0x3ea <MAX520_send>
     4b6:	08 95       	ret

000004b8 <motor_set_velocity>:

/**
 * Set the velocity of the servo motor (sideways)
 * @param {uint8_t} motor_velocity - The velocity of the motor in percentage between -100 and 100
 */
void motor_set_velocity(int16_t motor_velocity) { // u
     4b8:	cf 93       	push	r28
     4ba:	df 93       	push	r29
	
	// Find the motor direction. Negative velocity corresponds to left.
	motor_direction = (motor_velocity < 0) ? LEFT : RIGHT;
	
	// Speed is in absolute value. Make sure it is not greater than 100.
	uint8_t motor_speed = abs(motor_velocity);
     4bc:	c8 2f       	mov	r28, r24
     4be:	d9 2f       	mov	r29, r25
     4c0:	dd 23       	and	r29, r29
     4c2:	1c f4       	brge	.+6      	; 0x4ca <motor_set_velocity+0x12>
     4c4:	d1 95       	neg	r29
     4c6:	c1 95       	neg	r28
     4c8:	d1 09       	sbc	r29, r1
 */
void motor_set_velocity(int16_t motor_velocity) { // u
	direction motor_direction;
	
	// Find the motor direction. Negative velocity corresponds to left.
	motor_direction = (motor_velocity < 0) ? LEFT : RIGHT;
     4ca:	89 2f       	mov	r24, r25
     4cc:	80 95       	com	r24
	// Speed is in absolute value. Make sure it is not greater than 100.
	uint8_t motor_speed = abs(motor_velocity);
	motor_speed = (motor_speed > 100) ? 100 : motor_speed;
	
	// Set direction and speed of motor.
	motor_set_direction(motor_direction);
     4ce:	88 1f       	adc	r24, r24
     4d0:	88 27       	eor	r24, r24
     4d2:	88 1f       	adc	r24, r24
     4d4:	df df       	rcall	.-66     	; 0x494 <motor_set_direction>
	// Find the motor direction. Negative velocity corresponds to left.
	motor_direction = (motor_velocity < 0) ? LEFT : RIGHT;
	
	// Speed is in absolute value. Make sure it is not greater than 100.
	uint8_t motor_speed = abs(motor_velocity);
	motor_speed = (motor_speed > 100) ? 100 : motor_speed;
     4d6:	6c 2f       	mov	r22, r28
     4d8:	c5 36       	cpi	r28, 0x65	; 101
     4da:	08 f0       	brcs	.+2      	; 0x4de <motor_set_velocity+0x26>
     4dc:	64 e6       	ldi	r22, 0x64	; 100
	
	// Set direction and speed of motor.
	motor_set_direction(motor_direction);
	motor_set_speed(motor_speed * MOTOR_GAIN);
     4de:	70 e0       	ldi	r23, 0x00	; 0
     4e0:	80 e0       	ldi	r24, 0x00	; 0
     4e2:	90 e0       	ldi	r25, 0x00	; 0
     4e4:	c9 d3       	rcall	.+1938   	; 0xc78 <__floatsisf>
     4e6:	23 e3       	ldi	r18, 0x33	; 51
     4e8:	33 e3       	ldi	r19, 0x33	; 51
     4ea:	43 e3       	ldi	r20, 0x33	; 51
     4ec:	5f e3       	ldi	r21, 0x3F	; 63
     4ee:	78 d4       	rcall	.+2288   	; 0xde0 <__mulsf3>
     4f0:	20 e0       	ldi	r18, 0x00	; 0
     4f2:	30 e0       	ldi	r19, 0x00	; 0
     4f4:	4f e7       	ldi	r20, 0x7F	; 127
     4f6:	53 e4       	ldi	r21, 0x43	; 67
     4f8:	73 d4       	rcall	.+2278   	; 0xde0 <__mulsf3>
     4fa:	20 e0       	ldi	r18, 0x00	; 0
     4fc:	30 e0       	ldi	r19, 0x00	; 0
     4fe:	48 ec       	ldi	r20, 0xC8	; 200
     500:	52 e4       	ldi	r21, 0x42	; 66
     502:	1f d3       	rcall	.+1598   	; 0xb42 <__divsf3>
     504:	8b d3       	rcall	.+1814   	; 0xc1c <__fixunssfsi>
     506:	86 2f       	mov	r24, r22
     508:	d3 df       	rcall	.-90     	; 0x4b0 <motor_set_speed>
}
     50a:	df 91       	pop	r29
     50c:	cf 91       	pop	r28
     50e:	08 95       	ret

00000510 <motor_read_position>:

/*------------------------------------------*/
/*				READ FROM ENCODER			*/


int16_t motor_read_position(void) { 
     510:	cf 93       	push	r28
     512:	df 93       	push	r29
	//read from the encoder as described in "Motorbox User Guide" page 5
	clear_bit(MJ1, OE);
     514:	e2 e0       	ldi	r30, 0x02	; 2
     516:	f1 e0       	ldi	r31, 0x01	; 1
     518:	80 81       	ld	r24, Z
     51a:	8f 7d       	andi	r24, 0xDF	; 223
     51c:	80 83       	st	Z, r24
	clear_bit(MJ1, SEL);
     51e:	80 81       	ld	r24, Z
     520:	87 7f       	andi	r24, 0xF7	; 247
     522:	80 83       	st	Z, r24
     524:	8a e6       	ldi	r24, 0x6A	; 106
     526:	8a 95       	dec	r24
     528:	f1 f7       	brne	.-4      	; 0x526 <motor_read_position+0x16>
     52a:	00 c0       	rjmp	.+0      	; 0x52c <motor_read_position+0x1c>
	_delay_us(20);
	uint16_t position = (MJ2 << 8);
     52c:	c0 91 06 01 	lds	r28, 0x0106
     530:	d0 e0       	ldi	r29, 0x00	; 0
     532:	dc 2f       	mov	r29, r28
     534:	cc 27       	eor	r28, r28
	
	set_bit(MJ1, SEL);
     536:	80 81       	ld	r24, Z
     538:	88 60       	ori	r24, 0x08	; 8
     53a:	80 83       	st	Z, r24
     53c:	8a e6       	ldi	r24, 0x6A	; 106
     53e:	8a 95       	dec	r24
     540:	f1 f7       	brne	.-4      	; 0x53e <motor_read_position+0x2e>
     542:	00 c0       	rjmp	.+0      	; 0x544 <motor_read_position+0x34>
	_delay_us(20);
	position += MJ2;
     544:	80 91 06 01 	lds	r24, 0x0106
     548:	c8 0f       	add	r28, r24
     54a:	d1 1d       	adc	r29, r1
	
	clear_bit(MJ1, RST);
     54c:	80 81       	ld	r24, Z
     54e:	8f 7b       	andi	r24, 0xBF	; 191
     550:	80 83       	st	Z, r24
     552:	85 e8       	ldi	r24, 0x85	; 133
     554:	8a 95       	dec	r24
     556:	f1 f7       	brne	.-4      	; 0x554 <motor_read_position+0x44>
     558:	00 00       	nop
	_delay_us(25);
	set_bit(MJ1, RST);
     55a:	80 81       	ld	r24, Z
     55c:	80 64       	ori	r24, 0x40	; 64
     55e:	80 83       	st	Z, r24
	set_bit(MJ1, OE);
     560:	80 81       	ld	r24, Z
     562:	80 62       	ori	r24, 0x20	; 32
     564:	80 83       	st	Z, r24
	printf("Position change: %d\t", position);
     566:	df 93       	push	r29
     568:	cf 93       	push	r28
     56a:	83 ed       	ldi	r24, 0xD3	; 211
     56c:	93 e0       	ldi	r25, 0x03	; 3
     56e:	9f 93       	push	r25
     570:	8f 93       	push	r24
     572:	fd d4       	rcall	.+2554   	; 0xf6e <printf>
	
	return position;
     574:	0f 90       	pop	r0
     576:	0f 90       	pop	r0
     578:	0f 90       	pop	r0
     57a:	0f 90       	pop	r0
}
     57c:	ce 01       	movw	r24, r28
     57e:	df 91       	pop	r29
     580:	cf 91       	pop	r28
     582:	08 95       	ret

00000584 <motor_find_max_speed>:
	
	
}


void motor_find_max_speed(){
     584:	9f 92       	push	r9
     586:	af 92       	push	r10
     588:	bf 92       	push	r11
     58a:	cf 92       	push	r12
     58c:	df 92       	push	r13
     58e:	ef 92       	push	r14
     590:	ff 92       	push	r15
     592:	0f 93       	push	r16
     594:	1f 93       	push	r17
     596:	cf 93       	push	r28
     598:	df 93       	push	r29
     59a:	0a e0       	ldi	r16, 0x0A	; 10
     59c:	10 e0       	ldi	r17, 0x00	; 0
	int direction = 1;
     59e:	c1 e0       	ldi	r28, 0x01	; 1
     5a0:	d0 e0       	ldi	r29, 0x00	; 0
	for (int i = 0; i < 10; i++){
		direction *= -1;
		motor_set_velocity(100*direction);
     5a2:	0f 2e       	mov	r0, r31
     5a4:	f4 e6       	ldi	r31, 0x64	; 100
     5a6:	9f 2e       	mov	r9, r31
     5a8:	f0 2d       	mov	r31, r0


void motor_find_max_speed(){
	int direction = 1;
	for (int i = 0; i < 10; i++){
		direction *= -1;
     5aa:	d1 95       	neg	r29
     5ac:	c1 95       	neg	r28
     5ae:	d1 09       	sbc	r29, r1
		motor_set_velocity(100*direction);
     5b0:	9c 9e       	mul	r9, r28
     5b2:	c0 01       	movw	r24, r0
     5b4:	9d 9e       	mul	r9, r29
     5b6:	90 0d       	add	r25, r0
     5b8:	11 24       	eor	r1, r1
     5ba:	7e df       	rcall	.-260    	; 0x4b8 <motor_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5bc:	2f ef       	ldi	r18, 0xFF	; 255
     5be:	85 ea       	ldi	r24, 0xA5	; 165
     5c0:	9e e0       	ldi	r25, 0x0E	; 14
     5c2:	21 50       	subi	r18, 0x01	; 1
     5c4:	80 40       	sbci	r24, 0x00	; 0
     5c6:	90 40       	sbci	r25, 0x00	; 0
     5c8:	e1 f7       	brne	.-8      	; 0x5c2 <motor_find_max_speed+0x3e>
     5ca:	00 c0       	rjmp	.+0      	; 0x5cc <motor_find_max_speed+0x48>
     5cc:	00 00       	nop
		_delay_ms(300);
		double speed = abs(motor_read_position())/(double)(time_passed());
     5ce:	a0 df       	rcall	.-192    	; 0x510 <motor_read_position>
     5d0:	7c 01       	movw	r14, r24
     5d2:	2d d1       	rcall	.+602    	; 0x82e <time_passed>
     5d4:	5c 01       	movw	r10, r24
     5d6:	b7 01       	movw	r22, r14
     5d8:	ff 20       	and	r15, r15
     5da:	24 f4       	brge	.+8      	; 0x5e4 <motor_find_max_speed+0x60>
     5dc:	66 27       	eor	r22, r22
     5de:	77 27       	eor	r23, r23
     5e0:	6e 19       	sub	r22, r14
     5e2:	7f 09       	sbc	r23, r15
     5e4:	88 27       	eor	r24, r24
     5e6:	77 fd       	sbrc	r23, 7
     5e8:	80 95       	com	r24
     5ea:	98 2f       	mov	r25, r24
     5ec:	45 d3       	rcall	.+1674   	; 0xc78 <__floatsisf>
     5ee:	6b 01       	movw	r12, r22
     5f0:	7c 01       	movw	r14, r24
     5f2:	b5 01       	movw	r22, r10
     5f4:	80 e0       	ldi	r24, 0x00	; 0
     5f6:	90 e0       	ldi	r25, 0x00	; 0
     5f8:	3d d3       	rcall	.+1658   	; 0xc74 <__floatunsisf>
     5fa:	9b 01       	movw	r18, r22
     5fc:	ac 01       	movw	r20, r24
     5fe:	c7 01       	movw	r24, r14
     600:	b6 01       	movw	r22, r12
     602:	9f d2       	rcall	.+1342   	; 0xb42 <__divsf3>
     604:	6b 01       	movw	r12, r22
     606:	7c 01       	movw	r14, r24
		if(speed > max_speed){
     608:	20 91 07 04 	lds	r18, 0x0407
     60c:	30 91 08 04 	lds	r19, 0x0408
     610:	40 91 09 04 	lds	r20, 0x0409
     614:	50 91 0a 04 	lds	r21, 0x040A
     618:	df d3       	rcall	.+1982   	; 0xdd8 <__gesf2>
     61a:	18 16       	cp	r1, r24
     61c:	44 f4       	brge	.+16     	; 0x62e <motor_find_max_speed+0xaa>
			max_speed = speed; 
     61e:	c0 92 07 04 	sts	0x0407, r12
     622:	d0 92 08 04 	sts	0x0408, r13
     626:	e0 92 09 04 	sts	0x0409, r14
     62a:	f0 92 0a 04 	sts	0x040A, r15
     62e:	01 50       	subi	r16, 0x01	; 1
     630:	11 09       	sbc	r17, r1
}


void motor_find_max_speed(){
	int direction = 1;
	for (int i = 0; i < 10; i++){
     632:	01 15       	cp	r16, r1
     634:	11 05       	cpc	r17, r1
     636:	09 f0       	breq	.+2      	; 0x63a <motor_find_max_speed+0xb6>
     638:	b8 cf       	rjmp	.-144    	; 0x5aa <motor_find_max_speed+0x26>
		double speed = abs(motor_read_position())/(double)(time_passed());
		if(speed > max_speed){
			max_speed = speed; 
		}
	}
	motor_set_speed(0);
     63a:	80 e0       	ldi	r24, 0x00	; 0
     63c:	39 df       	rcall	.-398    	; 0x4b0 <motor_set_speed>
	motor_set_direction(LEFT);
     63e:	80 e0       	ldi	r24, 0x00	; 0
     640:	29 df       	rcall	.-430    	; 0x494 <motor_set_direction>
	//_delay_ms(10000);
}
     642:	df 91       	pop	r29
     644:	cf 91       	pop	r28
     646:	1f 91       	pop	r17
     648:	0f 91       	pop	r16
     64a:	ff 90       	pop	r15
     64c:	ef 90       	pop	r14
     64e:	df 90       	pop	r13
     650:	cf 90       	pop	r12
     652:	bf 90       	pop	r11
     654:	af 90       	pop	r10
     656:	9f 90       	pop	r9
     658:	08 95       	ret

0000065a <motor_init>:
void motor_find_max_speed();



void motor_init(void){
	MAX520_init(0b000); 
     65a:	80 e0       	ldi	r24, 0x00	; 0
     65c:	bc de       	rcall	.-648    	; 0x3d6 <MAX520_init>
	//other initialization below
	motor_enable();
     65e:	14 df       	rcall	.-472    	; 0x488 <motor_enable>
	clear_bit(MJ1, OE); //encoder enabled
     660:	e2 e0       	ldi	r30, 0x02	; 2
     662:	f1 e0       	ldi	r31, 0x01	; 1
     664:	80 81       	ld	r24, Z
     666:	8f 7d       	andi	r24, 0xDF	; 223
     668:	80 83       	st	Z, r24
	set_bit(MJ1, RST);
     66a:	80 81       	ld	r24, Z
     66c:	80 64       	ori	r24, 0x40	; 64
     66e:	80 83       	st	Z, r24
	
	motor_set_direction(LEFT);
     670:	80 e0       	ldi	r24, 0x00	; 0
     672:	10 df       	rcall	.-480    	; 0x494 <motor_set_direction>
	motor_set_speed(0);
     674:	80 e0       	ldi	r24, 0x00	; 0
     676:	1c df       	rcall	.-456    	; 0x4b0 <motor_set_speed>
	
	//Set PORTH as output
	DDRH = 0xFF;
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	80 93 01 01 	sts	0x0101, r24
	time_init();
     67e:	cd d0       	rcall	.+410    	; 0x81a <time_init>
	motor_find_max_speed();
     680:	81 cf       	rjmp	.-254    	; 0x584 <motor_find_max_speed>
     682:	08 95       	ret

00000684 <motor_get_velocity>:
	printf("Position change: %d\t", position);
	
	return position;
}

int8_t motor_get_velocity(void){
     684:	cf 93       	push	r28
     686:	df 93       	push	r29
	double velocity = motor_read_position() / time_passed();
     688:	43 df       	rcall	.-378    	; 0x510 <motor_read_position>
     68a:	ec 01       	movw	r28, r24
     68c:	d0 d0       	rcall	.+416    	; 0x82e <time_passed>
     68e:	bc 01       	movw	r22, r24
     690:	ce 01       	movw	r24, r28
     692:	09 d4       	rcall	.+2066   	; 0xea6 <__udivmodhi4>
     694:	80 e0       	ldi	r24, 0x00	; 0
     696:	90 e0       	ldi	r25, 0x00	; 0
     698:	ed d2       	rcall	.+1498   	; 0xc74 <__floatunsisf>
	
	int velocity_percentage = velocity * 100/max_speed ;
     69a:	20 e0       	ldi	r18, 0x00	; 0
     69c:	30 e0       	ldi	r19, 0x00	; 0
     69e:	48 ec       	ldi	r20, 0xC8	; 200
     6a0:	52 e4       	ldi	r21, 0x42	; 66
     6a2:	9e d3       	rcall	.+1852   	; 0xde0 <__mulsf3>
     6a4:	20 91 07 04 	lds	r18, 0x0407
     6a8:	30 91 08 04 	lds	r19, 0x0408
     6ac:	40 91 09 04 	lds	r20, 0x0409
     6b0:	50 91 0a 04 	lds	r21, 0x040A
     6b4:	46 d2       	rcall	.+1164   	; 0xb42 <__divsf3>
     6b6:	ad d2       	rcall	.+1370   	; 0xc12 <__fixsfsi>
     6b8:	c6 2f       	mov	r28, r22
	printf("Velocity_percentage: %d\n", velocity_percentage);
     6ba:	7f 93       	push	r23
     6bc:	6f 93       	push	r22
     6be:	28 ee       	ldi	r18, 0xE8	; 232
     6c0:	33 e0       	ldi	r19, 0x03	; 3
     6c2:	3f 93       	push	r19
     6c4:	2f 93       	push	r18
     6c6:	53 d4       	rcall	.+2214   	; 0xf6e <printf>
	return velocity_percentage;
     6c8:	0f 90       	pop	r0
     6ca:	0f 90       	pop	r0
     6cc:	0f 90       	pop	r0
     6ce:	0f 90       	pop	r0
}
     6d0:	8c 2f       	mov	r24, r28
     6d2:	df 91       	pop	r29
     6d4:	cf 91       	pop	r28
     6d6:	08 95       	ret

000006d8 <servo_init>:
#define WIDTH_MIDPOINT (MAX_WIDTH + MIN_WIDTH) / 2
#define WIDTH_RADIUS   (MAX_WIDTH - MIN_WIDTH) / 2


void servo_init(void){
	PWM_init();
     6d8:	67 d0       	rcall	.+206    	; 0x7a8 <PWM_init>
	PWM_set_width(WIDTH_MIDPOINT);
     6da:	60 e0       	ldi	r22, 0x00	; 0
     6dc:	70 e0       	ldi	r23, 0x00	; 0
     6de:	80 ec       	ldi	r24, 0xC0	; 192
     6e0:	9f e3       	ldi	r25, 0x3F	; 63
     6e2:	86 c0       	rjmp	.+268    	; 0x7f0 <PWM_set_width>
     6e4:	08 95       	ret

000006e6 <servo_set>:
}

void servo_set(int8_t x){
     6e6:	cf 92       	push	r12
     6e8:	df 92       	push	r13
     6ea:	ef 92       	push	r14
     6ec:	ff 92       	push	r15
	// Calculate the width for the PWM.
	float width = WIDTH_MIDPOINT + x * WIDTH_RADIUS / 100.0;
     6ee:	68 2f       	mov	r22, r24
     6f0:	77 27       	eor	r23, r23
     6f2:	67 fd       	sbrc	r22, 7
     6f4:	70 95       	com	r23
     6f6:	87 2f       	mov	r24, r23
     6f8:	97 2f       	mov	r25, r23
     6fa:	be d2       	rcall	.+1404   	; 0xc78 <__floatsisf>
     6fc:	20 e0       	ldi	r18, 0x00	; 0
     6fe:	30 e0       	ldi	r19, 0x00	; 0
     700:	40 e0       	ldi	r20, 0x00	; 0
     702:	5f e3       	ldi	r21, 0x3F	; 63
     704:	6d d3       	rcall	.+1754   	; 0xde0 <__mulsf3>
     706:	20 e0       	ldi	r18, 0x00	; 0
     708:	30 e0       	ldi	r19, 0x00	; 0
     70a:	48 ec       	ldi	r20, 0xC8	; 200
     70c:	52 e4       	ldi	r21, 0x42	; 66
     70e:	19 d2       	rcall	.+1074   	; 0xb42 <__divsf3>
     710:	20 e0       	ldi	r18, 0x00	; 0
     712:	30 e0       	ldi	r19, 0x00	; 0
     714:	40 ec       	ldi	r20, 0xC0	; 192
     716:	5f e3       	ldi	r21, 0x3F	; 63
     718:	ac d1       	rcall	.+856    	; 0xa72 <__addsf3>
     71a:	6b 01       	movw	r12, r22
     71c:	7c 01       	movw	r14, r24
	
	// Make sure width is within range.
	if      (width < MIN_WIDTH) width = MIN_WIDTH;
     71e:	20 e0       	ldi	r18, 0x00	; 0
     720:	30 e0       	ldi	r19, 0x00	; 0
     722:	40 e8       	ldi	r20, 0x80	; 128
     724:	5f e3       	ldi	r21, 0x3F	; 63
     726:	09 d2       	rcall	.+1042   	; 0xb3a <__cmpsf2>
     728:	88 23       	and	r24, r24
     72a:	54 f0       	brlt	.+20     	; 0x740 <servo_set+0x5a>
	else if (width > MAX_WIDTH) width = MAX_WIDTH;
     72c:	20 e0       	ldi	r18, 0x00	; 0
     72e:	30 e0       	ldi	r19, 0x00	; 0
     730:	40 e0       	ldi	r20, 0x00	; 0
     732:	50 e4       	ldi	r21, 0x40	; 64
     734:	c7 01       	movw	r24, r14
     736:	b6 01       	movw	r22, r12
     738:	4f d3       	rcall	.+1694   	; 0xdd8 <__gesf2>
     73a:	18 16       	cp	r1, r24
     73c:	54 f0       	brlt	.+20     	; 0x752 <servo_set+0x6c>
     73e:	0e c0       	rjmp	.+28     	; 0x75c <servo_set+0x76>
void servo_set(int8_t x){
	// Calculate the width for the PWM.
	float width = WIDTH_MIDPOINT + x * WIDTH_RADIUS / 100.0;
	
	// Make sure width is within range.
	if      (width < MIN_WIDTH) width = MIN_WIDTH;
     740:	0f 2e       	mov	r0, r31
     742:	c1 2c       	mov	r12, r1
     744:	d1 2c       	mov	r13, r1
     746:	f0 e8       	ldi	r31, 0x80	; 128
     748:	ef 2e       	mov	r14, r31
     74a:	ff e3       	ldi	r31, 0x3F	; 63
     74c:	ff 2e       	mov	r15, r31
     74e:	f0 2d       	mov	r31, r0
     750:	05 c0       	rjmp	.+10     	; 0x75c <servo_set+0x76>
	else if (width > MAX_WIDTH) width = MAX_WIDTH;
     752:	c1 2c       	mov	r12, r1
     754:	d1 2c       	mov	r13, r1
     756:	76 01       	movw	r14, r12
     758:	68 94       	set
     75a:	f6 f8       	bld	r15, 6
	
	PWM_set_width(width);
     75c:	c7 01       	movw	r24, r14
     75e:	b6 01       	movw	r22, r12
     760:	47 d0       	rcall	.+142    	; 0x7f0 <PWM_set_width>
     762:	ff 90       	pop	r15
     764:	ef 90       	pop	r14
     766:	df 90       	pop	r13
     768:	cf 90       	pop	r12
     76a:	08 95       	ret

0000076c <SPI_init>:

void SPI_test(void) {
	SPI_send(0x00);
	uint8_t spi_read_result = SPI_read();
	
	printf("SPI_TEST: %x\n\n", spi_read_result);
     76c:	22 9a       	sbi	0x04, 2	; 4
     76e:	21 9a       	sbi	0x04, 1	; 4
     770:	27 9a       	sbi	0x04, 7	; 4
     772:	20 9a       	sbi	0x04, 0	; 4
     774:	8c b5       	in	r24, 0x2c	; 44
     776:	80 61       	ori	r24, 0x10	; 16
     778:	8c bd       	out	0x2c, r24	; 44
     77a:	8c b5       	in	r24, 0x2c	; 44
     77c:	81 60       	ori	r24, 0x01	; 1
     77e:	8c bd       	out	0x2c, r24	; 44
     780:	8c b5       	in	r24, 0x2c	; 44
     782:	80 64       	ori	r24, 0x40	; 64
     784:	8c bd       	out	0x2c, r24	; 44
     786:	08 95       	ret

00000788 <SPI_send>:
     788:	8e bd       	out	0x2e, r24	; 46
     78a:	0d b4       	in	r0, 0x2d	; 45
     78c:	07 fe       	sbrs	r0, 7
     78e:	fd cf       	rjmp	.-6      	; 0x78a <SPI_send+0x2>
     790:	08 95       	ret

00000792 <SPI_read>:
     792:	80 e0       	ldi	r24, 0x00	; 0
     794:	f9 df       	rcall	.-14     	; 0x788 <SPI_send>
     796:	0d b4       	in	r0, 0x2d	; 45
     798:	07 fe       	sbrs	r0, 7
     79a:	fd cf       	rjmp	.-6      	; 0x796 <SPI_read+0x4>
     79c:	8e b5       	in	r24, 0x2e	; 46
     79e:	08 95       	ret

000007a0 <SPI_select>:
	
}

void SPI_select(void){
	clear_bit(PORTB, SS);
     7a0:	2f 98       	cbi	0x05, 7	; 5
     7a2:	08 95       	ret

000007a4 <SPI_deselect>:
}

void SPI_deselect(void){
	set_bit(PORTB, SS);
     7a4:	2f 9a       	sbi	0x05, 7	; 5
     7a6:	08 95       	ret

000007a8 <PWM_init>:

void PWM_init(void){
	//if clk_io = 1 / F_CPU: prescalar = 8, TOP = 39 999

	//select source of clock signal and set prescaler = 8
	clear_bit(TCCR1B, CS12);
     7a8:	e1 e8       	ldi	r30, 0x81	; 129
     7aa:	f0 e0       	ldi	r31, 0x00	; 0
     7ac:	80 81       	ld	r24, Z
     7ae:	8b 7f       	andi	r24, 0xFB	; 251
     7b0:	80 83       	st	Z, r24
	set_bit(TCCR1B, CS11);
     7b2:	80 81       	ld	r24, Z
     7b4:	82 60       	ori	r24, 0x02	; 2
     7b6:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     7b8:	80 81       	ld	r24, Z
     7ba:	8e 7f       	andi	r24, 0xFE	; 254
     7bc:	80 83       	st	Z, r24
	
	
	//fast PWM (16 bit, TOP in ICR1) page 145 (mode 14 table 17-2)
	set_bit(TCCR1B, WGM13);
     7be:	80 81       	ld	r24, Z
     7c0:	80 61       	ori	r24, 0x10	; 16
     7c2:	80 83       	st	Z, r24
	set_bit(TCCR1B, WGM12);
     7c4:	80 81       	ld	r24, Z
     7c6:	88 60       	ori	r24, 0x08	; 8
     7c8:	80 83       	st	Z, r24
	set_bit(TCCR1A, WGM11);
     7ca:	e0 e8       	ldi	r30, 0x80	; 128
     7cc:	f0 e0       	ldi	r31, 0x00	; 0
     7ce:	80 81       	ld	r24, Z
     7d0:	82 60       	ori	r24, 0x02	; 2
     7d2:	80 83       	st	Z, r24
	clear_bit(TCCR1A, WGM10);
     7d4:	80 81       	ld	r24, Z
     7d6:	8e 7f       	andi	r24, 0xFE	; 254
     7d8:	80 83       	st	Z, r24
	
	//set TOP so that we have a period of 20 ms
	ICR1 = F_CPU/PRESCALER*PERIOD_MS/1000 - 1; 
     7da:	8f e3       	ldi	r24, 0x3F	; 63
     7dc:	9c e9       	ldi	r25, 0x9C	; 156
     7de:	90 93 87 00 	sts	0x0087, r25
     7e2:	80 93 86 00 	sts	0x0086, r24
	
	//compare output mode (Normal mode)
	set_bit(TCCR1A, COM1A1);
     7e6:	80 81       	ld	r24, Z
     7e8:	80 68       	ori	r24, 0x80	; 128
     7ea:	80 83       	st	Z, r24
	
	//set output pin PB5(OC1A: output clock 1 A)
	set_bit(DDRB, DDB5);
     7ec:	25 9a       	sbi	0x04, 5	; 4
     7ee:	08 95       	ret

000007f0 <PWM_set_width>:

	//compares TCTn and OCRnx - cleared when match -> TCTn = BOTTOM
}

void PWM_set_width(float on_time_ms){
	OCR1A = F_CPU/PRESCALER*on_time_ms/1000-1; 
     7f0:	20 e0       	ldi	r18, 0x00	; 0
     7f2:	34 e2       	ldi	r19, 0x24	; 36
     7f4:	44 ef       	ldi	r20, 0xF4	; 244
     7f6:	59 e4       	ldi	r21, 0x49	; 73
     7f8:	f3 d2       	rcall	.+1510   	; 0xde0 <__mulsf3>
     7fa:	20 e0       	ldi	r18, 0x00	; 0
     7fc:	30 e0       	ldi	r19, 0x00	; 0
     7fe:	4a e7       	ldi	r20, 0x7A	; 122
     800:	54 e4       	ldi	r21, 0x44	; 68
     802:	9f d1       	rcall	.+830    	; 0xb42 <__divsf3>
     804:	20 e0       	ldi	r18, 0x00	; 0
     806:	30 e0       	ldi	r19, 0x00	; 0
     808:	40 e8       	ldi	r20, 0x80	; 128
     80a:	5f e3       	ldi	r21, 0x3F	; 63
     80c:	31 d1       	rcall	.+610    	; 0xa70 <__subsf3>
     80e:	06 d2       	rcall	.+1036   	; 0xc1c <__fixunssfsi>
     810:	70 93 89 00 	sts	0x0089, r23
     814:	60 93 88 00 	sts	0x0088, r22
     818:	08 95       	ret

0000081a <time_init>:
	
}

//setter time started til current time
void time_reset(void) {
	TCNT3 = 0;
     81a:	e1 e9       	ldi	r30, 0x91	; 145
     81c:	f0 e0       	ldi	r31, 0x00	; 0
     81e:	80 81       	ld	r24, Z
     820:	81 60       	ori	r24, 0x01	; 1
     822:	80 83       	st	Z, r24
     824:	10 92 95 00 	sts	0x0095, r1
     828:	10 92 94 00 	sts	0x0094, r1
     82c:	08 95       	ret

0000082e <time_passed>:
}

uint16_t time_passed(void){
	uint16_t time_passed = TCNT3;
     82e:	e4 e9       	ldi	r30, 0x94	; 148
     830:	f0 e0       	ldi	r31, 0x00	; 0
     832:	80 81       	ld	r24, Z
     834:	91 81       	ldd	r25, Z+1	; 0x01
	
}

//setter time started til current time
void time_reset(void) {
	TCNT3 = 0;
     836:	11 82       	std	Z+1, r1	; 0x01
     838:	10 82       	st	Z, r1
uint16_t time_passed(void){
	uint16_t time_passed = TCNT3;
	time_reset();
	return time_passed;
	
}
     83a:	08 95       	ret

0000083c <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     83c:	8c e0       	ldi	r24, 0x0C	; 12
     83e:	80 93 b8 00 	sts	0x00B8, r24
     842:	8f ef       	ldi	r24, 0xFF	; 255
     844:	80 93 bb 00 	sts	0x00BB, r24
     848:	84 e0       	ldi	r24, 0x04	; 4
     84a:	80 93 bc 00 	sts	0x00BC, r24
     84e:	08 95       	ret

00000850 <TWI_Start_Transceiver_With_Data>:
     850:	ec eb       	ldi	r30, 0xBC	; 188
     852:	f0 e0       	ldi	r31, 0x00	; 0
     854:	20 81       	ld	r18, Z
     856:	20 fd       	sbrc	r18, 0
     858:	fd cf       	rjmp	.-6      	; 0x854 <TWI_Start_Transceiver_With_Data+0x4>
     85a:	60 93 0d 04 	sts	0x040D, r22
     85e:	fc 01       	movw	r30, r24
     860:	20 81       	ld	r18, Z
     862:	20 93 0e 04 	sts	0x040E, r18
     866:	20 fd       	sbrc	r18, 0
     868:	0c c0       	rjmp	.+24     	; 0x882 <TWI_Start_Transceiver_With_Data+0x32>
     86a:	62 30       	cpi	r22, 0x02	; 2
     86c:	50 f0       	brcs	.+20     	; 0x882 <TWI_Start_Transceiver_With_Data+0x32>
     86e:	dc 01       	movw	r26, r24
     870:	11 96       	adiw	r26, 0x01	; 1
     872:	ef e0       	ldi	r30, 0x0F	; 15
     874:	f4 e0       	ldi	r31, 0x04	; 4
     876:	81 e0       	ldi	r24, 0x01	; 1
     878:	9d 91       	ld	r25, X+
     87a:	91 93       	st	Z+, r25
     87c:	8f 5f       	subi	r24, 0xFF	; 255
     87e:	86 13       	cpse	r24, r22
     880:	fb cf       	rjmp	.-10     	; 0x878 <TWI_Start_Transceiver_With_Data+0x28>
     882:	10 92 0c 04 	sts	0x040C, r1
     886:	88 ef       	ldi	r24, 0xF8	; 248
     888:	80 93 06 02 	sts	0x0206, r24
     88c:	85 ea       	ldi	r24, 0xA5	; 165
     88e:	80 93 bc 00 	sts	0x00BC, r24
     892:	08 95       	ret

00000894 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     894:	1f 92       	push	r1
     896:	0f 92       	push	r0
     898:	0f b6       	in	r0, 0x3f	; 63
     89a:	0f 92       	push	r0
     89c:	11 24       	eor	r1, r1
     89e:	0b b6       	in	r0, 0x3b	; 59
     8a0:	0f 92       	push	r0
     8a2:	2f 93       	push	r18
     8a4:	3f 93       	push	r19
     8a6:	8f 93       	push	r24
     8a8:	9f 93       	push	r25
     8aa:	af 93       	push	r26
     8ac:	bf 93       	push	r27
     8ae:	ef 93       	push	r30
     8b0:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     8b2:	80 91 b9 00 	lds	r24, 0x00B9
     8b6:	90 e0       	ldi	r25, 0x00	; 0
     8b8:	fc 01       	movw	r30, r24
     8ba:	38 97       	sbiw	r30, 0x08	; 8
     8bc:	e1 35       	cpi	r30, 0x51	; 81
     8be:	f1 05       	cpc	r31, r1
     8c0:	08 f0       	brcs	.+2      	; 0x8c4 <__vector_39+0x30>
     8c2:	55 c0       	rjmp	.+170    	; 0x96e <__vector_39+0xda>
     8c4:	ee 58       	subi	r30, 0x8E	; 142
     8c6:	ff 4f       	sbci	r31, 0xFF	; 255
     8c8:	02 c3       	rjmp	.+1540   	; 0xece <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     8ca:	10 92 0b 04 	sts	0x040B, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     8ce:	e0 91 0b 04 	lds	r30, 0x040B
     8d2:	80 91 0d 04 	lds	r24, 0x040D
     8d6:	e8 17       	cp	r30, r24
     8d8:	70 f4       	brcc	.+28     	; 0x8f6 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     8da:	81 e0       	ldi	r24, 0x01	; 1
     8dc:	8e 0f       	add	r24, r30
     8de:	80 93 0b 04 	sts	0x040B, r24
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	e2 5f       	subi	r30, 0xF2	; 242
     8e6:	fb 4f       	sbci	r31, 0xFB	; 251
     8e8:	80 81       	ld	r24, Z
     8ea:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8ee:	85 e8       	ldi	r24, 0x85	; 133
     8f0:	80 93 bc 00 	sts	0x00BC, r24
     8f4:	43 c0       	rjmp	.+134    	; 0x97c <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     8f6:	80 91 0c 04 	lds	r24, 0x040C
     8fa:	81 60       	ori	r24, 0x01	; 1
     8fc:	80 93 0c 04 	sts	0x040C, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     900:	84 e9       	ldi	r24, 0x94	; 148
     902:	80 93 bc 00 	sts	0x00BC, r24
     906:	3a c0       	rjmp	.+116    	; 0x97c <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     908:	e0 91 0b 04 	lds	r30, 0x040B
     90c:	81 e0       	ldi	r24, 0x01	; 1
     90e:	8e 0f       	add	r24, r30
     910:	80 93 0b 04 	sts	0x040B, r24
     914:	80 91 bb 00 	lds	r24, 0x00BB
     918:	f0 e0       	ldi	r31, 0x00	; 0
     91a:	e2 5f       	subi	r30, 0xF2	; 242
     91c:	fb 4f       	sbci	r31, 0xFB	; 251
     91e:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     920:	20 91 0b 04 	lds	r18, 0x040B
     924:	30 e0       	ldi	r19, 0x00	; 0
     926:	80 91 0d 04 	lds	r24, 0x040D
     92a:	90 e0       	ldi	r25, 0x00	; 0
     92c:	01 97       	sbiw	r24, 0x01	; 1
     92e:	28 17       	cp	r18, r24
     930:	39 07       	cpc	r19, r25
     932:	24 f4       	brge	.+8      	; 0x93c <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     934:	85 ec       	ldi	r24, 0xC5	; 197
     936:	80 93 bc 00 	sts	0x00BC, r24
     93a:	20 c0       	rjmp	.+64     	; 0x97c <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     93c:	85 e8       	ldi	r24, 0x85	; 133
     93e:	80 93 bc 00 	sts	0x00BC, r24
     942:	1c c0       	rjmp	.+56     	; 0x97c <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     944:	80 91 bb 00 	lds	r24, 0x00BB
     948:	e0 91 0b 04 	lds	r30, 0x040B
     94c:	f0 e0       	ldi	r31, 0x00	; 0
     94e:	e2 5f       	subi	r30, 0xF2	; 242
     950:	fb 4f       	sbci	r31, 0xFB	; 251
     952:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     954:	80 91 0c 04 	lds	r24, 0x040C
     958:	81 60       	ori	r24, 0x01	; 1
     95a:	80 93 0c 04 	sts	0x040C, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     95e:	84 e9       	ldi	r24, 0x94	; 148
     960:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     964:	0b c0       	rjmp	.+22     	; 0x97c <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     966:	85 ea       	ldi	r24, 0xA5	; 165
     968:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     96c:	07 c0       	rjmp	.+14     	; 0x97c <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     96e:	80 91 b9 00 	lds	r24, 0x00B9
     972:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     976:	84 e0       	ldi	r24, 0x04	; 4
     978:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     97c:	ff 91       	pop	r31
     97e:	ef 91       	pop	r30
     980:	bf 91       	pop	r27
     982:	af 91       	pop	r26
     984:	9f 91       	pop	r25
     986:	8f 91       	pop	r24
     988:	3f 91       	pop	r19
     98a:	2f 91       	pop	r18
     98c:	0f 90       	pop	r0
     98e:	0b be       	out	0x3b, r0	; 59
     990:	0f 90       	pop	r0
     992:	0f be       	out	0x3f, r0	; 63
     994:	0f 90       	pop	r0
     996:	1f 90       	pop	r1
     998:	18 95       	reti

0000099a <usart_transmit_to_computer>:
}


void usart_transmit_to_computer(unsigned int data) {
	/* Wait for empty transmit buffer */
	while (!(UCSR0A & (1<<UDRE0)))
     99a:	e0 ec       	ldi	r30, 0xC0	; 192
     99c:	f0 e0       	ldi	r31, 0x00	; 0
     99e:	90 81       	ld	r25, Z
     9a0:	95 ff       	sbrs	r25, 5
     9a2:	fd cf       	rjmp	.-6      	; 0x99e <usart_transmit_to_computer+0x4>
	;
	/* Put data into buffer (sends the data) */
	UDR0 = data;
     9a4:	80 93 c6 00 	sts	0x00C6, r24
     9a8:	08 95       	ret

000009aa <usart_receive_from_computer>:
}


uint8_t usart_receive_from_computer(void) {
	/* Wait for data to be received */
	while (!(UCSR0A & (1<<RXC0)))
     9aa:	e0 ec       	ldi	r30, 0xC0	; 192
     9ac:	f0 e0       	ldi	r31, 0x00	; 0
     9ae:	80 81       	ld	r24, Z
     9b0:	88 23       	and	r24, r24
     9b2:	ec f7       	brge	.-6      	; 0x9ae <usart_receive_from_computer+0x4>
	;
	
	/* Get and return data from buffer */
	return UDR0;
     9b4:	80 91 c6 00 	lds	r24, 0x00C6
}
     9b8:	08 95       	ret

000009ba <usart_init>:
#include <stdio.h>


void usart_init(unsigned int ubbr) {
	/* Set baud rate */
	UBRR0H = (unsigned char)(ubbr>>8);
     9ba:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)(ubbr);
     9be:	80 93 c4 00 	sts	0x00C4, r24
	
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0) | (1<<TXEN0);
     9c2:	88 e1       	ldi	r24, 0x18	; 24
     9c4:	80 93 c1 00 	sts	0x00C1, r24
	
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1<<USBS0) | (3<<UCSZ00);
     9c8:	8e e0       	ldi	r24, 0x0E	; 14
     9ca:	80 93 c2 00 	sts	0x00C2, r24
	
	
	/* Enable printf-thing */
	fdevopen(usart_transmit_to_computer, usart_receive_from_computer);
     9ce:	65 ed       	ldi	r22, 0xD5	; 213
     9d0:	74 e0       	ldi	r23, 0x04	; 4
     9d2:	8d ec       	ldi	r24, 0xCD	; 205
     9d4:	94 e0       	ldi	r25, 0x04	; 4
     9d6:	81 c2       	rjmp	.+1282   	; 0xeda <fdevopen>
     9d8:	08 95       	ret

000009da <initialize>:
	while(1){
		
		CAN_data_receive(&received_message);
		if(received_message.length){
			printf("\n\nRECEIVED:\n\nlength: %d\nid: %d\n", received_message.length, received_message.id);
			for (uint8_t byte = 0; byte < received_message.length;byte++){
     9da:	f8 94       	cli
     9dc:	87 e6       	ldi	r24, 0x67	; 103
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	ec df       	rcall	.-40     	; 0x9ba <usart_init>
     9e2:	4b dc       	rcall	.-1898   	; 0x27a <CAN_init>
     9e4:	79 de       	rcall	.-782    	; 0x6d8 <servo_init>
     9e6:	f5 dc       	rcall	.-1558   	; 0x3d2 <IR_init>
     9e8:	38 de       	rcall	.-912    	; 0x65a <motor_init>
     9ea:	78 94       	sei
     9ec:	08 95       	ret

000009ee <receive_joystick_pos>:
			}
		}
	}
}

can_message receive_joystick_pos(void){
     9ee:	0f 93       	push	r16
     9f0:	1f 93       	push	r17
     9f2:	cf 93       	push	r28
     9f4:	df 93       	push	r29
     9f6:	cd b7       	in	r28, 0x3d	; 61
     9f8:	de b7       	in	r29, 0x3e	; 62
     9fa:	2b 97       	sbiw	r28, 0x0b	; 11
     9fc:	0f b6       	in	r0, 0x3f	; 63
     9fe:	f8 94       	cli
     a00:	de bf       	out	0x3e, r29	; 62
     a02:	0f be       	out	0x3f, r0	; 63
     a04:	cd bf       	out	0x3d, r28	; 61
     a06:	8c 01       	movw	r16, r24
	can_message msg;
	msg.length = 0;
     a08:	1b 82       	std	Y+3, r1	; 0x03
	
	while (!msg.length) {
		CAN_data_receive(&msg);
     a0a:	ce 01       	movw	r24, r28
     a0c:	01 96       	adiw	r24, 0x01	; 1
     a0e:	74 dc       	rcall	.-1816   	; 0x2f8 <CAN_data_receive>

can_message receive_joystick_pos(void){
	can_message msg;
	msg.length = 0;
	
	while (!msg.length) {
     a10:	8b 81       	ldd	r24, Y+3	; 0x03
     a12:	88 23       	and	r24, r24
     a14:	d1 f3       	breq	.-12     	; 0xa0a <receive_joystick_pos+0x1c>
		CAN_data_receive(&msg);
	}
	
	return msg;	
     a16:	8b e0       	ldi	r24, 0x0B	; 11
     a18:	fe 01       	movw	r30, r28
     a1a:	31 96       	adiw	r30, 0x01	; 1
     a1c:	d8 01       	movw	r26, r16
     a1e:	01 90       	ld	r0, Z+
     a20:	0d 92       	st	X+, r0
     a22:	8a 95       	dec	r24
     a24:	e1 f7       	brne	.-8      	; 0xa1e <receive_joystick_pos+0x30>
}
     a26:	c8 01       	movw	r24, r16
     a28:	2b 96       	adiw	r28, 0x0b	; 11
     a2a:	0f b6       	in	r0, 0x3f	; 63
     a2c:	f8 94       	cli
     a2e:	de bf       	out	0x3e, r29	; 62
     a30:	0f be       	out	0x3f, r0	; 63
     a32:	cd bf       	out	0x3d, r28	; 61
     a34:	df 91       	pop	r29
     a36:	cf 91       	pop	r28
     a38:	1f 91       	pop	r17
     a3a:	0f 91       	pop	r16
     a3c:	08 95       	ret

00000a3e <test_servo_and_ir>:

void test_servo_and_ir(void){
     a3e:	cf 93       	push	r28
     a40:	df 93       	push	r29
     a42:	cd b7       	in	r28, 0x3d	; 61
     a44:	de b7       	in	r29, 0x3e	; 62
     a46:	2b 97       	sbiw	r28, 0x0b	; 11
     a48:	0f b6       	in	r0, 0x3f	; 63
     a4a:	f8 94       	cli
     a4c:	de bf       	out	0x3e, r29	; 62
     a4e:	0f be       	out	0x3f, r0	; 63
     a50:	cd bf       	out	0x3d, r28	; 61
	can_message message;
	int8_t x = 0;
	//int8_t y = 0;
		
	while(1){
		message = receive_joystick_pos();
     a52:	ce 01       	movw	r24, r28
     a54:	01 96       	adiw	r24, 0x01	; 1
     a56:	cb df       	rcall	.-106    	; 0x9ee <receive_joystick_pos>
		x = message.data[0];
     a58:	1c 81       	ldd	r17, Y+4	; 0x04
		//y = message.data[1];
		//printf("[NODE2][main] x = %d\n", x);
		servo_set(x);
     a5a:	81 2f       	mov	r24, r17
     a5c:	44 de       	rcall	.-888    	; 0x6e6 <servo_set>
		motor_set_velocity(x);
     a5e:	81 2f       	mov	r24, r17
     a60:	99 27       	eor	r25, r25
     a62:	87 fd       	sbrc	r24, 7
     a64:	90 95       	com	r25
     a66:	28 dd       	rcall	.-1456   	; 0x4b8 <motor_set_velocity>
		motor_get_velocity();
     a68:	0d de       	rcall	.-998    	; 0x684 <motor_get_velocity>
     a6a:	f3 cf       	rjmp	.-26     	; 0xa52 <test_servo_and_ir+0x14>

00000a6c <main>:
		//}
	}
}

int main(void){
	initialize();
     a6c:	b6 df       	rcall	.-148    	; 0x9da <initialize>
	//while(1){
		//printf("CANCTRL: 0x%02x\n", MCP2515_read(MCP_CANCTRL));
		//printf("Usart funker.\n");
	//}
	
	test_servo_and_ir();
     a6e:	e7 df       	rcall	.-50     	; 0xa3e <test_servo_and_ir>

00000a70 <__subsf3>:
     a70:	50 58       	subi	r21, 0x80	; 128

00000a72 <__addsf3>:
     a72:	bb 27       	eor	r27, r27
     a74:	aa 27       	eor	r26, r26
     a76:	0e d0       	rcall	.+28     	; 0xa94 <__addsf3x>
     a78:	75 c1       	rjmp	.+746    	; 0xd64 <__fp_round>
     a7a:	66 d1       	rcall	.+716    	; 0xd48 <__fp_pscA>
     a7c:	30 f0       	brcs	.+12     	; 0xa8a <__addsf3+0x18>
     a7e:	6b d1       	rcall	.+726    	; 0xd56 <__fp_pscB>
     a80:	20 f0       	brcs	.+8      	; 0xa8a <__addsf3+0x18>
     a82:	31 f4       	brne	.+12     	; 0xa90 <__addsf3+0x1e>
     a84:	9f 3f       	cpi	r25, 0xFF	; 255
     a86:	11 f4       	brne	.+4      	; 0xa8c <__addsf3+0x1a>
     a88:	1e f4       	brtc	.+6      	; 0xa90 <__addsf3+0x1e>
     a8a:	5b c1       	rjmp	.+694    	; 0xd42 <__fp_nan>
     a8c:	0e f4       	brtc	.+2      	; 0xa90 <__addsf3+0x1e>
     a8e:	e0 95       	com	r30
     a90:	e7 fb       	bst	r30, 7
     a92:	51 c1       	rjmp	.+674    	; 0xd36 <__fp_inf>

00000a94 <__addsf3x>:
     a94:	e9 2f       	mov	r30, r25
     a96:	77 d1       	rcall	.+750    	; 0xd86 <__fp_split3>
     a98:	80 f3       	brcs	.-32     	; 0xa7a <__addsf3+0x8>
     a9a:	ba 17       	cp	r27, r26
     a9c:	62 07       	cpc	r22, r18
     a9e:	73 07       	cpc	r23, r19
     aa0:	84 07       	cpc	r24, r20
     aa2:	95 07       	cpc	r25, r21
     aa4:	18 f0       	brcs	.+6      	; 0xaac <__addsf3x+0x18>
     aa6:	71 f4       	brne	.+28     	; 0xac4 <__addsf3x+0x30>
     aa8:	9e f5       	brtc	.+102    	; 0xb10 <__addsf3x+0x7c>
     aaa:	8f c1       	rjmp	.+798    	; 0xdca <__fp_zero>
     aac:	0e f4       	brtc	.+2      	; 0xab0 <__addsf3x+0x1c>
     aae:	e0 95       	com	r30
     ab0:	0b 2e       	mov	r0, r27
     ab2:	ba 2f       	mov	r27, r26
     ab4:	a0 2d       	mov	r26, r0
     ab6:	0b 01       	movw	r0, r22
     ab8:	b9 01       	movw	r22, r18
     aba:	90 01       	movw	r18, r0
     abc:	0c 01       	movw	r0, r24
     abe:	ca 01       	movw	r24, r20
     ac0:	a0 01       	movw	r20, r0
     ac2:	11 24       	eor	r1, r1
     ac4:	ff 27       	eor	r31, r31
     ac6:	59 1b       	sub	r21, r25
     ac8:	99 f0       	breq	.+38     	; 0xaf0 <__addsf3x+0x5c>
     aca:	59 3f       	cpi	r21, 0xF9	; 249
     acc:	50 f4       	brcc	.+20     	; 0xae2 <__addsf3x+0x4e>
     ace:	50 3e       	cpi	r21, 0xE0	; 224
     ad0:	68 f1       	brcs	.+90     	; 0xb2c <__addsf3x+0x98>
     ad2:	1a 16       	cp	r1, r26
     ad4:	f0 40       	sbci	r31, 0x00	; 0
     ad6:	a2 2f       	mov	r26, r18
     ad8:	23 2f       	mov	r18, r19
     ada:	34 2f       	mov	r19, r20
     adc:	44 27       	eor	r20, r20
     ade:	58 5f       	subi	r21, 0xF8	; 248
     ae0:	f3 cf       	rjmp	.-26     	; 0xac8 <__addsf3x+0x34>
     ae2:	46 95       	lsr	r20
     ae4:	37 95       	ror	r19
     ae6:	27 95       	ror	r18
     ae8:	a7 95       	ror	r26
     aea:	f0 40       	sbci	r31, 0x00	; 0
     aec:	53 95       	inc	r21
     aee:	c9 f7       	brne	.-14     	; 0xae2 <__addsf3x+0x4e>
     af0:	7e f4       	brtc	.+30     	; 0xb10 <__addsf3x+0x7c>
     af2:	1f 16       	cp	r1, r31
     af4:	ba 0b       	sbc	r27, r26
     af6:	62 0b       	sbc	r22, r18
     af8:	73 0b       	sbc	r23, r19
     afa:	84 0b       	sbc	r24, r20
     afc:	ba f0       	brmi	.+46     	; 0xb2c <__addsf3x+0x98>
     afe:	91 50       	subi	r25, 0x01	; 1
     b00:	a1 f0       	breq	.+40     	; 0xb2a <__addsf3x+0x96>
     b02:	ff 0f       	add	r31, r31
     b04:	bb 1f       	adc	r27, r27
     b06:	66 1f       	adc	r22, r22
     b08:	77 1f       	adc	r23, r23
     b0a:	88 1f       	adc	r24, r24
     b0c:	c2 f7       	brpl	.-16     	; 0xafe <__addsf3x+0x6a>
     b0e:	0e c0       	rjmp	.+28     	; 0xb2c <__addsf3x+0x98>
     b10:	ba 0f       	add	r27, r26
     b12:	62 1f       	adc	r22, r18
     b14:	73 1f       	adc	r23, r19
     b16:	84 1f       	adc	r24, r20
     b18:	48 f4       	brcc	.+18     	; 0xb2c <__addsf3x+0x98>
     b1a:	87 95       	ror	r24
     b1c:	77 95       	ror	r23
     b1e:	67 95       	ror	r22
     b20:	b7 95       	ror	r27
     b22:	f7 95       	ror	r31
     b24:	9e 3f       	cpi	r25, 0xFE	; 254
     b26:	08 f0       	brcs	.+2      	; 0xb2a <__addsf3x+0x96>
     b28:	b3 cf       	rjmp	.-154    	; 0xa90 <__addsf3+0x1e>
     b2a:	93 95       	inc	r25
     b2c:	88 0f       	add	r24, r24
     b2e:	08 f0       	brcs	.+2      	; 0xb32 <__addsf3x+0x9e>
     b30:	99 27       	eor	r25, r25
     b32:	ee 0f       	add	r30, r30
     b34:	97 95       	ror	r25
     b36:	87 95       	ror	r24
     b38:	08 95       	ret

00000b3a <__cmpsf2>:
     b3a:	d9 d0       	rcall	.+434    	; 0xcee <__fp_cmp>
     b3c:	08 f4       	brcc	.+2      	; 0xb40 <__cmpsf2+0x6>
     b3e:	81 e0       	ldi	r24, 0x01	; 1
     b40:	08 95       	ret

00000b42 <__divsf3>:
     b42:	0c d0       	rcall	.+24     	; 0xb5c <__divsf3x>
     b44:	0f c1       	rjmp	.+542    	; 0xd64 <__fp_round>
     b46:	07 d1       	rcall	.+526    	; 0xd56 <__fp_pscB>
     b48:	40 f0       	brcs	.+16     	; 0xb5a <__divsf3+0x18>
     b4a:	fe d0       	rcall	.+508    	; 0xd48 <__fp_pscA>
     b4c:	30 f0       	brcs	.+12     	; 0xb5a <__divsf3+0x18>
     b4e:	21 f4       	brne	.+8      	; 0xb58 <__divsf3+0x16>
     b50:	5f 3f       	cpi	r21, 0xFF	; 255
     b52:	19 f0       	breq	.+6      	; 0xb5a <__divsf3+0x18>
     b54:	f0 c0       	rjmp	.+480    	; 0xd36 <__fp_inf>
     b56:	51 11       	cpse	r21, r1
     b58:	39 c1       	rjmp	.+626    	; 0xdcc <__fp_szero>
     b5a:	f3 c0       	rjmp	.+486    	; 0xd42 <__fp_nan>

00000b5c <__divsf3x>:
     b5c:	14 d1       	rcall	.+552    	; 0xd86 <__fp_split3>
     b5e:	98 f3       	brcs	.-26     	; 0xb46 <__divsf3+0x4>

00000b60 <__divsf3_pse>:
     b60:	99 23       	and	r25, r25
     b62:	c9 f3       	breq	.-14     	; 0xb56 <__divsf3+0x14>
     b64:	55 23       	and	r21, r21
     b66:	b1 f3       	breq	.-20     	; 0xb54 <__divsf3+0x12>
     b68:	95 1b       	sub	r25, r21
     b6a:	55 0b       	sbc	r21, r21
     b6c:	bb 27       	eor	r27, r27
     b6e:	aa 27       	eor	r26, r26
     b70:	62 17       	cp	r22, r18
     b72:	73 07       	cpc	r23, r19
     b74:	84 07       	cpc	r24, r20
     b76:	38 f0       	brcs	.+14     	; 0xb86 <__divsf3_pse+0x26>
     b78:	9f 5f       	subi	r25, 0xFF	; 255
     b7a:	5f 4f       	sbci	r21, 0xFF	; 255
     b7c:	22 0f       	add	r18, r18
     b7e:	33 1f       	adc	r19, r19
     b80:	44 1f       	adc	r20, r20
     b82:	aa 1f       	adc	r26, r26
     b84:	a9 f3       	breq	.-22     	; 0xb70 <__divsf3_pse+0x10>
     b86:	33 d0       	rcall	.+102    	; 0xbee <__divsf3_pse+0x8e>
     b88:	0e 2e       	mov	r0, r30
     b8a:	3a f0       	brmi	.+14     	; 0xb9a <__divsf3_pse+0x3a>
     b8c:	e0 e8       	ldi	r30, 0x80	; 128
     b8e:	30 d0       	rcall	.+96     	; 0xbf0 <__divsf3_pse+0x90>
     b90:	91 50       	subi	r25, 0x01	; 1
     b92:	50 40       	sbci	r21, 0x00	; 0
     b94:	e6 95       	lsr	r30
     b96:	00 1c       	adc	r0, r0
     b98:	ca f7       	brpl	.-14     	; 0xb8c <__divsf3_pse+0x2c>
     b9a:	29 d0       	rcall	.+82     	; 0xbee <__divsf3_pse+0x8e>
     b9c:	fe 2f       	mov	r31, r30
     b9e:	27 d0       	rcall	.+78     	; 0xbee <__divsf3_pse+0x8e>
     ba0:	66 0f       	add	r22, r22
     ba2:	77 1f       	adc	r23, r23
     ba4:	88 1f       	adc	r24, r24
     ba6:	bb 1f       	adc	r27, r27
     ba8:	26 17       	cp	r18, r22
     baa:	37 07       	cpc	r19, r23
     bac:	48 07       	cpc	r20, r24
     bae:	ab 07       	cpc	r26, r27
     bb0:	b0 e8       	ldi	r27, 0x80	; 128
     bb2:	09 f0       	breq	.+2      	; 0xbb6 <__divsf3_pse+0x56>
     bb4:	bb 0b       	sbc	r27, r27
     bb6:	80 2d       	mov	r24, r0
     bb8:	bf 01       	movw	r22, r30
     bba:	ff 27       	eor	r31, r31
     bbc:	93 58       	subi	r25, 0x83	; 131
     bbe:	5f 4f       	sbci	r21, 0xFF	; 255
     bc0:	2a f0       	brmi	.+10     	; 0xbcc <__divsf3_pse+0x6c>
     bc2:	9e 3f       	cpi	r25, 0xFE	; 254
     bc4:	51 05       	cpc	r21, r1
     bc6:	68 f0       	brcs	.+26     	; 0xbe2 <__divsf3_pse+0x82>
     bc8:	b6 c0       	rjmp	.+364    	; 0xd36 <__fp_inf>
     bca:	00 c1       	rjmp	.+512    	; 0xdcc <__fp_szero>
     bcc:	5f 3f       	cpi	r21, 0xFF	; 255
     bce:	ec f3       	brlt	.-6      	; 0xbca <__divsf3_pse+0x6a>
     bd0:	98 3e       	cpi	r25, 0xE8	; 232
     bd2:	dc f3       	brlt	.-10     	; 0xbca <__divsf3_pse+0x6a>
     bd4:	86 95       	lsr	r24
     bd6:	77 95       	ror	r23
     bd8:	67 95       	ror	r22
     bda:	b7 95       	ror	r27
     bdc:	f7 95       	ror	r31
     bde:	9f 5f       	subi	r25, 0xFF	; 255
     be0:	c9 f7       	brne	.-14     	; 0xbd4 <__divsf3_pse+0x74>
     be2:	88 0f       	add	r24, r24
     be4:	91 1d       	adc	r25, r1
     be6:	96 95       	lsr	r25
     be8:	87 95       	ror	r24
     bea:	97 f9       	bld	r25, 7
     bec:	08 95       	ret
     bee:	e1 e0       	ldi	r30, 0x01	; 1
     bf0:	66 0f       	add	r22, r22
     bf2:	77 1f       	adc	r23, r23
     bf4:	88 1f       	adc	r24, r24
     bf6:	bb 1f       	adc	r27, r27
     bf8:	62 17       	cp	r22, r18
     bfa:	73 07       	cpc	r23, r19
     bfc:	84 07       	cpc	r24, r20
     bfe:	ba 07       	cpc	r27, r26
     c00:	20 f0       	brcs	.+8      	; 0xc0a <__divsf3_pse+0xaa>
     c02:	62 1b       	sub	r22, r18
     c04:	73 0b       	sbc	r23, r19
     c06:	84 0b       	sbc	r24, r20
     c08:	ba 0b       	sbc	r27, r26
     c0a:	ee 1f       	adc	r30, r30
     c0c:	88 f7       	brcc	.-30     	; 0xbf0 <__divsf3_pse+0x90>
     c0e:	e0 95       	com	r30
     c10:	08 95       	ret

00000c12 <__fixsfsi>:
     c12:	04 d0       	rcall	.+8      	; 0xc1c <__fixunssfsi>
     c14:	68 94       	set
     c16:	b1 11       	cpse	r27, r1
     c18:	d9 c0       	rjmp	.+434    	; 0xdcc <__fp_szero>
     c1a:	08 95       	ret

00000c1c <__fixunssfsi>:
     c1c:	bc d0       	rcall	.+376    	; 0xd96 <__fp_splitA>
     c1e:	88 f0       	brcs	.+34     	; 0xc42 <__fixunssfsi+0x26>
     c20:	9f 57       	subi	r25, 0x7F	; 127
     c22:	90 f0       	brcs	.+36     	; 0xc48 <__fixunssfsi+0x2c>
     c24:	b9 2f       	mov	r27, r25
     c26:	99 27       	eor	r25, r25
     c28:	b7 51       	subi	r27, 0x17	; 23
     c2a:	a0 f0       	brcs	.+40     	; 0xc54 <__fixunssfsi+0x38>
     c2c:	d1 f0       	breq	.+52     	; 0xc62 <__fixunssfsi+0x46>
     c2e:	66 0f       	add	r22, r22
     c30:	77 1f       	adc	r23, r23
     c32:	88 1f       	adc	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	1a f0       	brmi	.+6      	; 0xc3e <__fixunssfsi+0x22>
     c38:	ba 95       	dec	r27
     c3a:	c9 f7       	brne	.-14     	; 0xc2e <__fixunssfsi+0x12>
     c3c:	12 c0       	rjmp	.+36     	; 0xc62 <__fixunssfsi+0x46>
     c3e:	b1 30       	cpi	r27, 0x01	; 1
     c40:	81 f0       	breq	.+32     	; 0xc62 <__fixunssfsi+0x46>
     c42:	c3 d0       	rcall	.+390    	; 0xdca <__fp_zero>
     c44:	b1 e0       	ldi	r27, 0x01	; 1
     c46:	08 95       	ret
     c48:	c0 c0       	rjmp	.+384    	; 0xdca <__fp_zero>
     c4a:	67 2f       	mov	r22, r23
     c4c:	78 2f       	mov	r23, r24
     c4e:	88 27       	eor	r24, r24
     c50:	b8 5f       	subi	r27, 0xF8	; 248
     c52:	39 f0       	breq	.+14     	; 0xc62 <__fixunssfsi+0x46>
     c54:	b9 3f       	cpi	r27, 0xF9	; 249
     c56:	cc f3       	brlt	.-14     	; 0xc4a <__fixunssfsi+0x2e>
     c58:	86 95       	lsr	r24
     c5a:	77 95       	ror	r23
     c5c:	67 95       	ror	r22
     c5e:	b3 95       	inc	r27
     c60:	d9 f7       	brne	.-10     	; 0xc58 <__fixunssfsi+0x3c>
     c62:	3e f4       	brtc	.+14     	; 0xc72 <__fixunssfsi+0x56>
     c64:	90 95       	com	r25
     c66:	80 95       	com	r24
     c68:	70 95       	com	r23
     c6a:	61 95       	neg	r22
     c6c:	7f 4f       	sbci	r23, 0xFF	; 255
     c6e:	8f 4f       	sbci	r24, 0xFF	; 255
     c70:	9f 4f       	sbci	r25, 0xFF	; 255
     c72:	08 95       	ret

00000c74 <__floatunsisf>:
     c74:	e8 94       	clt
     c76:	09 c0       	rjmp	.+18     	; 0xc8a <__floatsisf+0x12>

00000c78 <__floatsisf>:
     c78:	97 fb       	bst	r25, 7
     c7a:	3e f4       	brtc	.+14     	; 0xc8a <__floatsisf+0x12>
     c7c:	90 95       	com	r25
     c7e:	80 95       	com	r24
     c80:	70 95       	com	r23
     c82:	61 95       	neg	r22
     c84:	7f 4f       	sbci	r23, 0xFF	; 255
     c86:	8f 4f       	sbci	r24, 0xFF	; 255
     c88:	9f 4f       	sbci	r25, 0xFF	; 255
     c8a:	99 23       	and	r25, r25
     c8c:	a9 f0       	breq	.+42     	; 0xcb8 <__floatsisf+0x40>
     c8e:	f9 2f       	mov	r31, r25
     c90:	96 e9       	ldi	r25, 0x96	; 150
     c92:	bb 27       	eor	r27, r27
     c94:	93 95       	inc	r25
     c96:	f6 95       	lsr	r31
     c98:	87 95       	ror	r24
     c9a:	77 95       	ror	r23
     c9c:	67 95       	ror	r22
     c9e:	b7 95       	ror	r27
     ca0:	f1 11       	cpse	r31, r1
     ca2:	f8 cf       	rjmp	.-16     	; 0xc94 <__floatsisf+0x1c>
     ca4:	fa f4       	brpl	.+62     	; 0xce4 <__floatsisf+0x6c>
     ca6:	bb 0f       	add	r27, r27
     ca8:	11 f4       	brne	.+4      	; 0xcae <__floatsisf+0x36>
     caa:	60 ff       	sbrs	r22, 0
     cac:	1b c0       	rjmp	.+54     	; 0xce4 <__floatsisf+0x6c>
     cae:	6f 5f       	subi	r22, 0xFF	; 255
     cb0:	7f 4f       	sbci	r23, 0xFF	; 255
     cb2:	8f 4f       	sbci	r24, 0xFF	; 255
     cb4:	9f 4f       	sbci	r25, 0xFF	; 255
     cb6:	16 c0       	rjmp	.+44     	; 0xce4 <__floatsisf+0x6c>
     cb8:	88 23       	and	r24, r24
     cba:	11 f0       	breq	.+4      	; 0xcc0 <__floatsisf+0x48>
     cbc:	96 e9       	ldi	r25, 0x96	; 150
     cbe:	11 c0       	rjmp	.+34     	; 0xce2 <__floatsisf+0x6a>
     cc0:	77 23       	and	r23, r23
     cc2:	21 f0       	breq	.+8      	; 0xccc <__floatsisf+0x54>
     cc4:	9e e8       	ldi	r25, 0x8E	; 142
     cc6:	87 2f       	mov	r24, r23
     cc8:	76 2f       	mov	r23, r22
     cca:	05 c0       	rjmp	.+10     	; 0xcd6 <__floatsisf+0x5e>
     ccc:	66 23       	and	r22, r22
     cce:	71 f0       	breq	.+28     	; 0xcec <__floatsisf+0x74>
     cd0:	96 e8       	ldi	r25, 0x86	; 134
     cd2:	86 2f       	mov	r24, r22
     cd4:	70 e0       	ldi	r23, 0x00	; 0
     cd6:	60 e0       	ldi	r22, 0x00	; 0
     cd8:	2a f0       	brmi	.+10     	; 0xce4 <__floatsisf+0x6c>
     cda:	9a 95       	dec	r25
     cdc:	66 0f       	add	r22, r22
     cde:	77 1f       	adc	r23, r23
     ce0:	88 1f       	adc	r24, r24
     ce2:	da f7       	brpl	.-10     	; 0xcda <__floatsisf+0x62>
     ce4:	88 0f       	add	r24, r24
     ce6:	96 95       	lsr	r25
     ce8:	87 95       	ror	r24
     cea:	97 f9       	bld	r25, 7
     cec:	08 95       	ret

00000cee <__fp_cmp>:
     cee:	99 0f       	add	r25, r25
     cf0:	00 08       	sbc	r0, r0
     cf2:	55 0f       	add	r21, r21
     cf4:	aa 0b       	sbc	r26, r26
     cf6:	e0 e8       	ldi	r30, 0x80	; 128
     cf8:	fe ef       	ldi	r31, 0xFE	; 254
     cfa:	16 16       	cp	r1, r22
     cfc:	17 06       	cpc	r1, r23
     cfe:	e8 07       	cpc	r30, r24
     d00:	f9 07       	cpc	r31, r25
     d02:	c0 f0       	brcs	.+48     	; 0xd34 <__fp_cmp+0x46>
     d04:	12 16       	cp	r1, r18
     d06:	13 06       	cpc	r1, r19
     d08:	e4 07       	cpc	r30, r20
     d0a:	f5 07       	cpc	r31, r21
     d0c:	98 f0       	brcs	.+38     	; 0xd34 <__fp_cmp+0x46>
     d0e:	62 1b       	sub	r22, r18
     d10:	73 0b       	sbc	r23, r19
     d12:	84 0b       	sbc	r24, r20
     d14:	95 0b       	sbc	r25, r21
     d16:	39 f4       	brne	.+14     	; 0xd26 <__fp_cmp+0x38>
     d18:	0a 26       	eor	r0, r26
     d1a:	61 f0       	breq	.+24     	; 0xd34 <__fp_cmp+0x46>
     d1c:	23 2b       	or	r18, r19
     d1e:	24 2b       	or	r18, r20
     d20:	25 2b       	or	r18, r21
     d22:	21 f4       	brne	.+8      	; 0xd2c <__fp_cmp+0x3e>
     d24:	08 95       	ret
     d26:	0a 26       	eor	r0, r26
     d28:	09 f4       	brne	.+2      	; 0xd2c <__fp_cmp+0x3e>
     d2a:	a1 40       	sbci	r26, 0x01	; 1
     d2c:	a6 95       	lsr	r26
     d2e:	8f ef       	ldi	r24, 0xFF	; 255
     d30:	81 1d       	adc	r24, r1
     d32:	81 1d       	adc	r24, r1
     d34:	08 95       	ret

00000d36 <__fp_inf>:
     d36:	97 f9       	bld	r25, 7
     d38:	9f 67       	ori	r25, 0x7F	; 127
     d3a:	80 e8       	ldi	r24, 0x80	; 128
     d3c:	70 e0       	ldi	r23, 0x00	; 0
     d3e:	60 e0       	ldi	r22, 0x00	; 0
     d40:	08 95       	ret

00000d42 <__fp_nan>:
     d42:	9f ef       	ldi	r25, 0xFF	; 255
     d44:	80 ec       	ldi	r24, 0xC0	; 192
     d46:	08 95       	ret

00000d48 <__fp_pscA>:
     d48:	00 24       	eor	r0, r0
     d4a:	0a 94       	dec	r0
     d4c:	16 16       	cp	r1, r22
     d4e:	17 06       	cpc	r1, r23
     d50:	18 06       	cpc	r1, r24
     d52:	09 06       	cpc	r0, r25
     d54:	08 95       	ret

00000d56 <__fp_pscB>:
     d56:	00 24       	eor	r0, r0
     d58:	0a 94       	dec	r0
     d5a:	12 16       	cp	r1, r18
     d5c:	13 06       	cpc	r1, r19
     d5e:	14 06       	cpc	r1, r20
     d60:	05 06       	cpc	r0, r21
     d62:	08 95       	ret

00000d64 <__fp_round>:
     d64:	09 2e       	mov	r0, r25
     d66:	03 94       	inc	r0
     d68:	00 0c       	add	r0, r0
     d6a:	11 f4       	brne	.+4      	; 0xd70 <__fp_round+0xc>
     d6c:	88 23       	and	r24, r24
     d6e:	52 f0       	brmi	.+20     	; 0xd84 <__fp_round+0x20>
     d70:	bb 0f       	add	r27, r27
     d72:	40 f4       	brcc	.+16     	; 0xd84 <__fp_round+0x20>
     d74:	bf 2b       	or	r27, r31
     d76:	11 f4       	brne	.+4      	; 0xd7c <__fp_round+0x18>
     d78:	60 ff       	sbrs	r22, 0
     d7a:	04 c0       	rjmp	.+8      	; 0xd84 <__fp_round+0x20>
     d7c:	6f 5f       	subi	r22, 0xFF	; 255
     d7e:	7f 4f       	sbci	r23, 0xFF	; 255
     d80:	8f 4f       	sbci	r24, 0xFF	; 255
     d82:	9f 4f       	sbci	r25, 0xFF	; 255
     d84:	08 95       	ret

00000d86 <__fp_split3>:
     d86:	57 fd       	sbrc	r21, 7
     d88:	90 58       	subi	r25, 0x80	; 128
     d8a:	44 0f       	add	r20, r20
     d8c:	55 1f       	adc	r21, r21
     d8e:	59 f0       	breq	.+22     	; 0xda6 <__fp_splitA+0x10>
     d90:	5f 3f       	cpi	r21, 0xFF	; 255
     d92:	71 f0       	breq	.+28     	; 0xdb0 <__fp_splitA+0x1a>
     d94:	47 95       	ror	r20

00000d96 <__fp_splitA>:
     d96:	88 0f       	add	r24, r24
     d98:	97 fb       	bst	r25, 7
     d9a:	99 1f       	adc	r25, r25
     d9c:	61 f0       	breq	.+24     	; 0xdb6 <__fp_splitA+0x20>
     d9e:	9f 3f       	cpi	r25, 0xFF	; 255
     da0:	79 f0       	breq	.+30     	; 0xdc0 <__fp_splitA+0x2a>
     da2:	87 95       	ror	r24
     da4:	08 95       	ret
     da6:	12 16       	cp	r1, r18
     da8:	13 06       	cpc	r1, r19
     daa:	14 06       	cpc	r1, r20
     dac:	55 1f       	adc	r21, r21
     dae:	f2 cf       	rjmp	.-28     	; 0xd94 <__fp_split3+0xe>
     db0:	46 95       	lsr	r20
     db2:	f1 df       	rcall	.-30     	; 0xd96 <__fp_splitA>
     db4:	08 c0       	rjmp	.+16     	; 0xdc6 <__fp_splitA+0x30>
     db6:	16 16       	cp	r1, r22
     db8:	17 06       	cpc	r1, r23
     dba:	18 06       	cpc	r1, r24
     dbc:	99 1f       	adc	r25, r25
     dbe:	f1 cf       	rjmp	.-30     	; 0xda2 <__fp_splitA+0xc>
     dc0:	86 95       	lsr	r24
     dc2:	71 05       	cpc	r23, r1
     dc4:	61 05       	cpc	r22, r1
     dc6:	08 94       	sec
     dc8:	08 95       	ret

00000dca <__fp_zero>:
     dca:	e8 94       	clt

00000dcc <__fp_szero>:
     dcc:	bb 27       	eor	r27, r27
     dce:	66 27       	eor	r22, r22
     dd0:	77 27       	eor	r23, r23
     dd2:	cb 01       	movw	r24, r22
     dd4:	97 f9       	bld	r25, 7
     dd6:	08 95       	ret

00000dd8 <__gesf2>:
     dd8:	8a df       	rcall	.-236    	; 0xcee <__fp_cmp>
     dda:	08 f4       	brcc	.+2      	; 0xdde <__gesf2+0x6>
     ddc:	8f ef       	ldi	r24, 0xFF	; 255
     dde:	08 95       	ret

00000de0 <__mulsf3>:
     de0:	0b d0       	rcall	.+22     	; 0xdf8 <__mulsf3x>
     de2:	c0 cf       	rjmp	.-128    	; 0xd64 <__fp_round>
     de4:	b1 df       	rcall	.-158    	; 0xd48 <__fp_pscA>
     de6:	28 f0       	brcs	.+10     	; 0xdf2 <__mulsf3+0x12>
     de8:	b6 df       	rcall	.-148    	; 0xd56 <__fp_pscB>
     dea:	18 f0       	brcs	.+6      	; 0xdf2 <__mulsf3+0x12>
     dec:	95 23       	and	r25, r21
     dee:	09 f0       	breq	.+2      	; 0xdf2 <__mulsf3+0x12>
     df0:	a2 cf       	rjmp	.-188    	; 0xd36 <__fp_inf>
     df2:	a7 cf       	rjmp	.-178    	; 0xd42 <__fp_nan>
     df4:	11 24       	eor	r1, r1
     df6:	ea cf       	rjmp	.-44     	; 0xdcc <__fp_szero>

00000df8 <__mulsf3x>:
     df8:	c6 df       	rcall	.-116    	; 0xd86 <__fp_split3>
     dfa:	a0 f3       	brcs	.-24     	; 0xde4 <__mulsf3+0x4>

00000dfc <__mulsf3_pse>:
     dfc:	95 9f       	mul	r25, r21
     dfe:	d1 f3       	breq	.-12     	; 0xdf4 <__mulsf3+0x14>
     e00:	95 0f       	add	r25, r21
     e02:	50 e0       	ldi	r21, 0x00	; 0
     e04:	55 1f       	adc	r21, r21
     e06:	62 9f       	mul	r22, r18
     e08:	f0 01       	movw	r30, r0
     e0a:	72 9f       	mul	r23, r18
     e0c:	bb 27       	eor	r27, r27
     e0e:	f0 0d       	add	r31, r0
     e10:	b1 1d       	adc	r27, r1
     e12:	63 9f       	mul	r22, r19
     e14:	aa 27       	eor	r26, r26
     e16:	f0 0d       	add	r31, r0
     e18:	b1 1d       	adc	r27, r1
     e1a:	aa 1f       	adc	r26, r26
     e1c:	64 9f       	mul	r22, r20
     e1e:	66 27       	eor	r22, r22
     e20:	b0 0d       	add	r27, r0
     e22:	a1 1d       	adc	r26, r1
     e24:	66 1f       	adc	r22, r22
     e26:	82 9f       	mul	r24, r18
     e28:	22 27       	eor	r18, r18
     e2a:	b0 0d       	add	r27, r0
     e2c:	a1 1d       	adc	r26, r1
     e2e:	62 1f       	adc	r22, r18
     e30:	73 9f       	mul	r23, r19
     e32:	b0 0d       	add	r27, r0
     e34:	a1 1d       	adc	r26, r1
     e36:	62 1f       	adc	r22, r18
     e38:	83 9f       	mul	r24, r19
     e3a:	a0 0d       	add	r26, r0
     e3c:	61 1d       	adc	r22, r1
     e3e:	22 1f       	adc	r18, r18
     e40:	74 9f       	mul	r23, r20
     e42:	33 27       	eor	r19, r19
     e44:	a0 0d       	add	r26, r0
     e46:	61 1d       	adc	r22, r1
     e48:	23 1f       	adc	r18, r19
     e4a:	84 9f       	mul	r24, r20
     e4c:	60 0d       	add	r22, r0
     e4e:	21 1d       	adc	r18, r1
     e50:	82 2f       	mov	r24, r18
     e52:	76 2f       	mov	r23, r22
     e54:	6a 2f       	mov	r22, r26
     e56:	11 24       	eor	r1, r1
     e58:	9f 57       	subi	r25, 0x7F	; 127
     e5a:	50 40       	sbci	r21, 0x00	; 0
     e5c:	8a f0       	brmi	.+34     	; 0xe80 <__mulsf3_pse+0x84>
     e5e:	e1 f0       	breq	.+56     	; 0xe98 <__mulsf3_pse+0x9c>
     e60:	88 23       	and	r24, r24
     e62:	4a f0       	brmi	.+18     	; 0xe76 <__mulsf3_pse+0x7a>
     e64:	ee 0f       	add	r30, r30
     e66:	ff 1f       	adc	r31, r31
     e68:	bb 1f       	adc	r27, r27
     e6a:	66 1f       	adc	r22, r22
     e6c:	77 1f       	adc	r23, r23
     e6e:	88 1f       	adc	r24, r24
     e70:	91 50       	subi	r25, 0x01	; 1
     e72:	50 40       	sbci	r21, 0x00	; 0
     e74:	a9 f7       	brne	.-22     	; 0xe60 <__mulsf3_pse+0x64>
     e76:	9e 3f       	cpi	r25, 0xFE	; 254
     e78:	51 05       	cpc	r21, r1
     e7a:	70 f0       	brcs	.+28     	; 0xe98 <__mulsf3_pse+0x9c>
     e7c:	5c cf       	rjmp	.-328    	; 0xd36 <__fp_inf>
     e7e:	a6 cf       	rjmp	.-180    	; 0xdcc <__fp_szero>
     e80:	5f 3f       	cpi	r21, 0xFF	; 255
     e82:	ec f3       	brlt	.-6      	; 0xe7e <__mulsf3_pse+0x82>
     e84:	98 3e       	cpi	r25, 0xE8	; 232
     e86:	dc f3       	brlt	.-10     	; 0xe7e <__mulsf3_pse+0x82>
     e88:	86 95       	lsr	r24
     e8a:	77 95       	ror	r23
     e8c:	67 95       	ror	r22
     e8e:	b7 95       	ror	r27
     e90:	f7 95       	ror	r31
     e92:	e7 95       	ror	r30
     e94:	9f 5f       	subi	r25, 0xFF	; 255
     e96:	c1 f7       	brne	.-16     	; 0xe88 <__mulsf3_pse+0x8c>
     e98:	fe 2b       	or	r31, r30
     e9a:	88 0f       	add	r24, r24
     e9c:	91 1d       	adc	r25, r1
     e9e:	96 95       	lsr	r25
     ea0:	87 95       	ror	r24
     ea2:	97 f9       	bld	r25, 7
     ea4:	08 95       	ret

00000ea6 <__udivmodhi4>:
     ea6:	aa 1b       	sub	r26, r26
     ea8:	bb 1b       	sub	r27, r27
     eaa:	51 e1       	ldi	r21, 0x11	; 17
     eac:	07 c0       	rjmp	.+14     	; 0xebc <__udivmodhi4_ep>

00000eae <__udivmodhi4_loop>:
     eae:	aa 1f       	adc	r26, r26
     eb0:	bb 1f       	adc	r27, r27
     eb2:	a6 17       	cp	r26, r22
     eb4:	b7 07       	cpc	r27, r23
     eb6:	10 f0       	brcs	.+4      	; 0xebc <__udivmodhi4_ep>
     eb8:	a6 1b       	sub	r26, r22
     eba:	b7 0b       	sbc	r27, r23

00000ebc <__udivmodhi4_ep>:
     ebc:	88 1f       	adc	r24, r24
     ebe:	99 1f       	adc	r25, r25
     ec0:	5a 95       	dec	r21
     ec2:	a9 f7       	brne	.-22     	; 0xeae <__udivmodhi4_loop>
     ec4:	80 95       	com	r24
     ec6:	90 95       	com	r25
     ec8:	bc 01       	movw	r22, r24
     eca:	cd 01       	movw	r24, r26
     ecc:	08 95       	ret

00000ece <__tablejump2__>:
     ece:	ee 0f       	add	r30, r30
     ed0:	ff 1f       	adc	r31, r31

00000ed2 <__tablejump__>:
     ed2:	05 90       	lpm	r0, Z+
     ed4:	f4 91       	lpm	r31, Z
     ed6:	e0 2d       	mov	r30, r0
     ed8:	19 94       	eijmp

00000eda <fdevopen>:
     eda:	0f 93       	push	r16
     edc:	1f 93       	push	r17
     ede:	cf 93       	push	r28
     ee0:	df 93       	push	r29
     ee2:	ec 01       	movw	r28, r24
     ee4:	8b 01       	movw	r16, r22
     ee6:	00 97       	sbiw	r24, 0x00	; 0
     ee8:	31 f4       	brne	.+12     	; 0xef6 <fdevopen+0x1c>
     eea:	61 15       	cp	r22, r1
     eec:	71 05       	cpc	r23, r1
     eee:	19 f4       	brne	.+6      	; 0xef6 <fdevopen+0x1c>
     ef0:	80 e0       	ldi	r24, 0x00	; 0
     ef2:	90 e0       	ldi	r25, 0x00	; 0
     ef4:	37 c0       	rjmp	.+110    	; 0xf64 <fdevopen+0x8a>
     ef6:	6e e0       	ldi	r22, 0x0E	; 14
     ef8:	70 e0       	ldi	r23, 0x00	; 0
     efa:	81 e0       	ldi	r24, 0x01	; 1
     efc:	90 e0       	ldi	r25, 0x00	; 0
     efe:	63 d2       	rcall	.+1222   	; 0x13c6 <calloc>
     f00:	fc 01       	movw	r30, r24
     f02:	00 97       	sbiw	r24, 0x00	; 0
     f04:	a9 f3       	breq	.-22     	; 0xef0 <fdevopen+0x16>
     f06:	80 e8       	ldi	r24, 0x80	; 128
     f08:	83 83       	std	Z+3, r24	; 0x03
     f0a:	01 15       	cp	r16, r1
     f0c:	11 05       	cpc	r17, r1
     f0e:	71 f0       	breq	.+28     	; 0xf2c <fdevopen+0x52>
     f10:	13 87       	std	Z+11, r17	; 0x0b
     f12:	02 87       	std	Z+10, r16	; 0x0a
     f14:	81 e8       	ldi	r24, 0x81	; 129
     f16:	83 83       	std	Z+3, r24	; 0x03
     f18:	80 91 12 04 	lds	r24, 0x0412
     f1c:	90 91 13 04 	lds	r25, 0x0413
     f20:	89 2b       	or	r24, r25
     f22:	21 f4       	brne	.+8      	; 0xf2c <fdevopen+0x52>
     f24:	f0 93 13 04 	sts	0x0413, r31
     f28:	e0 93 12 04 	sts	0x0412, r30
     f2c:	20 97       	sbiw	r28, 0x00	; 0
     f2e:	c9 f0       	breq	.+50     	; 0xf62 <fdevopen+0x88>
     f30:	d1 87       	std	Z+9, r29	; 0x09
     f32:	c0 87       	std	Z+8, r28	; 0x08
     f34:	83 81       	ldd	r24, Z+3	; 0x03
     f36:	82 60       	ori	r24, 0x02	; 2
     f38:	83 83       	std	Z+3, r24	; 0x03
     f3a:	80 91 14 04 	lds	r24, 0x0414
     f3e:	90 91 15 04 	lds	r25, 0x0415
     f42:	89 2b       	or	r24, r25
     f44:	71 f4       	brne	.+28     	; 0xf62 <fdevopen+0x88>
     f46:	f0 93 15 04 	sts	0x0415, r31
     f4a:	e0 93 14 04 	sts	0x0414, r30
     f4e:	80 91 16 04 	lds	r24, 0x0416
     f52:	90 91 17 04 	lds	r25, 0x0417
     f56:	89 2b       	or	r24, r25
     f58:	21 f4       	brne	.+8      	; 0xf62 <fdevopen+0x88>
     f5a:	f0 93 17 04 	sts	0x0417, r31
     f5e:	e0 93 16 04 	sts	0x0416, r30
     f62:	cf 01       	movw	r24, r30
     f64:	df 91       	pop	r29
     f66:	cf 91       	pop	r28
     f68:	1f 91       	pop	r17
     f6a:	0f 91       	pop	r16
     f6c:	08 95       	ret

00000f6e <printf>:
     f6e:	cf 93       	push	r28
     f70:	df 93       	push	r29
     f72:	cd b7       	in	r28, 0x3d	; 61
     f74:	de b7       	in	r29, 0x3e	; 62
     f76:	fe 01       	movw	r30, r28
     f78:	36 96       	adiw	r30, 0x06	; 6
     f7a:	61 91       	ld	r22, Z+
     f7c:	71 91       	ld	r23, Z+
     f7e:	af 01       	movw	r20, r30
     f80:	80 91 14 04 	lds	r24, 0x0414
     f84:	90 91 15 04 	lds	r25, 0x0415
     f88:	30 d0       	rcall	.+96     	; 0xfea <vfprintf>
     f8a:	df 91       	pop	r29
     f8c:	cf 91       	pop	r28
     f8e:	08 95       	ret

00000f90 <puts>:
     f90:	0f 93       	push	r16
     f92:	1f 93       	push	r17
     f94:	cf 93       	push	r28
     f96:	df 93       	push	r29
     f98:	e0 91 14 04 	lds	r30, 0x0414
     f9c:	f0 91 15 04 	lds	r31, 0x0415
     fa0:	23 81       	ldd	r18, Z+3	; 0x03
     fa2:	21 ff       	sbrs	r18, 1
     fa4:	1b c0       	rjmp	.+54     	; 0xfdc <puts+0x4c>
     fa6:	ec 01       	movw	r28, r24
     fa8:	00 e0       	ldi	r16, 0x00	; 0
     faa:	10 e0       	ldi	r17, 0x00	; 0
     fac:	89 91       	ld	r24, Y+
     fae:	60 91 14 04 	lds	r22, 0x0414
     fb2:	70 91 15 04 	lds	r23, 0x0415
     fb6:	db 01       	movw	r26, r22
     fb8:	18 96       	adiw	r26, 0x08	; 8
     fba:	ed 91       	ld	r30, X+
     fbc:	fc 91       	ld	r31, X
     fbe:	19 97       	sbiw	r26, 0x09	; 9
     fc0:	88 23       	and	r24, r24
     fc2:	31 f0       	breq	.+12     	; 0xfd0 <puts+0x40>
     fc4:	19 95       	eicall
     fc6:	89 2b       	or	r24, r25
     fc8:	89 f3       	breq	.-30     	; 0xfac <puts+0x1c>
     fca:	0f ef       	ldi	r16, 0xFF	; 255
     fcc:	1f ef       	ldi	r17, 0xFF	; 255
     fce:	ee cf       	rjmp	.-36     	; 0xfac <puts+0x1c>
     fd0:	8a e0       	ldi	r24, 0x0A	; 10
     fd2:	19 95       	eicall
     fd4:	89 2b       	or	r24, r25
     fd6:	11 f4       	brne	.+4      	; 0xfdc <puts+0x4c>
     fd8:	c8 01       	movw	r24, r16
     fda:	02 c0       	rjmp	.+4      	; 0xfe0 <puts+0x50>
     fdc:	8f ef       	ldi	r24, 0xFF	; 255
     fde:	9f ef       	ldi	r25, 0xFF	; 255
     fe0:	df 91       	pop	r29
     fe2:	cf 91       	pop	r28
     fe4:	1f 91       	pop	r17
     fe6:	0f 91       	pop	r16
     fe8:	08 95       	ret

00000fea <vfprintf>:
     fea:	2f 92       	push	r2
     fec:	3f 92       	push	r3
     fee:	4f 92       	push	r4
     ff0:	5f 92       	push	r5
     ff2:	6f 92       	push	r6
     ff4:	7f 92       	push	r7
     ff6:	8f 92       	push	r8
     ff8:	9f 92       	push	r9
     ffa:	af 92       	push	r10
     ffc:	bf 92       	push	r11
     ffe:	cf 92       	push	r12
    1000:	df 92       	push	r13
    1002:	ef 92       	push	r14
    1004:	ff 92       	push	r15
    1006:	0f 93       	push	r16
    1008:	1f 93       	push	r17
    100a:	cf 93       	push	r28
    100c:	df 93       	push	r29
    100e:	cd b7       	in	r28, 0x3d	; 61
    1010:	de b7       	in	r29, 0x3e	; 62
    1012:	2c 97       	sbiw	r28, 0x0c	; 12
    1014:	0f b6       	in	r0, 0x3f	; 63
    1016:	f8 94       	cli
    1018:	de bf       	out	0x3e, r29	; 62
    101a:	0f be       	out	0x3f, r0	; 63
    101c:	cd bf       	out	0x3d, r28	; 61
    101e:	7c 01       	movw	r14, r24
    1020:	6b 01       	movw	r12, r22
    1022:	8a 01       	movw	r16, r20
    1024:	fc 01       	movw	r30, r24
    1026:	17 82       	std	Z+7, r1	; 0x07
    1028:	16 82       	std	Z+6, r1	; 0x06
    102a:	83 81       	ldd	r24, Z+3	; 0x03
    102c:	81 ff       	sbrs	r24, 1
    102e:	b0 c1       	rjmp	.+864    	; 0x1390 <vfprintf+0x3a6>
    1030:	ce 01       	movw	r24, r28
    1032:	01 96       	adiw	r24, 0x01	; 1
    1034:	4c 01       	movw	r8, r24
    1036:	f7 01       	movw	r30, r14
    1038:	93 81       	ldd	r25, Z+3	; 0x03
    103a:	f6 01       	movw	r30, r12
    103c:	93 fd       	sbrc	r25, 3
    103e:	85 91       	lpm	r24, Z+
    1040:	93 ff       	sbrs	r25, 3
    1042:	81 91       	ld	r24, Z+
    1044:	6f 01       	movw	r12, r30
    1046:	88 23       	and	r24, r24
    1048:	09 f4       	brne	.+2      	; 0x104c <vfprintf+0x62>
    104a:	9e c1       	rjmp	.+828    	; 0x1388 <vfprintf+0x39e>
    104c:	85 32       	cpi	r24, 0x25	; 37
    104e:	39 f4       	brne	.+14     	; 0x105e <vfprintf+0x74>
    1050:	93 fd       	sbrc	r25, 3
    1052:	85 91       	lpm	r24, Z+
    1054:	93 ff       	sbrs	r25, 3
    1056:	81 91       	ld	r24, Z+
    1058:	6f 01       	movw	r12, r30
    105a:	85 32       	cpi	r24, 0x25	; 37
    105c:	21 f4       	brne	.+8      	; 0x1066 <vfprintf+0x7c>
    105e:	b7 01       	movw	r22, r14
    1060:	90 e0       	ldi	r25, 0x00	; 0
    1062:	0f d3       	rcall	.+1566   	; 0x1682 <fputc>
    1064:	e8 cf       	rjmp	.-48     	; 0x1036 <vfprintf+0x4c>
    1066:	51 2c       	mov	r5, r1
    1068:	31 2c       	mov	r3, r1
    106a:	20 e0       	ldi	r18, 0x00	; 0
    106c:	20 32       	cpi	r18, 0x20	; 32
    106e:	a0 f4       	brcc	.+40     	; 0x1098 <vfprintf+0xae>
    1070:	8b 32       	cpi	r24, 0x2B	; 43
    1072:	69 f0       	breq	.+26     	; 0x108e <vfprintf+0xa4>
    1074:	30 f4       	brcc	.+12     	; 0x1082 <vfprintf+0x98>
    1076:	80 32       	cpi	r24, 0x20	; 32
    1078:	59 f0       	breq	.+22     	; 0x1090 <vfprintf+0xa6>
    107a:	83 32       	cpi	r24, 0x23	; 35
    107c:	69 f4       	brne	.+26     	; 0x1098 <vfprintf+0xae>
    107e:	20 61       	ori	r18, 0x10	; 16
    1080:	2c c0       	rjmp	.+88     	; 0x10da <vfprintf+0xf0>
    1082:	8d 32       	cpi	r24, 0x2D	; 45
    1084:	39 f0       	breq	.+14     	; 0x1094 <vfprintf+0xaa>
    1086:	80 33       	cpi	r24, 0x30	; 48
    1088:	39 f4       	brne	.+14     	; 0x1098 <vfprintf+0xae>
    108a:	21 60       	ori	r18, 0x01	; 1
    108c:	26 c0       	rjmp	.+76     	; 0x10da <vfprintf+0xf0>
    108e:	22 60       	ori	r18, 0x02	; 2
    1090:	24 60       	ori	r18, 0x04	; 4
    1092:	23 c0       	rjmp	.+70     	; 0x10da <vfprintf+0xf0>
    1094:	28 60       	ori	r18, 0x08	; 8
    1096:	21 c0       	rjmp	.+66     	; 0x10da <vfprintf+0xf0>
    1098:	27 fd       	sbrc	r18, 7
    109a:	27 c0       	rjmp	.+78     	; 0x10ea <vfprintf+0x100>
    109c:	30 ed       	ldi	r19, 0xD0	; 208
    109e:	38 0f       	add	r19, r24
    10a0:	3a 30       	cpi	r19, 0x0A	; 10
    10a2:	78 f4       	brcc	.+30     	; 0x10c2 <vfprintf+0xd8>
    10a4:	26 ff       	sbrs	r18, 6
    10a6:	06 c0       	rjmp	.+12     	; 0x10b4 <vfprintf+0xca>
    10a8:	fa e0       	ldi	r31, 0x0A	; 10
    10aa:	5f 9e       	mul	r5, r31
    10ac:	30 0d       	add	r19, r0
    10ae:	11 24       	eor	r1, r1
    10b0:	53 2e       	mov	r5, r19
    10b2:	13 c0       	rjmp	.+38     	; 0x10da <vfprintf+0xf0>
    10b4:	8a e0       	ldi	r24, 0x0A	; 10
    10b6:	38 9e       	mul	r3, r24
    10b8:	30 0d       	add	r19, r0
    10ba:	11 24       	eor	r1, r1
    10bc:	33 2e       	mov	r3, r19
    10be:	20 62       	ori	r18, 0x20	; 32
    10c0:	0c c0       	rjmp	.+24     	; 0x10da <vfprintf+0xf0>
    10c2:	8e 32       	cpi	r24, 0x2E	; 46
    10c4:	21 f4       	brne	.+8      	; 0x10ce <vfprintf+0xe4>
    10c6:	26 fd       	sbrc	r18, 6
    10c8:	5f c1       	rjmp	.+702    	; 0x1388 <vfprintf+0x39e>
    10ca:	20 64       	ori	r18, 0x40	; 64
    10cc:	06 c0       	rjmp	.+12     	; 0x10da <vfprintf+0xf0>
    10ce:	8c 36       	cpi	r24, 0x6C	; 108
    10d0:	11 f4       	brne	.+4      	; 0x10d6 <vfprintf+0xec>
    10d2:	20 68       	ori	r18, 0x80	; 128
    10d4:	02 c0       	rjmp	.+4      	; 0x10da <vfprintf+0xf0>
    10d6:	88 36       	cpi	r24, 0x68	; 104
    10d8:	41 f4       	brne	.+16     	; 0x10ea <vfprintf+0x100>
    10da:	f6 01       	movw	r30, r12
    10dc:	93 fd       	sbrc	r25, 3
    10de:	85 91       	lpm	r24, Z+
    10e0:	93 ff       	sbrs	r25, 3
    10e2:	81 91       	ld	r24, Z+
    10e4:	6f 01       	movw	r12, r30
    10e6:	81 11       	cpse	r24, r1
    10e8:	c1 cf       	rjmp	.-126    	; 0x106c <vfprintf+0x82>
    10ea:	98 2f       	mov	r25, r24
    10ec:	9f 7d       	andi	r25, 0xDF	; 223
    10ee:	95 54       	subi	r25, 0x45	; 69
    10f0:	93 30       	cpi	r25, 0x03	; 3
    10f2:	28 f4       	brcc	.+10     	; 0x10fe <vfprintf+0x114>
    10f4:	0c 5f       	subi	r16, 0xFC	; 252
    10f6:	1f 4f       	sbci	r17, 0xFF	; 255
    10f8:	ff e3       	ldi	r31, 0x3F	; 63
    10fa:	f9 83       	std	Y+1, r31	; 0x01
    10fc:	0d c0       	rjmp	.+26     	; 0x1118 <vfprintf+0x12e>
    10fe:	83 36       	cpi	r24, 0x63	; 99
    1100:	31 f0       	breq	.+12     	; 0x110e <vfprintf+0x124>
    1102:	83 37       	cpi	r24, 0x73	; 115
    1104:	71 f0       	breq	.+28     	; 0x1122 <vfprintf+0x138>
    1106:	83 35       	cpi	r24, 0x53	; 83
    1108:	09 f0       	breq	.+2      	; 0x110c <vfprintf+0x122>
    110a:	57 c0       	rjmp	.+174    	; 0x11ba <vfprintf+0x1d0>
    110c:	21 c0       	rjmp	.+66     	; 0x1150 <vfprintf+0x166>
    110e:	f8 01       	movw	r30, r16
    1110:	80 81       	ld	r24, Z
    1112:	89 83       	std	Y+1, r24	; 0x01
    1114:	0e 5f       	subi	r16, 0xFE	; 254
    1116:	1f 4f       	sbci	r17, 0xFF	; 255
    1118:	44 24       	eor	r4, r4
    111a:	43 94       	inc	r4
    111c:	51 2c       	mov	r5, r1
    111e:	54 01       	movw	r10, r8
    1120:	14 c0       	rjmp	.+40     	; 0x114a <vfprintf+0x160>
    1122:	38 01       	movw	r6, r16
    1124:	f2 e0       	ldi	r31, 0x02	; 2
    1126:	6f 0e       	add	r6, r31
    1128:	71 1c       	adc	r7, r1
    112a:	f8 01       	movw	r30, r16
    112c:	a0 80       	ld	r10, Z
    112e:	b1 80       	ldd	r11, Z+1	; 0x01
    1130:	26 ff       	sbrs	r18, 6
    1132:	03 c0       	rjmp	.+6      	; 0x113a <vfprintf+0x150>
    1134:	65 2d       	mov	r22, r5
    1136:	70 e0       	ldi	r23, 0x00	; 0
    1138:	02 c0       	rjmp	.+4      	; 0x113e <vfprintf+0x154>
    113a:	6f ef       	ldi	r22, 0xFF	; 255
    113c:	7f ef       	ldi	r23, 0xFF	; 255
    113e:	c5 01       	movw	r24, r10
    1140:	2c 87       	std	Y+12, r18	; 0x0c
    1142:	94 d2       	rcall	.+1320   	; 0x166c <strnlen>
    1144:	2c 01       	movw	r4, r24
    1146:	83 01       	movw	r16, r6
    1148:	2c 85       	ldd	r18, Y+12	; 0x0c
    114a:	2f 77       	andi	r18, 0x7F	; 127
    114c:	22 2e       	mov	r2, r18
    114e:	16 c0       	rjmp	.+44     	; 0x117c <vfprintf+0x192>
    1150:	38 01       	movw	r6, r16
    1152:	f2 e0       	ldi	r31, 0x02	; 2
    1154:	6f 0e       	add	r6, r31
    1156:	71 1c       	adc	r7, r1
    1158:	f8 01       	movw	r30, r16
    115a:	a0 80       	ld	r10, Z
    115c:	b1 80       	ldd	r11, Z+1	; 0x01
    115e:	26 ff       	sbrs	r18, 6
    1160:	03 c0       	rjmp	.+6      	; 0x1168 <vfprintf+0x17e>
    1162:	65 2d       	mov	r22, r5
    1164:	70 e0       	ldi	r23, 0x00	; 0
    1166:	02 c0       	rjmp	.+4      	; 0x116c <vfprintf+0x182>
    1168:	6f ef       	ldi	r22, 0xFF	; 255
    116a:	7f ef       	ldi	r23, 0xFF	; 255
    116c:	c5 01       	movw	r24, r10
    116e:	2c 87       	std	Y+12, r18	; 0x0c
    1170:	6b d2       	rcall	.+1238   	; 0x1648 <strnlen_P>
    1172:	2c 01       	movw	r4, r24
    1174:	2c 85       	ldd	r18, Y+12	; 0x0c
    1176:	20 68       	ori	r18, 0x80	; 128
    1178:	22 2e       	mov	r2, r18
    117a:	83 01       	movw	r16, r6
    117c:	23 fc       	sbrc	r2, 3
    117e:	19 c0       	rjmp	.+50     	; 0x11b2 <vfprintf+0x1c8>
    1180:	83 2d       	mov	r24, r3
    1182:	90 e0       	ldi	r25, 0x00	; 0
    1184:	48 16       	cp	r4, r24
    1186:	59 06       	cpc	r5, r25
    1188:	a0 f4       	brcc	.+40     	; 0x11b2 <vfprintf+0x1c8>
    118a:	b7 01       	movw	r22, r14
    118c:	80 e2       	ldi	r24, 0x20	; 32
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	78 d2       	rcall	.+1264   	; 0x1682 <fputc>
    1192:	3a 94       	dec	r3
    1194:	f5 cf       	rjmp	.-22     	; 0x1180 <vfprintf+0x196>
    1196:	f5 01       	movw	r30, r10
    1198:	27 fc       	sbrc	r2, 7
    119a:	85 91       	lpm	r24, Z+
    119c:	27 fe       	sbrs	r2, 7
    119e:	81 91       	ld	r24, Z+
    11a0:	5f 01       	movw	r10, r30
    11a2:	b7 01       	movw	r22, r14
    11a4:	90 e0       	ldi	r25, 0x00	; 0
    11a6:	6d d2       	rcall	.+1242   	; 0x1682 <fputc>
    11a8:	31 10       	cpse	r3, r1
    11aa:	3a 94       	dec	r3
    11ac:	f1 e0       	ldi	r31, 0x01	; 1
    11ae:	4f 1a       	sub	r4, r31
    11b0:	51 08       	sbc	r5, r1
    11b2:	41 14       	cp	r4, r1
    11b4:	51 04       	cpc	r5, r1
    11b6:	79 f7       	brne	.-34     	; 0x1196 <vfprintf+0x1ac>
    11b8:	de c0       	rjmp	.+444    	; 0x1376 <vfprintf+0x38c>
    11ba:	84 36       	cpi	r24, 0x64	; 100
    11bc:	11 f0       	breq	.+4      	; 0x11c2 <vfprintf+0x1d8>
    11be:	89 36       	cpi	r24, 0x69	; 105
    11c0:	31 f5       	brne	.+76     	; 0x120e <vfprintf+0x224>
    11c2:	f8 01       	movw	r30, r16
    11c4:	27 ff       	sbrs	r18, 7
    11c6:	07 c0       	rjmp	.+14     	; 0x11d6 <vfprintf+0x1ec>
    11c8:	60 81       	ld	r22, Z
    11ca:	71 81       	ldd	r23, Z+1	; 0x01
    11cc:	82 81       	ldd	r24, Z+2	; 0x02
    11ce:	93 81       	ldd	r25, Z+3	; 0x03
    11d0:	0c 5f       	subi	r16, 0xFC	; 252
    11d2:	1f 4f       	sbci	r17, 0xFF	; 255
    11d4:	08 c0       	rjmp	.+16     	; 0x11e6 <vfprintf+0x1fc>
    11d6:	60 81       	ld	r22, Z
    11d8:	71 81       	ldd	r23, Z+1	; 0x01
    11da:	88 27       	eor	r24, r24
    11dc:	77 fd       	sbrc	r23, 7
    11de:	80 95       	com	r24
    11e0:	98 2f       	mov	r25, r24
    11e2:	0e 5f       	subi	r16, 0xFE	; 254
    11e4:	1f 4f       	sbci	r17, 0xFF	; 255
    11e6:	2f 76       	andi	r18, 0x6F	; 111
    11e8:	b2 2e       	mov	r11, r18
    11ea:	97 ff       	sbrs	r25, 7
    11ec:	09 c0       	rjmp	.+18     	; 0x1200 <vfprintf+0x216>
    11ee:	90 95       	com	r25
    11f0:	80 95       	com	r24
    11f2:	70 95       	com	r23
    11f4:	61 95       	neg	r22
    11f6:	7f 4f       	sbci	r23, 0xFF	; 255
    11f8:	8f 4f       	sbci	r24, 0xFF	; 255
    11fa:	9f 4f       	sbci	r25, 0xFF	; 255
    11fc:	20 68       	ori	r18, 0x80	; 128
    11fe:	b2 2e       	mov	r11, r18
    1200:	2a e0       	ldi	r18, 0x0A	; 10
    1202:	30 e0       	ldi	r19, 0x00	; 0
    1204:	a4 01       	movw	r20, r8
    1206:	6f d2       	rcall	.+1246   	; 0x16e6 <__ultoa_invert>
    1208:	a8 2e       	mov	r10, r24
    120a:	a8 18       	sub	r10, r8
    120c:	43 c0       	rjmp	.+134    	; 0x1294 <vfprintf+0x2aa>
    120e:	85 37       	cpi	r24, 0x75	; 117
    1210:	29 f4       	brne	.+10     	; 0x121c <vfprintf+0x232>
    1212:	2f 7e       	andi	r18, 0xEF	; 239
    1214:	b2 2e       	mov	r11, r18
    1216:	2a e0       	ldi	r18, 0x0A	; 10
    1218:	30 e0       	ldi	r19, 0x00	; 0
    121a:	25 c0       	rjmp	.+74     	; 0x1266 <vfprintf+0x27c>
    121c:	f2 2f       	mov	r31, r18
    121e:	f9 7f       	andi	r31, 0xF9	; 249
    1220:	bf 2e       	mov	r11, r31
    1222:	8f 36       	cpi	r24, 0x6F	; 111
    1224:	c1 f0       	breq	.+48     	; 0x1256 <vfprintf+0x26c>
    1226:	18 f4       	brcc	.+6      	; 0x122e <vfprintf+0x244>
    1228:	88 35       	cpi	r24, 0x58	; 88
    122a:	79 f0       	breq	.+30     	; 0x124a <vfprintf+0x260>
    122c:	ad c0       	rjmp	.+346    	; 0x1388 <vfprintf+0x39e>
    122e:	80 37       	cpi	r24, 0x70	; 112
    1230:	19 f0       	breq	.+6      	; 0x1238 <vfprintf+0x24e>
    1232:	88 37       	cpi	r24, 0x78	; 120
    1234:	21 f0       	breq	.+8      	; 0x123e <vfprintf+0x254>
    1236:	a8 c0       	rjmp	.+336    	; 0x1388 <vfprintf+0x39e>
    1238:	2f 2f       	mov	r18, r31
    123a:	20 61       	ori	r18, 0x10	; 16
    123c:	b2 2e       	mov	r11, r18
    123e:	b4 fe       	sbrs	r11, 4
    1240:	0d c0       	rjmp	.+26     	; 0x125c <vfprintf+0x272>
    1242:	8b 2d       	mov	r24, r11
    1244:	84 60       	ori	r24, 0x04	; 4
    1246:	b8 2e       	mov	r11, r24
    1248:	09 c0       	rjmp	.+18     	; 0x125c <vfprintf+0x272>
    124a:	24 ff       	sbrs	r18, 4
    124c:	0a c0       	rjmp	.+20     	; 0x1262 <vfprintf+0x278>
    124e:	9f 2f       	mov	r25, r31
    1250:	96 60       	ori	r25, 0x06	; 6
    1252:	b9 2e       	mov	r11, r25
    1254:	06 c0       	rjmp	.+12     	; 0x1262 <vfprintf+0x278>
    1256:	28 e0       	ldi	r18, 0x08	; 8
    1258:	30 e0       	ldi	r19, 0x00	; 0
    125a:	05 c0       	rjmp	.+10     	; 0x1266 <vfprintf+0x27c>
    125c:	20 e1       	ldi	r18, 0x10	; 16
    125e:	30 e0       	ldi	r19, 0x00	; 0
    1260:	02 c0       	rjmp	.+4      	; 0x1266 <vfprintf+0x27c>
    1262:	20 e1       	ldi	r18, 0x10	; 16
    1264:	32 e0       	ldi	r19, 0x02	; 2
    1266:	f8 01       	movw	r30, r16
    1268:	b7 fe       	sbrs	r11, 7
    126a:	07 c0       	rjmp	.+14     	; 0x127a <vfprintf+0x290>
    126c:	60 81       	ld	r22, Z
    126e:	71 81       	ldd	r23, Z+1	; 0x01
    1270:	82 81       	ldd	r24, Z+2	; 0x02
    1272:	93 81       	ldd	r25, Z+3	; 0x03
    1274:	0c 5f       	subi	r16, 0xFC	; 252
    1276:	1f 4f       	sbci	r17, 0xFF	; 255
    1278:	06 c0       	rjmp	.+12     	; 0x1286 <vfprintf+0x29c>
    127a:	60 81       	ld	r22, Z
    127c:	71 81       	ldd	r23, Z+1	; 0x01
    127e:	80 e0       	ldi	r24, 0x00	; 0
    1280:	90 e0       	ldi	r25, 0x00	; 0
    1282:	0e 5f       	subi	r16, 0xFE	; 254
    1284:	1f 4f       	sbci	r17, 0xFF	; 255
    1286:	a4 01       	movw	r20, r8
    1288:	2e d2       	rcall	.+1116   	; 0x16e6 <__ultoa_invert>
    128a:	a8 2e       	mov	r10, r24
    128c:	a8 18       	sub	r10, r8
    128e:	fb 2d       	mov	r31, r11
    1290:	ff 77       	andi	r31, 0x7F	; 127
    1292:	bf 2e       	mov	r11, r31
    1294:	b6 fe       	sbrs	r11, 6
    1296:	0b c0       	rjmp	.+22     	; 0x12ae <vfprintf+0x2c4>
    1298:	2b 2d       	mov	r18, r11
    129a:	2e 7f       	andi	r18, 0xFE	; 254
    129c:	a5 14       	cp	r10, r5
    129e:	50 f4       	brcc	.+20     	; 0x12b4 <vfprintf+0x2ca>
    12a0:	b4 fe       	sbrs	r11, 4
    12a2:	0a c0       	rjmp	.+20     	; 0x12b8 <vfprintf+0x2ce>
    12a4:	b2 fc       	sbrc	r11, 2
    12a6:	08 c0       	rjmp	.+16     	; 0x12b8 <vfprintf+0x2ce>
    12a8:	2b 2d       	mov	r18, r11
    12aa:	2e 7e       	andi	r18, 0xEE	; 238
    12ac:	05 c0       	rjmp	.+10     	; 0x12b8 <vfprintf+0x2ce>
    12ae:	7a 2c       	mov	r7, r10
    12b0:	2b 2d       	mov	r18, r11
    12b2:	03 c0       	rjmp	.+6      	; 0x12ba <vfprintf+0x2d0>
    12b4:	7a 2c       	mov	r7, r10
    12b6:	01 c0       	rjmp	.+2      	; 0x12ba <vfprintf+0x2d0>
    12b8:	75 2c       	mov	r7, r5
    12ba:	24 ff       	sbrs	r18, 4
    12bc:	0d c0       	rjmp	.+26     	; 0x12d8 <vfprintf+0x2ee>
    12be:	fe 01       	movw	r30, r28
    12c0:	ea 0d       	add	r30, r10
    12c2:	f1 1d       	adc	r31, r1
    12c4:	80 81       	ld	r24, Z
    12c6:	80 33       	cpi	r24, 0x30	; 48
    12c8:	11 f4       	brne	.+4      	; 0x12ce <vfprintf+0x2e4>
    12ca:	29 7e       	andi	r18, 0xE9	; 233
    12cc:	09 c0       	rjmp	.+18     	; 0x12e0 <vfprintf+0x2f6>
    12ce:	22 ff       	sbrs	r18, 2
    12d0:	06 c0       	rjmp	.+12     	; 0x12de <vfprintf+0x2f4>
    12d2:	73 94       	inc	r7
    12d4:	73 94       	inc	r7
    12d6:	04 c0       	rjmp	.+8      	; 0x12e0 <vfprintf+0x2f6>
    12d8:	82 2f       	mov	r24, r18
    12da:	86 78       	andi	r24, 0x86	; 134
    12dc:	09 f0       	breq	.+2      	; 0x12e0 <vfprintf+0x2f6>
    12de:	73 94       	inc	r7
    12e0:	23 fd       	sbrc	r18, 3
    12e2:	12 c0       	rjmp	.+36     	; 0x1308 <vfprintf+0x31e>
    12e4:	20 ff       	sbrs	r18, 0
    12e6:	06 c0       	rjmp	.+12     	; 0x12f4 <vfprintf+0x30a>
    12e8:	5a 2c       	mov	r5, r10
    12ea:	73 14       	cp	r7, r3
    12ec:	18 f4       	brcc	.+6      	; 0x12f4 <vfprintf+0x30a>
    12ee:	53 0c       	add	r5, r3
    12f0:	57 18       	sub	r5, r7
    12f2:	73 2c       	mov	r7, r3
    12f4:	73 14       	cp	r7, r3
    12f6:	60 f4       	brcc	.+24     	; 0x1310 <vfprintf+0x326>
    12f8:	b7 01       	movw	r22, r14
    12fa:	80 e2       	ldi	r24, 0x20	; 32
    12fc:	90 e0       	ldi	r25, 0x00	; 0
    12fe:	2c 87       	std	Y+12, r18	; 0x0c
    1300:	c0 d1       	rcall	.+896    	; 0x1682 <fputc>
    1302:	73 94       	inc	r7
    1304:	2c 85       	ldd	r18, Y+12	; 0x0c
    1306:	f6 cf       	rjmp	.-20     	; 0x12f4 <vfprintf+0x30a>
    1308:	73 14       	cp	r7, r3
    130a:	10 f4       	brcc	.+4      	; 0x1310 <vfprintf+0x326>
    130c:	37 18       	sub	r3, r7
    130e:	01 c0       	rjmp	.+2      	; 0x1312 <vfprintf+0x328>
    1310:	31 2c       	mov	r3, r1
    1312:	24 ff       	sbrs	r18, 4
    1314:	11 c0       	rjmp	.+34     	; 0x1338 <vfprintf+0x34e>
    1316:	b7 01       	movw	r22, r14
    1318:	80 e3       	ldi	r24, 0x30	; 48
    131a:	90 e0       	ldi	r25, 0x00	; 0
    131c:	2c 87       	std	Y+12, r18	; 0x0c
    131e:	b1 d1       	rcall	.+866    	; 0x1682 <fputc>
    1320:	2c 85       	ldd	r18, Y+12	; 0x0c
    1322:	22 ff       	sbrs	r18, 2
    1324:	16 c0       	rjmp	.+44     	; 0x1352 <vfprintf+0x368>
    1326:	21 ff       	sbrs	r18, 1
    1328:	03 c0       	rjmp	.+6      	; 0x1330 <vfprintf+0x346>
    132a:	88 e5       	ldi	r24, 0x58	; 88
    132c:	90 e0       	ldi	r25, 0x00	; 0
    132e:	02 c0       	rjmp	.+4      	; 0x1334 <vfprintf+0x34a>
    1330:	88 e7       	ldi	r24, 0x78	; 120
    1332:	90 e0       	ldi	r25, 0x00	; 0
    1334:	b7 01       	movw	r22, r14
    1336:	0c c0       	rjmp	.+24     	; 0x1350 <vfprintf+0x366>
    1338:	82 2f       	mov	r24, r18
    133a:	86 78       	andi	r24, 0x86	; 134
    133c:	51 f0       	breq	.+20     	; 0x1352 <vfprintf+0x368>
    133e:	21 fd       	sbrc	r18, 1
    1340:	02 c0       	rjmp	.+4      	; 0x1346 <vfprintf+0x35c>
    1342:	80 e2       	ldi	r24, 0x20	; 32
    1344:	01 c0       	rjmp	.+2      	; 0x1348 <vfprintf+0x35e>
    1346:	8b e2       	ldi	r24, 0x2B	; 43
    1348:	27 fd       	sbrc	r18, 7
    134a:	8d e2       	ldi	r24, 0x2D	; 45
    134c:	b7 01       	movw	r22, r14
    134e:	90 e0       	ldi	r25, 0x00	; 0
    1350:	98 d1       	rcall	.+816    	; 0x1682 <fputc>
    1352:	a5 14       	cp	r10, r5
    1354:	30 f4       	brcc	.+12     	; 0x1362 <vfprintf+0x378>
    1356:	b7 01       	movw	r22, r14
    1358:	80 e3       	ldi	r24, 0x30	; 48
    135a:	90 e0       	ldi	r25, 0x00	; 0
    135c:	92 d1       	rcall	.+804    	; 0x1682 <fputc>
    135e:	5a 94       	dec	r5
    1360:	f8 cf       	rjmp	.-16     	; 0x1352 <vfprintf+0x368>
    1362:	aa 94       	dec	r10
    1364:	f4 01       	movw	r30, r8
    1366:	ea 0d       	add	r30, r10
    1368:	f1 1d       	adc	r31, r1
    136a:	80 81       	ld	r24, Z
    136c:	b7 01       	movw	r22, r14
    136e:	90 e0       	ldi	r25, 0x00	; 0
    1370:	88 d1       	rcall	.+784    	; 0x1682 <fputc>
    1372:	a1 10       	cpse	r10, r1
    1374:	f6 cf       	rjmp	.-20     	; 0x1362 <vfprintf+0x378>
    1376:	33 20       	and	r3, r3
    1378:	09 f4       	brne	.+2      	; 0x137c <vfprintf+0x392>
    137a:	5d ce       	rjmp	.-838    	; 0x1036 <vfprintf+0x4c>
    137c:	b7 01       	movw	r22, r14
    137e:	80 e2       	ldi	r24, 0x20	; 32
    1380:	90 e0       	ldi	r25, 0x00	; 0
    1382:	7f d1       	rcall	.+766    	; 0x1682 <fputc>
    1384:	3a 94       	dec	r3
    1386:	f7 cf       	rjmp	.-18     	; 0x1376 <vfprintf+0x38c>
    1388:	f7 01       	movw	r30, r14
    138a:	86 81       	ldd	r24, Z+6	; 0x06
    138c:	97 81       	ldd	r25, Z+7	; 0x07
    138e:	02 c0       	rjmp	.+4      	; 0x1394 <vfprintf+0x3aa>
    1390:	8f ef       	ldi	r24, 0xFF	; 255
    1392:	9f ef       	ldi	r25, 0xFF	; 255
    1394:	2c 96       	adiw	r28, 0x0c	; 12
    1396:	0f b6       	in	r0, 0x3f	; 63
    1398:	f8 94       	cli
    139a:	de bf       	out	0x3e, r29	; 62
    139c:	0f be       	out	0x3f, r0	; 63
    139e:	cd bf       	out	0x3d, r28	; 61
    13a0:	df 91       	pop	r29
    13a2:	cf 91       	pop	r28
    13a4:	1f 91       	pop	r17
    13a6:	0f 91       	pop	r16
    13a8:	ff 90       	pop	r15
    13aa:	ef 90       	pop	r14
    13ac:	df 90       	pop	r13
    13ae:	cf 90       	pop	r12
    13b0:	bf 90       	pop	r11
    13b2:	af 90       	pop	r10
    13b4:	9f 90       	pop	r9
    13b6:	8f 90       	pop	r8
    13b8:	7f 90       	pop	r7
    13ba:	6f 90       	pop	r6
    13bc:	5f 90       	pop	r5
    13be:	4f 90       	pop	r4
    13c0:	3f 90       	pop	r3
    13c2:	2f 90       	pop	r2
    13c4:	08 95       	ret

000013c6 <calloc>:
    13c6:	0f 93       	push	r16
    13c8:	1f 93       	push	r17
    13ca:	cf 93       	push	r28
    13cc:	df 93       	push	r29
    13ce:	86 9f       	mul	r24, r22
    13d0:	80 01       	movw	r16, r0
    13d2:	87 9f       	mul	r24, r23
    13d4:	10 0d       	add	r17, r0
    13d6:	96 9f       	mul	r25, r22
    13d8:	10 0d       	add	r17, r0
    13da:	11 24       	eor	r1, r1
    13dc:	c8 01       	movw	r24, r16
    13de:	0d d0       	rcall	.+26     	; 0x13fa <malloc>
    13e0:	ec 01       	movw	r28, r24
    13e2:	00 97       	sbiw	r24, 0x00	; 0
    13e4:	21 f0       	breq	.+8      	; 0x13ee <calloc+0x28>
    13e6:	a8 01       	movw	r20, r16
    13e8:	60 e0       	ldi	r22, 0x00	; 0
    13ea:	70 e0       	ldi	r23, 0x00	; 0
    13ec:	38 d1       	rcall	.+624    	; 0x165e <memset>
    13ee:	ce 01       	movw	r24, r28
    13f0:	df 91       	pop	r29
    13f2:	cf 91       	pop	r28
    13f4:	1f 91       	pop	r17
    13f6:	0f 91       	pop	r16
    13f8:	08 95       	ret

000013fa <malloc>:
    13fa:	cf 93       	push	r28
    13fc:	df 93       	push	r29
    13fe:	82 30       	cpi	r24, 0x02	; 2
    1400:	91 05       	cpc	r25, r1
    1402:	10 f4       	brcc	.+4      	; 0x1408 <malloc+0xe>
    1404:	82 e0       	ldi	r24, 0x02	; 2
    1406:	90 e0       	ldi	r25, 0x00	; 0
    1408:	e0 91 1a 04 	lds	r30, 0x041A
    140c:	f0 91 1b 04 	lds	r31, 0x041B
    1410:	20 e0       	ldi	r18, 0x00	; 0
    1412:	30 e0       	ldi	r19, 0x00	; 0
    1414:	a0 e0       	ldi	r26, 0x00	; 0
    1416:	b0 e0       	ldi	r27, 0x00	; 0
    1418:	30 97       	sbiw	r30, 0x00	; 0
    141a:	39 f1       	breq	.+78     	; 0x146a <malloc+0x70>
    141c:	40 81       	ld	r20, Z
    141e:	51 81       	ldd	r21, Z+1	; 0x01
    1420:	48 17       	cp	r20, r24
    1422:	59 07       	cpc	r21, r25
    1424:	b8 f0       	brcs	.+46     	; 0x1454 <malloc+0x5a>
    1426:	48 17       	cp	r20, r24
    1428:	59 07       	cpc	r21, r25
    142a:	71 f4       	brne	.+28     	; 0x1448 <malloc+0x4e>
    142c:	82 81       	ldd	r24, Z+2	; 0x02
    142e:	93 81       	ldd	r25, Z+3	; 0x03
    1430:	10 97       	sbiw	r26, 0x00	; 0
    1432:	29 f0       	breq	.+10     	; 0x143e <malloc+0x44>
    1434:	13 96       	adiw	r26, 0x03	; 3
    1436:	9c 93       	st	X, r25
    1438:	8e 93       	st	-X, r24
    143a:	12 97       	sbiw	r26, 0x02	; 2
    143c:	2c c0       	rjmp	.+88     	; 0x1496 <malloc+0x9c>
    143e:	90 93 1b 04 	sts	0x041B, r25
    1442:	80 93 1a 04 	sts	0x041A, r24
    1446:	27 c0       	rjmp	.+78     	; 0x1496 <malloc+0x9c>
    1448:	21 15       	cp	r18, r1
    144a:	31 05       	cpc	r19, r1
    144c:	31 f0       	breq	.+12     	; 0x145a <malloc+0x60>
    144e:	42 17       	cp	r20, r18
    1450:	53 07       	cpc	r21, r19
    1452:	18 f0       	brcs	.+6      	; 0x145a <malloc+0x60>
    1454:	a9 01       	movw	r20, r18
    1456:	db 01       	movw	r26, r22
    1458:	01 c0       	rjmp	.+2      	; 0x145c <malloc+0x62>
    145a:	ef 01       	movw	r28, r30
    145c:	9a 01       	movw	r18, r20
    145e:	bd 01       	movw	r22, r26
    1460:	df 01       	movw	r26, r30
    1462:	02 80       	ldd	r0, Z+2	; 0x02
    1464:	f3 81       	ldd	r31, Z+3	; 0x03
    1466:	e0 2d       	mov	r30, r0
    1468:	d7 cf       	rjmp	.-82     	; 0x1418 <malloc+0x1e>
    146a:	21 15       	cp	r18, r1
    146c:	31 05       	cpc	r19, r1
    146e:	f9 f0       	breq	.+62     	; 0x14ae <malloc+0xb4>
    1470:	28 1b       	sub	r18, r24
    1472:	39 0b       	sbc	r19, r25
    1474:	24 30       	cpi	r18, 0x04	; 4
    1476:	31 05       	cpc	r19, r1
    1478:	80 f4       	brcc	.+32     	; 0x149a <malloc+0xa0>
    147a:	8a 81       	ldd	r24, Y+2	; 0x02
    147c:	9b 81       	ldd	r25, Y+3	; 0x03
    147e:	61 15       	cp	r22, r1
    1480:	71 05       	cpc	r23, r1
    1482:	21 f0       	breq	.+8      	; 0x148c <malloc+0x92>
    1484:	fb 01       	movw	r30, r22
    1486:	93 83       	std	Z+3, r25	; 0x03
    1488:	82 83       	std	Z+2, r24	; 0x02
    148a:	04 c0       	rjmp	.+8      	; 0x1494 <malloc+0x9a>
    148c:	90 93 1b 04 	sts	0x041B, r25
    1490:	80 93 1a 04 	sts	0x041A, r24
    1494:	fe 01       	movw	r30, r28
    1496:	32 96       	adiw	r30, 0x02	; 2
    1498:	44 c0       	rjmp	.+136    	; 0x1522 <malloc+0x128>
    149a:	fe 01       	movw	r30, r28
    149c:	e2 0f       	add	r30, r18
    149e:	f3 1f       	adc	r31, r19
    14a0:	81 93       	st	Z+, r24
    14a2:	91 93       	st	Z+, r25
    14a4:	22 50       	subi	r18, 0x02	; 2
    14a6:	31 09       	sbc	r19, r1
    14a8:	39 83       	std	Y+1, r19	; 0x01
    14aa:	28 83       	st	Y, r18
    14ac:	3a c0       	rjmp	.+116    	; 0x1522 <malloc+0x128>
    14ae:	20 91 18 04 	lds	r18, 0x0418
    14b2:	30 91 19 04 	lds	r19, 0x0419
    14b6:	23 2b       	or	r18, r19
    14b8:	41 f4       	brne	.+16     	; 0x14ca <malloc+0xd0>
    14ba:	20 91 02 02 	lds	r18, 0x0202
    14be:	30 91 03 02 	lds	r19, 0x0203
    14c2:	30 93 19 04 	sts	0x0419, r19
    14c6:	20 93 18 04 	sts	0x0418, r18
    14ca:	20 91 00 02 	lds	r18, 0x0200
    14ce:	30 91 01 02 	lds	r19, 0x0201
    14d2:	21 15       	cp	r18, r1
    14d4:	31 05       	cpc	r19, r1
    14d6:	41 f4       	brne	.+16     	; 0x14e8 <malloc+0xee>
    14d8:	2d b7       	in	r18, 0x3d	; 61
    14da:	3e b7       	in	r19, 0x3e	; 62
    14dc:	40 91 04 02 	lds	r20, 0x0204
    14e0:	50 91 05 02 	lds	r21, 0x0205
    14e4:	24 1b       	sub	r18, r20
    14e6:	35 0b       	sbc	r19, r21
    14e8:	e0 91 18 04 	lds	r30, 0x0418
    14ec:	f0 91 19 04 	lds	r31, 0x0419
    14f0:	e2 17       	cp	r30, r18
    14f2:	f3 07       	cpc	r31, r19
    14f4:	a0 f4       	brcc	.+40     	; 0x151e <malloc+0x124>
    14f6:	2e 1b       	sub	r18, r30
    14f8:	3f 0b       	sbc	r19, r31
    14fa:	28 17       	cp	r18, r24
    14fc:	39 07       	cpc	r19, r25
    14fe:	78 f0       	brcs	.+30     	; 0x151e <malloc+0x124>
    1500:	ac 01       	movw	r20, r24
    1502:	4e 5f       	subi	r20, 0xFE	; 254
    1504:	5f 4f       	sbci	r21, 0xFF	; 255
    1506:	24 17       	cp	r18, r20
    1508:	35 07       	cpc	r19, r21
    150a:	48 f0       	brcs	.+18     	; 0x151e <malloc+0x124>
    150c:	4e 0f       	add	r20, r30
    150e:	5f 1f       	adc	r21, r31
    1510:	50 93 19 04 	sts	0x0419, r21
    1514:	40 93 18 04 	sts	0x0418, r20
    1518:	81 93       	st	Z+, r24
    151a:	91 93       	st	Z+, r25
    151c:	02 c0       	rjmp	.+4      	; 0x1522 <malloc+0x128>
    151e:	e0 e0       	ldi	r30, 0x00	; 0
    1520:	f0 e0       	ldi	r31, 0x00	; 0
    1522:	cf 01       	movw	r24, r30
    1524:	df 91       	pop	r29
    1526:	cf 91       	pop	r28
    1528:	08 95       	ret

0000152a <free>:
    152a:	cf 93       	push	r28
    152c:	df 93       	push	r29
    152e:	00 97       	sbiw	r24, 0x00	; 0
    1530:	09 f4       	brne	.+2      	; 0x1534 <free+0xa>
    1532:	87 c0       	rjmp	.+270    	; 0x1642 <free+0x118>
    1534:	fc 01       	movw	r30, r24
    1536:	32 97       	sbiw	r30, 0x02	; 2
    1538:	13 82       	std	Z+3, r1	; 0x03
    153a:	12 82       	std	Z+2, r1	; 0x02
    153c:	c0 91 1a 04 	lds	r28, 0x041A
    1540:	d0 91 1b 04 	lds	r29, 0x041B
    1544:	20 97       	sbiw	r28, 0x00	; 0
    1546:	81 f4       	brne	.+32     	; 0x1568 <free+0x3e>
    1548:	20 81       	ld	r18, Z
    154a:	31 81       	ldd	r19, Z+1	; 0x01
    154c:	28 0f       	add	r18, r24
    154e:	39 1f       	adc	r19, r25
    1550:	80 91 18 04 	lds	r24, 0x0418
    1554:	90 91 19 04 	lds	r25, 0x0419
    1558:	82 17       	cp	r24, r18
    155a:	93 07       	cpc	r25, r19
    155c:	79 f5       	brne	.+94     	; 0x15bc <free+0x92>
    155e:	f0 93 19 04 	sts	0x0419, r31
    1562:	e0 93 18 04 	sts	0x0418, r30
    1566:	6d c0       	rjmp	.+218    	; 0x1642 <free+0x118>
    1568:	de 01       	movw	r26, r28
    156a:	20 e0       	ldi	r18, 0x00	; 0
    156c:	30 e0       	ldi	r19, 0x00	; 0
    156e:	ae 17       	cp	r26, r30
    1570:	bf 07       	cpc	r27, r31
    1572:	50 f4       	brcc	.+20     	; 0x1588 <free+0x5e>
    1574:	12 96       	adiw	r26, 0x02	; 2
    1576:	4d 91       	ld	r20, X+
    1578:	5c 91       	ld	r21, X
    157a:	13 97       	sbiw	r26, 0x03	; 3
    157c:	9d 01       	movw	r18, r26
    157e:	41 15       	cp	r20, r1
    1580:	51 05       	cpc	r21, r1
    1582:	09 f1       	breq	.+66     	; 0x15c6 <free+0x9c>
    1584:	da 01       	movw	r26, r20
    1586:	f3 cf       	rjmp	.-26     	; 0x156e <free+0x44>
    1588:	b3 83       	std	Z+3, r27	; 0x03
    158a:	a2 83       	std	Z+2, r26	; 0x02
    158c:	40 81       	ld	r20, Z
    158e:	51 81       	ldd	r21, Z+1	; 0x01
    1590:	84 0f       	add	r24, r20
    1592:	95 1f       	adc	r25, r21
    1594:	8a 17       	cp	r24, r26
    1596:	9b 07       	cpc	r25, r27
    1598:	71 f4       	brne	.+28     	; 0x15b6 <free+0x8c>
    159a:	8d 91       	ld	r24, X+
    159c:	9c 91       	ld	r25, X
    159e:	11 97       	sbiw	r26, 0x01	; 1
    15a0:	84 0f       	add	r24, r20
    15a2:	95 1f       	adc	r25, r21
    15a4:	02 96       	adiw	r24, 0x02	; 2
    15a6:	91 83       	std	Z+1, r25	; 0x01
    15a8:	80 83       	st	Z, r24
    15aa:	12 96       	adiw	r26, 0x02	; 2
    15ac:	8d 91       	ld	r24, X+
    15ae:	9c 91       	ld	r25, X
    15b0:	13 97       	sbiw	r26, 0x03	; 3
    15b2:	93 83       	std	Z+3, r25	; 0x03
    15b4:	82 83       	std	Z+2, r24	; 0x02
    15b6:	21 15       	cp	r18, r1
    15b8:	31 05       	cpc	r19, r1
    15ba:	29 f4       	brne	.+10     	; 0x15c6 <free+0x9c>
    15bc:	f0 93 1b 04 	sts	0x041B, r31
    15c0:	e0 93 1a 04 	sts	0x041A, r30
    15c4:	3e c0       	rjmp	.+124    	; 0x1642 <free+0x118>
    15c6:	d9 01       	movw	r26, r18
    15c8:	13 96       	adiw	r26, 0x03	; 3
    15ca:	fc 93       	st	X, r31
    15cc:	ee 93       	st	-X, r30
    15ce:	12 97       	sbiw	r26, 0x02	; 2
    15d0:	4d 91       	ld	r20, X+
    15d2:	5d 91       	ld	r21, X+
    15d4:	a4 0f       	add	r26, r20
    15d6:	b5 1f       	adc	r27, r21
    15d8:	ea 17       	cp	r30, r26
    15da:	fb 07       	cpc	r31, r27
    15dc:	79 f4       	brne	.+30     	; 0x15fc <free+0xd2>
    15de:	80 81       	ld	r24, Z
    15e0:	91 81       	ldd	r25, Z+1	; 0x01
    15e2:	84 0f       	add	r24, r20
    15e4:	95 1f       	adc	r25, r21
    15e6:	02 96       	adiw	r24, 0x02	; 2
    15e8:	d9 01       	movw	r26, r18
    15ea:	11 96       	adiw	r26, 0x01	; 1
    15ec:	9c 93       	st	X, r25
    15ee:	8e 93       	st	-X, r24
    15f0:	82 81       	ldd	r24, Z+2	; 0x02
    15f2:	93 81       	ldd	r25, Z+3	; 0x03
    15f4:	13 96       	adiw	r26, 0x03	; 3
    15f6:	9c 93       	st	X, r25
    15f8:	8e 93       	st	-X, r24
    15fa:	12 97       	sbiw	r26, 0x02	; 2
    15fc:	e0 e0       	ldi	r30, 0x00	; 0
    15fe:	f0 e0       	ldi	r31, 0x00	; 0
    1600:	8a 81       	ldd	r24, Y+2	; 0x02
    1602:	9b 81       	ldd	r25, Y+3	; 0x03
    1604:	00 97       	sbiw	r24, 0x00	; 0
    1606:	19 f0       	breq	.+6      	; 0x160e <free+0xe4>
    1608:	fe 01       	movw	r30, r28
    160a:	ec 01       	movw	r28, r24
    160c:	f9 cf       	rjmp	.-14     	; 0x1600 <free+0xd6>
    160e:	ce 01       	movw	r24, r28
    1610:	02 96       	adiw	r24, 0x02	; 2
    1612:	28 81       	ld	r18, Y
    1614:	39 81       	ldd	r19, Y+1	; 0x01
    1616:	82 0f       	add	r24, r18
    1618:	93 1f       	adc	r25, r19
    161a:	20 91 18 04 	lds	r18, 0x0418
    161e:	30 91 19 04 	lds	r19, 0x0419
    1622:	28 17       	cp	r18, r24
    1624:	39 07       	cpc	r19, r25
    1626:	69 f4       	brne	.+26     	; 0x1642 <free+0x118>
    1628:	30 97       	sbiw	r30, 0x00	; 0
    162a:	29 f4       	brne	.+10     	; 0x1636 <free+0x10c>
    162c:	10 92 1b 04 	sts	0x041B, r1
    1630:	10 92 1a 04 	sts	0x041A, r1
    1634:	02 c0       	rjmp	.+4      	; 0x163a <free+0x110>
    1636:	13 82       	std	Z+3, r1	; 0x03
    1638:	12 82       	std	Z+2, r1	; 0x02
    163a:	d0 93 19 04 	sts	0x0419, r29
    163e:	c0 93 18 04 	sts	0x0418, r28
    1642:	df 91       	pop	r29
    1644:	cf 91       	pop	r28
    1646:	08 95       	ret

00001648 <strnlen_P>:
    1648:	fc 01       	movw	r30, r24
    164a:	05 90       	lpm	r0, Z+
    164c:	61 50       	subi	r22, 0x01	; 1
    164e:	70 40       	sbci	r23, 0x00	; 0
    1650:	01 10       	cpse	r0, r1
    1652:	d8 f7       	brcc	.-10     	; 0x164a <strnlen_P+0x2>
    1654:	80 95       	com	r24
    1656:	90 95       	com	r25
    1658:	8e 0f       	add	r24, r30
    165a:	9f 1f       	adc	r25, r31
    165c:	08 95       	ret

0000165e <memset>:
    165e:	dc 01       	movw	r26, r24
    1660:	01 c0       	rjmp	.+2      	; 0x1664 <memset+0x6>
    1662:	6d 93       	st	X+, r22
    1664:	41 50       	subi	r20, 0x01	; 1
    1666:	50 40       	sbci	r21, 0x00	; 0
    1668:	e0 f7       	brcc	.-8      	; 0x1662 <memset+0x4>
    166a:	08 95       	ret

0000166c <strnlen>:
    166c:	fc 01       	movw	r30, r24
    166e:	61 50       	subi	r22, 0x01	; 1
    1670:	70 40       	sbci	r23, 0x00	; 0
    1672:	01 90       	ld	r0, Z+
    1674:	01 10       	cpse	r0, r1
    1676:	d8 f7       	brcc	.-10     	; 0x166e <strnlen+0x2>
    1678:	80 95       	com	r24
    167a:	90 95       	com	r25
    167c:	8e 0f       	add	r24, r30
    167e:	9f 1f       	adc	r25, r31
    1680:	08 95       	ret

00001682 <fputc>:
    1682:	0f 93       	push	r16
    1684:	1f 93       	push	r17
    1686:	cf 93       	push	r28
    1688:	df 93       	push	r29
    168a:	18 2f       	mov	r17, r24
    168c:	09 2f       	mov	r16, r25
    168e:	eb 01       	movw	r28, r22
    1690:	8b 81       	ldd	r24, Y+3	; 0x03
    1692:	81 fd       	sbrc	r24, 1
    1694:	03 c0       	rjmp	.+6      	; 0x169c <fputc+0x1a>
    1696:	8f ef       	ldi	r24, 0xFF	; 255
    1698:	9f ef       	ldi	r25, 0xFF	; 255
    169a:	20 c0       	rjmp	.+64     	; 0x16dc <fputc+0x5a>
    169c:	82 ff       	sbrs	r24, 2
    169e:	10 c0       	rjmp	.+32     	; 0x16c0 <fputc+0x3e>
    16a0:	4e 81       	ldd	r20, Y+6	; 0x06
    16a2:	5f 81       	ldd	r21, Y+7	; 0x07
    16a4:	2c 81       	ldd	r18, Y+4	; 0x04
    16a6:	3d 81       	ldd	r19, Y+5	; 0x05
    16a8:	42 17       	cp	r20, r18
    16aa:	53 07       	cpc	r21, r19
    16ac:	7c f4       	brge	.+30     	; 0x16cc <fputc+0x4a>
    16ae:	e8 81       	ld	r30, Y
    16b0:	f9 81       	ldd	r31, Y+1	; 0x01
    16b2:	9f 01       	movw	r18, r30
    16b4:	2f 5f       	subi	r18, 0xFF	; 255
    16b6:	3f 4f       	sbci	r19, 0xFF	; 255
    16b8:	39 83       	std	Y+1, r19	; 0x01
    16ba:	28 83       	st	Y, r18
    16bc:	10 83       	st	Z, r17
    16be:	06 c0       	rjmp	.+12     	; 0x16cc <fputc+0x4a>
    16c0:	e8 85       	ldd	r30, Y+8	; 0x08
    16c2:	f9 85       	ldd	r31, Y+9	; 0x09
    16c4:	81 2f       	mov	r24, r17
    16c6:	19 95       	eicall
    16c8:	89 2b       	or	r24, r25
    16ca:	29 f7       	brne	.-54     	; 0x1696 <fputc+0x14>
    16cc:	2e 81       	ldd	r18, Y+6	; 0x06
    16ce:	3f 81       	ldd	r19, Y+7	; 0x07
    16d0:	2f 5f       	subi	r18, 0xFF	; 255
    16d2:	3f 4f       	sbci	r19, 0xFF	; 255
    16d4:	3f 83       	std	Y+7, r19	; 0x07
    16d6:	2e 83       	std	Y+6, r18	; 0x06
    16d8:	81 2f       	mov	r24, r17
    16da:	90 2f       	mov	r25, r16
    16dc:	df 91       	pop	r29
    16de:	cf 91       	pop	r28
    16e0:	1f 91       	pop	r17
    16e2:	0f 91       	pop	r16
    16e4:	08 95       	ret

000016e6 <__ultoa_invert>:
    16e6:	fa 01       	movw	r30, r20
    16e8:	aa 27       	eor	r26, r26
    16ea:	28 30       	cpi	r18, 0x08	; 8
    16ec:	51 f1       	breq	.+84     	; 0x1742 <__ultoa_invert+0x5c>
    16ee:	20 31       	cpi	r18, 0x10	; 16
    16f0:	81 f1       	breq	.+96     	; 0x1752 <__ultoa_invert+0x6c>
    16f2:	e8 94       	clt
    16f4:	6f 93       	push	r22
    16f6:	6e 7f       	andi	r22, 0xFE	; 254
    16f8:	6e 5f       	subi	r22, 0xFE	; 254
    16fa:	7f 4f       	sbci	r23, 0xFF	; 255
    16fc:	8f 4f       	sbci	r24, 0xFF	; 255
    16fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1700:	af 4f       	sbci	r26, 0xFF	; 255
    1702:	b1 e0       	ldi	r27, 0x01	; 1
    1704:	3e d0       	rcall	.+124    	; 0x1782 <__ultoa_invert+0x9c>
    1706:	b4 e0       	ldi	r27, 0x04	; 4
    1708:	3c d0       	rcall	.+120    	; 0x1782 <__ultoa_invert+0x9c>
    170a:	67 0f       	add	r22, r23
    170c:	78 1f       	adc	r23, r24
    170e:	89 1f       	adc	r24, r25
    1710:	9a 1f       	adc	r25, r26
    1712:	a1 1d       	adc	r26, r1
    1714:	68 0f       	add	r22, r24
    1716:	79 1f       	adc	r23, r25
    1718:	8a 1f       	adc	r24, r26
    171a:	91 1d       	adc	r25, r1
    171c:	a1 1d       	adc	r26, r1
    171e:	6a 0f       	add	r22, r26
    1720:	71 1d       	adc	r23, r1
    1722:	81 1d       	adc	r24, r1
    1724:	91 1d       	adc	r25, r1
    1726:	a1 1d       	adc	r26, r1
    1728:	20 d0       	rcall	.+64     	; 0x176a <__ultoa_invert+0x84>
    172a:	09 f4       	brne	.+2      	; 0x172e <__ultoa_invert+0x48>
    172c:	68 94       	set
    172e:	3f 91       	pop	r19
    1730:	2a e0       	ldi	r18, 0x0A	; 10
    1732:	26 9f       	mul	r18, r22
    1734:	11 24       	eor	r1, r1
    1736:	30 19       	sub	r19, r0
    1738:	30 5d       	subi	r19, 0xD0	; 208
    173a:	31 93       	st	Z+, r19
    173c:	de f6       	brtc	.-74     	; 0x16f4 <__ultoa_invert+0xe>
    173e:	cf 01       	movw	r24, r30
    1740:	08 95       	ret
    1742:	46 2f       	mov	r20, r22
    1744:	47 70       	andi	r20, 0x07	; 7
    1746:	40 5d       	subi	r20, 0xD0	; 208
    1748:	41 93       	st	Z+, r20
    174a:	b3 e0       	ldi	r27, 0x03	; 3
    174c:	0f d0       	rcall	.+30     	; 0x176c <__ultoa_invert+0x86>
    174e:	c9 f7       	brne	.-14     	; 0x1742 <__ultoa_invert+0x5c>
    1750:	f6 cf       	rjmp	.-20     	; 0x173e <__ultoa_invert+0x58>
    1752:	46 2f       	mov	r20, r22
    1754:	4f 70       	andi	r20, 0x0F	; 15
    1756:	40 5d       	subi	r20, 0xD0	; 208
    1758:	4a 33       	cpi	r20, 0x3A	; 58
    175a:	18 f0       	brcs	.+6      	; 0x1762 <__ultoa_invert+0x7c>
    175c:	49 5d       	subi	r20, 0xD9	; 217
    175e:	31 fd       	sbrc	r19, 1
    1760:	40 52       	subi	r20, 0x20	; 32
    1762:	41 93       	st	Z+, r20
    1764:	02 d0       	rcall	.+4      	; 0x176a <__ultoa_invert+0x84>
    1766:	a9 f7       	brne	.-22     	; 0x1752 <__ultoa_invert+0x6c>
    1768:	ea cf       	rjmp	.-44     	; 0x173e <__ultoa_invert+0x58>
    176a:	b4 e0       	ldi	r27, 0x04	; 4
    176c:	a6 95       	lsr	r26
    176e:	97 95       	ror	r25
    1770:	87 95       	ror	r24
    1772:	77 95       	ror	r23
    1774:	67 95       	ror	r22
    1776:	ba 95       	dec	r27
    1778:	c9 f7       	brne	.-14     	; 0x176c <__ultoa_invert+0x86>
    177a:	00 97       	sbiw	r24, 0x00	; 0
    177c:	61 05       	cpc	r22, r1
    177e:	71 05       	cpc	r23, r1
    1780:	08 95       	ret
    1782:	9b 01       	movw	r18, r22
    1784:	ac 01       	movw	r20, r24
    1786:	0a 2e       	mov	r0, r26
    1788:	06 94       	lsr	r0
    178a:	57 95       	ror	r21
    178c:	47 95       	ror	r20
    178e:	37 95       	ror	r19
    1790:	27 95       	ror	r18
    1792:	ba 95       	dec	r27
    1794:	c9 f7       	brne	.-14     	; 0x1788 <__ultoa_invert+0xa2>
    1796:	62 0f       	add	r22, r18
    1798:	73 1f       	adc	r23, r19
    179a:	84 1f       	adc	r24, r20
    179c:	95 1f       	adc	r25, r21
    179e:	a0 1d       	adc	r26, r0
    17a0:	08 95       	ret

000017a2 <_exit>:
    17a2:	f8 94       	cli

000017a4 <__stop_program>:
    17a4:	ff cf       	rjmp	.-2      	; 0x17a4 <__stop_program>
