{"Hong Li": [0, ["Stable and compact inductance modeling of 3-D interconnect structures", ["Hong Li", "Venkataramanan Balakrishnan", "Cheng-Kok Koh"], "https://doi.org/10.1145/1233501.1233503", "iccad", 2006]], "Venkataramanan Balakrishnan": [0, ["Stable and compact inductance modeling of 3-D interconnect structures", ["Hong Li", "Venkataramanan Balakrishnan", "Cheng-Kok Koh"], "https://doi.org/10.1145/1233501.1233503", "iccad", 2006]], "Cheng-Kok Koh": [0.0002752652144408785, ["Stable and compact inductance modeling of 3-D interconnect structures", ["Hong Li", "Venkataramanan Balakrishnan", "Cheng-Kok Koh"], "https://doi.org/10.1145/1233501.1233503", "iccad", 2006]], "Hao Yu": [0.05930126644670963, ["A fast block structure preserving model order reduction for inverse inductance circuits", ["Hao Yu", "Yiyu Shi", "Lei He", "David Smart"], "https://doi.org/10.1145/1233501.1233504", "iccad", 2006], ["Simultaneous power and thermal integrity driven via stapling in 3D ICs", ["Hao Yu", "Joanna Ho", "Lei He"], "https://doi.org/10.1145/1233501.1233666", "iccad", 2006]], "Yiyu Shi": [0, ["A fast block structure preserving model order reduction for inverse inductance circuits", ["Hao Yu", "Yiyu Shi", "Lei He", "David Smart"], "https://doi.org/10.1145/1233501.1233504", "iccad", 2006]], "Lei He": [0, ["A fast block structure preserving model order reduction for inverse inductance circuits", ["Hao Yu", "Yiyu Shi", "Lei He", "David Smart"], "https://doi.org/10.1145/1233501.1233504", "iccad", 2006], ["Simultaneous power and thermal integrity driven via stapling in 3D ICs", ["Hao Yu", "Joanna Ho", "Lei He"], "https://doi.org/10.1145/1233501.1233666", "iccad", 2006]], "David Smart": [0, ["A fast block structure preserving model order reduction for inverse inductance circuits", ["Hao Yu", "Yiyu Shi", "Lei He", "David Smart"], "https://doi.org/10.1145/1233501.1233504", "iccad", 2006]], "Salvador Ortiz": [0, ["Fullwave volumetric Maxwell solver using conduction modes", ["Salvador Ortiz", "Roberto Suaya"], "https://doi.org/10.1145/1233501.1233505", "iccad", 2006]], "Roberto Suaya": [0, ["Fullwave volumetric Maxwell solver using conduction modes", ["Salvador Ortiz", "Roberto Suaya"], "https://doi.org/10.1145/1233501.1233505", "iccad", 2006]], "Murari Mani": [0, ["Joint design-time and post-silicon minimization of parametric yield loss using adjustable robust optimization", ["Murari Mani", "Ashish Kumar Singh", "Michael Orshansky"], "https://doi.org/10.1145/1233501.1233507", "iccad", 2006]], "Ashish Kumar Singh": [0, ["Joint design-time and post-silicon minimization of parametric yield loss using adjustable robust optimization", ["Murari Mani", "Ashish Kumar Singh", "Michael Orshansky"], "https://doi.org/10.1145/1233501.1233507", "iccad", 2006], ["An accurate sparse matrix based framework for statistical static timing analysis", ["Anand Ramalingam", "Gi-Joon Nam", "Ashish Kumar Singh", "Michael Orshansky", "Sani R. Nassif", "David Z. Pan"], "https://doi.org/10.1145/1233501.1233547", "iccad", 2006]], "Michael Orshansky": [0, ["Joint design-time and post-silicon minimization of parametric yield loss using adjustable robust optimization", ["Murari Mani", "Ashish Kumar Singh", "Michael Orshansky"], "https://doi.org/10.1145/1233501.1233507", "iccad", 2006], ["An accurate sparse matrix based framework for statistical static timing analysis", ["Anand Ramalingam", "Gi-Joon Nam", "Ashish Kumar Singh", "Michael Orshansky", "Sani R. Nassif", "David Z. Pan"], "https://doi.org/10.1145/1233501.1233547", "iccad", 2006], ["Analytical modeling of SRAM dynamic stability", ["Bin Zhang", "Ari Arapostathis", "Sani R. Nassif", "Michael Orshansky"], "https://doi.org/10.1145/1233501.1233564", "iccad", 2006], ["Robust estimation of parametric yield under limited descriptions of uncertainty", ["Wei-Shen Wang", "Michael Orshansky"], "https://doi.org/10.1145/1233501.1233686", "iccad", 2006]], "Vaibhav Nawale": [0, ["Optimal useful clock skew scheduling in the presence of variations using robust ILP formulations", ["Vaibhav Nawale", "Thomas W. Chen"], "https://doi.org/10.1145/1233501.1233508", "iccad", 2006]], "Thomas W. Chen": [0, ["Optimal useful clock skew scheduling in the presence of variations using robust ILP formulations", ["Vaibhav Nawale", "Thomas W. Chen"], "https://doi.org/10.1145/1233501.1233508", "iccad", 2006]], "Shih-Hsu Huang": [0, ["State re-encoding for peak current minimization", ["Shih-Hsu Huang", "Chia-Ming Chang", "Yow-Tyng Nieh"], "https://doi.org/10.1145/1233501.1233509", "iccad", 2006]], "Chia-Ming Chang": [1.3903692064332063e-07, ["State re-encoding for peak current minimization", ["Shih-Hsu Huang", "Chia-Ming Chang", "Yow-Tyng Nieh"], "https://doi.org/10.1145/1233501.1233509", "iccad", 2006]], "Yow-Tyng Nieh": [0, ["State re-encoding for peak current minimization", ["Shih-Hsu Huang", "Chia-Ming Chang", "Yow-Tyng Nieh"], "https://doi.org/10.1145/1233501.1233509", "iccad", 2006]], "Sarvesh H. Kulkarni": [0, ["A statistical framework for post-silicon tuning through body bias clustering", ["Sarvesh H. Kulkarni", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1233501.1233511", "iccad", 2006]], "Dennis Sylvester": [0, ["A statistical framework for post-silicon tuning through body bias clustering", ["Sarvesh H. Kulkarni", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1233501.1233511", "iccad", 2006], ["A new statistical max operation for propagating skewness in statistical timing analysis", ["Kaviraj Chopra", "Bo Zhai", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1233501.1233548", "iccad", 2006], ["Soft error reduction in combinational logic using gate resizing and flipflop selection", ["Rajeev R. Rao", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1233501.1233603", "iccad", 2006]], "David T. Blaauw": [0, ["A statistical framework for post-silicon tuning through body bias clustering", ["Sarvesh H. Kulkarni", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1233501.1233511", "iccad", 2006], ["Analysis and modeling of CD variation for statistical static timing", ["Brian Cline", "Kaviraj Chopra", "David T. Blaauw", "Yu Cao"], "https://doi.org/10.1145/1233501.1233514", "iccad", 2006], ["A new statistical max operation for propagating skewness in statistical timing analysis", ["Kaviraj Chopra", "Bo Zhai", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1233501.1233548", "iccad", 2006], ["Soft error reduction in combinational logic using gate resizing and flipflop selection", ["Rajeev R. Rao", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1233501.1233603", "iccad", 2006]], "Kenichi Shinkai": [0, ["A gate delay model focusing on current fluctuation over wide-range of process and environmental variability", ["Kenichi Shinkai", "Masanori Hashimoto", "Atsushi Kurokawa", "Takao Onoye"], "https://doi.org/10.1145/1233501.1233512", "iccad", 2006]], "Masanori Hashimoto": [0, ["A gate delay model focusing on current fluctuation over wide-range of process and environmental variability", ["Kenichi Shinkai", "Masanori Hashimoto", "Atsushi Kurokawa", "Takao Onoye"], "https://doi.org/10.1145/1233501.1233512", "iccad", 2006]], "Atsushi Kurokawa": [0, ["A gate delay model focusing on current fluctuation over wide-range of process and environmental variability", ["Kenichi Shinkai", "Masanori Hashimoto", "Atsushi Kurokawa", "Takao Onoye"], "https://doi.org/10.1145/1233501.1233512", "iccad", 2006]], "Takao Onoye": [0, ["A gate delay model focusing on current fluctuation over wide-range of process and environmental variability", ["Kenichi Shinkai", "Masanori Hashimoto", "Atsushi Kurokawa", "Takao Onoye"], "https://doi.org/10.1145/1233501.1233512", "iccad", 2006]], "Xiaoji Ye": [9.944475243273132e-10, ["Practical variation-aware interconnect delay and slew analysis for statistical timing verification", ["Xiaoji Ye", "Peng Li", "Frank Liu"], "https://doi.org/10.1145/1233501.1233513", "iccad", 2006]], "Peng Li": [0, ["Practical variation-aware interconnect delay and slew analysis for statistical timing verification", ["Xiaoji Ye", "Peng Li", "Frank Liu"], "https://doi.org/10.1145/1233501.1233513", "iccad", 2006], ["Combinatorial algorithms for fast clock mesh optimization", ["Ganesh Venkataraman", "Zhuo Feng", "Jiang Hu", "Peng Li"], "https://doi.org/10.1145/1233501.1233616", "iccad", 2006], ["Performance-oriented statistical parameter reduction of parameterized systems via reduced rank regression", ["Zhuo Feng", "Peng Li"], "https://doi.org/10.1145/1233501.1233684", "iccad", 2006]], "Frank Liu": [0, ["Practical variation-aware interconnect delay and slew analysis for statistical timing verification", ["Xiaoji Ye", "Peng Li", "Frank Liu"], "https://doi.org/10.1145/1233501.1233513", "iccad", 2006]], "Brian Cline": [0, ["Analysis and modeling of CD variation for statistical static timing", ["Brian Cline", "Kaviraj Chopra", "David T. Blaauw", "Yu Cao"], "https://doi.org/10.1145/1233501.1233514", "iccad", 2006]], "Kaviraj Chopra": [0, ["Analysis and modeling of CD variation for statistical static timing", ["Brian Cline", "Kaviraj Chopra", "David T. Blaauw", "Yu Cao"], "https://doi.org/10.1145/1233501.1233514", "iccad", 2006], ["A new statistical max operation for propagating skewness in statistical timing analysis", ["Kaviraj Chopra", "Bo Zhai", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1233501.1233548", "iccad", 2006]], "Yu Cao": [0, ["Analysis and modeling of CD variation for statistical static timing", ["Brian Cline", "Kaviraj Chopra", "David T. Blaauw", "Yu Cao"], "https://doi.org/10.1145/1233501.1233514", "iccad", 2006]], "Jeff Parkhurst": [0, ["From single core to multi-core: preparing for a new exponential", ["Jeff Parkhurst", "John A. Darringer", "Bill Grundmann"], "https://doi.org/10.1145/1233501.1233516", "iccad", 2006]], "John A. Darringer": [0, ["From single core to multi-core: preparing for a new exponential", ["Jeff Parkhurst", "John A. Darringer", "Bill Grundmann"], "https://doi.org/10.1145/1233501.1233516", "iccad", 2006]], "Bill Grundmann": [0, ["From single core to multi-core: preparing for a new exponential", ["Jeff Parkhurst", "John A. Darringer", "Bill Grundmann"], "https://doi.org/10.1145/1233501.1233516", "iccad", 2006]], "Wolfgang Mueller": [0, ["UML for ESL design: basic principles, tools, and applications", ["Wolfgang Mueller", "Alberto Rosti", "Sara Bocchio", "Elvinia Riccobene", "Patrizia Scandurra", "Wim Dehaene", "Yves Vanderperren"], "https://doi.org/10.1145/1233501.1233518", "iccad", 2006]], "Alberto Rosti": [0, ["UML for ESL design: basic principles, tools, and applications", ["Wolfgang Mueller", "Alberto Rosti", "Sara Bocchio", "Elvinia Riccobene", "Patrizia Scandurra", "Wim Dehaene", "Yves Vanderperren"], "https://doi.org/10.1145/1233501.1233518", "iccad", 2006]], "Sara Bocchio": [0, ["UML for ESL design: basic principles, tools, and applications", ["Wolfgang Mueller", "Alberto Rosti", "Sara Bocchio", "Elvinia Riccobene", "Patrizia Scandurra", "Wim Dehaene", "Yves Vanderperren"], "https://doi.org/10.1145/1233501.1233518", "iccad", 2006]], "Elvinia Riccobene": [0, ["UML for ESL design: basic principles, tools, and applications", ["Wolfgang Mueller", "Alberto Rosti", "Sara Bocchio", "Elvinia Riccobene", "Patrizia Scandurra", "Wim Dehaene", "Yves Vanderperren"], "https://doi.org/10.1145/1233501.1233518", "iccad", 2006]], "Patrizia Scandurra": [0, ["UML for ESL design: basic principles, tools, and applications", ["Wolfgang Mueller", "Alberto Rosti", "Sara Bocchio", "Elvinia Riccobene", "Patrizia Scandurra", "Wim Dehaene", "Yves Vanderperren"], "https://doi.org/10.1145/1233501.1233518", "iccad", 2006]], "Wim Dehaene": [0, ["UML for ESL design: basic principles, tools, and applications", ["Wolfgang Mueller", "Alberto Rosti", "Sara Bocchio", "Elvinia Riccobene", "Patrizia Scandurra", "Wim Dehaene", "Yves Vanderperren"], "https://doi.org/10.1145/1233501.1233518", "iccad", 2006]], "Yves Vanderperren": [0, ["UML for ESL design: basic principles, tools, and applications", ["Wolfgang Mueller", "Alberto Rosti", "Sara Bocchio", "Elvinia Riccobene", "Patrizia Scandurra", "Wim Dehaene", "Yves Vanderperren"], "https://doi.org/10.1145/1233501.1233518", "iccad", 2006]], "Leonard Lee": [7.316802762627472e-12, ["On bounding the delay of a critical path", ["Leonard Lee", "Li-C. Wang"], "https://doi.org/10.1145/1233501.1233520", "iccad", 2006]], "Li-C. Wang": [9.818629041546956e-05, ["On bounding the delay of a critical path", ["Leonard Lee", "Li-C. Wang"], "https://doi.org/10.1145/1233501.1233520", "iccad", 2006]], "Irith Pomeranz": [0, ["A delay fault model for at-speed fault simulation and test generation", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/1233501.1233521", "iccad", 2006]], "Sudhakar M. Reddy": [0, ["A delay fault model for at-speed fault simulation and test generation", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/1233501.1233521", "iccad", 2006]], "Yu-Min Kuo": [0, ["Efficient Boolean characteristic function for fast timed ATPG", ["Yu-Min Kuo", "Yue-Lung Chang", "Shih-Chieh Chang"], "https://doi.org/10.1145/1233501.1233522", "iccad", 2006]], "Yue-Lung Chang": [0.0024393206695094705, ["Efficient Boolean characteristic function for fast timed ATPG", ["Yu-Min Kuo", "Yue-Lung Chang", "Shih-Chieh Chang"], "https://doi.org/10.1145/1233501.1233522", "iccad", 2006]], "Shih-Chieh Chang": [2.970255916223685e-10, ["Efficient Boolean characteristic function for fast timed ATPG", ["Yu-Min Kuo", "Yue-Lung Chang", "Shih-Chieh Chang"], "https://doi.org/10.1145/1233501.1233522", "iccad", 2006]], "Shun-Yen Lu": [0, ["Exploring linear structures of critical path delay faults to reduce test efforts", ["Shun-Yen Lu", "Pei-Ying Hsieh", "Jing-Jia Liou"], "https://doi.org/10.1145/1233501.1233523", "iccad", 2006]], "Pei-Ying Hsieh": [0, ["Exploring linear structures of critical path delay faults to reduce test efforts", ["Shun-Yen Lu", "Pei-Ying Hsieh", "Jing-Jia Liou"], "https://doi.org/10.1145/1233501.1233523", "iccad", 2006]], "Jing-Jia Liou": [0, ["Exploring linear structures of critical path delay faults to reduce test efforts", ["Shun-Yen Lu", "Pei-Ying Hsieh", "Jing-Jia Liou"], "https://doi.org/10.1145/1233501.1233523", "iccad", 2006]], "Cheng Zhuo": [0, ["Fast decap allocation based on algebraic multigrid", ["Cheng Zhuo", "Jiang Hu", "Min Zhao", "Kangsheng Chen"], "https://doi.org/10.1145/1233501.1233525", "iccad", 2006]], "Jiang Hu": [0, ["Fast decap allocation based on algebraic multigrid", ["Cheng Zhuo", "Jiang Hu", "Min Zhao", "Kangsheng Chen"], "https://doi.org/10.1145/1233501.1233525", "iccad", 2006], ["A new RLC buffer insertion algorithm", ["Zhanyuan Jiang", "Shiyan Hu", "Jiang Hu", "Zhuo Li", "Weiping Shi"], "https://doi.org/10.1145/1233501.1233614", "iccad", 2006], ["Clock buffer polarity assignment for power noise reduction", ["Rupak Samanta", "Ganesh Venkataraman", "Jiang Hu"], "https://doi.org/10.1145/1233501.1233615", "iccad", 2006], ["Combinatorial algorithms for fast clock mesh optimization", ["Ganesh Venkataraman", "Zhuo Feng", "Jiang Hu", "Peng Li"], "https://doi.org/10.1145/1233501.1233616", "iccad", 2006]], "Min Zhao": [0, ["Fast decap allocation based on algebraic multigrid", ["Cheng Zhuo", "Jiang Hu", "Min Zhao", "Kangsheng Chen"], "https://doi.org/10.1145/1233501.1233525", "iccad", 2006]], "Kangsheng Chen": [0, ["Fast decap allocation based on algebraic multigrid", ["Cheng Zhuo", "Jiang Hu", "Min Zhao", "Kangsheng Chen"], "https://doi.org/10.1145/1233501.1233525", "iccad", 2006]], "Nestoras E. Evmorfopoulos": [0, ["Precise identification of the worst-case voltage drop conditions in power grid verification", ["Nestoras E. Evmorfopoulos", "Dimitris P. Karampatzakis", "Georgios I. Stamoulis"], "https://doi.org/10.1145/1233501.1233526", "iccad", 2006]], "Dimitris P. Karampatzakis": [0, ["Precise identification of the worst-case voltage drop conditions in power grid verification", ["Nestoras E. Evmorfopoulos", "Dimitris P. Karampatzakis", "Georgios I. Stamoulis"], "https://doi.org/10.1145/1233501.1233526", "iccad", 2006]], "Georgios I. Stamoulis": [0, ["Precise identification of the worst-case voltage drop conditions in power grid verification", ["Nestoras E. Evmorfopoulos", "Dimitris P. Karampatzakis", "Georgios I. Stamoulis"], "https://doi.org/10.1145/1233501.1233526", "iccad", 2006]], "Ahmed Shebaita": [0, ["Importance of volume discretization of single and coupled interconnects", ["Ahmed Shebaita", "Dusan Petranovic", "Yehea I. Ismail"], "https://doi.org/10.1145/1233501.1233527", "iccad", 2006]], "Dusan Petranovic": [0, ["Importance of volume discretization of single and coupled interconnects", ["Ahmed Shebaita", "Dusan Petranovic", "Yehea I. Ismail"], "https://doi.org/10.1145/1233501.1233527", "iccad", 2006]], "Yehea I. Ismail": [0, ["Importance of volume discretization of single and coupled interconnects", ["Ahmed Shebaita", "Dusan Petranovic", "Yehea I. Ismail"], "https://doi.org/10.1145/1233501.1233527", "iccad", 2006], ["A timing dependent power estimation framework considering coupling", ["Debjit Sinha", "DiaaEldin Khalil", "Yehea I. Ismail", "Hai Zhou"], "https://doi.org/10.1145/1233501.1233582", "iccad", 2006]], "Nahi H. Abdul Ghani": [0, ["Handling inductance in early power grid verification", ["Nahi H. Abdul Ghani", "Farid N. Najm"], "https://doi.org/10.1145/1233501.1233528", "iccad", 2006]], "Farid N. Najm": [0, ["Handling inductance in early power grid verification", ["Nahi H. Abdul Ghani", "Farid N. Najm"], "https://doi.org/10.1145/1233501.1233528", "iccad", 2006], ["A linear-time approach for static timing analysis covering all process corners", ["Sari Onaissi", "Farid N. Najm"], "https://doi.org/10.1145/1233501.1233545", "iccad", 2006]], "Gordon R. Chiu": [0, ["Mapping arbitrary logic functions into synchronous embedded memories for area reduction on FPGAs", ["Gordon R. Chiu", "Deshanand P. Singh", "Valavan Manohararajah", "Stephen Dean Brown"], "https://doi.org/10.1145/1233501.1233530", "iccad", 2006]], "Deshanand P. Singh": [0, ["Mapping arbitrary logic functions into synchronous embedded memories for area reduction on FPGAs", ["Gordon R. Chiu", "Deshanand P. Singh", "Valavan Manohararajah", "Stephen Dean Brown"], "https://doi.org/10.1145/1233501.1233530", "iccad", 2006]], "Valavan Manohararajah": [0, ["Mapping arbitrary logic functions into synchronous embedded memories for area reduction on FPGAs", ["Gordon R. Chiu", "Deshanand P. Singh", "Valavan Manohararajah", "Stephen Dean Brown"], "https://doi.org/10.1145/1233501.1233530", "iccad", 2006]], "Stephen Dean Brown": [0, ["Mapping arbitrary logic functions into synchronous embedded memories for area reduction on FPGAs", ["Gordon R. Chiu", "Deshanand P. Singh", "Valavan Manohararajah", "Stephen Dean Brown"], "https://doi.org/10.1145/1233501.1233530", "iccad", 2006]], "Satrajit Chatterjee": [0, ["Factor cuts", ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1233501.1233531", "iccad", 2006], ["Improvements to combinational equivalence checking", ["Alan Mishchenko", "Satrajit Chatterjee", "Robert K. Brayton", "Niklas Een"], "https://doi.org/10.1145/1233501.1233679", "iccad", 2006]], "Alan Mishchenko": [0, ["Factor cuts", ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1233501.1233531", "iccad", 2006], ["Improvements to combinational equivalence checking", ["Alan Mishchenko", "Satrajit Chatterjee", "Robert K. Brayton", "Niklas Een"], "https://doi.org/10.1145/1233501.1233679", "iccad", 2006]], "Robert K. Brayton": [0, ["Factor cuts", ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1233501.1233531", "iccad", 2006], ["Improvements to combinational equivalence checking", ["Alan Mishchenko", "Satrajit Chatterjee", "Robert K. Brayton", "Niklas Een"], "https://doi.org/10.1145/1233501.1233679", "iccad", 2006]], "Abusaleh M. Jabir": [0, ["An efficient technique for synthesis and optimization of polynomials in GF(2m)", ["Abusaleh M. Jabir", "Dhiraj K. Pradhan", "Jimson Mathew"], "https://doi.org/10.1145/1233501.1233532", "iccad", 2006]], "Dhiraj K. Pradhan": [0, ["An efficient technique for synthesis and optimization of polynomials in GF(2m)", ["Abusaleh M. Jabir", "Dhiraj K. Pradhan", "Jimson Mathew"], "https://doi.org/10.1145/1233501.1233532", "iccad", 2006]], "Jimson Mathew": [0, ["An efficient technique for synthesis and optimization of polynomials in GF(2m)", ["Abusaleh M. Jabir", "Dhiraj K. Pradhan", "Jimson Mathew"], "https://doi.org/10.1145/1233501.1233532", "iccad", 2006]], "Yu Zhou": [0, ["Cost-aware synthesis of asynchronous circuits based on partial acknowledgement", ["Yu Zhou", "Danil Sokolov", "Alexandre Yakovlev"], "https://doi.org/10.1145/1233501.1233533", "iccad", 2006]], "Danil Sokolov": [0, ["Cost-aware synthesis of asynchronous circuits based on partial acknowledgement", ["Yu Zhou", "Danil Sokolov", "Alexandre Yakovlev"], "https://doi.org/10.1145/1233501.1233533", "iccad", 2006]], "Alexandre Yakovlev": [0, ["Cost-aware synthesis of asynchronous circuits based on partial acknowledgement", ["Yu Zhou", "Danil Sokolov", "Alexandre Yakovlev"], "https://doi.org/10.1145/1233501.1233533", "iccad", 2006]], "Chuan Lin": [0, ["A revisit to floorplan optimization by Lagrangian relaxation", ["Chuan Lin", "Hai Zhou", "Chris C. N. Chu"], "https://doi.org/10.1145/1233501.1233535", "iccad", 2006]], "Hai Zhou": [0, ["A revisit to floorplan optimization by Lagrangian relaxation", ["Chuan Lin", "Hai Zhou", "Chris C. N. Chu"], "https://doi.org/10.1145/1233501.1233535", "iccad", 2006], ["A timing dependent power estimation framework considering coupling", ["Debjit Sinha", "DiaaEldin Khalil", "Yehea I. Ismail", "Hai Zhou"], "https://doi.org/10.1145/1233501.1233582", "iccad", 2006]], "Chris C. N. Chu": [5.475138259436463e-10, ["A revisit to floorplan optimization by Lagrangian relaxation", ["Chuan Lin", "Hai Zhou", "Chris C. N. Chu"], "https://doi.org/10.1145/1233501.1233535", "iccad", 2006], ["Analog placement with symmetry and other placement constraints", ["Yiu-Cheong Tam", "Evangeline F. Y. Young", "Chris C. N. Chu"], "https://doi.org/10.1145/1233501.1233571", "iccad", 2006], ["FastRoute: a step to integrate global routing into placement", ["Min Pan", "Chris C. N. Chu"], "https://doi.org/10.1145/1233501.1233596", "iccad", 2006], ["Post-placement voltage island generation", ["Royce L. S. Ching", "Evangeline F. Y. Young", "Kevin C. K. Leung", "Chris C. N. Chu"], "https://doi.org/10.1145/1233501.1233632", "iccad", 2006]], "Tan Yan": [0, ["Fast wire length estimation by net bundling for block placement", ["Tan Yan", "Hiroshi Murata"], "https://doi.org/10.1145/1233501.1233536", "iccad", 2006]], "Hiroshi Murata": [0, ["Fast wire length estimation by net bundling for block placement", ["Tan Yan", "Hiroshi Murata"], "https://doi.org/10.1145/1233501.1233536", "iccad", 2006]], "Peter Spindler": [0, ["Fast and robust quadratic placement combined with an exact linear net model", ["Peter Spindler", "Frank M. Johannes"], "https://doi.org/10.1145/1233501.1233537", "iccad", 2006]], "Frank M. Johannes": [0, ["Fast and robust quadratic placement combined with an exact linear net model", ["Peter Spindler", "Frank M. Johannes"], "https://doi.org/10.1145/1233501.1233537", "iccad", 2006]], "Tung-Chieh Chen": [0, ["A high-quality mixed-size analytical placer considering preplaced blocks and density constraints", ["Tung-Chieh Chen", "Zhe-Wei Jiang", "Tien-Chang Hsu", "Hsin-Chen Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/1233501.1233538", "iccad", 2006]], "Zhe-Wei Jiang": [0, ["A high-quality mixed-size analytical placer considering preplaced blocks and density constraints", ["Tung-Chieh Chen", "Zhe-Wei Jiang", "Tien-Chang Hsu", "Hsin-Chen Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/1233501.1233538", "iccad", 2006], ["An optimal simultaneous diode/jumper insertion algorithm for antenna fixing", ["Zhe-Wei Jiang", "Yao-Wen Chang"], "https://doi.org/10.1145/1233501.1233640", "iccad", 2006]], "Tien-Chang Hsu": [0, ["A high-quality mixed-size analytical placer considering preplaced blocks and density constraints", ["Tung-Chieh Chen", "Zhe-Wei Jiang", "Tien-Chang Hsu", "Hsin-Chen Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/1233501.1233538", "iccad", 2006]], "Hsin-Chen Chen": [0, ["A high-quality mixed-size analytical placer considering preplaced blocks and density constraints", ["Tung-Chieh Chen", "Zhe-Wei Jiang", "Tien-Chang Hsu", "Hsin-Chen Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/1233501.1233538", "iccad", 2006]], "Yao-Wen Chang": [4.2530515109717726e-08, ["A high-quality mixed-size analytical placer considering preplaced blocks and density constraints", ["Tung-Chieh Chen", "Zhe-Wei Jiang", "Tien-Chang Hsu", "Hsin-Chen Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/1233501.1233538", "iccad", 2006], ["Voltage island aware floorplanning for power and timing optimization", ["Wan-Ping Lee", "Hung-Yi Liu", "Yao-Wen Chang"], "https://doi.org/10.1145/1233501.1233579", "iccad", 2006], ["Current path analysis for electrostatic discharge protection", ["Hung-Yi Liu", "Chung-Wei Lin", "Szu-Jui Chou", "Wei-Ting Tu", "Chih-Hung Liu", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/1233501.1233604", "iccad", 2006], ["An optimal simultaneous diode/jumper insertion algorithm for antenna fixing", ["Zhe-Wei Jiang", "Yao-Wen Chang"], "https://doi.org/10.1145/1233501.1233640", "iccad", 2006]], "Feng Shi": [0, ["Testing delay faults in asynchronous handshake circuits", ["Feng Shi", "Yiorgos Makris"], "https://doi.org/10.1145/1233501.1233540", "iccad", 2006]], "Yiorgos Makris": [0, ["Testing delay faults in asynchronous handshake circuits", ["Feng Shi", "Yiorgos Makris"], "https://doi.org/10.1145/1233501.1233540", "iccad", 2006]], "Nisar Ahmed": [0, ["A novel framework for faster-than-at-speed delay test considering IR-drop effects", ["Nisar Ahmed", "Mohammad Tehranipoor", "Vinay Jayaram"], "https://doi.org/10.1145/1233501.1233541", "iccad", 2006]], "Mohammad Tehranipoor": [0, ["A novel framework for faster-than-at-speed delay test considering IR-drop effects", ["Nisar Ahmed", "Mohammad Tehranipoor", "Vinay Jayaram"], "https://doi.org/10.1145/1233501.1233541", "iccad", 2006]], "Vinay Jayaram": [0, ["A novel framework for faster-than-at-speed delay test considering IR-drop effects", ["Nisar Ahmed", "Mohammad Tehranipoor", "Vinay Jayaram"], "https://doi.org/10.1145/1233501.1233541", "iccad", 2006]], "Mihir R. Choudhury": [0, ["Design optimization for single-event upset robustness using simultaneous dual-VDD and sizing techniques", ["Mihir R. Choudhury", "Quming Zhou", "Kartik Mohanram"], "https://doi.org/10.1145/1233501.1233542", "iccad", 2006]], "Quming Zhou": [0, ["Design optimization for single-event upset robustness using simultaneous dual-VDD and sizing techniques", ["Mihir R. Choudhury", "Quming Zhou", "Kartik Mohanram"], "https://doi.org/10.1145/1233501.1233542", "iccad", 2006]], "Kartik Mohanram": [0, ["Design optimization for single-event upset robustness using simultaneous dual-VDD and sizing techniques", ["Mihir R. Choudhury", "Quming Zhou", "Kartik Mohanram"], "https://doi.org/10.1145/1233501.1233542", "iccad", 2006]], "Erkan Acar": [0, ["Enhanced error vector magnitude (EVM) measurements for testing WLAN transceivers", ["Erkan Acar", "Sule Ozev", "Kevin B. Redmond"], "https://doi.org/10.1145/1233501.1233543", "iccad", 2006]], "Sule Ozev": [0, ["Enhanced error vector magnitude (EVM) measurements for testing WLAN transceivers", ["Erkan Acar", "Sule Ozev", "Kevin B. Redmond"], "https://doi.org/10.1145/1233501.1233543", "iccad", 2006]], "Kevin B. Redmond": [0, ["Enhanced error vector magnitude (EVM) measurements for testing WLAN transceivers", ["Erkan Acar", "Sule Ozev", "Kevin B. Redmond"], "https://doi.org/10.1145/1233501.1233543", "iccad", 2006]], "Sari Onaissi": [0, ["A linear-time approach for static timing analysis covering all process corners", ["Sari Onaissi", "Farid N. Najm"], "https://doi.org/10.1145/1233501.1233545", "iccad", 2006]], "Sarvesh Bhardwaj": [0, ["A framework for statistical timing analysis using non-linear delay and slew models", ["Sarvesh Bhardwaj", "Praveen Ghanta", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1233501.1233546", "iccad", 2006]], "Praveen Ghanta": [0, ["A framework for statistical timing analysis using non-linear delay and slew models", ["Sarvesh Bhardwaj", "Praveen Ghanta", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1233501.1233546", "iccad", 2006]], "Sarma B. K. Vrudhula": [0, ["A framework for statistical timing analysis using non-linear delay and slew models", ["Sarvesh Bhardwaj", "Praveen Ghanta", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1233501.1233546", "iccad", 2006]], "Anand Ramalingam": [0, ["An accurate sparse matrix based framework for statistical static timing analysis", ["Anand Ramalingam", "Gi-Joon Nam", "Ashish Kumar Singh", "Michael Orshansky", "Sani R. Nassif", "David Z. Pan"], "https://doi.org/10.1145/1233501.1233547", "iccad", 2006]], "Gi-Joon Nam": [0.9842500239610672, ["An accurate sparse matrix based framework for statistical static timing analysis", ["Anand Ramalingam", "Gi-Joon Nam", "Ashish Kumar Singh", "Michael Orshansky", "Sani R. Nassif", "David Z. Pan"], "https://doi.org/10.1145/1233501.1233547", "iccad", 2006]], "Sani R. Nassif": [0, ["An accurate sparse matrix based framework for statistical static timing analysis", ["Anand Ramalingam", "Gi-Joon Nam", "Ashish Kumar Singh", "Michael Orshansky", "Sani R. Nassif", "David Z. Pan"], "https://doi.org/10.1145/1233501.1233547", "iccad", 2006], ["Analytical modeling of SRAM dynamic stability", ["Bin Zhang", "Ari Arapostathis", "Sani R. Nassif", "Michael Orshansky"], "https://doi.org/10.1145/1233501.1233564", "iccad", 2006]], "David Z. Pan": [0, ["An accurate sparse matrix based framework for statistical static timing analysis", ["Anand Ramalingam", "Gi-Joon Nam", "Ashish Kumar Singh", "Michael Orshansky", "Sani R. Nassif", "David Z. Pan"], "https://doi.org/10.1145/1233501.1233547", "iccad", 2006], ["A unified non-rectangular device and circuit simulation model for timing and power", ["Sean X. Shi", "Peng Yu", "David Z. Pan"], "https://doi.org/10.1145/1233501.1233585", "iccad", 2006], ["Wire density driven global routing for CMP variation and timing", ["Minsik Cho", "David Z. Pan", "Hua Xiang", "Ruchir Puri"], "https://doi.org/10.1145/1233501.1233599", "iccad", 2006]], "Bo Zhai": [0, ["A new statistical max operation for propagating skewness in statistical timing analysis", ["Kaviraj Chopra", "Bo Zhai", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1233501.1233548", "iccad", 2006]], "Ozcan Ozturk": [0, ["Cache miss clustering for banked memory systems", ["Ozcan Ozturk", "G. Chen", "Mahmut T. Kandemir", "Mustafa Karakoy"], "https://doi.org/10.1145/1233501.1233550", "iccad", 2006]], "G. Chen": [0, ["Cache miss clustering for banked memory systems", ["Ozcan Ozturk", "G. Chen", "Mahmut T. Kandemir", "Mustafa Karakoy"], "https://doi.org/10.1145/1233501.1233550", "iccad", 2006]], "Mahmut T. Kandemir": [0, ["Cache miss clustering for banked memory systems", ["Ozcan Ozturk", "G. Chen", "Mahmut T. Kandemir", "Mustafa Karakoy"], "https://doi.org/10.1145/1233501.1233550", "iccad", 2006]], "Mustafa Karakoy": [0, ["Cache miss clustering for banked memory systems", ["Ozcan Ozturk", "G. Chen", "Mahmut T. Kandemir", "Mustafa Karakoy"], "https://doi.org/10.1145/1233501.1233550", "iccad", 2006]], "Seok-Won Seong": [0, ["A bitmask-based code compression technique for embedded systems", ["Seok-Won Seong", "Prabhat Mishra"], "https://doi.org/10.1145/1233501.1233551", "iccad", 2006]], "Prabhat Mishra": [0, ["A bitmask-based code compression technique for embedded systems", ["Seok-Won Seong", "Prabhat Mishra"], "https://doi.org/10.1145/1233501.1233551", "iccad", 2006]], "Jian-Jia Chen": [0, ["Allocation cost minimization for periodic hard real-time tasks in energy-constrained DVS systems", ["Jian-Jia Chen", "Tei-Wei Kuo"], "https://doi.org/10.1145/1233501.1233552", "iccad", 2006]], "Tei-Wei Kuo": [0, ["Allocation cost minimization for periodic hard real-time tasks in energy-constrained DVS systems", ["Jian-Jia Chen", "Tei-Wei Kuo"], "https://doi.org/10.1145/1233501.1233552", "iccad", 2006], ["An adaptive two-level management for the flash translation layer in embedded systems", ["Chin-Hsien Wu", "Tei-Wei Kuo"], "https://doi.org/10.1145/1233501.1233624", "iccad", 2006]], "David Sheldon": [0, ["Application-specific customization of parameterized FPGA soft-core processors", ["David Sheldon", "Rakesh Kumar", "Roman L. Lysecky", "Frank Vahid", "Dean M. Tullsen"], "https://doi.org/10.1145/1233501.1233553", "iccad", 2006], ["Conjoining soft-core FPGA processors", ["David Sheldon", "Rakesh Kumar", "Frank Vahid", "Dean M. Tullsen", "Roman L. Lysecky"], "https://doi.org/10.1145/1233501.1233645", "iccad", 2006]], "Rakesh Kumar": [0, ["Application-specific customization of parameterized FPGA soft-core processors", ["David Sheldon", "Rakesh Kumar", "Roman L. Lysecky", "Frank Vahid", "Dean M. Tullsen"], "https://doi.org/10.1145/1233501.1233553", "iccad", 2006], ["Conjoining soft-core FPGA processors", ["David Sheldon", "Rakesh Kumar", "Frank Vahid", "Dean M. Tullsen", "Roman L. Lysecky"], "https://doi.org/10.1145/1233501.1233645", "iccad", 2006]], "Roman L. Lysecky": [0, ["Application-specific customization of parameterized FPGA soft-core processors", ["David Sheldon", "Rakesh Kumar", "Roman L. Lysecky", "Frank Vahid", "Dean M. Tullsen"], "https://doi.org/10.1145/1233501.1233553", "iccad", 2006], ["Conjoining soft-core FPGA processors", ["David Sheldon", "Rakesh Kumar", "Frank Vahid", "Dean M. Tullsen", "Roman L. Lysecky"], "https://doi.org/10.1145/1233501.1233645", "iccad", 2006]], "Frank Vahid": [0, ["Application-specific customization of parameterized FPGA soft-core processors", ["David Sheldon", "Rakesh Kumar", "Roman L. Lysecky", "Frank Vahid", "Dean M. Tullsen"], "https://doi.org/10.1145/1233501.1233553", "iccad", 2006], ["Conjoining soft-core FPGA processors", ["David Sheldon", "Rakesh Kumar", "Frank Vahid", "Dean M. Tullsen", "Roman L. Lysecky"], "https://doi.org/10.1145/1233501.1233645", "iccad", 2006], ["A code refinement methodology for performance-improved synthesis from C", ["Greg Stitt", "Frank Vahid", "Walid A. Najjar"], "https://doi.org/10.1145/1233501.1233649", "iccad", 2006]], "Dean M. Tullsen": [0, ["Application-specific customization of parameterized FPGA soft-core processors", ["David Sheldon", "Rakesh Kumar", "Roman L. Lysecky", "Frank Vahid", "Dean M. Tullsen"], "https://doi.org/10.1145/1233501.1233553", "iccad", 2006], ["Conjoining soft-core FPGA processors", ["David Sheldon", "Rakesh Kumar", "Frank Vahid", "Dean M. Tullsen", "Roman L. Lysecky"], "https://doi.org/10.1145/1233501.1233645", "iccad", 2006]], "Xiaolue Lai": [0, ["TP-PPV: piecewise nonlinear, time-shifted oscillator macromodel extraction for fast, accurate PLL simulation", ["Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1233501.1233555", "iccad", 2006]], "Jaijeet S. Roychowdhury": [0, ["TP-PPV: piecewise nonlinear, time-shifted oscillator macromodel extraction for fast, accurate PLL simulation", ["Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1233501.1233555", "iccad", 2006], ["PPV-HB: harmonic balance for oscillator/PLL phase macromodels", ["Ting Mei", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1233501.1233557", "iccad", 2006]], "Scott Little": [0, ["Verification of analog/mixed-signal circuits using labeled hybrid petri nets", ["Scott Little", "Nicholas Seegmiller", "David Walter", "Chris J. Myers", "Tomohiro Yoneda"], "https://doi.org/10.1145/1233501.1233556", "iccad", 2006]], "Nicholas Seegmiller": [0, ["Verification of analog/mixed-signal circuits using labeled hybrid petri nets", ["Scott Little", "Nicholas Seegmiller", "David Walter", "Chris J. Myers", "Tomohiro Yoneda"], "https://doi.org/10.1145/1233501.1233556", "iccad", 2006]], "David Walter": [0, ["Verification of analog/mixed-signal circuits using labeled hybrid petri nets", ["Scott Little", "Nicholas Seegmiller", "David Walter", "Chris J. Myers", "Tomohiro Yoneda"], "https://doi.org/10.1145/1233501.1233556", "iccad", 2006]], "Chris J. Myers": [0, ["Verification of analog/mixed-signal circuits using labeled hybrid petri nets", ["Scott Little", "Nicholas Seegmiller", "David Walter", "Chris J. Myers", "Tomohiro Yoneda"], "https://doi.org/10.1145/1233501.1233556", "iccad", 2006]], "Tomohiro Yoneda": [0, ["Verification of analog/mixed-signal circuits using labeled hybrid petri nets", ["Scott Little", "Nicholas Seegmiller", "David Walter", "Chris J. Myers", "Tomohiro Yoneda"], "https://doi.org/10.1145/1233501.1233556", "iccad", 2006]], "Ting Mei": [0, ["PPV-HB: harmonic balance for oscillator/PLL phase macromodels", ["Ting Mei", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1233501.1233557", "iccad", 2006]], "Gennette Gill": [0, ["Loop pipelining for high-throughput stream computation using self-timed rings", ["Gennette Gill", "John Hansen", "Montek Singh"], "https://doi.org/10.1145/1233501.1233559", "iccad", 2006]], "John Hansen": [0, ["Loop pipelining for high-throughput stream computation using self-timed rings", ["Gennette Gill", "John Hansen", "Montek Singh"], "https://doi.org/10.1145/1233501.1233559", "iccad", 2006]], "Montek Singh": [0, ["Loop pipelining for high-throughput stream computation using self-timed rings", ["Gennette Gill", "John Hansen", "Montek Singh"], "https://doi.org/10.1145/1233501.1233559", "iccad", 2006], ["Counterflow pipelining: architectural support for preemption in asynchronous systems using anti-tokens", ["Manoj Ampalam", "Montek Singh"], "https://doi.org/10.1145/1233501.1233627", "iccad", 2006]], "Min Ni": [0, ["Thermal-induced leakage power optimization by redundant resource allocation", ["Min Ni", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1233501.1233560", "iccad", 2006]], "Seda Ogrenci Memik": [0, ["Thermal-induced leakage power optimization by redundant resource allocation", ["Min Ni", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1233501.1233560", "iccad", 2006], ["Thermal sensor allocation and placement for reconfigurable systems", ["Rajarshi Mukherjee", "Somsubhra Mondal", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1233501.1233588", "iccad", 2006], ["Physical aware frequency selection for dynamic thermal management in multi-core systems", ["Rajarshi Mukherjee", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1233501.1233612", "iccad", 2006]], "Wei-Lun Hung": [0, ["Guaranteeing performance yield in high-level synthesis", ["Wei-Lun Hung", "Xiaoxia Wu", "Yuan Xie"], "https://doi.org/10.1145/1233501.1233561", "iccad", 2006]], "Xiaoxia Wu": [5.2272671304302494e-17, ["Guaranteeing performance yield in high-level synthesis", ["Wei-Lun Hung", "Xiaoxia Wu", "Yuan Xie"], "https://doi.org/10.1145/1233501.1233561", "iccad", 2006]], "Yuan Xie": [0, ["Guaranteeing performance yield in high-level synthesis", ["Wei-Lun Hung", "Xiaoxia Wu", "Yuan Xie"], "https://doi.org/10.1145/1233501.1233561", "iccad", 2006]], "Rohit Singhal": [0, ["Information theoretic approach to address delay and reliability in long on-chip interconnects", ["Rohit Singhal", "Gwan S. Choi", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1233501.1233563", "iccad", 2006]], "Gwan S. Choi": [0.3561391308903694, ["Information theoretic approach to address delay and reliability in long on-chip interconnects", ["Rohit Singhal", "Gwan S. Choi", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1233501.1233563", "iccad", 2006]], "Rabi N. Mahapatra": [0, ["Information theoretic approach to address delay and reliability in long on-chip interconnects", ["Rohit Singhal", "Gwan S. Choi", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1233501.1233563", "iccad", 2006]], "Bin Zhang": [0, ["Analytical modeling of SRAM dynamic stability", ["Bin Zhang", "Ari Arapostathis", "Sani R. Nassif", "Michael Orshansky"], "https://doi.org/10.1145/1233501.1233564", "iccad", 2006]], "Ari Arapostathis": [0, ["Analytical modeling of SRAM dynamic stability", ["Bin Zhang", "Ari Arapostathis", "Sani R. Nassif", "Michael Orshansky"], "https://doi.org/10.1145/1233501.1233564", "iccad", 2006]], "Tudor Murgan": [0, ["A high-level compact pattern-dependent delay model for high-speed point-to-point interconnects", ["Tudor Murgan", "Massoud Momeni", "Alberto Garcia Ortiz", "Manfred Glesner"], "https://doi.org/10.1145/1233501.1233565", "iccad", 2006]], "Massoud Momeni": [0, ["A high-level compact pattern-dependent delay model for high-speed point-to-point interconnects", ["Tudor Murgan", "Massoud Momeni", "Alberto Garcia Ortiz", "Manfred Glesner"], "https://doi.org/10.1145/1233501.1233565", "iccad", 2006]], "Alberto Garcia Ortiz": [0, ["A high-level compact pattern-dependent delay model for high-speed point-to-point interconnects", ["Tudor Murgan", "Massoud Momeni", "Alberto Garcia Ortiz", "Manfred Glesner"], "https://doi.org/10.1145/1233501.1233565", "iccad", 2006]], "Manfred Glesner": [0, ["A high-level compact pattern-dependent delay model for high-speed point-to-point interconnects", ["Tudor Murgan", "Massoud Momeni", "Alberto Garcia Ortiz", "Manfred Glesner"], "https://doi.org/10.1145/1233501.1233565", "iccad", 2006]], "David J. Frank": [0, ["Design and CAD challenges in 45nm CMOS and beyond", ["David J. Frank", "Ruchir Puri", "Dorel Toma"], "https://doi.org/10.1145/1233501.1233567", "iccad", 2006]], "Ruchir Puri": [0, ["Design and CAD challenges in 45nm CMOS and beyond", ["David J. Frank", "Ruchir Puri", "Dorel Toma"], "https://doi.org/10.1145/1233501.1233567", "iccad", 2006], ["Wire density driven global routing for CMP variation and timing", ["Minsik Cho", "David Z. Pan", "Hua Xiang", "Ruchir Puri"], "https://doi.org/10.1145/1233501.1233599", "iccad", 2006]], "Dorel Toma": [0, ["Design and CAD challenges in 45nm CMOS and beyond", ["David J. Frank", "Ruchir Puri", "Dorel Toma"], "https://doi.org/10.1145/1233501.1233567", "iccad", 2006]], "Fernando De Bernardinis": [0, ["Robust system level design with analog platforms", ["Fernando De Bernardinis", "Pierluigi Nuzzo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1233501.1233569", "iccad", 2006]], "Pierluigi Nuzzo": [0, ["Robust system level design with analog platforms", ["Fernando De Bernardinis", "Pierluigi Nuzzo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1233501.1233569", "iccad", 2006]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Robust system level design with analog platforms", ["Fernando De Bernardinis", "Pierluigi Nuzzo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1233501.1233569", "iccad", 2006], ["Yield prediction for 3D capacitive interconnections", ["Alberto Fazzi", "Luca Magagni", "Mario de Dominicis", "Paolo Zoffoli", "Roberto Canegallo", "Pier Luigi Rolandi", "Alberto L. Sangiovanni-Vincentelli", "Roberto Guerrieri"], "https://doi.org/10.1145/1233501.1233667", "iccad", 2006]], "Nuttorn Jangkrajarng": [0, ["Template-based parasitic-aware optimization and retargeting of analog and RF integrated circuit layouts", ["Nuttorn Jangkrajarng", "Lihong Zhang", "Sambuddha Bhattacharya", "Nathan Kohagen", "C.-J. Richard Shi"], "https://doi.org/10.1145/1233501.1233570", "iccad", 2006]], "Lihong Zhang": [0, ["Template-based parasitic-aware optimization and retargeting of analog and RF integrated circuit layouts", ["Nuttorn Jangkrajarng", "Lihong Zhang", "Sambuddha Bhattacharya", "Nathan Kohagen", "C.-J. Richard Shi"], "https://doi.org/10.1145/1233501.1233570", "iccad", 2006]], "Sambuddha Bhattacharya": [0, ["Template-based parasitic-aware optimization and retargeting of analog and RF integrated circuit layouts", ["Nuttorn Jangkrajarng", "Lihong Zhang", "Sambuddha Bhattacharya", "Nathan Kohagen", "C.-J. Richard Shi"], "https://doi.org/10.1145/1233501.1233570", "iccad", 2006]], "Nathan Kohagen": [0, ["Template-based parasitic-aware optimization and retargeting of analog and RF integrated circuit layouts", ["Nuttorn Jangkrajarng", "Lihong Zhang", "Sambuddha Bhattacharya", "Nathan Kohagen", "C.-J. Richard Shi"], "https://doi.org/10.1145/1233501.1233570", "iccad", 2006]], "C.-J. Richard Shi": [0, ["Template-based parasitic-aware optimization and retargeting of analog and RF integrated circuit layouts", ["Nuttorn Jangkrajarng", "Lihong Zhang", "Sambuddha Bhattacharya", "Nathan Kohagen", "C.-J. Richard Shi"], "https://doi.org/10.1145/1233501.1233570", "iccad", 2006]], "Yiu-Cheong Tam": [0, ["Analog placement with symmetry and other placement constraints", ["Yiu-Cheong Tam", "Evangeline F. Y. Young", "Chris C. N. Chu"], "https://doi.org/10.1145/1233501.1233571", "iccad", 2006]], "Evangeline F. Y. Young": [0, ["Analog placement with symmetry and other placement constraints", ["Yiu-Cheong Tam", "Evangeline F. Y. Young", "Chris C. N. Chu"], "https://doi.org/10.1145/1233501.1233571", "iccad", 2006], ["Post-placement voltage island generation", ["Royce L. S. Ching", "Evangeline F. Y. Young", "Kevin C. K. Leung", "Chris C. N. Chu"], "https://doi.org/10.1145/1233501.1233632", "iccad", 2006]], "Srinivasan Murali": [0, ["Designing application-specific networks on chips with floorplan information", ["Srinivasan Murali", "Paolo Meloni", "Federico Angiolini", "David Atienza", "Salvatore Carta", "Luca Benini", "Giovanni De Micheli", "Luigi Raffo"], "https://doi.org/10.1145/1233501.1233573", "iccad", 2006]], "Paolo Meloni": [0, ["Designing application-specific networks on chips with floorplan information", ["Srinivasan Murali", "Paolo Meloni", "Federico Angiolini", "David Atienza", "Salvatore Carta", "Luca Benini", "Giovanni De Micheli", "Luigi Raffo"], "https://doi.org/10.1145/1233501.1233573", "iccad", 2006]], "Federico Angiolini": [0, ["Designing application-specific networks on chips with floorplan information", ["Srinivasan Murali", "Paolo Meloni", "Federico Angiolini", "David Atienza", "Salvatore Carta", "Luca Benini", "Giovanni De Micheli", "Luigi Raffo"], "https://doi.org/10.1145/1233501.1233573", "iccad", 2006]], "David Atienza": [0, ["Designing application-specific networks on chips with floorplan information", ["Srinivasan Murali", "Paolo Meloni", "Federico Angiolini", "David Atienza", "Salvatore Carta", "Luca Benini", "Giovanni De Micheli", "Luigi Raffo"], "https://doi.org/10.1145/1233501.1233573", "iccad", 2006]], "Salvatore Carta": [0, ["Designing application-specific networks on chips with floorplan information", ["Srinivasan Murali", "Paolo Meloni", "Federico Angiolini", "David Atienza", "Salvatore Carta", "Luca Benini", "Giovanni De Micheli", "Luigi Raffo"], "https://doi.org/10.1145/1233501.1233573", "iccad", 2006]], "Luca Benini": [0, ["Designing application-specific networks on chips with floorplan information", ["Srinivasan Murali", "Paolo Meloni", "Federico Angiolini", "David Atienza", "Salvatore Carta", "Luca Benini", "Giovanni De Micheli", "Luigi Raffo"], "https://doi.org/10.1145/1233501.1233573", "iccad", 2006]], "Giovanni De Micheli": [0, ["Designing application-specific networks on chips with floorplan information", ["Srinivasan Murali", "Paolo Meloni", "Federico Angiolini", "David Atienza", "Salvatore Carta", "Luca Benini", "Giovanni De Micheli", "Luigi Raffo"], "https://doi.org/10.1145/1233501.1233573", "iccad", 2006]], "Luigi Raffo": [0, ["Designing application-specific networks on chips with floorplan information", ["Srinivasan Murali", "Paolo Meloni", "Federico Angiolini", "David Atienza", "Salvatore Carta", "Luca Benini", "Giovanni De Micheli", "Luigi Raffo"], "https://doi.org/10.1145/1233501.1233573", "iccad", 2006]], "Gunar Schirner": [0, ["Fast and accurate transaction level models using result oriented modeling", ["Gunar Schirner", "Rainer Domer"], "https://doi.org/10.1145/1233501.1233574", "iccad", 2006]], "Rainer Domer": [0, ["Fast and accurate transaction level models using result oriented modeling", ["Gunar Schirner", "Rainer Domer"], "https://doi.org/10.1145/1233501.1233574", "iccad", 2006]], "Yeow Meng Chee": [3.222822124371305e-05, ["Optimal memoryless encoding for low power off-chip data buses", ["Yeow Meng Chee", "Charles J. Colbourn", "Alan C. H. Ling"], "https://doi.org/10.1145/1233501.1233575", "iccad", 2006]], "Charles J. Colbourn": [0, ["Optimal memoryless encoding for low power off-chip data buses", ["Yeow Meng Chee", "Charles J. Colbourn", "Alan C. H. Ling"], "https://doi.org/10.1145/1233501.1233575", "iccad", 2006]], "Alan C. H. Ling": [0, ["Optimal memoryless encoding for low power off-chip data buses", ["Yeow Meng Chee", "Charles J. Colbourn", "Alan C. H. Ling"], "https://doi.org/10.1145/1233501.1233575", "iccad", 2006]], "Shantanu Dutt": [0, ["A network-flow approach to timing-driven incremental placement for ASICs", ["Shantanu Dutt", "Huan Ren", "Fenghua Yuan", "Vishal Suthar"], "https://doi.org/10.1145/1233501.1233577", "iccad", 2006]], "Huan Ren": [0, ["A network-flow approach to timing-driven incremental placement for ASICs", ["Shantanu Dutt", "Huan Ren", "Fenghua Yuan", "Vishal Suthar"], "https://doi.org/10.1145/1233501.1233577", "iccad", 2006]], "Fenghua Yuan": [0, ["A network-flow approach to timing-driven incremental placement for ASICs", ["Shantanu Dutt", "Huan Ren", "Fenghua Yuan", "Vishal Suthar"], "https://doi.org/10.1145/1233501.1233577", "iccad", 2006]], "Vishal Suthar": [0, ["A network-flow approach to timing-driven incremental placement for ASICs", ["Shantanu Dutt", "Huan Ren", "Fenghua Yuan", "Vishal Suthar"], "https://doi.org/10.1145/1233501.1233577", "iccad", 2006]], "Bo Hu": [0, ["Timing-driven placement for heterogeneous field programmable gate array", ["Bo Hu"], "https://doi.org/10.1145/1233501.1233578", "iccad", 2006]], "Wan-Ping Lee": [2.9875291573944196e-08, ["Voltage island aware floorplanning for power and timing optimization", ["Wan-Ping Lee", "Hung-Yi Liu", "Yao-Wen Chang"], "https://doi.org/10.1145/1233501.1233579", "iccad", 2006]], "Hung-Yi Liu": [0, ["Voltage island aware floorplanning for power and timing optimization", ["Wan-Ping Lee", "Hung-Yi Liu", "Yao-Wen Chang"], "https://doi.org/10.1145/1233501.1233579", "iccad", 2006], ["Current path analysis for electrostatic discharge protection", ["Hung-Yi Liu", "Chung-Wei Lin", "Szu-Jui Chou", "Wei-Ting Tu", "Chih-Hung Liu", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/1233501.1233604", "iccad", 2006]], "Eric Wong": [0, ["Decoupling capacitor planning and sizing for noise and leakage reduction", ["Eric Wong", "Jacob R. Minz", "Sung Kyu Lim"], "https://doi.org/10.1145/1233501.1233580", "iccad", 2006]], "Jacob R. Minz": [0, ["Decoupling capacitor planning and sizing for noise and leakage reduction", ["Eric Wong", "Jacob R. Minz", "Sung Kyu Lim"], "https://doi.org/10.1145/1233501.1233580", "iccad", 2006]], "Sung Kyu Lim": [0.9975332617759705, ["Decoupling capacitor planning and sizing for noise and leakage reduction", ["Eric Wong", "Jacob R. Minz", "Sung Kyu Lim"], "https://doi.org/10.1145/1233501.1233580", "iccad", 2006]], "Debjit Sinha": [0, ["A timing dependent power estimation framework considering coupling", ["Debjit Sinha", "DiaaEldin Khalil", "Yehea I. Ismail", "Hai Zhou"], "https://doi.org/10.1145/1233501.1233582", "iccad", 2006]], "DiaaEldin Khalil": [0, ["A timing dependent power estimation framework considering coupling", ["Debjit Sinha", "DiaaEldin Khalil", "Yehea I. Ismail", "Hai Zhou"], "https://doi.org/10.1145/1233501.1233582", "iccad", 2006]], "Kenneth S. Stevens": [0, ["Algorithms for MIS vector generation and pruning", ["Kenneth S. Stevens", "Florentin Dartu"], "https://doi.org/10.1145/1233501.1233583", "iccad", 2006]], "Florentin Dartu": [0, ["Algorithms for MIS vector generation and pruning", ["Kenneth S. Stevens", "Florentin Dartu"], "https://doi.org/10.1145/1233501.1233583", "iccad", 2006]], "Shuo Zhou": [0, ["Timing model reduction for hierarchical timing analysis", ["Shuo Zhou", "Yi Zhu", "Yuanfang Hu", "Ronald L. Graham", "Mike Hutton", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1233501.1233584", "iccad", 2006]], "Yi Zhu": [0, ["Timing model reduction for hierarchical timing analysis", ["Shuo Zhou", "Yi Zhu", "Yuanfang Hu", "Ronald L. Graham", "Mike Hutton", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1233501.1233584", "iccad", 2006]], "Yuanfang Hu": [0, ["Timing model reduction for hierarchical timing analysis", ["Shuo Zhou", "Yi Zhu", "Yuanfang Hu", "Ronald L. Graham", "Mike Hutton", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1233501.1233584", "iccad", 2006]], "Ronald L. Graham": [0, ["Timing model reduction for hierarchical timing analysis", ["Shuo Zhou", "Yi Zhu", "Yuanfang Hu", "Ronald L. Graham", "Mike Hutton", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1233501.1233584", "iccad", 2006]], "Mike Hutton": [0, ["Timing model reduction for hierarchical timing analysis", ["Shuo Zhou", "Yi Zhu", "Yuanfang Hu", "Ronald L. Graham", "Mike Hutton", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1233501.1233584", "iccad", 2006]], "Chung-Kuan Cheng": [0, ["Timing model reduction for hierarchical timing analysis", ["Shuo Zhou", "Yi Zhu", "Yuanfang Hu", "Ronald L. Graham", "Mike Hutton", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1233501.1233584", "iccad", 2006], ["Layer minimization of escape routing in area array packaging", ["Renshen Wang", "Rui Shi", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1233501.1233668", "iccad", 2006]], "Sean X. Shi": [0, ["A unified non-rectangular device and circuit simulation model for timing and power", ["Sean X. Shi", "Peng Yu", "David Z. Pan"], "https://doi.org/10.1145/1233501.1233585", "iccad", 2006]], "Peng Yu": [1.7968621705222176e-05, ["A unified non-rectangular device and circuit simulation model for timing and power", ["Sean X. Shi", "Peng Yu", "David Z. Pan"], "https://doi.org/10.1145/1233501.1233585", "iccad", 2006]], "Xiaoyao Liang": [0, ["Microarchitecture parameter selection to optimize system performance under process variation", ["Xiaoyao Liang", "David M. Brooks"], "https://doi.org/10.1145/1233501.1233587", "iccad", 2006]], "David M. Brooks": [0, ["Microarchitecture parameter selection to optimize system performance under process variation", ["Xiaoyao Liang", "David M. Brooks"], "https://doi.org/10.1145/1233501.1233587", "iccad", 2006]], "Rajarshi Mukherjee": [0, ["Thermal sensor allocation and placement for reconfigurable systems", ["Rajarshi Mukherjee", "Somsubhra Mondal", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1233501.1233588", "iccad", 2006], ["Physical aware frequency selection for dynamic thermal management in multi-core systems", ["Rajarshi Mukherjee", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1233501.1233612", "iccad", 2006]], "Somsubhra Mondal": [0, ["Thermal sensor allocation and placement for reconfigurable systems", ["Rajarshi Mukherjee", "Somsubhra Mondal", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1233501.1233588", "iccad", 2006]], "Priya Sundararajan": [0, ["Thermal characterization and optimization in platform FPGAs", ["Priya Sundararajan", "Aman Gayasen", "Narayanan Vijaykrishnan", "Tim Tuan"], "https://doi.org/10.1145/1233501.1233589", "iccad", 2006]], "Aman Gayasen": [0, ["Thermal characterization and optimization in platform FPGAs", ["Priya Sundararajan", "Aman Gayasen", "Narayanan Vijaykrishnan", "Tim Tuan"], "https://doi.org/10.1145/1233501.1233589", "iccad", 2006]], "Narayanan Vijaykrishnan": [0, ["Thermal characterization and optimization in platform FPGAs", ["Priya Sundararajan", "Aman Gayasen", "Narayanan Vijaykrishnan", "Tim Tuan"], "https://doi.org/10.1145/1233501.1233589", "iccad", 2006]], "Tim Tuan": [0, ["Thermal characterization and optimization in platform FPGAs", ["Priya Sundararajan", "Aman Gayasen", "Narayanan Vijaykrishnan", "Tim Tuan"], "https://doi.org/10.1145/1233501.1233589", "iccad", 2006]], "Jorge Julvez": [0, ["Performance analysis of concurrent systems with early evaluation", ["Jorge Julvez", "Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1145/1233501.1233590", "iccad", 2006]], "Jordi Cortadella": [0, ["Performance analysis of concurrent systems with early evaluation", ["Jorge Julvez", "Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1145/1233501.1233590", "iccad", 2006], ["From molecular interactions to gates: a systematic approach", ["Josep Carmona", "Jordi Cortadella", "Yousuke Takada", "Ferdinand Peper"], "https://doi.org/10.1145/1233501.1233688", "iccad", 2006]], "Michael Kishinevsky": [0, ["Performance analysis of concurrent systems with early evaluation", ["Jorge Julvez", "Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1145/1233501.1233590", "iccad", 2006]], "Christopher Labrecque": [0, ["Near-term industrial perspective of analog CAD", ["Christopher Labrecque"], "https://doi.org/10.1145/1233501.1233592", "iccad", 2006]], "Rob A. Rutenbar": [0, ["Design automation for analog: the next generation of tool challenges", ["Rob A. Rutenbar"], "https://doi.org/10.1145/1233501.1233593", "iccad", 2006], ["Faster, parametric trajectory-based macromodels via localized linear reductions", ["Saurabh K. Tiwary", "Rob A. Rutenbar"], "https://doi.org/10.1145/1233501.1233685", "iccad", 2006]], "Trent McConaghy": [0, ["Automation in mixed-signal design: challenges and solutions in the wake of the nano era", ["Trent McConaghy", "Georges G. E. Gielen"], "https://doi.org/10.1145/1233501.1233594", "iccad", 2006]], "Georges G. E. Gielen": [0, ["Automation in mixed-signal design: challenges and solutions in the wake of the nano era", ["Trent McConaghy", "Georges G. E. Gielen"], "https://doi.org/10.1145/1233501.1233594", "iccad", 2006]], "Min Pan": [0, ["FastRoute: a step to integrate global routing into placement", ["Min Pan", "Chris C. N. Chu"], "https://doi.org/10.1145/1233501.1233596", "iccad", 2006]], "Devang Jariwala": [0, ["Trunk decomposition based global routing optimization", ["Devang Jariwala", "John Lillis"], "https://doi.org/10.1145/1233501.1233597", "iccad", 2006]], "John Lillis": [0, ["Trunk decomposition based global routing optimization", ["Devang Jariwala", "John Lillis"], "https://doi.org/10.1145/1233501.1233597", "iccad", 2006]], "Dirk Muller": [0, ["Optimizing yield in global routing", ["Dirk Muller"], "https://doi.org/10.1145/1233501.1233598", "iccad", 2006]], "Minsik Cho": [0.5, ["Wire density driven global routing for CMP variation and timing", ["Minsik Cho", "David Z. Pan", "Hua Xiang", "Ruchir Puri"], "https://doi.org/10.1145/1233501.1233599", "iccad", 2006]], "Hua Xiang": [0, ["Wire density driven global routing for CMP variation and timing", ["Minsik Cho", "David Z. Pan", "Hua Xiang", "Ruchir Puri"], "https://doi.org/10.1145/1233501.1233599", "iccad", 2006]], "Sanjay V. Kumar": [0, ["An analytical model for negative bias temperature instability", ["Sanjay V. Kumar", "Chris H. Kim", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1233501.1233601", "iccad", 2006]], "Chris H. Kim": [5.475138259436463e-10, ["An analytical model for negative bias temperature instability", ["Sanjay V. Kumar", "Chris H. Kim", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1233501.1233601", "iccad", 2006]], "Sachin S. Sapatnekar": [0, ["An analytical model for negative bias temperature instability", ["Sanjay V. Kumar", "Chris H. Kim", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1233501.1233601", "iccad", 2006]], "Hossein Asadi": [0, ["Soft error derating computation in sequential circuits", ["Hossein Asadi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/1233501.1233602", "iccad", 2006]], "Mehdi Baradaran Tahoori": [0, ["Soft error derating computation in sequential circuits", ["Hossein Asadi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/1233501.1233602", "iccad", 2006], ["Application-independent defect-tolerant crossbar nano-architectures", ["Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/1233501.1233652", "iccad", 2006]], "Rajeev R. Rao": [0, ["Soft error reduction in combinational logic using gate resizing and flipflop selection", ["Rajeev R. Rao", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1233501.1233603", "iccad", 2006]], "Chung-Wei Lin": [0, ["Current path analysis for electrostatic discharge protection", ["Hung-Yi Liu", "Chung-Wei Lin", "Szu-Jui Chou", "Wei-Ting Tu", "Chih-Hung Liu", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/1233501.1233604", "iccad", 2006]], "Szu-Jui Chou": [0, ["Current path analysis for electrostatic discharge protection", ["Hung-Yi Liu", "Chung-Wei Lin", "Szu-Jui Chou", "Wei-Ting Tu", "Chih-Hung Liu", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/1233501.1233604", "iccad", 2006]], "Wei-Ting Tu": [0, ["Current path analysis for electrostatic discharge protection", ["Hung-Yi Liu", "Chung-Wei Lin", "Szu-Jui Chou", "Wei-Ting Tu", "Chih-Hung Liu", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/1233501.1233604", "iccad", 2006]], "Chih-Hung Liu": [0, ["Current path analysis for electrostatic discharge protection", ["Hung-Yi Liu", "Chung-Wei Lin", "Szu-Jui Chou", "Wei-Ting Tu", "Chih-Hung Liu", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/1233501.1233604", "iccad", 2006]], "Sy-Yen Kuo": [0, ["Current path analysis for electrostatic discharge protection", ["Hung-Yi Liu", "Chung-Wei Lin", "Szu-Jui Chou", "Wei-Ting Tu", "Chih-Hung Liu", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/1233501.1233604", "iccad", 2006]], "Xiliang Zhong": [0, ["System-wide energy minimization for real-time tasks: lower bound and approximation", ["Xiliang Zhong", "Cheng-Zhong Xu"], "https://doi.org/10.1145/1233501.1233606", "iccad", 2006]], "Cheng-Zhong Xu": [0, ["System-wide energy minimization for real-time tasks: lower bound and approximation", ["Xiliang Zhong", "Cheng-Zhong Xu"], "https://doi.org/10.1145/1233501.1233606", "iccad", 2006]], "Tongquan Wei": [0, ["Online task-scheduling for fault-tolerant low-energy real-time systems", ["Tongquan Wei", "Piyush Mishra", "Kaijie Wu", "Han Liang"], "https://doi.org/10.1145/1233501.1233607", "iccad", 2006]], "Piyush Mishra": [0, ["Online task-scheduling for fault-tolerant low-energy real-time systems", ["Tongquan Wei", "Piyush Mishra", "Kaijie Wu", "Han Liang"], "https://doi.org/10.1145/1233501.1233607", "iccad", 2006]], "Kaijie Wu": [2.769451601380979e-08, ["Online task-scheduling for fault-tolerant low-energy real-time systems", ["Tongquan Wei", "Piyush Mishra", "Kaijie Wu", "Han Liang"], "https://doi.org/10.1145/1233501.1233607", "iccad", 2006]], "Han Liang": [0, ["Online task-scheduling for fault-tolerant low-energy real-time systems", ["Tongquan Wei", "Piyush Mishra", "Kaijie Wu", "Han Liang"], "https://doi.org/10.1145/1233501.1233607", "iccad", 2006]], "Dakai Zhu": [0, ["Energy management for real-time embedded systems with reliability requirements", ["Dakai Zhu", "Hakan Aydin"], "https://doi.org/10.1145/1233501.1233608", "iccad", 2006]], "Hakan Aydin": [0, ["Energy management for real-time embedded systems with reliability requirements", ["Dakai Zhu", "Hakan Aydin"], "https://doi.org/10.1145/1233501.1233608", "iccad", 2006]], "Shuo Wang": [0.00021898165141465142, ["Exploiting soft redundancy for error-resilient on-chip memory design", ["Shuo Wang", "Lei Wang"], "https://doi.org/10.1145/1233501.1233610", "iccad", 2006]], "Lei Wang": [0.001596404006704688, ["Exploiting soft redundancy for error-resilient on-chip memory design", ["Shuo Wang", "Lei Wang"], "https://doi.org/10.1145/1233501.1233610", "iccad", 2006]], "Diana Marculescu": [0, ["System-level process-driven variability analysis for single and multiple voltage-frequency island systems", ["Diana Marculescu", "Siddharth Garg"], "https://doi.org/10.1145/1233501.1233611", "iccad", 2006]], "Siddharth Garg": [0, ["System-level process-driven variability analysis for single and multiple voltage-frequency island systems", ["Diana Marculescu", "Siddharth Garg"], "https://doi.org/10.1145/1233501.1233611", "iccad", 2006]], "Zhanyuan Jiang": [0, ["A new RLC buffer insertion algorithm", ["Zhanyuan Jiang", "Shiyan Hu", "Jiang Hu", "Zhuo Li", "Weiping Shi"], "https://doi.org/10.1145/1233501.1233614", "iccad", 2006]], "Shiyan Hu": [0, ["A new RLC buffer insertion algorithm", ["Zhanyuan Jiang", "Shiyan Hu", "Jiang Hu", "Zhuo Li", "Weiping Shi"], "https://doi.org/10.1145/1233501.1233614", "iccad", 2006]], "Zhuo Li": [0, ["A new RLC buffer insertion algorithm", ["Zhanyuan Jiang", "Shiyan Hu", "Jiang Hu", "Zhuo Li", "Weiping Shi"], "https://doi.org/10.1145/1233501.1233614", "iccad", 2006]], "Weiping Shi": [0, ["A new RLC buffer insertion algorithm", ["Zhanyuan Jiang", "Shiyan Hu", "Jiang Hu", "Zhuo Li", "Weiping Shi"], "https://doi.org/10.1145/1233501.1233614", "iccad", 2006]], "Rupak Samanta": [0, ["Clock buffer polarity assignment for power noise reduction", ["Rupak Samanta", "Ganesh Venkataraman", "Jiang Hu"], "https://doi.org/10.1145/1233501.1233615", "iccad", 2006]], "Ganesh Venkataraman": [0, ["Clock buffer polarity assignment for power noise reduction", ["Rupak Samanta", "Ganesh Venkataraman", "Jiang Hu"], "https://doi.org/10.1145/1233501.1233615", "iccad", 2006], ["Combinatorial algorithms for fast clock mesh optimization", ["Ganesh Venkataraman", "Zhuo Feng", "Jiang Hu", "Peng Li"], "https://doi.org/10.1145/1233501.1233616", "iccad", 2006]], "Zhuo Feng": [0, ["Combinatorial algorithms for fast clock mesh optimization", ["Ganesh Venkataraman", "Zhuo Feng", "Jiang Hu", "Peng Li"], "https://doi.org/10.1145/1233501.1233616", "iccad", 2006], ["Performance-oriented statistical parameter reduction of parameterized systems via reduced rank regression", ["Zhuo Feng", "Peng Li"], "https://doi.org/10.1145/1233501.1233684", "iccad", 2006]], "Sheng-Chih Lin": [0, ["An electrothermally-aware full-chip substrate temperature gradient evaluation methodology for leakage dominant technologies with implications for power estimation and hot-spot management", ["Sheng-Chih Lin", "Kaustav Banerjee"], "https://doi.org/10.1145/1233501.1233618", "iccad", 2006]], "Kaustav Banerjee": [0, ["An electrothermally-aware full-chip substrate temperature gradient evaluation methodology for leakage dominant technologies with implications for power estimation and hot-spot management", ["Sheng-Chih Lin", "Kaustav Banerjee"], "https://doi.org/10.1145/1233501.1233618", "iccad", 2006]], "Yonghong Yang": [0.15687264874577522, ["Adaptive multi-domain thermal modeling and analysis for integrated circuit synthesis and design", ["Yonghong Yang", "Changyun Zhu", "Zhenyu Peter Gu", "Li Shang", "Robert P. Dick"], "https://doi.org/10.1145/1233501.1233619", "iccad", 2006]], "Changyun Zhu": [0, ["Adaptive multi-domain thermal modeling and analysis for integrated circuit synthesis and design", ["Yonghong Yang", "Changyun Zhu", "Zhenyu Peter Gu", "Li Shang", "Robert P. Dick"], "https://doi.org/10.1145/1233501.1233619", "iccad", 2006]], "Zhenyu Peter Gu": [4.218951750456501e-11, ["Adaptive multi-domain thermal modeling and analysis for integrated circuit synthesis and design", ["Yonghong Yang", "Changyun Zhu", "Zhenyu Peter Gu", "Li Shang", "Robert P. Dick"], "https://doi.org/10.1145/1233501.1233619", "iccad", 2006]], "Li Shang": [0, ["Adaptive multi-domain thermal modeling and analysis for integrated circuit synthesis and design", ["Yonghong Yang", "Changyun Zhu", "Zhenyu Peter Gu", "Li Shang", "Robert P. Dick"], "https://doi.org/10.1145/1233501.1233619", "iccad", 2006]], "Robert P. Dick": [0, ["Adaptive multi-domain thermal modeling and analysis for integrated circuit synthesis and design", ["Yonghong Yang", "Changyun Zhu", "Zhenyu Peter Gu", "Li Shang", "Robert P. Dick"], "https://doi.org/10.1145/1233501.1233619", "iccad", 2006]], "Jung Hwan Choi": [0.9857367277145386, ["Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits", ["Jung Hwan Choi", "Aditya Bansal", "Mesut Meterelliyoz", "Jayathi Murthy", "Kaushik Roy"], "https://doi.org/10.1145/1233501.1233620", "iccad", 2006]], "Aditya Bansal": [0, ["Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits", ["Jung Hwan Choi", "Aditya Bansal", "Mesut Meterelliyoz", "Jayathi Murthy", "Kaushik Roy"], "https://doi.org/10.1145/1233501.1233620", "iccad", 2006]], "Mesut Meterelliyoz": [0, ["Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits", ["Jung Hwan Choi", "Aditya Bansal", "Mesut Meterelliyoz", "Jayathi Murthy", "Kaushik Roy"], "https://doi.org/10.1145/1233501.1233620", "iccad", 2006]], "Jayathi Murthy": [0, ["Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits", ["Jung Hwan Choi", "Aditya Bansal", "Mesut Meterelliyoz", "Jayathi Murthy", "Kaushik Roy"], "https://doi.org/10.1145/1233501.1233620", "iccad", 2006]], "Kaushik Roy": [0, ["Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits", ["Jung Hwan Choi", "Aditya Bansal", "Mesut Meterelliyoz", "Jayathi Murthy", "Kaushik Roy"], "https://doi.org/10.1145/1233501.1233620", "iccad", 2006], ["A new paradigm for low-power, variation-tolerant circuit synthesis using critical path isolation", ["Swaroop Ghosh", "Swarup Bhunia", "Kaushik Roy"], "https://doi.org/10.1145/1233501.1233628", "iccad", 2006]], "Sungpack Hong": [0.9929379224777222, ["Runtime distribution-aware dynamic voltage scaling", ["Sungpack Hong", "Sungjoo Yoo", "HoonSang Jin", "Kyu-Myung Choi", "Jeong-Taek Kong", "Soo-Kwan Eo"], "https://doi.org/10.1145/1233501.1233622", "iccad", 2006]], "Sungjoo Yoo": [1, ["Runtime distribution-aware dynamic voltage scaling", ["Sungpack Hong", "Sungjoo Yoo", "HoonSang Jin", "Kyu-Myung Choi", "Jeong-Taek Kong", "Soo-Kwan Eo"], "https://doi.org/10.1145/1233501.1233622", "iccad", 2006]], "HoonSang Jin": [0.9982872307300568, ["Runtime distribution-aware dynamic voltage scaling", ["Sungpack Hong", "Sungjoo Yoo", "HoonSang Jin", "Kyu-Myung Choi", "Jeong-Taek Kong", "Soo-Kwan Eo"], "https://doi.org/10.1145/1233501.1233622", "iccad", 2006]], "Kyu-Myung Choi": [0.9993240833282471, ["Runtime distribution-aware dynamic voltage scaling", ["Sungpack Hong", "Sungjoo Yoo", "HoonSang Jin", "Kyu-Myung Choi", "Jeong-Taek Kong", "Soo-Kwan Eo"], "https://doi.org/10.1145/1233501.1233622", "iccad", 2006]], "Jeong-Taek Kong": [0.9999934732913971, ["Runtime distribution-aware dynamic voltage scaling", ["Sungpack Hong", "Sungjoo Yoo", "HoonSang Jin", "Kyu-Myung Choi", "Jeong-Taek Kong", "Soo-Kwan Eo"], "https://doi.org/10.1145/1233501.1233622", "iccad", 2006]], "Soo-Kwan Eo": [0.9888117909431458, ["Runtime distribution-aware dynamic voltage scaling", ["Sungpack Hong", "Sungjoo Yoo", "HoonSang Jin", "Kyu-Myung Choi", "Jeong-Taek Kong", "Soo-Kwan Eo"], "https://doi.org/10.1145/1233501.1233622", "iccad", 2006]], "Ilie I. Luican": [0, ["Formal model of data reuse analysis for hierarchical memory organizations", ["Ilie I. Luican", "Hongwei Zhu", "Florin Balasa"], "https://doi.org/10.1145/1233501.1233623", "iccad", 2006]], "Hongwei Zhu": [0, ["Formal model of data reuse analysis for hierarchical memory organizations", ["Ilie I. Luican", "Hongwei Zhu", "Florin Balasa"], "https://doi.org/10.1145/1233501.1233623", "iccad", 2006]], "Florin Balasa": [0, ["Formal model of data reuse analysis for hierarchical memory organizations", ["Ilie I. Luican", "Hongwei Zhu", "Florin Balasa"], "https://doi.org/10.1145/1233501.1233623", "iccad", 2006]], "Chin-Hsien Wu": [5.666508096080491e-10, ["An adaptive two-level management for the flash translation layer in embedded systems", ["Chin-Hsien Wu", "Tei-Wei Kuo"], "https://doi.org/10.1145/1233501.1233624", "iccad", 2006]], "Raj Varada": [0, ["Design and integration methods for a multi-threaded dual core 65nm Xeon\u00ae processor", ["Raj Varada", "Mysore Sriram", "Kris Chou", "James Guzzo"], "https://doi.org/10.1145/1233501.1233626", "iccad", 2006]], "Mysore Sriram": [0, ["Design and integration methods for a multi-threaded dual core 65nm Xeon\u00ae processor", ["Raj Varada", "Mysore Sriram", "Kris Chou", "James Guzzo"], "https://doi.org/10.1145/1233501.1233626", "iccad", 2006]], "Kris Chou": [0, ["Design and integration methods for a multi-threaded dual core 65nm Xeon\u00ae processor", ["Raj Varada", "Mysore Sriram", "Kris Chou", "James Guzzo"], "https://doi.org/10.1145/1233501.1233626", "iccad", 2006]], "James Guzzo": [0, ["Design and integration methods for a multi-threaded dual core 65nm Xeon\u00ae processor", ["Raj Varada", "Mysore Sriram", "Kris Chou", "James Guzzo"], "https://doi.org/10.1145/1233501.1233626", "iccad", 2006]], "Manoj Ampalam": [0, ["Counterflow pipelining: architectural support for preemption in asynchronous systems using anti-tokens", ["Manoj Ampalam", "Montek Singh"], "https://doi.org/10.1145/1233501.1233627", "iccad", 2006]], "Swaroop Ghosh": [0, ["A new paradigm for low-power, variation-tolerant circuit synthesis using critical path isolation", ["Swaroop Ghosh", "Swarup Bhunia", "Kaushik Roy"], "https://doi.org/10.1145/1233501.1233628", "iccad", 2006]], "Swarup Bhunia": [0, ["A new paradigm for low-power, variation-tolerant circuit synthesis using critical path isolation", ["Swaroop Ghosh", "Swarup Bhunia", "Kaushik Roy"], "https://doi.org/10.1145/1233501.1233628", "iccad", 2006]], "Hailong Yao": [0, ["Efficient process-hotspot detection using range pattern matching", ["Hailong Yao", "Subarna Sinha", "Charles C. Chiang", "Xianlong Hong", "Yici Cai"], "https://doi.org/10.1145/1233501.1233630", "iccad", 2006]], "Subarna Sinha": [0, ["Efficient process-hotspot detection using range pattern matching", ["Hailong Yao", "Subarna Sinha", "Charles C. Chiang", "Xianlong Hong", "Yici Cai"], "https://doi.org/10.1145/1233501.1233630", "iccad", 2006]], "Charles C. Chiang": [0, ["Efficient process-hotspot detection using range pattern matching", ["Hailong Yao", "Subarna Sinha", "Charles C. Chiang", "Xianlong Hong", "Yici Cai"], "https://doi.org/10.1145/1233501.1233630", "iccad", 2006]], "Xianlong Hong": [5.6014105354051935e-08, ["Efficient process-hotspot detection using range pattern matching", ["Hailong Yao", "Subarna Sinha", "Charles C. Chiang", "Xianlong Hong", "Yici Cai"], "https://doi.org/10.1145/1233501.1233630", "iccad", 2006]], "Yici Cai": [0, ["Efficient process-hotspot detection using range pattern matching", ["Hailong Yao", "Subarna Sinha", "Charles C. Chiang", "Xianlong Hong", "Yici Cai"], "https://doi.org/10.1145/1233501.1233630", "iccad", 2006]], "Kuang-Yao Lee": [4.866433922501301e-10, ["Post-routing redundant via insertion and line end extension with via density consideration", ["Kuang-Yao Lee", "Ting-Chi Wang", "Kai-Yuan Chao"], "https://doi.org/10.1145/1233501.1233631", "iccad", 2006]], "Ting-Chi Wang": [7.577653491352976e-07, ["Post-routing redundant via insertion and line end extension with via density consideration", ["Kuang-Yao Lee", "Ting-Chi Wang", "Kai-Yuan Chao"], "https://doi.org/10.1145/1233501.1233631", "iccad", 2006]], "Kai-Yuan Chao": [0, ["Post-routing redundant via insertion and line end extension with via density consideration", ["Kuang-Yao Lee", "Ting-Chi Wang", "Kai-Yuan Chao"], "https://doi.org/10.1145/1233501.1233631", "iccad", 2006]], "Royce L. S. Ching": [0, ["Post-placement voltage island generation", ["Royce L. S. Ching", "Evangeline F. Y. Young", "Kevin C. K. Leung", "Chris C. N. Chu"], "https://doi.org/10.1145/1233501.1233632", "iccad", 2006]], "Kevin C. K. Leung": [0, ["Post-placement voltage island generation", ["Royce L. S. Ching", "Evangeline F. Y. Young", "Kevin C. K. Leung", "Chris C. N. Chu"], "https://doi.org/10.1145/1233501.1233632", "iccad", 2006]], "Jeffrey Bokor": [0, ["Prospects for emerging nanoelectronics in mainstream information processing systems", ["Jeffrey Bokor"], "https://doi.org/10.1145/1233501.1233634", "iccad", 2006]], "Jia Chen": [0, ["Carbon nanotubes for potential electronic and optoelectronic applications", ["Jia Chen"], "https://doi.org/10.1145/1233501.1233635", "iccad", 2006]], "H.-S. Philip Wong": [0, ["Carbon nanotube transistor circuits: models and tools for design and performance optimization", ["H.-S. Philip Wong", "Jie Deng", "Arash Hazeghi", "Tejas Krishnamohan", "Gordon C. Wan"], "https://doi.org/10.1145/1233501.1233636", "iccad", 2006]], "Jie Deng": [0, ["Carbon nanotube transistor circuits: models and tools for design and performance optimization", ["H.-S. Philip Wong", "Jie Deng", "Arash Hazeghi", "Tejas Krishnamohan", "Gordon C. Wan"], "https://doi.org/10.1145/1233501.1233636", "iccad", 2006]], "Arash Hazeghi": [0, ["Carbon nanotube transistor circuits: models and tools for design and performance optimization", ["H.-S. Philip Wong", "Jie Deng", "Arash Hazeghi", "Tejas Krishnamohan", "Gordon C. Wan"], "https://doi.org/10.1145/1233501.1233636", "iccad", 2006]], "Tejas Krishnamohan": [0, ["Carbon nanotube transistor circuits: models and tools for design and performance optimization", ["H.-S. Philip Wong", "Jie Deng", "Arash Hazeghi", "Tejas Krishnamohan", "Gordon C. Wan"], "https://doi.org/10.1145/1233501.1233636", "iccad", 2006]], "Gordon C. Wan": [0, ["Carbon nanotube transistor circuits: models and tools for design and performance optimization", ["H.-S. Philip Wong", "Jie Deng", "Arash Hazeghi", "Tejas Krishnamohan", "Gordon C. Wan"], "https://doi.org/10.1145/1233501.1233636", "iccad", 2006]], "Xiaoping Tang": [0, ["Technology migration techniques for simplified layouts with restrictive design rules", ["Xiaoping Tang", "Xin Yuan"], "https://doi.org/10.1145/1233501.1233638", "iccad", 2006]], "Xin Yuan": [0, ["Technology migration techniques for simplified layouts with restrictive design rules", ["Xiaoping Tang", "Xin Yuan"], "https://doi.org/10.1145/1233501.1233638", "iccad", 2006]], "Andrew B. Kahng": [8.938514595158153e-09, ["Fill for shallow trench isolation CMP", ["Andrew B. Kahng", "Puneet Sharma", "Alexander Zelikovsky"], "https://doi.org/10.1145/1233501.1233639", "iccad", 2006]], "Puneet Sharma": [0, ["Fill for shallow trench isolation CMP", ["Andrew B. Kahng", "Puneet Sharma", "Alexander Zelikovsky"], "https://doi.org/10.1145/1233501.1233639", "iccad", 2006]], "Alexander Zelikovsky": [0, ["Fill for shallow trench isolation CMP", ["Andrew B. Kahng", "Puneet Sharma", "Alexander Zelikovsky"], "https://doi.org/10.1145/1233501.1233639", "iccad", 2006]], "Hayder Mrabet": [0, ["Performances improvement of FPGA using novel multilevel hierarchical interconnection structure", ["Hayder Mrabet", "Zied Marrakchi", "Pierre Souillot", "Habib Mehrez"], "https://doi.org/10.1145/1233501.1233642", "iccad", 2006]], "Zied Marrakchi": [0, ["Performances improvement of FPGA using novel multilevel hierarchical interconnection structure", ["Hayder Mrabet", "Zied Marrakchi", "Pierre Souillot", "Habib Mehrez"], "https://doi.org/10.1145/1233501.1233642", "iccad", 2006]], "Pierre Souillot": [0, ["Performances improvement of FPGA using novel multilevel hierarchical interconnection structure", ["Hayder Mrabet", "Zied Marrakchi", "Pierre Souillot", "Habib Mehrez"], "https://doi.org/10.1145/1233501.1233642", "iccad", 2006]], "Habib Mehrez": [0, ["Performances improvement of FPGA using novel multilevel hierarchical interconnection structure", ["Hayder Mrabet", "Zied Marrakchi", "Pierre Souillot", "Habib Mehrez"], "https://doi.org/10.1145/1233501.1233642", "iccad", 2006]], "Marvin Tom": [0, ["Un/DoPack: re-clustering of large system-on-chip designs with interconnect variation for low-cost FPGAs", ["Marvin Tom", "David Leong", "Guy G. Lemieux"], "https://doi.org/10.1145/1233501.1233643", "iccad", 2006]], "David Leong": [0, ["Un/DoPack: re-clustering of large system-on-chip designs with interconnect variation for low-cost FPGAs", ["Marvin Tom", "David Leong", "Guy G. Lemieux"], "https://doi.org/10.1145/1233501.1233643", "iccad", 2006]], "Guy G. Lemieux": [0, ["Un/DoPack: re-clustering of large system-on-chip designs with interconnect variation for low-cost FPGAs", ["Marvin Tom", "David Leong", "Guy G. Lemieux"], "https://doi.org/10.1145/1233501.1233643", "iccad", 2006]], "Xin Jia": [0, ["Studying a GALS FPGA architecture using a parameterized automatic design flow", ["Xin Jia", "Ranga Vemuri"], "https://doi.org/10.1145/1233501.1233644", "iccad", 2006]], "Ranga Vemuri": [0, ["Studying a GALS FPGA architecture using a parameterized automatic design flow", ["Xin Jia", "Ranga Vemuri"], "https://doi.org/10.1145/1233501.1233644", "iccad", 2006]], "Takao Toi": [0, ["High-level synthesis challenges and solutions for a dynamically reconfigurable processor", ["Takao Toi", "Noritsugu Nakamura", "Yoshinosuke Kato", "Toru Awashima", "Kazutoshi Wakabayashi", "Li Jing"], "https://doi.org/10.1145/1233501.1233647", "iccad", 2006]], "Noritsugu Nakamura": [0, ["High-level synthesis challenges and solutions for a dynamically reconfigurable processor", ["Takao Toi", "Noritsugu Nakamura", "Yoshinosuke Kato", "Toru Awashima", "Kazutoshi Wakabayashi", "Li Jing"], "https://doi.org/10.1145/1233501.1233647", "iccad", 2006]], "Yoshinosuke Kato": [0, ["High-level synthesis challenges and solutions for a dynamically reconfigurable processor", ["Takao Toi", "Noritsugu Nakamura", "Yoshinosuke Kato", "Toru Awashima", "Kazutoshi Wakabayashi", "Li Jing"], "https://doi.org/10.1145/1233501.1233647", "iccad", 2006]], "Toru Awashima": [0, ["High-level synthesis challenges and solutions for a dynamically reconfigurable processor", ["Takao Toi", "Noritsugu Nakamura", "Yoshinosuke Kato", "Toru Awashima", "Kazutoshi Wakabayashi", "Li Jing"], "https://doi.org/10.1145/1233501.1233647", "iccad", 2006]], "Kazutoshi Wakabayashi": [0, ["High-level synthesis challenges and solutions for a dynamically reconfigurable processor", ["Takao Toi", "Noritsugu Nakamura", "Yoshinosuke Kato", "Toru Awashima", "Kazutoshi Wakabayashi", "Li Jing"], "https://doi.org/10.1145/1233501.1233647", "iccad", 2006]], "Li Jing": [0, ["High-level synthesis challenges and solutions for a dynamically reconfigurable processor", ["Takao Toi", "Noritsugu Nakamura", "Yoshinosuke Kato", "Toru Awashima", "Kazutoshi Wakabayashi", "Li Jing"], "https://doi.org/10.1145/1233501.1233647", "iccad", 2006]], "Jason Cong": [0, ["Platform-based resource binding using a distributed register-file microarchitecture", ["Jason Cong", "Yiping Fan", "Wei Jiang"], "https://doi.org/10.1145/1233501.1233648", "iccad", 2006]], "Yiping Fan": [0, ["Platform-based resource binding using a distributed register-file microarchitecture", ["Jason Cong", "Yiping Fan", "Wei Jiang"], "https://doi.org/10.1145/1233501.1233648", "iccad", 2006]], "Wei Jiang": [0, ["Platform-based resource binding using a distributed register-file microarchitecture", ["Jason Cong", "Yiping Fan", "Wei Jiang"], "https://doi.org/10.1145/1233501.1233648", "iccad", 2006]], "Greg Stitt": [0, ["A code refinement methodology for performance-improved synthesis from C", ["Greg Stitt", "Frank Vahid", "Walid A. Najjar"], "https://doi.org/10.1145/1233501.1233649", "iccad", 2006]], "Walid A. Najjar": [0, ["A code refinement methodology for performance-improved synthesis from C", ["Greg Stitt", "Frank Vahid", "Walid A. Najjar"], "https://doi.org/10.1145/1233501.1233649", "iccad", 2006]], "Girish Venkataramani": [0, ["Leveraging protocol knowledge in slack matching", ["Girish Venkataramani", "Seth Copen Goldstein"], "https://doi.org/10.1145/1233501.1233650", "iccad", 2006]], "Seth Copen Goldstein": [0, ["Leveraging protocol knowledge in slack matching", ["Girish Venkataramani", "Seth Copen Goldstein"], "https://doi.org/10.1145/1233501.1233650", "iccad", 2006]], "Eric Rachlin": [0, ["Nanowire addressing with randomized-contact decoders", ["Eric Rachlin", "John E. Savage"], "https://doi.org/10.1145/1233501.1233653", "iccad", 2006]], "John E. Savage": [0, ["Nanowire addressing with randomized-contact decoders", ["Eric Rachlin", "John E. Savage"], "https://doi.org/10.1145/1233501.1233653", "iccad", 2006]], "Gang Wang": [0.01831957558169961, ["On the use of Bloom filters for defect maps in nanocomputing", ["Gang Wang", "Wenrui Gong", "Ryan Kastner"], "https://doi.org/10.1145/1233501.1233654", "iccad", 2006]], "Wenrui Gong": [7.341005584748928e-05, ["On the use of Bloom filters for defect maps in nanocomputing", ["Gang Wang", "Wenrui Gong", "Ryan Kastner"], "https://doi.org/10.1145/1233501.1233654", "iccad", 2006]], "Ryan Kastner": [0, ["On the use of Bloom filters for defect maps in nanocomputing", ["Gang Wang", "Wenrui Gong", "Ryan Kastner"], "https://doi.org/10.1145/1233501.1233654", "iccad", 2006]], "Gaurav Dhiman": [0, ["Dynamic power management using machine learning", ["Gaurav Dhiman", "Tajana Simunic Rosing"], "https://doi.org/10.1145/1233501.1233656", "iccad", 2006]], "Tajana Simunic Rosing": [0, ["Dynamic power management using machine learning", ["Gaurav Dhiman", "Tajana Simunic Rosing"], "https://doi.org/10.1145/1233501.1233656", "iccad", 2006]], "Mehrdad Najibi": [0, ["Dynamic voltage and frequency management based on variable update intervals for frequency setting", ["Mehrdad Najibi", "Mostafa E. Salehi", "Ali Afzali-Kusha", "Massoud Pedram", "Seid Mehdi Fakhraie", "Hossein Pedram"], "https://doi.org/10.1145/1233501.1233657", "iccad", 2006]], "Mostafa E. Salehi": [0, ["Dynamic voltage and frequency management based on variable update intervals for frequency setting", ["Mehrdad Najibi", "Mostafa E. Salehi", "Ali Afzali-Kusha", "Massoud Pedram", "Seid Mehdi Fakhraie", "Hossein Pedram"], "https://doi.org/10.1145/1233501.1233657", "iccad", 2006]], "Ali Afzali-Kusha": [0, ["Dynamic voltage and frequency management based on variable update intervals for frequency setting", ["Mehrdad Najibi", "Mostafa E. Salehi", "Ali Afzali-Kusha", "Massoud Pedram", "Seid Mehdi Fakhraie", "Hossein Pedram"], "https://doi.org/10.1145/1233501.1233657", "iccad", 2006]], "Massoud Pedram": [0, ["Dynamic voltage and frequency management based on variable update intervals for frequency setting", ["Mehrdad Najibi", "Mostafa E. Salehi", "Ali Afzali-Kusha", "Massoud Pedram", "Seid Mehdi Fakhraie", "Hossein Pedram"], "https://doi.org/10.1145/1233501.1233657", "iccad", 2006]], "Seid Mehdi Fakhraie": [0, ["Dynamic voltage and frequency management based on variable update intervals for frequency setting", ["Mehrdad Najibi", "Mostafa E. Salehi", "Ali Afzali-Kusha", "Massoud Pedram", "Seid Mehdi Fakhraie", "Hossein Pedram"], "https://doi.org/10.1145/1233501.1233657", "iccad", 2006]], "Hossein Pedram": [0, ["Dynamic voltage and frequency management based on variable update intervals for frequency setting", ["Mehrdad Najibi", "Mostafa E. Salehi", "Ali Afzali-Kusha", "Massoud Pedram", "Seid Mehdi Fakhraie", "Hossein Pedram"], "https://doi.org/10.1145/1233501.1233657", "iccad", 2006]], "Lin Yuan": [0, ["Temperature-aware leakage minimization technique for real-time systems", ["Lin Yuan", "Sean Leventhal", "Gang Qu"], "https://doi.org/10.1145/1233501.1233658", "iccad", 2006]], "Sean Leventhal": [0, ["Temperature-aware leakage minimization technique for real-time systems", ["Lin Yuan", "Sean Leventhal", "Gang Qu"], "https://doi.org/10.1145/1233501.1233658", "iccad", 2006]], "Gang Qu": [0, ["Temperature-aware leakage minimization technique for real-time systems", ["Lin Yuan", "Sean Leventhal", "Gang Qu"], "https://doi.org/10.1145/1233501.1233658", "iccad", 2006]], "Daler N. Rakhmatov": [0, ["Energy budgeting for battery-powered sensors with a known task schedule", ["Daler N. Rakhmatov"], "https://doi.org/10.1145/1233501.1233659", "iccad", 2006]], "Gianpiero Cabodi": [0, ["Stepping forward with interpolants in unbounded model checking", ["Gianpiero Cabodi", "Marco Murciano", "Sergio Nocco", "Stefano Quer"], "https://doi.org/10.1145/1233501.1233661", "iccad", 2006]], "Marco Murciano": [0, ["Stepping forward with interpolants in unbounded model checking", ["Gianpiero Cabodi", "Marco Murciano", "Sergio Nocco", "Stefano Quer"], "https://doi.org/10.1145/1233501.1233661", "iccad", 2006]], "Sergio Nocco": [0, ["Stepping forward with interpolants in unbounded model checking", ["Gianpiero Cabodi", "Marco Murciano", "Sergio Nocco", "Stefano Quer"], "https://doi.org/10.1145/1233501.1233661", "iccad", 2006]], "Stefano Quer": [0, ["Stepping forward with interpolants in unbounded model checking", ["Gianpiero Cabodi", "Marco Murciano", "Sergio Nocco", "Stefano Quer"], "https://doi.org/10.1145/1233501.1233661", "iccad", 2006]], "David Ward": [0, ["Decomposing image computation for symbolic reachability analysis using control flow information", ["David Ward", "Fabio Somenzi"], "https://doi.org/10.1145/1233501.1233662", "iccad", 2006]], "Fabio Somenzi": [0, ["Decomposing image computation for symbolic reachability analysis using control flow information", ["David Ward", "Fabio Somenzi"], "https://doi.org/10.1145/1233501.1233662", "iccad", 2006]], "Panagiotis Manolios": [0, ["Automatic memory reductions for RTL model verification", ["Panagiotis Manolios", "Sudarshan K. Srinivasan", "Daron Vroon"], "https://doi.org/10.1145/1233501.1233663", "iccad", 2006]], "Sudarshan K. Srinivasan": [0, ["Automatic memory reductions for RTL model verification", ["Panagiotis Manolios", "Sudarshan K. Srinivasan", "Daron Vroon"], "https://doi.org/10.1145/1233501.1233663", "iccad", 2006]], "Daron Vroon": [0, ["Automatic memory reductions for RTL model verification", ["Panagiotis Manolios", "Sudarshan K. Srinivasan", "Daron Vroon"], "https://doi.org/10.1145/1233501.1233663", "iccad", 2006]], "Malay K. Ganai": [0, ["Accelerating high-level bounded model checking", ["Malay K. Ganai", "Aarti Gupta"], "https://doi.org/10.1145/1233501.1233664", "iccad", 2006]], "Aarti Gupta": [0, ["Accelerating high-level bounded model checking", ["Malay K. Ganai", "Aarti Gupta"], "https://doi.org/10.1145/1233501.1233664", "iccad", 2006]], "Joanna Ho": [0, ["Simultaneous power and thermal integrity driven via stapling in 3D ICs", ["Hao Yu", "Joanna Ho", "Lei He"], "https://doi.org/10.1145/1233501.1233666", "iccad", 2006]], "Alberto Fazzi": [0, ["Yield prediction for 3D capacitive interconnections", ["Alberto Fazzi", "Luca Magagni", "Mario de Dominicis", "Paolo Zoffoli", "Roberto Canegallo", "Pier Luigi Rolandi", "Alberto L. Sangiovanni-Vincentelli", "Roberto Guerrieri"], "https://doi.org/10.1145/1233501.1233667", "iccad", 2006]], "Luca Magagni": [0, ["Yield prediction for 3D capacitive interconnections", ["Alberto Fazzi", "Luca Magagni", "Mario de Dominicis", "Paolo Zoffoli", "Roberto Canegallo", "Pier Luigi Rolandi", "Alberto L. Sangiovanni-Vincentelli", "Roberto Guerrieri"], "https://doi.org/10.1145/1233501.1233667", "iccad", 2006]], "Mario de Dominicis": [0, ["Yield prediction for 3D capacitive interconnections", ["Alberto Fazzi", "Luca Magagni", "Mario de Dominicis", "Paolo Zoffoli", "Roberto Canegallo", "Pier Luigi Rolandi", "Alberto L. Sangiovanni-Vincentelli", "Roberto Guerrieri"], "https://doi.org/10.1145/1233501.1233667", "iccad", 2006]], "Paolo Zoffoli": [0, ["Yield prediction for 3D capacitive interconnections", ["Alberto Fazzi", "Luca Magagni", "Mario de Dominicis", "Paolo Zoffoli", "Roberto Canegallo", "Pier Luigi Rolandi", "Alberto L. Sangiovanni-Vincentelli", "Roberto Guerrieri"], "https://doi.org/10.1145/1233501.1233667", "iccad", 2006]], "Roberto Canegallo": [0, ["Yield prediction for 3D capacitive interconnections", ["Alberto Fazzi", "Luca Magagni", "Mario de Dominicis", "Paolo Zoffoli", "Roberto Canegallo", "Pier Luigi Rolandi", "Alberto L. Sangiovanni-Vincentelli", "Roberto Guerrieri"], "https://doi.org/10.1145/1233501.1233667", "iccad", 2006]], "Pier Luigi Rolandi": [0, ["Yield prediction for 3D capacitive interconnections", ["Alberto Fazzi", "Luca Magagni", "Mario de Dominicis", "Paolo Zoffoli", "Roberto Canegallo", "Pier Luigi Rolandi", "Alberto L. Sangiovanni-Vincentelli", "Roberto Guerrieri"], "https://doi.org/10.1145/1233501.1233667", "iccad", 2006]], "Roberto Guerrieri": [0, ["Yield prediction for 3D capacitive interconnections", ["Alberto Fazzi", "Luca Magagni", "Mario de Dominicis", "Paolo Zoffoli", "Roberto Canegallo", "Pier Luigi Rolandi", "Alberto L. Sangiovanni-Vincentelli", "Roberto Guerrieri"], "https://doi.org/10.1145/1233501.1233667", "iccad", 2006]], "Renshen Wang": [3.846279089496363e-12, ["Layer minimization of escape routing in area array packaging", ["Renshen Wang", "Rui Shi", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1233501.1233668", "iccad", 2006]], "Rui Shi": [0, ["Layer minimization of escape routing in area array packaging", ["Renshen Wang", "Rui Shi", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1233501.1233668", "iccad", 2006]], "Nikhil Jayakumar": [0, ["Network coding for routability improvement in VLSI", ["Nikhil Jayakumar", "Sunil P. Khatri", "Kanupriya Gulati", "Alexander Sprintson"], "https://doi.org/10.1145/1233501.1233669", "iccad", 2006]], "Sunil P. Khatri": [0, ["Network coding for routability improvement in VLSI", ["Nikhil Jayakumar", "Sunil P. Khatri", "Kanupriya Gulati", "Alexander Sprintson"], "https://doi.org/10.1145/1233501.1233669", "iccad", 2006]], "Kanupriya Gulati": [0, ["Network coding for routability improvement in VLSI", ["Nikhil Jayakumar", "Sunil P. Khatri", "Kanupriya Gulati", "Alexander Sprintson"], "https://doi.org/10.1145/1233501.1233669", "iccad", 2006]], "Alexander Sprintson": [0, ["Network coding for routability improvement in VLSI", ["Nikhil Jayakumar", "Sunil P. Khatri", "Kanupriya Gulati", "Alexander Sprintson"], "https://doi.org/10.1145/1233501.1233669", "iccad", 2006]], "Bernhard E. Boser": [0, ["From micro to nano: MEMS as an interface to the nano world", ["Bernhard E. Boser"], "https://doi.org/10.1145/1233501.1233671", "iccad", 2006]], "Ann Witvrouw": [0, ["CMOS-MEMS integration: why, how and what?", ["Ann Witvrouw"], "https://doi.org/10.1145/1233501.1233672", "iccad", 2006]], "Richard A. Kiehl": [0, ["Information processing in nanoscale arrays: DNA assembly, molecular devices, nano-array architectures", ["Richard A. Kiehl"], "https://doi.org/10.1145/1233501.1233673", "iccad", 2006]], "Vladimir Bulovic": [0, ["Molecular organic electronic circuits", ["Vladimir Bulovic", "Kyungbum Kevin Ryu", "Charles Sodini", "Ioannis Kymissis", "Annie Wang", "Ivan Nausieda", "Akintunde Ibitayo Akinwande"], "https://doi.org/10.1145/1233501.1233674", "iccad", 2006], ["Organic electronic device modeling at the nanoscale", ["Conor F. Madigan", "Vladimir Bulovic"], "https://doi.org/10.1145/1233501.1233675", "iccad", 2006]], "Kyungbum Kevin Ryu": [0.991360604763031, ["Molecular organic electronic circuits", ["Vladimir Bulovic", "Kyungbum Kevin Ryu", "Charles Sodini", "Ioannis Kymissis", "Annie Wang", "Ivan Nausieda", "Akintunde Ibitayo Akinwande"], "https://doi.org/10.1145/1233501.1233674", "iccad", 2006]], "Charles Sodini": [0, ["Molecular organic electronic circuits", ["Vladimir Bulovic", "Kyungbum Kevin Ryu", "Charles Sodini", "Ioannis Kymissis", "Annie Wang", "Ivan Nausieda", "Akintunde Ibitayo Akinwande"], "https://doi.org/10.1145/1233501.1233674", "iccad", 2006]], "Ioannis Kymissis": [0, ["Molecular organic electronic circuits", ["Vladimir Bulovic", "Kyungbum Kevin Ryu", "Charles Sodini", "Ioannis Kymissis", "Annie Wang", "Ivan Nausieda", "Akintunde Ibitayo Akinwande"], "https://doi.org/10.1145/1233501.1233674", "iccad", 2006]], "Annie Wang": [0.00015869512935751118, ["Molecular organic electronic circuits", ["Vladimir Bulovic", "Kyungbum Kevin Ryu", "Charles Sodini", "Ioannis Kymissis", "Annie Wang", "Ivan Nausieda", "Akintunde Ibitayo Akinwande"], "https://doi.org/10.1145/1233501.1233674", "iccad", 2006]], "Ivan Nausieda": [0, ["Molecular organic electronic circuits", ["Vladimir Bulovic", "Kyungbum Kevin Ryu", "Charles Sodini", "Ioannis Kymissis", "Annie Wang", "Ivan Nausieda", "Akintunde Ibitayo Akinwande"], "https://doi.org/10.1145/1233501.1233674", "iccad", 2006]], "Akintunde Ibitayo Akinwande": [0, ["Molecular organic electronic circuits", ["Vladimir Bulovic", "Kyungbum Kevin Ryu", "Charles Sodini", "Ioannis Kymissis", "Annie Wang", "Ivan Nausieda", "Akintunde Ibitayo Akinwande"], "https://doi.org/10.1145/1233501.1233674", "iccad", 2006]], "Conor F. Madigan": [0, ["Organic electronic device modeling at the nanoscale", ["Conor F. Madigan", "Vladimir Bulovic"], "https://doi.org/10.1145/1233501.1233675", "iccad", 2006]], "Kenneth L. Shepard": [0, ["Variability and yield improvement: rules, models, and characterization", ["Kenneth L. Shepard", "Daniel N. Maynard"], "https://doi.org/10.1145/1233501.1233677", "iccad", 2006]], "Daniel N. Maynard": [0, ["Variability and yield improvement: rules, models, and characterization", ["Kenneth L. Shepard", "Daniel N. Maynard"], "https://doi.org/10.1145/1233501.1233677", "iccad", 2006]], "Niklas Een": [0, ["Improvements to combinational equivalence checking", ["Alan Mishchenko", "Satrajit Chatterjee", "Robert K. Brayton", "Niklas Een"], "https://doi.org/10.1145/1233501.1233679", "iccad", 2006]], "Hossein M. Sheini": [0, ["SMT(CLU): a step toward scalability in system verification", ["Hossein M. Sheini", "Karem A. Sakallah"], "https://doi.org/10.1145/1233501.1233680", "iccad", 2006]], "Karem A. Sakallah": [0, ["SMT(CLU): a step toward scalability in system verification", ["Hossein M. Sheini", "Karem A. Sakallah"], "https://doi.org/10.1145/1233501.1233680", "iccad", 2006]], "Zhaohui Fu": [0, ["Solving the minimum-cost satisfiability problem using SAT based branch-and-bound search", ["Zhaohui Fu", "Sharad Malik"], "https://doi.org/10.1145/1233501.1233681", "iccad", 2006]], "Sharad Malik": [0, ["Solving the minimum-cost satisfiability problem using SAT based branch-and-bound search", ["Zhaohui Fu", "Sharad Malik"], "https://doi.org/10.1145/1233501.1233681", "iccad", 2006]], "Beth Isaksen": [0, ["Verification through the principle of least astonishment", ["Beth Isaksen", "Valeria Bertacco"], "https://doi.org/10.1145/1233501.1233682", "iccad", 2006]], "Valeria Bertacco": [0, ["Verification through the principle of least astonishment", ["Beth Isaksen", "Valeria Bertacco"], "https://doi.org/10.1145/1233501.1233682", "iccad", 2006]], "Saurabh K. Tiwary": [0, ["Faster, parametric trajectory-based macromodels via localized linear reductions", ["Saurabh K. Tiwary", "Rob A. Rutenbar"], "https://doi.org/10.1145/1233501.1233685", "iccad", 2006]], "Wei-Shen Wang": [1.0833225982942452e-10, ["Robust estimation of parametric yield under limited descriptions of uncertainty", ["Wei-Shen Wang", "Michael Orshansky"], "https://doi.org/10.1145/1233501.1233686", "iccad", 2006]], "Josep Carmona": [0, ["From molecular interactions to gates: a systematic approach", ["Josep Carmona", "Jordi Cortadella", "Yousuke Takada", "Ferdinand Peper"], "https://doi.org/10.1145/1233501.1233688", "iccad", 2006]], "Yousuke Takada": [0, ["From molecular interactions to gates: a systematic approach", ["Josep Carmona", "Jordi Cortadella", "Yousuke Takada", "Ferdinand Peper"], "https://doi.org/10.1145/1233501.1233688", "iccad", 2006]], "Ferdinand Peper": [0, ["From molecular interactions to gates: a systematic approach", ["Josep Carmona", "Jordi Cortadella", "Yousuke Takada", "Ferdinand Peper"], "https://doi.org/10.1145/1233501.1233688", "iccad", 2006]], "Shih-Hsien Kuo": [0, ["A spectrally accurate integral equation solver for molecular surface electrostatics", ["Shih-Hsien Kuo", "Jacob White"], "https://doi.org/10.1145/1233501.1233689", "iccad", 2006]], "Jacob White": [0, ["A spectrally accurate integral equation solver for molecular surface electrostatics", ["Shih-Hsien Kuo", "Jacob White"], "https://doi.org/10.1145/1233501.1233689", "iccad", 2006]], "Michael T. Niemier": [0, ["Using CAD to shape experiments in molecular QCA", ["Michael T. Niemier", "Michael Crocker", "Xiaobo Sharon Hu", "Marya Lieberman"], "https://doi.org/10.1145/1233501.1233690", "iccad", 2006]], "Michael Crocker": [0, ["Using CAD to shape experiments in molecular QCA", ["Michael T. Niemier", "Michael Crocker", "Xiaobo Sharon Hu", "Marya Lieberman"], "https://doi.org/10.1145/1233501.1233690", "iccad", 2006]], "Xiaobo Sharon Hu": [0, ["Using CAD to shape experiments in molecular QCA", ["Michael T. Niemier", "Michael Crocker", "Xiaobo Sharon Hu", "Marya Lieberman"], "https://doi.org/10.1145/1233501.1233690", "iccad", 2006]], "Marya Lieberman": [0, ["Using CAD to shape experiments in molecular QCA", ["Michael T. Niemier", "Michael Crocker", "Xiaobo Sharon Hu", "Marya Lieberman"], "https://doi.org/10.1145/1233501.1233690", "iccad", 2006]]}