
<html><head><title>About Unified Libraries</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2020-09-17" />
<meta name="CreateTime" content="1600409576" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso MultiTech Framework (VMT) flow that binds package designing in Virtuoso and SiP Layout." />
<meta name="DocTitle" content="Virtuoso MultiTech Framework User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="About Unified Libraries" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vmtUser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-17" />
<meta name="ModifiedTime" content="1600409576" />
<meta name="NextFile" content="library_ct_views_libraries.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="library.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso MultiTech Framework User Guide -- About Unified Libraries" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Virtuoso MultiTech Framework" />
<meta name="prod_subfeature" content="Unified Libraries" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vmtUserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vmtUserTOC.html">Contents</a></li><li><a class="prev" href="library.html" title="Managing Unified Libraries">Managing Unified Libraries</a></li><li style="float: right;"><a class="viewPrint" href="vmtUser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="library_ct_views_libraries.html" title="Views in the Unified Library">Views in the Unified Library</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso MultiTech Framework User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_unified_libraries" title="About Unified Libraries"></a><h2>
<a id="pgfId-927155"></a><a id="67369"></a>About Unified Libraries</h2>

<p>
<a id="pgfId-927213"></a>Unified libraries provide a single point of entry for all Virtuoso-driven multiple technology flows. The flows include: </p>
<ul><li>
<a id="pgfId-927214"></a>Virtuoso MultiTech Framework: a Virtuoso schematic-driven Allegro layout implementation flow </li><li>
<a id="pgfId-927215"></a>Virtuoso RF Solution: a Virtuoso schematic-driven Virtuoso layout implementation flow</li><li>
<a id="pgfId-927216"></a>Virtuoso EM Flow: a verification flow that allows the extraction of parts of an entire system that can be stitched into a schematic for simulation</li><li>
<a id="pgfId-929588"></a>Virtuoso Stacked Silicon Solution: a system planning and interposer routing flow</li></ul>



<p>
<a id="pgfId-927393"></a>Unified libraries refer to the consistent organization of design data libraries. Libraries contain schematic symbols, footprints, component definition mapping between schematic symbol and footprints, TILP supermasters, part definition CSV files, and simulation models. The mapping between schematic and layout components is implemented through standard parameters specified on schematic instances. The interpretation of these parameters is uniform across packages, dies, embedded components, and surface-mounted devices. These libraries can be used for the implementation and verification of hierarchical schematics and layouts that span across boards, modules, packages, and ICs in an intelligent system design. </p>

<p>
<a id="pgfId-927386"></a></p>
<div class="webflare-div-image">
<img width="668" height="473" src="images/library-2.gif" /></div>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="library.html" id="prev" title="Managing Unified Libraries">Managing Unified Libraries</a></em></b><b><em><a href="library_ct_views_libraries.html" id="nex" title="Views in the Unified Library">Views in the Unified Library</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>