<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu3eg-sbva484-1-e</Part>
<TopModelName>mlp</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>5.274</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
<Interval-min>undef</Interval-min>
<Interval-max>undef</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_36_1>
<TripCount>inf</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>27</min>
<max>807905</max>
</range>
</IterationLatency>
<VITIS_LOOP_45_2>
<TripCount>2</TripCount>
<Latency>22</Latency>
<AbsoluteTimeLatency>220</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>13</PipelineDepth>
</VITIS_LOOP_45_2>
<VITIS_LOOP_54_3_VITIS_LOOP_55_4>
<TripCount>44096</TripCount>
<Latency>440962</Latency>
<AbsoluteTimeLatency>4409620</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>13</PipelineDepth>
</VITIS_LOOP_54_3_VITIS_LOOP_55_4>
<VITIS_LOOP_60_5_VITIS_LOOP_61_6>
<TripCount>384</TripCount>
<Latency>3842</Latency>
<AbsoluteTimeLatency>38420</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>13</PipelineDepth>
</VITIS_LOOP_60_5_VITIS_LOOP_61_6>
<VITIS_LOOP_66_7>
<TripCount>198</TripCount>
<Latency>1982</Latency>
<AbsoluteTimeLatency>19820</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>13</PipelineDepth>
</VITIS_LOOP_66_7>
<layer1_loop>
<TripCount>64</TripCount>
<Latency>360192</Latency>
<AbsoluteTimeLatency>3601920</AbsoluteTimeLatency>
<IterationLatency>5628</IterationLatency>
<VITIS_LOOP_74_8>
<TripCount>561</TripCount>
<Latency>5622</Latency>
<AbsoluteTimeLatency>56220</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>16</PipelineDepth>
</VITIS_LOOP_74_8>
</layer1_loop>
<layer2_loop>
<TripCount>64</TripCount>
<Latency>321</Latency>
<AbsoluteTimeLatency>3210</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>70</PipelineDepth>
</layer2_loop>
<layer3_loop>
<TripCount>64</TripCount>
<Latency>321</Latency>
<AbsoluteTimeLatency>3210</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>70</PipelineDepth>
</layer3_loop>
<layer4_loop>
<TripCount>6</TripCount>
<Latency>87</Latency>
<AbsoluteTimeLatency>870</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>68</PipelineDepth>
</layer4_loop>
<layer4_bias>
<TripCount>6</TripCount>
<Latency>62</Latency>
<AbsoluteTimeLatency>620</AbsoluteTimeLatency>
<PipelineII>10</PipelineII>
<PipelineDepth>13</PipelineDepth>
</layer4_bias>
</VITIS_LOOP_36_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>481</BRAM_18K>
<DSP>193</DSP>
<FF>16226</FF>
<LUT>10705</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>432</BRAM_18K>
<DSP>360</DSP>
<FF>141120</FF>
<LUT>70560</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>mlp</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>mlp</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_r_TDATA</name>
<Object>in_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_r_TVALID</name>
<Object>in_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_r_TREADY</name>
<Object>in_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_TDATA</name>
<Object>out_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_TVALID</name>
<Object>out_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_TREADY</name>
<Object>out_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
