# ğŸ§  SingleCycleMIPSProcessor

This project implements a modular **MIPS single-cycle processor** in Verilog. It supports a subset of MIPS instructions and is designed for clarity, correctness, and simulation-driven debugging. All components are built from scratch and verified through waveform analysis and testbenches.

---

## ğŸ“ Directory Structure

```
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ alu.v
â”‚   â”œâ”€â”€ control_unit.v
â”‚   â”œâ”€â”€ datapath.v
â”‚   â”œâ”€â”€ instruction_memory.v
â”‚   â”œâ”€â”€ data_memory.v
â”‚   â”œâ”€â”€ register_file.v
â”‚   â””â”€â”€ top.v
â”œâ”€â”€ testbench/
â”‚   â”œâ”€â”€ tb_single_cycle.v
â”‚   â””â”€â”€ dump.vcd
â”œâ”€â”€ programs/
â”‚   â””â”€â”€ preload.hex
â””â”€â”€ README.md
```

---

## âš™ï¸ Features

- âœ… **Single-Cycle Execution**: Each instruction completes in one clock cycle.
- âœ… **Instruction Support**:
  - Arithmetic: `ADD`, `SUB`, `ADDU`, `SUBU`
  - Logical: `AND`, `OR`, `XOR`, `NOR`
  - Shift: `SLL`, `SRL`, `SRA`, `SLLV`, `SRLV`
  - Memory: `LW`, `SW`
  - Control: `BEQ`, `J`
- âœ… **Signed Arithmetic**: Uses `$signed()` and `>>>` for correct shift behavior.
- âœ… **Modular Design**: ALU, control unit, register file, and memory are independently testable.
- âœ… **Waveform Debugging**: Output traces and zero flags are observable in simulation.

---

## ğŸ§ª Simulation Instructions

### ğŸ”§ Compile and Run
```bash
iverilog -o sim.out src/*.v testbench/tb_single_cycle.v
vvp sim.out
```

### ğŸ” View Waveform
```bash
gtkwave dump.vcd
```

---

## ğŸ“„ File Descriptions

### ğŸ”§ Source Files (`src/`)
- `alu.v`: Performs arithmetic, logical, and shift operations. Supports 6-bit ALUControl decoding.
- `control_unit.v`: Decodes opcode and generates control signals.
- `datapath.v`: Connects all modules and routes control signals and data.
- `instruction_memory.v`: Holds preloaded instructions from `preload.hex`.
- `data_memory.v`: Simulates RAM for `LW` and `SW`.
- `register_file.v`: Implements 32 registers with dual-read and single-write ports.
- `top.v`: Top-level integration of all modules.

### ğŸ§ª Testbench Files (`testbench/`)
- `tb_single_cycle.v`: Simulates processor behavior and dumps waveform.
- `dump.vcd`: Generated waveform file for GTKWave or ModelSim.

### ğŸ“¦ Program Files (`programs/`)
- `preload.hex`: Contains machine code instructions in hex format.

---

## ğŸ§  Design Philosophy

- **Minimalism**: Clean, readable modules with no redundant logic.
- **Correctness First**: Focused on simulation accuracy and control signal integrity.
- **Iterative Debugging**: Silent logic errors are caught via waveform inspection.
- **Modularity**: Each component is independently verifiable and reusable.

---

## âœï¸ Author

**Devgokul**  
Digital design enthusiast focused on simulation-driven refinement, waveform debugging, and clean modular architecture.

---

## ğŸ“š Future Enhancements

- Add support for `SLT`, `BNE`, and `JAL`.
- Expand ALUControl to support more R-type instructions.
- Integrate exception handling for overflow detection (`ADD` vs `ADDU`).
- Prepare for pipelined extension with stage separation and hazard control.
