============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 21 2019  02:24:20 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1          12    28.158    gscl45nm 
AND2X2           1     2.816    gscl45nm 
AOI21X1         20    56.316    gscl45nm 
BUFX2          110   258.115    gscl45nm 
DFFSR           84   867.266    gscl45nm 
HAX1           104   488.072    gscl45nm 
INVX1          172   242.159    gscl45nm 
MUX2X1          79   296.598    gscl45nm 
NAND2X1          3     5.632    gscl45nm 
NAND3X1          6    14.079    gscl45nm 
NOR3X1           6    16.895    gscl45nm 
OAI21X1         19    53.500    gscl45nm 
OR2X1            3     7.039    gscl45nm 
XOR2X1           6    28.158    gscl45nm 
-----------------------------------------
total          625  2364.803             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        84  867.266   36.7 
inverter         172  242.159   10.2 
buffer           110  258.115   10.9 
logic            259  997.262   42.2 
-------------------------------------
total            625 2364.803  100.0 

