$date
	Sat Dec 14 12:45:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module u_clk $end
$var wire 1 ! clk $end
$var wire 1 " new_clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#1
1"
1!
#2
0"
0!
#3
1"
1!
#4
0"
0!
#5
1"
1!
#6
0"
0!
#7
1"
1!
#8
0"
0!
#9
1"
1!
#10
0"
0!
