project/target
simWorkspace
*.log
Finka.v*
cpu0.yaml
target
.bsp/sbt.json
software/c/finka/*/build
vivado*.jou
vivado*.str
iverilog_dump.v
*.fst
cocotb/**/results.xml
cocotb/**/sim_build
# generate Verilog
*.v
*.sv
# Python compiled
*.pyc
# hardware/test
*.logTrace
obj_dir/
vivado-test-*
