
*** Running vivado
    with args -log fir_filter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_filter.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Sep 18 10:47:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source fir_filter.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 495.285 ; gain = 209.879
Command: read_checkpoint -auto_incremental -incremental C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.srcs/utils_1/imports/synth_1/fir_filter.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.srcs/utils_1/imports/synth_1/fir_filter.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fir_filter -part xc7s25csga225-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9880
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1153.555 ; gain = 492.754
---------------------------------------------------------------------------------
WARNING: [Synth 8-9448] extra semicolon in $unit (global) scope [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'fir_filter' [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mac' [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter COEF_WIDTH bound to: 16 - type: integer 
	Parameter COEF bound to: 16'sb0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'mac' (0#1) [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized0' [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter COEF_WIDTH bound to: 16 - type: integer 
	Parameter COEF bound to: 16'sb1111111101110001 
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized0' (0#1) [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized1' [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter COEF_WIDTH bound to: 16 - type: integer 
	Parameter COEF bound to: 16'sb1111111101111111 
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized1' (0#1) [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized2' [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter COEF_WIDTH bound to: 16 - type: integer 
	Parameter COEF bound to: 16'sb0000000011000011 
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized2' (0#1) [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized3' [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter COEF_WIDTH bound to: 16 - type: integer 
	Parameter COEF bound to: 16'sb0000000111010010 
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized3' (0#1) [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized4' [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter COEF_WIDTH bound to: 16 - type: integer 
	Parameter COEF bound to: 16'sb1111110001011000 
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized4' (0#1) [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized5' [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter COEF_WIDTH bound to: 16 - type: integer 
	Parameter COEF bound to: 16'sb1111110011101001 
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized5' (0#1) [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized6' [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter COEF_WIDTH bound to: 16 - type: integer 
	Parameter COEF bound to: 16'sb0000010000101011 
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized6' (0#1) [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized7' [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter COEF_WIDTH bound to: 16 - type: integer 
	Parameter COEF bound to: 16'sb0000100100001001 
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized7' (0#1) [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized8' [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter COEF_WIDTH bound to: 16 - type: integer 
	Parameter COEF bound to: 16'sb1110111101100110 
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized8' (0#1) [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized9' [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter COEF_WIDTH bound to: 16 - type: integer 
	Parameter COEF bound to: 16'sb1111000101011010 
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized9' (0#1) [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized10' [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter COEF_WIDTH bound to: 16 - type: integer 
	Parameter COEF bound to: 16'sb0001011100001110 
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized10' (0#1) [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized11' [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter COEF_WIDTH bound to: 16 - type: integer 
	Parameter COEF bound to: 16'sb0100110011000101 
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized11' (0#1) [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized12' [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter COEF_WIDTH bound to: 16 - type: integer 
	Parameter COEF bound to: 16'sb0110011001100110 
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized12' (0#1) [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
INFO: [Synth 8-6157] synthesizing module 'mac__parameterized13' [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter COEF_WIDTH bound to: 16 - type: integer 
	Parameter COEF bound to: 16'sb0000000001100110 
INFO: [Synth 8-6155] done synthesizing module 'mac__parameterized13' (0#1) [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'fir_filter' (0#1) [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1265.414 ; gain = 604.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1265.414 ; gain = 604.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1265.414 ; gain = 604.613
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1265.414 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/constraints.xdc]
Finished Parsing XDC File [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1342.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1342.992 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1342.992 ; gain = 682.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1342.992 ; gain = 682.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1342.992 ; gain = 682.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1342.992 ; gain = 682.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 32    
	                8 Bit    Registers := 62    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP genblk2[0].filter_core/adder0, operation Mode is: (A:0x0)'*B.
DSP Report: register genblk2[0].filter_core/rom_reg_reg is absorbed into DSP genblk2[0].filter_core/adder0.
DSP Report: operator genblk2[0].filter_core/adder0 is absorbed into DSP genblk2[0].filter_core/adder0.
DSP Report: operator genblk2[0].filter_core/adder1 is absorbed into DSP genblk2[0].filter_core/adder0.
DSP Report: Generating DSP genblk2[1].filter_core/adder0, operation Mode is: C+(A:0x3fffff71)'*B.
DSP Report: register genblk2[1].filter_core/rom_reg_reg is absorbed into DSP genblk2[1].filter_core/adder0.
DSP Report: operator genblk2[1].filter_core/adder0 is absorbed into DSP genblk2[1].filter_core/adder0.
DSP Report: operator genblk2[1].filter_core/adder1 is absorbed into DSP genblk2[1].filter_core/adder0.
DSP Report: Generating DSP genblk2[2].filter_core/adder0, operation Mode is: C+(A:0x3fffff7f)'*B.
DSP Report: register genblk2[2].filter_core/rom_reg_reg is absorbed into DSP genblk2[2].filter_core/adder0.
DSP Report: operator genblk2[2].filter_core/adder0 is absorbed into DSP genblk2[2].filter_core/adder0.
DSP Report: operator genblk2[2].filter_core/adder1 is absorbed into DSP genblk2[2].filter_core/adder0.
DSP Report: Generating DSP genblk2[3].filter_core/adder0, operation Mode is: C+(A:0xc3)'*B.
DSP Report: register genblk2[3].filter_core/rom_reg_reg is absorbed into DSP genblk2[3].filter_core/adder0.
DSP Report: operator genblk2[3].filter_core/adder0 is absorbed into DSP genblk2[3].filter_core/adder0.
DSP Report: operator genblk2[3].filter_core/adder1 is absorbed into DSP genblk2[3].filter_core/adder0.
DSP Report: Generating DSP genblk2[4].filter_core/adder0, operation Mode is: C+(A:0x1d2)'*B.
DSP Report: register genblk2[4].filter_core/rom_reg_reg is absorbed into DSP genblk2[4].filter_core/adder0.
DSP Report: operator genblk2[4].filter_core/adder0 is absorbed into DSP genblk2[4].filter_core/adder0.
DSP Report: operator genblk2[4].filter_core/adder1 is absorbed into DSP genblk2[4].filter_core/adder0.
DSP Report: Generating DSP genblk2[5].filter_core/adder0, operation Mode is: C+(A:0x0)'*B.
DSP Report: register genblk2[0].filter_core/rom_reg_reg is absorbed into DSP genblk2[5].filter_core/adder0.
DSP Report: operator genblk2[5].filter_core/adder0 is absorbed into DSP genblk2[5].filter_core/adder0.
DSP Report: operator genblk2[5].filter_core/adder1 is absorbed into DSP genblk2[5].filter_core/adder0.
DSP Report: Generating DSP genblk2[6].filter_core/adder0, operation Mode is: C+(A:0x3ffffc58)'*B.
DSP Report: register genblk2[6].filter_core/rom_reg_reg is absorbed into DSP genblk2[6].filter_core/adder0.
DSP Report: operator genblk2[6].filter_core/adder0 is absorbed into DSP genblk2[6].filter_core/adder0.
DSP Report: operator genblk2[6].filter_core/adder1 is absorbed into DSP genblk2[6].filter_core/adder0.
DSP Report: Generating DSP genblk2[7].filter_core/adder0, operation Mode is: C+(A:0x3ffffce9)'*B.
DSP Report: register genblk2[7].filter_core/rom_reg_reg is absorbed into DSP genblk2[7].filter_core/adder0.
DSP Report: operator genblk2[7].filter_core/adder0 is absorbed into DSP genblk2[7].filter_core/adder0.
DSP Report: operator genblk2[7].filter_core/adder1 is absorbed into DSP genblk2[7].filter_core/adder0.
DSP Report: Generating DSP genblk2[8].filter_core/adder0, operation Mode is: C+(A:0x42b)'*B.
DSP Report: register genblk2[8].filter_core/rom_reg_reg is absorbed into DSP genblk2[8].filter_core/adder0.
DSP Report: operator genblk2[8].filter_core/adder0 is absorbed into DSP genblk2[8].filter_core/adder0.
DSP Report: operator genblk2[8].filter_core/adder1 is absorbed into DSP genblk2[8].filter_core/adder0.
DSP Report: Generating DSP genblk2[9].filter_core/adder0, operation Mode is: C+(A:0x909)'*B.
DSP Report: register genblk2[9].filter_core/rom_reg_reg is absorbed into DSP genblk2[9].filter_core/adder0.
DSP Report: operator genblk2[9].filter_core/adder0 is absorbed into DSP genblk2[9].filter_core/adder0.
DSP Report: operator genblk2[9].filter_core/adder1 is absorbed into DSP genblk2[9].filter_core/adder0.
DSP Report: Generating DSP genblk2[10].filter_core/adder0, operation Mode is: C+(A:0x0)'*B.
DSP Report: register genblk2[0].filter_core/rom_reg_reg is absorbed into DSP genblk2[10].filter_core/adder0.
DSP Report: operator genblk2[10].filter_core/adder0 is absorbed into DSP genblk2[10].filter_core/adder0.
DSP Report: operator genblk2[10].filter_core/adder1 is absorbed into DSP genblk2[10].filter_core/adder0.
DSP Report: Generating DSP genblk2[11].filter_core/adder0, operation Mode is: C+(A:0x3fffef66)'*B.
DSP Report: register genblk2[11].filter_core/rom_reg_reg is absorbed into DSP genblk2[11].filter_core/adder0.
DSP Report: operator genblk2[11].filter_core/adder0 is absorbed into DSP genblk2[11].filter_core/adder0.
DSP Report: operator genblk2[11].filter_core/adder1 is absorbed into DSP genblk2[11].filter_core/adder0.
DSP Report: Generating DSP genblk2[12].filter_core/adder0, operation Mode is: C+(A:0x3ffff15a)'*B.
DSP Report: register genblk2[12].filter_core/rom_reg_reg is absorbed into DSP genblk2[12].filter_core/adder0.
DSP Report: operator genblk2[12].filter_core/adder0 is absorbed into DSP genblk2[12].filter_core/adder0.
DSP Report: operator genblk2[12].filter_core/adder1 is absorbed into DSP genblk2[12].filter_core/adder0.
DSP Report: Generating DSP genblk2[13].filter_core/adder0, operation Mode is: C+(A:0x170e)'*B.
DSP Report: register genblk2[13].filter_core/rom_reg_reg is absorbed into DSP genblk2[13].filter_core/adder0.
DSP Report: operator genblk2[13].filter_core/adder0 is absorbed into DSP genblk2[13].filter_core/adder0.
DSP Report: operator genblk2[13].filter_core/adder1 is absorbed into DSP genblk2[13].filter_core/adder0.
DSP Report: Generating DSP genblk2[14].filter_core/adder0, operation Mode is: C+(A:0x4cc5)'*B.
DSP Report: register genblk2[14].filter_core/rom_reg_reg is absorbed into DSP genblk2[14].filter_core/adder0.
DSP Report: operator genblk2[14].filter_core/adder0 is absorbed into DSP genblk2[14].filter_core/adder0.
DSP Report: operator genblk2[14].filter_core/adder1 is absorbed into DSP genblk2[14].filter_core/adder0.
DSP Report: Generating DSP genblk2[15].filter_core/adder0, operation Mode is: C+(A:0x6666)'*B.
DSP Report: register genblk2[15].filter_core/rom_reg_reg is absorbed into DSP genblk2[15].filter_core/adder0.
DSP Report: operator genblk2[15].filter_core/adder0 is absorbed into DSP genblk2[15].filter_core/adder0.
DSP Report: operator genblk2[15].filter_core/adder1 is absorbed into DSP genblk2[15].filter_core/adder0.
DSP Report: Generating DSP genblk2[16].filter_core/adder0, operation Mode is: C+(A:0x4cc5)'*B.
DSP Report: register genblk2[14].filter_core/rom_reg_reg is absorbed into DSP genblk2[16].filter_core/adder0.
DSP Report: operator genblk2[16].filter_core/adder0 is absorbed into DSP genblk2[16].filter_core/adder0.
DSP Report: operator genblk2[16].filter_core/adder1 is absorbed into DSP genblk2[16].filter_core/adder0.
DSP Report: Generating DSP genblk2[17].filter_core/adder0, operation Mode is: C+(A:0x170e)'*B.
DSP Report: register genblk2[13].filter_core/rom_reg_reg is absorbed into DSP genblk2[17].filter_core/adder0.
DSP Report: operator genblk2[17].filter_core/adder0 is absorbed into DSP genblk2[17].filter_core/adder0.
DSP Report: operator genblk2[17].filter_core/adder1 is absorbed into DSP genblk2[17].filter_core/adder0.
DSP Report: Generating DSP genblk2[18].filter_core/adder0, operation Mode is: C+(A:0x3ffff15a)'*B.
DSP Report: register genblk2[12].filter_core/rom_reg_reg is absorbed into DSP genblk2[18].filter_core/adder0.
DSP Report: operator genblk2[18].filter_core/adder0 is absorbed into DSP genblk2[18].filter_core/adder0.
DSP Report: operator genblk2[18].filter_core/adder1 is absorbed into DSP genblk2[18].filter_core/adder0.
DSP Report: Generating DSP genblk2[19].filter_core/adder0, operation Mode is: C+(A:0x3fffef66)'*B.
DSP Report: register genblk2[11].filter_core/rom_reg_reg is absorbed into DSP genblk2[19].filter_core/adder0.
DSP Report: operator genblk2[19].filter_core/adder0 is absorbed into DSP genblk2[19].filter_core/adder0.
DSP Report: operator genblk2[19].filter_core/adder1 is absorbed into DSP genblk2[19].filter_core/adder0.
DSP Report: Generating DSP genblk2[20].filter_core/adder0, operation Mode is: C+(A:0x0)'*B.
DSP Report: register genblk2[0].filter_core/rom_reg_reg is absorbed into DSP genblk2[20].filter_core/adder0.
DSP Report: operator genblk2[20].filter_core/adder0 is absorbed into DSP genblk2[20].filter_core/adder0.
DSP Report: operator genblk2[20].filter_core/adder1 is absorbed into DSP genblk2[20].filter_core/adder0.
DSP Report: Generating DSP genblk2[21].filter_core/adder0, operation Mode is: C+(A:0x909)'*B.
DSP Report: register genblk2[9].filter_core/rom_reg_reg is absorbed into DSP genblk2[21].filter_core/adder0.
DSP Report: operator genblk2[21].filter_core/adder0 is absorbed into DSP genblk2[21].filter_core/adder0.
DSP Report: operator genblk2[21].filter_core/adder1 is absorbed into DSP genblk2[21].filter_core/adder0.
DSP Report: Generating DSP genblk2[22].filter_core/adder0, operation Mode is: C+(A:0x42b)'*B.
DSP Report: register genblk2[8].filter_core/rom_reg_reg is absorbed into DSP genblk2[22].filter_core/adder0.
DSP Report: operator genblk2[22].filter_core/adder0 is absorbed into DSP genblk2[22].filter_core/adder0.
DSP Report: operator genblk2[22].filter_core/adder1 is absorbed into DSP genblk2[22].filter_core/adder0.
DSP Report: Generating DSP genblk2[23].filter_core/adder0, operation Mode is: C+(A:0x3ffffce9)'*B.
DSP Report: register genblk2[7].filter_core/rom_reg_reg is absorbed into DSP genblk2[23].filter_core/adder0.
DSP Report: operator genblk2[23].filter_core/adder0 is absorbed into DSP genblk2[23].filter_core/adder0.
DSP Report: operator genblk2[23].filter_core/adder1 is absorbed into DSP genblk2[23].filter_core/adder0.
DSP Report: Generating DSP genblk2[24].filter_core/adder0, operation Mode is: C+(A:0x3ffffc58)'*B.
DSP Report: register genblk2[6].filter_core/rom_reg_reg is absorbed into DSP genblk2[24].filter_core/adder0.
DSP Report: operator genblk2[24].filter_core/adder0 is absorbed into DSP genblk2[24].filter_core/adder0.
DSP Report: operator genblk2[24].filter_core/adder1 is absorbed into DSP genblk2[24].filter_core/adder0.
DSP Report: Generating DSP genblk2[25].filter_core/adder0, operation Mode is: C+(A:0x0)'*B.
DSP Report: register genblk2[0].filter_core/rom_reg_reg is absorbed into DSP genblk2[25].filter_core/adder0.
DSP Report: operator genblk2[25].filter_core/adder0 is absorbed into DSP genblk2[25].filter_core/adder0.
DSP Report: operator genblk2[25].filter_core/adder1 is absorbed into DSP genblk2[25].filter_core/adder0.
DSP Report: Generating DSP genblk2[26].filter_core/adder0, operation Mode is: C+(A:0x1d2)'*B.
DSP Report: register genblk2[4].filter_core/rom_reg_reg is absorbed into DSP genblk2[26].filter_core/adder0.
DSP Report: operator genblk2[26].filter_core/adder0 is absorbed into DSP genblk2[26].filter_core/adder0.
DSP Report: operator genblk2[26].filter_core/adder1 is absorbed into DSP genblk2[26].filter_core/adder0.
DSP Report: Generating DSP genblk2[27].filter_core/adder0, operation Mode is: C+(A:0xc3)'*B.
DSP Report: register genblk2[3].filter_core/rom_reg_reg is absorbed into DSP genblk2[27].filter_core/adder0.
DSP Report: operator genblk2[27].filter_core/adder0 is absorbed into DSP genblk2[27].filter_core/adder0.
DSP Report: operator genblk2[27].filter_core/adder1 is absorbed into DSP genblk2[27].filter_core/adder0.
DSP Report: Generating DSP genblk2[28].filter_core/adder0, operation Mode is: C+(A:0x3fffff7f)'*B.
DSP Report: register genblk2[2].filter_core/rom_reg_reg is absorbed into DSP genblk2[28].filter_core/adder0.
DSP Report: operator genblk2[28].filter_core/adder0 is absorbed into DSP genblk2[28].filter_core/adder0.
DSP Report: operator genblk2[28].filter_core/adder1 is absorbed into DSP genblk2[28].filter_core/adder0.
DSP Report: Generating DSP genblk2[29].filter_core/adder0, operation Mode is: C+(A:0x3fffff71)'*B.
DSP Report: register genblk2[1].filter_core/rom_reg_reg is absorbed into DSP genblk2[29].filter_core/adder0.
DSP Report: operator genblk2[29].filter_core/adder0 is absorbed into DSP genblk2[29].filter_core/adder0.
DSP Report: operator genblk2[29].filter_core/adder1 is absorbed into DSP genblk2[29].filter_core/adder0.
DSP Report: Generating DSP genblk2[30].filter_core/adder0, operation Mode is: C+(A:0x0)'*B.
DSP Report: register genblk2[0].filter_core/rom_reg_reg is absorbed into DSP genblk2[30].filter_core/adder0.
DSP Report: operator genblk2[30].filter_core/adder0 is absorbed into DSP genblk2[30].filter_core/adder0.
DSP Report: operator genblk2[30].filter_core/adder1 is absorbed into DSP genblk2[30].filter_core/adder0.
DSP Report: Generating DSP genblk2[31].filter_core/adder0, operation Mode is: C+(A:0x66)'*B.
DSP Report: register genblk2[31].filter_core/rom_reg_reg is absorbed into DSP genblk2[31].filter_core/adder0.
DSP Report: operator genblk2[31].filter_core/adder0 is absorbed into DSP genblk2[31].filter_core/adder0.
DSP Report: operator genblk2[31].filter_core/adder1 is absorbed into DSP genblk2[31].filter_core/adder0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1342.992 ; gain = 682.191
---------------------------------------------------------------------------------
 Sort Area is  genblk2[0].filter_core/adder0_0 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[10].filter_core/adder0_c : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[11].filter_core/adder0_d : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[12].filter_core/adder0_e : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[13].filter_core/adder0_f : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[14].filter_core/adder0_10 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[15].filter_core/adder0_11 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[16].filter_core/adder0_12 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[17].filter_core/adder0_13 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[18].filter_core/adder0_14 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[19].filter_core/adder0_15 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[1].filter_core/adder0_2 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[20].filter_core/adder0_16 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[21].filter_core/adder0_17 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[22].filter_core/adder0_18 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[23].filter_core/adder0_19 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[24].filter_core/adder0_1a : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[25].filter_core/adder0_1b : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[26].filter_core/adder0_1c : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[27].filter_core/adder0_1d : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[28].filter_core/adder0_1e : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[29].filter_core/adder0_1f : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[2].filter_core/adder0_4 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[30].filter_core/adder0_20 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[31].filter_core/adder0_21 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[3].filter_core/adder0_5 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[4].filter_core/adder0_6 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[5].filter_core/adder0_7 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[6].filter_core/adder0_8 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[7].filter_core/adder0_9 : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[8].filter_core/adder0_a : 0 0 : 904 904 : Used 1 time 0
 Sort Area is  genblk2[9].filter_core/adder0_b : 0 0 : 904 904 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac         | (A:0x0)'*B          | 8      | 16     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x3fffff71)'*B | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x3fffff7f)'*B | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0xc3)'*B       | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x1d2)'*B      | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x0)'*B        | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x3ffffc58)'*B | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x3ffffce9)'*B | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x42b)'*B      | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x909)'*B      | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x0)'*B        | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x3fffef66)'*B | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x3ffff15a)'*B | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x170e)'*B     | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x4cc5)'*B     | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x6666)'*B     | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x4cc5)'*B     | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x170e)'*B     | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x3ffff15a)'*B | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x3fffef66)'*B | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x0)'*B        | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x909)'*B      | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x42b)'*B      | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x3ffffce9)'*B | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x3ffffc58)'*B | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x0)'*B        | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x1d2)'*B      | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0xc3)'*B       | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x3fffff7f)'*B | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x3fffff71)'*B | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x0)'*B        | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|mac         | C+(A:0x66)'*B       | 8      | 16     | 24     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1529.625 ; gain = 868.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1540.949 ; gain = 880.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1567.176 ; gain = 906.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.090 ; gain = 1126.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.090 ; gain = 1126.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.090 ; gain = 1126.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.090 ; gain = 1126.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.090 ; gain = 1126.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.090 ; gain = 1126.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac         | (A*B)'      | 30     | 0      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
|mac         | Dynamic     | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |    32|
|5     |LUT2    |     8|
|6     |FDCE    |   504|
|7     |IBUF    |    11|
|8     |OBUF    |     8|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.090 ; gain = 1126.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1787.090 ; gain = 1048.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1787.090 ; gain = 1126.289
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1795.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1798.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 55224bf1
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1798.938 ; gain = 1297.773
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1798.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.runs/synth_1/fir_filter.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fir_filter_utilization_synth.rpt -pb fir_filter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 18 10:48:31 2025...
