

================================================================
== Vitis HLS Report for 'aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2'
================================================================
* Date:           Mon Jan 17 10:59:59 2022

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        PNA_HLS_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.001 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4882|     4882|  16.272 us|  16.272 us|  4882|  4882|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1_VITIS_LOOP_76_2  |     4880|     4880|         2|          1|          1|  4880|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     118|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|       42|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       42|     190|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln75_5_fu_108_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln75_fu_120_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln76_fu_148_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln77_5_fu_200_p2     |         +|   0|  0|  17|          13|          13|
    |add_ln77_fu_191_p2       |         +|   0|  0|  17|          13|          13|
    |icmp_ln75_fu_102_p2      |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln76_fu_126_p2      |      icmp|   0|  0|  10|           7|           7|
    |select_ln75_5_fu_140_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln75_fu_132_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 118|          75|          58|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load               |   9|          2|    7|         14|
    |i_fu_58                               |   9|          2|    6|         12|
    |indvar_flatten_fu_62                  |   9|          2|   13|         26|
    |j_fu_54                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   54|        108|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_58                  |   6|   0|    6|          0|
    |indvar_flatten_fu_62     |  13|   0|   13|          0|
    |j_fu_54                  |   7|   0|    7|          0|
    |select_ln75_5_reg_240    |   6|   0|    6|          0|
    |select_ln75_reg_235      |   7|   0|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  42|   0|   42|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|out_0_V_address1  |  out|   16|   ap_memory|                                        out_0_V|         array|
|out_0_V_ce1       |  out|    1|   ap_memory|                                        out_0_V|         array|
|out_0_V_we1       |  out|    1|   ap_memory|                                        out_0_V|         array|
|out_0_V_d1        |  out|   32|   ap_memory|                                        out_0_V|         array|
+------------------+-----+-----+------------+-----------------------------------------------+--------------+

