module Part4(input logic [0:0]SW,,input logic Clock_50, output logic [0:6]HEX7,HEX6,HEX5,HEX4,HEX3,HEX2,HEX1,HEX0);
	logic [3:0]in1,out1,out2,out3,out4,out5,out6,out7,out8;
    logic Clock;
    MHzCLock MHC(Clock_50,Clock);
    shiftRegister SR(in1,Clock,SW,out1,out2,out3,out4,out5,out6,out7,out8);
	hello H(KEY,SW,in1);
	hexDisplay HD0(out2,HEX0);
	hexDisplay HD1(out3,HEX1);
	hexDisplay HD2(out4,HEX2);
	hexDisplay HD3(out5,HEX3);
	hexDisplay HD4(out6,HEX4);
	hexDisplay HD5(out7,HEX5);
	hexDisplay HD6(out8,HEX6);
	hexDisplay HD7(out1,HEX7);
endmodule