#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 23 08:50:32 2021
# Process ID: 8124
# Current directory: C:/Users/Aayli/Desktop/SR_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4440 C:\Users\Aayli\Desktop\SR_6\SR_6.xpr
# Log file: C:/Users/Aayli/Desktop/SR_6/vivado.log
# Journal file: C:/Users/Aayli/Desktop/SR_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Aayli/Desktop/SR_6/SR_6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 818.059 ; gain = 61.695
update_compile_order -fileset sources_1
exclose [ open C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/mux.v w ]
add_files C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/mux.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/mux.v] -no_script -reset -force -quiet
remove_files  C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/mux.v
file delete -force C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/mux.v
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/LUT_Cb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/lutCb.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/LUT_Cr.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/lutCr.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/sim/LUT_Cr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_Cr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/sim/LUT_Cb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_Cb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binaryzation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module long_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 23db7130d43b442386a9554c2f0134b9 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port idata [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:219]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port odata [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling module xil_defaultlib.hdmi_in
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_arch of entity xil_defaultlib.mult [mult_default]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_16x16_arch of entity xil_defaultlib.add_16x16 [add_16x16_default]
Compiling module xil_defaultlib.delay(NUM_OF_BITS=16)
Compiling module xil_defaultlib.long_delay_default
Compiling module xil_defaultlib.long_delay(DELAY=7)
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_17x16_arch of entity xil_defaultlib.add_17x16 [add_17x16_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_128_arch of entity xil_defaultlib.add_128 [add_128_default]
Compiling module xil_defaultlib.delay(NUM_OF_BITS=17)
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=17)
Compiling module xil_defaultlib.delay(NUM_OF_BITS=3)
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=3,DELAY=9...
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.LUT_Cb
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.LUT_Cr
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=3)
Compiling module xil_defaultlib.binaryzation
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/xsim.dir/tb_hdmi_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 23 23:40:15 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 878.578 ; gain = 0.043
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 902.555 ; gain = 26.199
add_force {/tb_hdmi/sw} -radix hex {1 0ns}
run 10 us
out  0.ppm saved
add_force {/tb_hdmi/sw} -radix hex {2 0ns}
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/LUT_Cb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/lutCb.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/LUT_Cr.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/lutCr.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/sim/LUT_Cr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_Cr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/sim/LUT_Cb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_Cb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binaryzation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module long_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [VRFC 10-2458] undeclared symbol rx_pclk, assumed default net type wire [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/tb_hdmi.v:89]
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 23db7130d43b442386a9554c2f0134b9 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port idata [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:219]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port odata [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling module xil_defaultlib.hdmi_in
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_arch of entity xil_defaultlib.mult [mult_default]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_16x16_arch of entity xil_defaultlib.add_16x16 [add_16x16_default]
Compiling module xil_defaultlib.delay(NUM_OF_BITS=16)
Compiling module xil_defaultlib.long_delay_default
Compiling module xil_defaultlib.long_delay(DELAY=7)
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_17x16_arch of entity xil_defaultlib.add_17x16 [add_17x16_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_128_arch of entity xil_defaultlib.add_128 [add_128_default]
Compiling module xil_defaultlib.delay(NUM_OF_BITS=17)
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=17)
Compiling module xil_defaultlib.delay(NUM_OF_BITS=3)
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=3,DELAY=9...
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.LUT_Cb
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.LUT_Cr
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=3)
Compiling module xil_defaultlib.binaryzation
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 917.523 ; gain = 0.000
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/LUT_Cb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/lutCb.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/LUT_Cr.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/lutCr.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/sim/LUT_Cr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_Cr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/sim/LUT_Cb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_Cb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binaryzation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module long_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [VRFC 10-2458] undeclared symbol rx_pclk, assumed default net type wire [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/tb_hdmi.v:83]
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 23db7130d43b442386a9554c2f0134b9 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port idata [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:219]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port odata [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling module xil_defaultlib.hdmi_in
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_arch of entity xil_defaultlib.mult [mult_default]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_16x16_arch of entity xil_defaultlib.add_16x16 [add_16x16_default]
Compiling module xil_defaultlib.delay(NUM_OF_BITS=16)
Compiling module xil_defaultlib.long_delay_default
Compiling module xil_defaultlib.long_delay(DELAY=7)
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_17x16_arch of entity xil_defaultlib.add_17x16 [add_17x16_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_128_arch of entity xil_defaultlib.add_128 [add_128_default]
Compiling module xil_defaultlib.delay(NUM_OF_BITS=17)
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=17)
Compiling module xil_defaultlib.delay(NUM_OF_BITS=3)
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=3,DELAY=9...
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.LUT_Cb
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.LUT_Cr
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=3)
Compiling module xil_defaultlib.binaryzation
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 919.562 ; gain = 1.336
add_force {/tb_hdmi/sw} -radix hex {0 0ns}
run 5 us
run 5 us
run 5 us
run 5 us
add_force {/tb_hdmi/sw} -radix hex {1 0ns}
run 5 us
run 5 us
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/LUT_Cb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/lutCb.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/LUT_Cr.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/lutCr.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/sim/LUT_Cr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_Cr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/sim/LUT_Cb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_Cb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binaryzation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module long_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 23db7130d43b442386a9554c2f0134b9 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port idata [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:219]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port odata [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling module xil_defaultlib.hdmi_in
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_arch of entity xil_defaultlib.mult [mult_default]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_16x16_arch of entity xil_defaultlib.add_16x16 [add_16x16_default]
Compiling module xil_defaultlib.delay(NUM_OF_BITS=16)
Compiling module xil_defaultlib.long_delay_default
Compiling module xil_defaultlib.long_delay(DELAY=7)
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_17x16_arch of entity xil_defaultlib.add_17x16 [add_17x16_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_128_arch of entity xil_defaultlib.add_128 [add_128_default]
Compiling module xil_defaultlib.delay(NUM_OF_BITS=17)
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=17)
Compiling module xil_defaultlib.delay(NUM_OF_BITS=3)
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=3,DELAY=9...
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.LUT_Cb
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.LUT_Cr
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=3)
Compiling module xil_defaultlib.binaryzation
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 925.523 ; gain = 0.000
add_force {/tb_hdmi/sw} -radix hex {0 0ns}
run 5 us
out  0.ppm saved
run 5 us
add_force {/tb_hdmi/sw} -radix hex {1 0ns}
run 2 us
run 2 us
add_force {/tb_hdmi/sw} -radix hex {2 0ns}
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
add_force {/tb_hdmi/sw} -radix hex {1 0ns}
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
out  1.ppm saved
run 2 us
run 2 us
run 10 us
out  2.ppm saved
run 10 us
add_force {/tb_hdmi/sw} -radix hex {2 0ns}
run 10 us
run 10 us
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/LUT_Cb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/lutCb.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/LUT_Cr.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/lutCr.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binaryzation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module long_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 23db7130d43b442386a9554c2f0134b9 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port idata [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:219]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port odata [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling module xil_defaultlib.hdmi_in
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_arch of entity xil_defaultlib.mult [mult_default]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_16x16_arch of entity xil_defaultlib.add_16x16 [add_16x16_default]
Compiling module xil_defaultlib.delay(NUM_OF_BITS=16)
Compiling module xil_defaultlib.long_delay_default
Compiling module xil_defaultlib.long_delay(DELAY=7)
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_17x16_arch of entity xil_defaultlib.add_17x16 [add_17x16_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_128_arch of entity xil_defaultlib.add_128 [add_128_default]
Compiling module xil_defaultlib.delay(NUM_OF_BITS=17)
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=17)
Compiling module xil_defaultlib.delay(NUM_OF_BITS=3)
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=3,DELAY=9...
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.binaryzation
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 927.242 ; gain = 0.000
add_force {/tb_hdmi/sw} -radix hex {2 0ns}
run 10 us
out  0.ppm saved
run 10 us
out  1.ppm saved
run 10 us
out  2.ppm saved
add_bp {C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v} 40
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/LUT_Cb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/lutCb.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/LUT_Cr.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/lutCr.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binaryzation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module long_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 23db7130d43b442386a9554c2f0134b9 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port idata [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:219]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port odata [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling module xil_defaultlib.hdmi_in
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_arch of entity xil_defaultlib.mult [mult_default]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_16x16_arch of entity xil_defaultlib.add_16x16 [add_16x16_default]
Compiling module xil_defaultlib.delay(NUM_OF_BITS=16)
Compiling module xil_defaultlib.long_delay_default
Compiling module xil_defaultlib.long_delay(DELAY=7)
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_17x16_arch of entity xil_defaultlib.add_17x16 [add_17x16_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_128_arch of entity xil_defaultlib.add_128 [add_128_default]
Compiling module xil_defaultlib.delay(NUM_OF_BITS=17)
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=17)
Compiling module xil_defaultlib.delay(NUM_OF_BITS=3)
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=3,DELAY=9...
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.binaryzation
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 927.242 ; gain = 0.000
run 10 us
Stopped at time : 0 fs : File "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v" Line 40
run 10 us
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: vp
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1034.789 ; gain = 107.547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vp' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:23]
INFO: [Synth 8-6157] synthesizing module 'mult' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult' (1#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/mult_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_16x16' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_16x16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_16x16' (2#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_16x16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'long_delay' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (3#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay' (4#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized0' (4#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
WARNING: [Synth 8-689] width (15) of port connection 'idata' does not match port width (16) of module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:219]
WARNING: [Synth 8-689] width (15) of port connection 'odata' does not match port width (16) of module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:220]
INFO: [Synth 8-6157] synthesizing module 'add_17x16' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_17x16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_17x16' (5#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_17x16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_128' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_128_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_128' (6#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_128_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized1' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 17 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized1' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized2' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized1' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized1' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized2' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (7#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:23]
INFO: [Synth 8-6157] synthesizing module 'binaryzation' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v:23]
	Parameter Ta bound to: 100 - type: integer 
	Parameter Tb bound to: 120 - type: integer 
	Parameter Tc bound to: 130 - type: integer 
	Parameter Td bound to: 160 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'binaryzation' (8#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v:23]
WARNING: [Synth 8-3848] Net de_mux[7] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:41]
WARNING: [Synth 8-3848] Net de_mux[6] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:41]
WARNING: [Synth 8-3848] Net de_mux[5] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:41]
WARNING: [Synth 8-3848] Net de_mux[4] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:41]
WARNING: [Synth 8-3848] Net de_mux[3] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:41]
WARNING: [Synth 8-3848] Net hsync_mux[7] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:42]
WARNING: [Synth 8-3848] Net hsync_mux[6] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:42]
WARNING: [Synth 8-3848] Net hsync_mux[5] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:42]
WARNING: [Synth 8-3848] Net hsync_mux[4] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:42]
WARNING: [Synth 8-3848] Net hsync_mux[3] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:42]
WARNING: [Synth 8-3848] Net vsync_mux[7] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:43]
WARNING: [Synth 8-3848] Net vsync_mux[6] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:43]
WARNING: [Synth 8-3848] Net vsync_mux[5] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:43]
WARNING: [Synth 8-3848] Net vsync_mux[4] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:43]
WARNING: [Synth 8-3848] Net vsync_mux[3] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:43]
WARNING: [Synth 8-3848] Net rgb_mux[7] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:44]
WARNING: [Synth 8-3848] Net rgb_mux[6] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:44]
WARNING: [Synth 8-3848] Net rgb_mux[5] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:44]
WARNING: [Synth 8-3848] Net rgb_mux[4] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:44]
WARNING: [Synth 8-3848] Net rgb_mux[3] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:44]
WARNING: [Synth 8-3848] Net pixel_ycbcr in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:39]
INFO: [Synth 8-6155] done synthesizing module 'vp' (9#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:23]
WARNING: [Synth 8-3331] design binaryzation has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design binaryzation has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design binaryzation has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design binaryzation has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design binaryzation has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design binaryzation has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design binaryzation has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design binaryzation has unconnected port pixel_in[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1075.883 ; gain = 148.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin bin:pixel_in[15] to constant 0 [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:63]
WARNING: [Synth 8-3295] tying undriven pin bin:pixel_in[14] to constant 0 [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:63]
WARNING: [Synth 8-3295] tying undriven pin bin:pixel_in[13] to constant 0 [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:63]
WARNING: [Synth 8-3295] tying undriven pin bin:pixel_in[12] to constant 0 [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:63]
WARNING: [Synth 8-3295] tying undriven pin bin:pixel_in[11] to constant 0 [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:63]
WARNING: [Synth 8-3295] tying undriven pin bin:pixel_in[10] to constant 0 [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:63]
WARNING: [Synth 8-3295] tying undriven pin bin:pixel_in[9] to constant 0 [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:63]
WARNING: [Synth 8-3295] tying undriven pin bin:pixel_in[8] to constant 0 [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:63]
WARNING: [Synth 8-3295] tying undriven pin bin:pixel_in[7] to constant 0 [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:63]
WARNING: [Synth 8-3295] tying undriven pin bin:pixel_in[6] to constant 0 [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:63]
WARNING: [Synth 8-3295] tying undriven pin bin:pixel_in[5] to constant 0 [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:63]
WARNING: [Synth 8-3295] tying undriven pin bin:pixel_in[4] to constant 0 [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:63]
WARNING: [Synth 8-3295] tying undriven pin bin:pixel_in[3] to constant 0 [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:63]
WARNING: [Synth 8-3295] tying undriven pin bin:pixel_in[2] to constant 0 [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:63]
WARNING: [Synth 8-3295] tying undriven pin bin:pixel_in[1] to constant 0 [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:63]
WARNING: [Synth 8-3295] tying undriven pin bin:pixel_in[0] to constant 0 [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:63]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1075.883 ; gain = 148.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1075.883 ; gain = 148.641
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/mult/mult.dcp' for cell 'ycbcr/mult_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/add_16x16/add_16x16.dcp' for cell 'ycbcr/add_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/add_17x16/add_17x16.dcp' for cell 'ycbcr/addd_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/add_128/add_128.dcp' for cell 'ycbcr/add128_1'
INFO: [Netlist 29-17] Analyzing 291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 25 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1426.934 ; gain = 499.691
40 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1426.934 ; gain = 499.691
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/LUT_Cb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/lutCb.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/LUT_Cr.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/lutCr.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binaryzation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module long_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 23db7130d43b442386a9554c2f0134b9 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port idata [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:219]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port odata [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling module xil_defaultlib.hdmi_in
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_arch of entity xil_defaultlib.mult [mult_default]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_16x16_arch of entity xil_defaultlib.add_16x16 [add_16x16_default]
Compiling module xil_defaultlib.delay(NUM_OF_BITS=16)
Compiling module xil_defaultlib.long_delay_default
Compiling module xil_defaultlib.long_delay(DELAY=7)
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_17x16_arch of entity xil_defaultlib.add_17x16 [add_17x16_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_128_arch of entity xil_defaultlib.add_128 [add_128_default]
Compiling module xil_defaultlib.delay(NUM_OF_BITS=17)
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=17)
Compiling module xil_defaultlib.delay(NUM_OF_BITS=3)
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=3,DELAY=9...
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.binaryzation
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1446.648 ; gain = 0.000
remove_bps -file {C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v} -line 40
run 10 us
run 10 us
run 10 us
add_force {/tb_hdmi/sw} -radix hex {0 0ns}
run 10 us
out  0.ppm saved
add_force {/tb_hdmi/sw} -radix hex {1 0ns}
run 10 us
out  1.ppm saved
add_force {/tb_hdmi/sw} -radix hex {2 0ns}
run 10 us
out  2.ppm saved
run 10 us
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1446.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vp' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:23]
INFO: [Synth 8-6157] synthesizing module 'mult' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult' (1#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/mult_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_16x16' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_16x16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_16x16' (2#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_16x16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'long_delay' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (3#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay' (4#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized0' (4#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
WARNING: [Synth 8-689] width (15) of port connection 'idata' does not match port width (16) of module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:219]
WARNING: [Synth 8-689] width (15) of port connection 'odata' does not match port width (16) of module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:220]
INFO: [Synth 8-6157] synthesizing module 'add_17x16' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_17x16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_17x16' (5#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_17x16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_128' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_128_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_128' (6#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_128_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized1' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 17 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized1' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized2' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized1' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized1' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized2' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (7#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:23]
INFO: [Synth 8-6157] synthesizing module 'binaryzation' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v:23]
	Parameter Ta bound to: 100 - type: integer 
	Parameter Tb bound to: 120 - type: integer 
	Parameter Tc bound to: 130 - type: integer 
	Parameter Td bound to: 160 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'binaryzation' (8#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v:23]
WARNING: [Synth 8-3848] Net de_mux[7] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:41]
WARNING: [Synth 8-3848] Net de_mux[6] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:41]
WARNING: [Synth 8-3848] Net de_mux[5] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:41]
WARNING: [Synth 8-3848] Net de_mux[4] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:41]
WARNING: [Synth 8-3848] Net de_mux[3] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:41]
WARNING: [Synth 8-3848] Net hsync_mux[7] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:42]
WARNING: [Synth 8-3848] Net hsync_mux[6] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:42]
WARNING: [Synth 8-3848] Net hsync_mux[5] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:42]
WARNING: [Synth 8-3848] Net hsync_mux[4] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:42]
WARNING: [Synth 8-3848] Net hsync_mux[3] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:42]
WARNING: [Synth 8-3848] Net vsync_mux[7] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:43]
WARNING: [Synth 8-3848] Net vsync_mux[6] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:43]
WARNING: [Synth 8-3848] Net vsync_mux[5] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:43]
WARNING: [Synth 8-3848] Net vsync_mux[4] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:43]
WARNING: [Synth 8-3848] Net vsync_mux[3] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:43]
WARNING: [Synth 8-3848] Net rgb_mux[7] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:44]
WARNING: [Synth 8-3848] Net rgb_mux[6] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:44]
WARNING: [Synth 8-3848] Net rgb_mux[5] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:44]
WARNING: [Synth 8-3848] Net rgb_mux[4] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:44]
WARNING: [Synth 8-3848] Net rgb_mux[3] in module/entity vp does not have driver. [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:44]
INFO: [Synth 8-6155] done synthesizing module 'vp' (9#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:23]
WARNING: [Synth 8-3331] design binaryzation has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design binaryzation has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design binaryzation has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design binaryzation has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design binaryzation has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design binaryzation has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design binaryzation has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design binaryzation has unconnected port pixel_in[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1472.125 ; gain = 25.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1472.125 ; gain = 25.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1472.125 ; gain = 25.477
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/mult/mult.dcp' for cell 'ycbcr/mult_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/add_16x16/add_16x16.dcp' for cell 'ycbcr/add_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/add_17x16/add_17x16.dcp' for cell 'ycbcr/addd_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/add_128/add_128.dcp' for cell 'ycbcr/add128_1'
INFO: [Netlist 29-17] Analyzing 291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 25 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1481.141 ; gain = 34.492
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1481.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vp' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:23]
INFO: [Synth 8-6157] synthesizing module 'mult' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult' (1#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/mult_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_16x16' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_16x16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_16x16' (2#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_16x16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'long_delay' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (3#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay' (4#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized0' (4#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
WARNING: [Synth 8-689] width (15) of port connection 'idata' does not match port width (16) of module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:219]
WARNING: [Synth 8-689] width (15) of port connection 'odata' does not match port width (16) of module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:220]
INFO: [Synth 8-6157] synthesizing module 'add_17x16' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_17x16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_17x16' (5#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_17x16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_128' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_128_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_128' (6#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_128_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized1' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 17 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized1' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized2' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized1' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized1' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized2' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (7#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:23]
INFO: [Synth 8-6157] synthesizing module 'binaryzation' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v:23]
	Parameter Ta bound to: 100 - type: integer 
	Parameter Tb bound to: 120 - type: integer 
	Parameter Tc bound to: 130 - type: integer 
	Parameter Td bound to: 160 - type: integer 
ERROR: [Synth 8-439] module 'LUT_Cb' not found [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v:49]
ERROR: [Synth 8-6156] failed synthesizing module 'binaryzation' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'vp' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1491.902 ; gain = 10.762
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1496.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vp' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:23]
INFO: [Synth 8-6157] synthesizing module 'mult' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult' (1#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/mult_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_16x16' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_16x16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_16x16' (2#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_16x16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'long_delay' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (3#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay' (4#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized0' (4#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
WARNING: [Synth 8-689] width (15) of port connection 'idata' does not match port width (16) of module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:219]
WARNING: [Synth 8-689] width (15) of port connection 'odata' does not match port width (16) of module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:220]
INFO: [Synth 8-6157] synthesizing module 'add_17x16' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_17x16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_17x16' (5#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_17x16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_128' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_128_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_128' (6#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_128_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized1' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 17 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized1' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized2' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized1' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized1' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized2' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (7#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:23]
INFO: [Synth 8-6157] synthesizing module 'binaryzation' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v:23]
	Parameter Ta bound to: 100 - type: integer 
	Parameter Tb bound to: 120 - type: integer 
	Parameter Tc bound to: 130 - type: integer 
	Parameter Td bound to: 160 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LUT_Cb' [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/synth/LUT_Cb.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: LUT_Cb.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/synth/LUT_Cb.vhd:133]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:564]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:670]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:499]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2815]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3293]
ERROR: [Synth 8-285] failed synthesizing module 'LUT_Cb' [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/synth/LUT_Cb.vhd:67]
ERROR: [Synth 8-6156] failed synthesizing module 'binaryzation' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'vp' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1500.309 ; gain = 3.973
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1504.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vp' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:23]
INFO: [Synth 8-6157] synthesizing module 'mult' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult' (1#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/mult_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_16x16' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_16x16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_16x16' (2#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_16x16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'long_delay' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (3#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay' (4#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized0' (4#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
WARNING: [Synth 8-689] width (15) of port connection 'idata' does not match port width (16) of module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:219]
WARNING: [Synth 8-689] width (15) of port connection 'odata' does not match port width (16) of module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:220]
INFO: [Synth 8-6157] synthesizing module 'add_17x16' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_17x16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_17x16' (5#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_17x16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_128' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_128_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_128' (6#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_128_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized1' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 17 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized1' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized2' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized1' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized1' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized2' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (7#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:23]
INFO: [Synth 8-6157] synthesizing module 'binaryzation' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v:23]
	Parameter Ta bound to: 100 - type: integer 
	Parameter Tb bound to: 120 - type: integer 
	Parameter Tc bound to: 130 - type: integer 
	Parameter Td bound to: 160 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LUT_Cb' [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/synth/LUT_Cb.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: LUT_Cb.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/synth/LUT_Cb.vhd:133]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:564]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:670]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:499]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2815]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3293]
ERROR: [Synth 8-285] failed synthesizing module 'LUT_Cb' [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/synth/LUT_Cb.vhd:67]
ERROR: [Synth 8-6156] failed synthesizing module 'binaryzation' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'vp' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1504.699 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/LUT_Cb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/lutCb.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/LUT_Cr.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim/lutCr.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/sim/LUT_Cr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_Cr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/sim/LUT_Cb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_Cb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binaryzation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module long_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 23db7130d43b442386a9554c2f0134b9 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port idata [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:219]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port odata [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling module xil_defaultlib.hdmi_in
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_arch of entity xil_defaultlib.mult [mult_default]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_16x16_arch of entity xil_defaultlib.add_16x16 [add_16x16_default]
Compiling module xil_defaultlib.delay(NUM_OF_BITS=16)
Compiling module xil_defaultlib.long_delay_default
Compiling module xil_defaultlib.long_delay(DELAY=7)
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_17x16_arch of entity xil_defaultlib.add_17x16 [add_17x16_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_128_arch of entity xil_defaultlib.add_128 [add_128_default]
Compiling module xil_defaultlib.delay(NUM_OF_BITS=17)
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=17)
Compiling module xil_defaultlib.delay(NUM_OF_BITS=3)
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=3,DELAY=9...
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.LUT_Cb
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.LUT_Cr
Compiling module xil_defaultlib.long_delay(NUM_OF_BITS=3)
Compiling module xil_defaultlib.binaryzation
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aayli/Desktop/SR_6/SR_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in tb_hdmi.vp_i.bin.LUT_Cr.inst at time                    0 ns: 
Reading from out-of-range address. Max address in tb_hdmi.vp_i.bin.LUT_Cr.inst is         255
WARNING in tb_hdmi.vp_i.bin.LUT_Cb.inst at time                    0 ns: 
Reading from out-of-range address. Max address in tb_hdmi.vp_i.bin.LUT_Cb.inst is         255
WARNING in tb_hdmi.vp_i.bin.LUT_Cb.inst at time                18000 ns: 
Reading from out-of-range address. Max address in tb_hdmi.vp_i.bin.LUT_Cb.inst is         255
WARNING in tb_hdmi.vp_i.bin.LUT_Cr.inst at time                18000 ns: 
Reading from out-of-range address. Max address in tb_hdmi.vp_i.bin.LUT_Cr.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1504.699 ; gain = 0.000
add_force {/tb_hdmi/sw} -radix hex {2 0ns}
run 10 us
out  0.ppm saved
run 10 us
out  1.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1504.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vp' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:23]
INFO: [Synth 8-6157] synthesizing module 'mult' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult' (1#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/mult_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_16x16' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_16x16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_16x16' (2#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_16x16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'long_delay' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (3#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay' (4#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized0' (4#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
WARNING: [Synth 8-689] width (15) of port connection 'idata' does not match port width (16) of module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:219]
WARNING: [Synth 8-689] width (15) of port connection 'odata' does not match port width (16) of module 'long_delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:220]
INFO: [Synth 8-6157] synthesizing module 'add_17x16' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_17x16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_17x16' (5#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_17x16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_128' [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_128_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_128' (6#1) [C:/Users/Aayli/Desktop/SR_6/.Xil/Vivado-8672-DESKTOP-30HBKBV/realtime/add_128_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized1' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 17 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized1' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'long_delay__parameterized2' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized1' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized1' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'long_delay__parameterized2' (6#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (7#1) [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v:23]
INFO: [Synth 8-6157] synthesizing module 'binaryzation' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v:23]
	Parameter Ta bound to: 100 - type: integer 
	Parameter Tb bound to: 120 - type: integer 
	Parameter Tc bound to: 130 - type: integer 
	Parameter Td bound to: 160 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LUT_Cb' [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/synth/LUT_Cb.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: LUT_Cb.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/synth/LUT_Cb.vhd:133]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:564]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:670]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:499]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2815]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3293]
ERROR: [Synth 8-285] failed synthesizing module 'LUT_Cb' [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/synth/LUT_Cb.vhd:67]
ERROR: [Synth 8-6156] failed synthesizing module 'binaryzation' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'vp' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1504.699 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
set_property top binaryzation [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1504.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'binaryzation' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v:23]
	Parameter Ta bound to: 100 - type: integer 
	Parameter Tb bound to: 120 - type: integer 
	Parameter Tc bound to: 130 - type: integer 
	Parameter Td bound to: 160 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LUT_Cb' [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/synth/LUT_Cb.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: LUT_Cb.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/synth/LUT_Cb.vhd:133]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:564]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:670]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:499]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2815]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3293]
ERROR: [Synth 8-285] failed synthesizing module 'LUT_Cb' [c:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/synth/LUT_Cb.vhd:67]
ERROR: [Synth 8-6156] failed synthesizing module 'binaryzation' [C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1504.699 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 00:19:18 2021...
