Checking out Encounter license ...
Virtuoso_Digital_Implem 9.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Fri Dec  2 17:13:07 2016 (mem=50.6M) ---
--- Running on coe-ee-cad45.sjsuad.sjsu.edu (x86_64 w/Linux 4.8.10-200.fc24.x86_64+debug) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> setenv PDK_DIR /home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.lef...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Fri Dec  2 17:13:23 2016
viaInitial ends at Fri Dec  2 17:13:23 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../eth_core_netlist.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.9 (Current mem = 265.555M, initial mem = 50.625M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=265.6M) ***
Set top cell to eth_core.
Reading common timing library '/home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 31 cells in library 'gscl45nm' 
*** End library_loading (cpu=0.00min, mem=0.1M, fe_cpu=0.06min, fe_mem=265.7M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell eth_core ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 39 modules.
** info: there are 31476 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 278.254M, initial mem = 50.625M) ***
*info - Done with setDoAssign with 209 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file '../eth_core_netlist.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../eth_core_netlist.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.1 mem=283.9M) ***
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=284.8M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=31476 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=32126 #term=93612 #term/net=2.91, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1153
stdCell: 31476 single + 0 double + 0 multi
Total standard cell length = 43.7431 (mm), area = 0.1080 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.601.
Density for the design = 0.601.
       = stdcell_area 115114 (108046 um^2) / alloc_area 191691 (179921 um^2).
Pin Density = 0.813.
            = total # of pins 93612 / total Instance area 115114.
Iteration  1: Total net bbox = 2.232e+05 (2.23e+05 2.30e+02)
              Est.  stn bbox = 2.383e+05 (2.37e+05 9.20e+02)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 289.0M
Iteration  2: Total net bbox = 3.182e+05 (9.45e+04 2.24e+05)
              Est.  stn bbox = 3.484e+05 (1.07e+05 2.41e+05)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 289.0M
Iteration  3: Total net bbox = 3.280e+05 (2.49e+05 7.85e+04)
              Est.  stn bbox = 3.731e+05 (2.84e+05 8.95e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 289.0M
Iteration  4: Total net bbox = 3.847e+05 (2.34e+05 1.51e+05)
              Est.  stn bbox = 4.457e+05 (2.66e+05 1.79e+05)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 289.0M
Iteration  5: Total net bbox = 3.827e+05 (2.27e+05 1.55e+05)
              Est.  stn bbox = 4.431e+05 (2.60e+05 1.83e+05)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 289.0M
Iteration  6: Total net bbox = 4.564e+05 (2.29e+05 2.28e+05)
              Est.  stn bbox = 5.283e+05 (2.63e+05 2.66e+05)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 289.0M
Iteration  7: Total net bbox = 4.892e+05 (2.67e+05 2.22e+05)
              Est.  stn bbox = 5.643e+05 (3.04e+05 2.61e+05)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 289.0M
Iteration  8: Total net bbox = 5.223e+05 (2.70e+05 2.52e+05)
              Est.  stn bbox = 6.009e+05 (3.07e+05 2.94e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 289.0M
Iteration  9: Total net bbox = 5.344e+05 (2.81e+05 2.53e+05)
              Est.  stn bbox = 6.138e+05 (3.19e+05 2.95e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 290.6M
Iteration 10: Total net bbox = 5.587e+05 (2.81e+05 2.78e+05)
              Est.  stn bbox = 6.395e+05 (3.19e+05 3.21e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 290.6M
Iteration 11: Total net bbox = 5.680e+05 (2.90e+05 2.78e+05)
              Est.  stn bbox = 6.494e+05 (3.28e+05 3.22e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 291.0M
Iteration 12: Total net bbox = 5.801e+05 (2.90e+05 2.90e+05)
              Est.  stn bbox = 6.617e+05 (3.28e+05 3.34e+05)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 291.0M
Iteration 13: Total net bbox = 5.943e+05 (3.04e+05 2.91e+05)
              Est.  stn bbox = 6.761e+05 (3.42e+05 3.34e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 291.6M
Iteration 14: Total net bbox = 6.330e+05 (3.13e+05 3.20e+05)
              Est.  stn bbox = 7.158e+05 (3.52e+05 3.64e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 293.2M
Iteration 15: Total net bbox = 6.344e+05 (3.12e+05 3.22e+05)
              Est.  stn bbox = 7.170e+05 (3.51e+05 3.66e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 294.8M
Iteration 16: Total net bbox = 6.602e+05 (3.33e+05 3.27e+05)
              Est.  stn bbox = 7.431e+05 (3.72e+05 3.71e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 294.8M
*** cost = 6.602e+05 (3.33e+05 3.27e+05) (cpu for global=0:00:16.8) real=0:00:17.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.4, Real Time = 0:00:01.0
move report: preRPlace moves 6900 insts, mean move: 0.64 um, max move: 3.99 um
	max move on inst (tx_core/tx_crc/crcpkt0/U3720): (87.40, 264.67) --> (85.88, 267.14)
Placement tweakage begins.
wire length = 6.615e+05 = 3.341e+05 H + 3.274e+05 V
wire length = 6.296e+05 = 3.124e+05 H + 3.173e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 18575 insts, mean move: 4.18 um, max move: 90.44 um
	max move on inst (tx_core/axi_master/U4297): (226.10, 333.83) --> (227.62, 244.91)
move report: rPlace moves 4730 insts, mean move: 0.30 um, max move: 8.93 um
	max move on inst (tx_core/tx_crc/crcpkt1/U3440): (306.28, 435.10) --> (312.74, 437.57)
move report: overall moves 21171 insts, mean move: 3.75 um, max move: 90.44 um
	max move on inst (tx_core/axi_master/U4297): (226.10, 333.83) --> (227.62, 244.91)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        90.44 um
  inst (tx_core/axi_master/U4297) with max move: (226.1, 333.83) -> (227.62, 244.91)
  mean    (X+Y) =         3.75 um
Total instances flipped for legalization: 5221
Total instances moved : 21171
*** cpu=0:00:02.4   mem=302.4M  mem(used)=11.5M***
Total net length = 6.311e+05 (3.125e+05 3.186e+05) (ext = 4.761e+04)
*** End of Placement (cpu=0:00:19.4, real=0:00:19.0, mem=302.4M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 9.26 % ( 30 / 324 )
Starting IO pin assignment...
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Fri Dec  2 17:13:44 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_nscu/PnR
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.8.10-200.fc24.x86_64+debug x86_64 3.55Ghz)

Begin option processing ...
(from .sroute_4446.conf) srouteConnectPowerBump set to false
(from .sroute_4446.conf) routeSpecial set to true
(from .sroute_4446.conf) srouteConnectBlockPin set to false
(from .sroute_4446.conf) srouteFollowCorePinEnd set to 3
(from .sroute_4446.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_4446.conf) sroutePadPinAllPorts set to true
(from .sroute_4446.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 502.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 24 used
Read in 31476 components
  31476 core components: 0 unplaced, 31476 placed, 0 fixed
Read in 1208 physical pins
  1208 physical pins: 0 unplaced, 1208 placed, 0 fixed
Read in 56 logical pins
Read in 1192 nets
Read in 2 special nets, 2 routed
Read in 64160 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 344
  Number of Followpin connections: 172
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 520.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1208 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Fri Dec  2 17:13:44 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Fri Dec  2 17:13:44 2016

sroute post-processing starts at Fri Dec  2 17:13:44 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Fri Dec  2 17:13:44 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 12.45 megs
sroute: Total Peak Memory used = 314.86 megs
<CMD> trialRoute
*** Starting trialRoute (mem=314.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (932975 925020)
coreBox:    (40280 40280) (892975 885020)
Number of multi-gpin terms=660, multi-gpins=1794, moved blk term=0/0

Phase 1a route (0:00:00.2 316.0M):
Est net length = 7.129e+05um = 3.585e+05H + 3.543e+05V
Usage: (18.3%H 18.8%V) = (3.926e+05um 5.590e+05um) = (405958 227215)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 317.3M):
Usage: (18.3%H 18.8%V) = (3.920e+05um 5.590e+05um) = (405297 227214)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 317.3M):
Usage: (18.3%H 18.7%V) = (3.914e+05um 5.587e+05um) = (404609 227090)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 317.3M):
Usage: (18.3%H 18.7%V) = (3.914e+05um 5.587e+05um) = (404609 227090)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 318.1M):
Usage: (18.3%H 18.7%V) = (3.914e+05um 5.587e+05um) = (404609 227090)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.3%H 18.7%V) = (3.914e+05um 5.587e+05um) = (404609 227090)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	2	 0.00%
  3:	0	 0.00%	367	 0.41%
  4:	0	 0.00%	899	 1.00%
  5:	0	 0.00%	1124	 1.24%
  6:	1	 0.00%	2696	 2.98%
  7:	6	 0.01%	4951	 5.48%
  8:	21	 0.02%	7804	 8.64%
  9:	37	 0.04%	10987	12.16%
 10:	78	 0.09%	13389	14.82%
 11:	159	 0.18%	13600	15.06%
 12:	1293	 1.43%	13121	14.53%
 13:	3836	 4.25%	9563	10.59%
 14:	2076	 2.30%	5316	 5.89%
 15:	2199	 2.43%	3032	 3.36%
 16:	2939	 3.25%	1603	 1.77%
 17:	5360	 5.93%	74	 0.08%
 18:	8626	 9.55%	0	 0.00%
 19:	9147	10.13%	9	 0.01%
 20:	54546	60.39%	1787	 1.98%

Global route (cpu=0.5s real=0.0s 316.7M)
Phase 1l route (0:00:00.6 318.6M):


*** After '-updateRemainTrks' operation: 

Usage: (18.5%H 19.2%V) = (3.969e+05um 5.726e+05um) = (410097 232775)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	12	 0.01%
  3:	0	 0.00%	413	 0.46%
  4:	0	 0.00%	1058	 1.17%
  5:	0	 0.00%	1378	 1.53%
  6:	1	 0.00%	2990	 3.31%
  7:	6	 0.01%	5110	 5.66%
  8:	24	 0.03%	7851	 8.69%
  9:	43	 0.05%	10755	11.91%
 10:	93	 0.10%	13159	14.57%
 11:	176	 0.19%	13471	14.91%
 12:	1318	 1.46%	12957	14.35%
 13:	3882	 4.30%	9445	10.46%
 14:	2125	 2.35%	5260	 5.82%
 15:	2309	 2.56%	3001	 3.32%
 16:	3010	 3.33%	1594	 1.76%
 17:	5487	 6.07%	74	 0.08%
 18:	8732	 9.67%	0	 0.00%
 19:	9232	10.22%	9	 0.01%
 20:	53886	59.66%	1787	 1.98%



*** Completed Phase 1 route (0:00:01.3 318.0M) ***


Total length: 7.422e+05um, number of vias: 190667
M1(H) length: 6.168e+03um, number of vias: 92094
M2(V) length: 2.520e+05um, number of vias: 85894
M3(H) length: 3.346e+05um, number of vias: 10527
M4(V) length: 1.073e+05um, number of vias: 1221
M5(H) length: 2.218e+04um, number of vias: 693
M6(V) length: 1.989e+04um, number of vias: 115
M7(H) length: 5.715e+01um, number of vias: 62
M8(V) length: 4.816e+01um, number of vias: 43
M9(H) length: 6.492e+00um, number of vias: 18
M10(V) length: 1.287e+01um
*** Completed Phase 2 route (0:00:00.9 327.0M) ***

*** Finished all Phases (cpu=0:00:02.3 mem=327.0M) ***
Peak Memory Usage was 322.6M 
*** Finished trialRoute (cpu=0:00:02.5 mem=327.0M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'eth_core' of instances=31476 and nets=33934 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 327.031M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 343.3M, InitMEM = 343.3M)
Number of Loop : 0
Start delay calculation (mem=343.316M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M10_M9_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M9_M8_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M8_M7_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M7_M6_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=348.496M 0)
*** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 348.5M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 349.8M **
*** Change effort level medium to high ***
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=339.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=339.5M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.072  |
|           TNS (ns):| -4470.7 |
|    Violating Paths:|  6785   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5454 (5454)    |   -0.053   |   5458 (5458)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.052%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 349.6M **
*** Starting optimizing excluded clock nets MEM= 349.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 349.6M) ***
Info: 1 clock net  excluded from IPO operation.
Design contains fractional 20 cells.
Design contains fractional 20 cells.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=352.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.072  |
|           TNS (ns):| -4470.7 |
|    Violating Paths:|  6785   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5454 (5454)    |   -0.053   |   5458 (5458)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.052%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 352.9M **
*info: Start fixing DRV (Mem = 352.88M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (352.9M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1753 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=352.9M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600516
Start fixing design rules ... (0:00:00.2 353.3M)
Phase 1 (2) Starts......
Phase 2 Starts......
Done fixing design rule (0:00:02.0 358.0M)

Summary:
67 buffers added on 7 nets (with 5 drivers resized)

Density after buffering = 0.601199
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 9.26 % ( 30 / 324 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.9, Real Time = 0:00:00.0
move report: preRPlace moves 174 insts, mean move: 0.66 um, max move: 3.23 um
	max move on inst (FE_OFC6_clks_rst): (445.36, 237.50) --> (444.60, 239.97)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 174 insts, mean move: 0.66 um, max move: 3.23 um
	max move on inst (FE_OFC6_clks_rst): (445.36, 237.50) --> (444.60, 239.97)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.23 um
  inst (FE_OFC6_clks_rst) with max move: (445.36, 237.5) -> (444.6, 239.97)
  mean    (X+Y) =         0.66 um
Total instances moved : 174
*** cpu=0:00:00.9   mem=358.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:03.3 358.0M)

Re-routed 78 nets
Extraction called for design 'eth_core' of instances=31543 and nets=34001 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 357.996M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 355.2M, InitMEM = 355.2M)
Number of Loop : 0
Start delay calculation (mem=355.160M)...
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=355.160M 0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 355.2M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    5452
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5454
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:06, Mem = 355.16M).

------------------------------------------------------------
     Summary (cpu=0.09min real=0.10min mem=355.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.072  |
|           TNS (ns):| -6775.0 |
|    Violating Paths:|  6855   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5452 (5452)    |   -0.053   |   5456 (5456)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.120%
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 355.2M **
*** Starting optFanout (355.2M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1753 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=355.2M) ***
Start fixing timing ... (0:00:00.2 355.2M)

Start clock batches slack = -3.072ns
End batches slack = -2.500ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:03.7 376.7M)

Summary:
1826 buffers added on 1055 nets (with 241 drivers resized)

7 nets rebuffered with 67 inst removed and 240 inst added
Density after buffering = 0.628723
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 12.3 % ( 40 / 324 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.089231, incremental np is triggered.
default core: bins with density >  0.75 = 14.8 % ( 48 / 324 )
RPlace postIncrNP: Density = 1.089231 -> 0.989231.
*** cpu time = 0:00:02.0.
Design contains fractional 20 cells.
move report: incrNP moves 6024 insts, mean move: 4.15 um, max move: 21.85 um
	max move on inst (tx_core/tx_crc/crcpkt2/FE_OFC1779_n5307): (391.02, 76.95) --> (386.46, 59.66)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.5, Real Time = 0:00:02.0
move report: preRPlace moves 5885 insts, mean move: 0.57 um, max move: 3.61 um
	max move on inst (tx_core/axi_master/U3831): (440.42, 319.01) --> (439.28, 316.54)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 5885 insts, mean move: 0.57 um, max move: 3.61 um
	max move on inst (tx_core/axi_master/U3831): (440.42, 319.01) --> (439.28, 316.54)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        21.85 um
  inst (tx_core/tx_crc/crcpkt2/FE_OFC1779_n5307) with max move: (391.02, 76.95) -> (386.46, 59.66)
  mean    (X+Y) =         2.78 um
Total instances moved : 9865
*** cpu=0:00:01.5   mem=376.7M  mem(used)=0.0M***
Ripped up 394 affected routes.
*** Completed optFanout (0:00:07.6 376.7M)

Re-routed 394 nets
Extraction called for design 'eth_core' of instances=33302 and nets=35760 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 376.727M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 361.6M, InitMEM = 361.6M)
Number of Loop : 0
Start delay calculation (mem=361.621M)...
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=361.621M 1)
*** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 361.6M) ***

------------------------------------------------------------
     Summary (cpu=0.16min real=0.17min mem=361.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.616  |
|           TNS (ns):| -2778.3 |
|    Violating Paths:|  3759   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5454 (5454)    |   -0.028   |   5456 (5456)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.803%
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:19, mem = 361.6M **
*** Timing NOT met, worst failing slack is -2.616
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 62.803% **

*** starting 1-st reclaim pass: 29831 instances 
*** starting 2-nd reclaim pass: 29671 instances 
*** starting 3-rd reclaim pass: 17813 instances 
*** starting 4-th reclaim pass: 5513 instances 
*** starting 5-th reclaim pass: 234 instances 


** Area Reclaim Summary: Buffer Deletion = 79 Declone = 81 Downsize = 7066 **
** Density Change = -0.095% **
** Density after area reclaim = 62.897% **
*** Finished Area Reclaim (0:00:08.4) ***
*** Starting sequential cell resizing ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 62.897%
Design contains fractional 20 cells.
*summary:      0 instances changed cell type
density after resizing = 62.897%
*** Finish sequential cell resizing (cpu=0:00:00.5 mem=361.6M) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 62.897%
* summary of transition time violation fixes:
*summary:      1 instance  changed cell type
density after resizing = 62.898%
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 15.4 % ( 50 / 324 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.2, Real Time = 0:00:01.0
move report: preRPlace moves 889 insts, mean move: 0.39 um, max move: 2.47 um
	max move on inst (tx_core/tx_crc/crcpkt1/U121): (285.76, 237.50) --> (285.76, 235.03)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 889 insts, mean move: 0.39 um, max move: 2.47 um
	max move on inst (tx_core/tx_crc/crcpkt1/U121): (285.76, 237.50) --> (285.76, 235.03)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.47 um
  inst (tx_core/tx_crc/crcpkt1/U121) with max move: (285.76, 237.5) -> (285.76, 235.03)
  mean    (X+Y) =         0.39 um
Total instances moved : 889
*** cpu=0:00:01.2   mem=361.6M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=361.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (932975 925020)
coreBox:    (40280 40280) (892975 885020)
Number of multi-gpin terms=660, multi-gpins=1798, moved blk term=0/0

Phase 1a route (0:00:00.2 361.6M):
Est net length = 7.173e+05um = 3.624e+05H + 3.550e+05V
Usage: (18.6%H 19.1%V) = (3.981e+05um 5.689e+05um) = (411666 231224)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 361.6M):
Usage: (18.6%H 19.1%V) = (3.975e+05um 5.689e+05um) = (411023 231223)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 361.6M):
Usage: (18.5%H 19.1%V) = (3.970e+05um 5.687e+05um) = (410510 231147)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 361.6M):
Usage: (18.5%H 19.1%V) = (3.970e+05um 5.687e+05um) = (410510 231147)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 361.6M):
Usage: (18.5%H 19.1%V) = (3.970e+05um 5.687e+05um) = (410510 231147)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.5%H 19.1%V) = (3.970e+05um 5.687e+05um) = (410510 231147)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	354	 0.39%
  4:	0	 0.00%	876	 0.97%
  5:	0	 0.00%	1159	 1.28%
  6:	0	 0.00%	2732	 3.02%
  7:	1	 0.00%	4945	 5.47%
  8:	5	 0.01%	8135	 9.01%
  9:	23	 0.03%	11335	12.55%
 10:	60	 0.07%	13790	15.27%
 11:	180	 0.20%	13289	14.71%
 12:	1296	 1.43%	12972	14.36%
 13:	3926	 4.35%	9216	10.20%
 14:	2049	 2.27%	5105	 5.65%
 15:	2368	 2.62%	2998	 3.32%
 16:	2973	 3.29%	1545	 1.71%
 17:	5664	 6.27%	77	 0.09%
 18:	8879	 9.83%	0	 0.00%
 19:	9495	10.51%	9	 0.01%
 20:	53405	59.13%	1787	 1.98%

Global route (cpu=0.5s real=1.0s 361.6M)
Phase 1l route (0:00:00.8 361.6M):


*** After '-updateRemainTrks' operation: 

Usage: (18.8%H 19.5%V) = (4.026e+05um 5.825e+05um) = (416066 236776)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.00%
  2:	0	 0.00%	11	 0.01%
  3:	0	 0.00%	411	 0.46%
  4:	0	 0.00%	1006	 1.11%
  5:	0	 0.00%	1415	 1.57%
  6:	1	 0.00%	3047	 3.37%
  7:	1	 0.00%	5104	 5.65%
  8:	7	 0.01%	8119	 8.99%
  9:	32	 0.04%	11148	12.34%
 10:	65	 0.07%	13619	15.08%
 11:	215	 0.24%	13096	14.50%
 12:	1307	 1.45%	12821	14.19%
 13:	3988	 4.42%	9099	10.07%
 14:	2105	 2.33%	5043	 5.58%
 15:	2494	 2.76%	2974	 3.29%
 16:	3077	 3.41%	1538	 1.70%
 17:	5760	 6.38%	76	 0.08%
 18:	9000	 9.96%	0	 0.00%
 19:	9520	10.54%	9	 0.01%
 20:	52752	58.40%	1787	 1.98%



*** Completed Phase 1 route (0:00:01.4 361.6M) ***


Total length: 7.476e+05um, number of vias: 197847
M1(H) length: 6.353e+03um, number of vias: 95426
M2(V) length: 2.489e+05um, number of vias: 89446
M3(H) length: 3.378e+05um, number of vias: 10780
M4(V) length: 1.123e+05um, number of vias: 1252
M5(H) length: 2.285e+04um, number of vias: 701
M6(V) length: 1.921e+04um, number of vias: 117
M7(H) length: 5.883e+01um, number of vias: 64
M8(V) length: 6.241e+01um, number of vias: 43
M9(H) length: 6.492e+00um, number of vias: 18
M10(V) length: 1.287e+01um
*** Completed Phase 2 route (0:00:01.0 361.6M) ***

*** Finished all Phases (cpu=0:00:02.5 mem=361.6M) ***
Peak Memory Usage was 365.6M 
*** Finished trialRoute (cpu=0:00:02.6 mem=361.6M) ***

Extraction called for design 'eth_core' of instances=33142 and nets=35600 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 359.867M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 361.6M, InitMEM = 361.6M)
Number of Loop : 0
Start delay calculation (mem=361.621M)...
Delay calculation completed. (cpu=0:00:01.1 real=0:00:02.0 mem=361.621M 6)
*** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 361.6M) ***

------------------------------------------------------------
     Summary (cpu=0.25min real=0.27min mem=361.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.441  |
|           TNS (ns):| -2270.0 |
|    Violating Paths:|  3623   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5454 (5454)    |   -0.033   |   5456 (5456)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.898%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 361.6M **
*info: Start fixing DRV (Mem = 361.62M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (361.6M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1753 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=361.6M) ***
Start fixing design rules ... (0:00:00.2 361.6M)
Done fixing design rule (0:00:00.4 361.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.628976
*** Completed dpFixDRCViolation (0:00:00.5 361.6M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    5454
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5454
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (361.6M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1753 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=361.6M) ***
Start fixing design rules ... (0:00:00.2 361.6M)
Done fixing design rule (0:00:00.5 361.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.628976
*** Completed dpFixDRCViolation (0:00:00.6 361.6M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    5454
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5454
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 361.62M).

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=361.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.441  |
|           TNS (ns):| -2270.0 |
|    Violating Paths:|  3623   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5454 (5454)    |   -0.033   |   5456 (5456)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.898%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:37, mem = 361.6M **
*** Timing NOT met, worst failing slack is -2.441
*** Check timing (0:00:00.0)
*** Starting optCritPath ***
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1753 no-driver nets excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6290
Max route overflow : 0.0000
Current slack : -2.441 ns, density : 0.6290
Current slack : -2.441 ns, density : 0.6290
Current slack : -2.441 ns, density : 0.6290
Current slack : -2.441 ns, density : 0.6289
Current slack : -2.409 ns, density : 0.6289
Current slack : -2.409 ns, density : 0.6289
Current slack : -2.409 ns, density : 0.6289
Current slack : -2.277 ns, density : 0.6290
Current slack : -2.277 ns, density : 0.6290
Current slack : -2.277 ns, density : 0.6290
Current slack : -2.246 ns, density : 0.6290
Current slack : -2.238 ns, density : 0.6293
Current slack : -2.238 ns, density : 0.6293
Current slack : -2.238 ns, density : 0.6293
Current slack : -2.210 ns, density : 0.6294
Current slack : -2.210 ns, density : 0.6294
Current slack : -2.203 ns, density : 0.6294
Current slack : -2.185 ns, density : 0.6300
Current slack : -2.185 ns, density : 0.6300
Current slack : -2.184 ns, density : 0.6300
Current slack : -2.184 ns, density : 0.6300
Current slack : -2.178 ns, density : 0.6301
Current slack : -2.169 ns, density : 0.6300
Current slack : -2.197 ns, density : 0.6300
Current slack : -2.197 ns, density : 0.6298
Current slack : -2.197 ns, density : 0.6277
Current slack : -2.197 ns, density : 0.6279
Current slack : -2.170 ns, density : 0.6332
Current slack : -2.170 ns, density : 0.6332
Current slack : -2.170 ns, density : 0.6332
Current slack : -2.157 ns, density : 0.6331
Current slack : -2.157 ns, density : 0.6331
Current slack : -2.157 ns, density : 0.6331
Current slack : -2.157 ns, density : 0.6331
Current slack : -2.157 ns, density : 0.6331
Current slack : -2.111 ns, density : 0.6332
Current slack : -2.103 ns, density : 0.6332
Current slack : -2.103 ns, density : 0.6332
Current slack : -2.103 ns, density : 0.6332
Current slack : -2.103 ns, density : 0.6332
Current slack : -2.103 ns, density : 0.6332
Current slack : -2.103 ns, density : 0.6332
Current slack : -2.103 ns, density : 0.6333
Current slack : -2.105 ns, density : 0.6334
Current slack : -2.105 ns, density : 0.6336
Current slack : -2.105 ns, density : 0.6336
Current slack : -2.105 ns, density : 0.6336
Current slack : -2.096 ns, density : 0.6336
Current slack : -2.096 ns, density : 0.6336
Current slack : -2.087 ns, density : 0.6335
Current slack : -2.087 ns, density : 0.6335
Current slack : -2.082 ns, density : 0.6334
Current slack : -2.082 ns, density : 0.6334
Current slack : -2.075 ns, density : 0.6336
Current slack : -2.075 ns, density : 0.6336
Current slack : -2.075 ns, density : 0.6337
Current slack : -2.075 ns, density : 0.6350
Current slack : -2.075 ns, density : 0.6351
Current slack : -2.075 ns, density : 0.6349
Current slack : -2.064 ns, density : 0.6349
Current slack : -2.064 ns, density : 0.6348
Current slack : -2.064 ns, density : 0.6339
Current slack : -2.064 ns, density : 0.6339
Current slack : -2.064 ns, density : 0.6339
*** Starting refinePlace (0:00:38.7 mem=366.1M) ***
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.007692, incremental np is triggered.
RPlace postIncrNP: Density = 1.007692 -> 0.921538.
*** cpu time = 0:00:01.0.
*** maximum move = 13.7um ***
*** Finished refinePlace (0:00:41.8 mem=366.7M) ***
*** Done re-routing un-routed nets (366.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:41.9 mem=366.7M) ***
*** Finished delays update (0:00:43.7 mem=366.7M) ***
Current slack : -2.039 ns, density : 0.6367
Current slack : -2.039 ns, density : 0.6367
Current slack : -2.039 ns, density : 0.6367
Current slack : -2.033 ns, density : 0.6367
Current slack : -2.034 ns, density : 0.6370
Current slack : -2.034 ns, density : 0.6369
Current slack : -2.024 ns, density : 0.6369
Current slack : -2.023 ns, density : 0.6368
Current slack : -2.023 ns, density : 0.6358
Current slack : -2.023 ns, density : 0.6358
Current slack : -2.020 ns, density : 0.6385
Current slack : -2.020 ns, density : 0.6385
Current slack : -2.020 ns, density : 0.6385
Current slack : -2.020 ns, density : 0.6385
Current slack : -2.012 ns, density : 0.6384
Current slack : -2.012 ns, density : 0.6384
Current slack : -2.006 ns, density : 0.6383
Current slack : -2.006 ns, density : 0.6383
Current slack : -2.006 ns, density : 0.6384
Current slack : -1.998 ns, density : 0.6385
Current slack : -1.998 ns, density : 0.6385
Current slack : -1.998 ns, density : 0.6385
Current slack : -1.998 ns, density : 0.6386
Current slack : -1.998 ns, density : 0.6386
Current slack : -1.998 ns, density : 0.6386
Current slack : -1.982 ns, density : 0.6385
Current slack : -1.982 ns, density : 0.6385
Current slack : -1.982 ns, density : 0.6385
Current slack : -1.982 ns, density : 0.6385
Current slack : -1.982 ns, density : 0.6385
Current slack : -1.982 ns, density : 0.6386
Current slack : -1.982 ns, density : 0.6386
Current slack : -1.982 ns, density : 0.6386
Current slack : -1.982 ns, density : 0.6386
Current slack : -2.038 ns, density : 0.6386
Current slack : -2.038 ns, density : 0.6385
Current slack : -2.038 ns, density : 0.6385
Current slack : -2.038 ns, density : 0.6385
Current slack : -2.038 ns, density : 0.6386
Current slack : -2.038 ns, density : 0.6386
Current slack : -2.038 ns, density : 0.6386
Current slack : -2.038 ns, density : 0.6388
Current slack : -2.024 ns, density : 0.6387
Current slack : -2.023 ns, density : 0.6387
Current slack : -2.023 ns, density : 0.6387
Current slack : -2.023 ns, density : 0.6383
Current slack : -2.023 ns, density : 0.6383
Current slack : -2.023 ns, density : 0.6392
Current slack : -2.023 ns, density : 0.6392
Current slack : -2.023 ns, density : 0.6392
Current slack : -2.023 ns, density : 0.6392
Current slack : -2.023 ns, density : 0.6392
Current slack : -2.023 ns, density : 0.6392
Current slack : -2.023 ns, density : 0.6392
Current slack : -2.023 ns, density : 0.6392
Current slack : -2.023 ns, density : 0.6392
Current slack : -1.994 ns, density : 0.6391
Current slack : -1.974 ns, density : 0.6392
Current slack : -1.972 ns, density : 0.6392
Current slack : -1.963 ns, density : 0.6392
Current slack : -1.963 ns, density : 0.6392
Current slack : -1.963 ns, density : 0.6392
Current slack : -1.958 ns, density : 0.6391
Current slack : -1.958 ns, density : 0.6391
Current slack : -1.958 ns, density : 0.6391
Current slack : -1.958 ns, density : 0.6391
Current slack : -1.957 ns, density : 0.6391
Current slack : -1.957 ns, density : 0.6391
Current slack : -1.957 ns, density : 0.6391
*** Starting refinePlace (0:01:13 mem=368.1M) ***
*** maximum move = 3.6um ***
*** Finished refinePlace (0:01:15 mem=368.1M) ***
*** Done re-routing un-routed nets (368.1M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:15 mem=368.1M) ***
*** Finished delays update (0:01:17 mem=368.1M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 27 assigned nets
*** Done optCritPath (0:01:18 368.07M) ***

------------------------------------------------------------
     Summary (cpu=1.30min real=1.32min mem=366.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.007  |
|           TNS (ns):| -1909.2 |
|    Violating Paths:|  3552   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5447 (5447)    |   -0.028   |   5449 (5449)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.026%
------------------------------------------------------------
**optDesign ... cpu = 0:01:56, real = 0:01:57, mem = 366.1M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.762
*** Check timing (0:00:00.4)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1754 no-driver nets excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6403
Max route overflow : 0.0000
Current slack : -1.762 ns, density : 0.6403
Current slack : -1.762 ns, density : 0.6403
Current slack : -1.762 ns, density : 0.6403
Current slack : -1.762 ns, density : 0.6401
Current slack : -1.750 ns, density : 0.6401
Current slack : -1.750 ns, density : 0.6401
Current slack : -1.750 ns, density : 0.6401
Current slack : -1.649 ns, density : 0.6401
Current slack : -1.649 ns, density : 0.6401
Current slack : -1.608 ns, density : 0.6402
Current slack : -1.608 ns, density : 0.6402
Current slack : -1.608 ns, density : 0.6402
Current slack : -1.608 ns, density : 0.6402
Current slack : -1.608 ns, density : 0.6406
Current slack : -1.607 ns, density : 0.6414
Current slack : -1.607 ns, density : 0.6414
Current slack : -1.606 ns, density : 0.6415
Current slack : -1.606 ns, density : 0.6410
Current slack : -1.606 ns, density : 0.6410
Current slack : -1.606 ns, density : 0.6406
Current slack : -1.609 ns, density : 0.6285
Current slack : -1.609 ns, density : 0.6287
Current slack : -1.684 ns, density : 0.6484
Current slack : -1.684 ns, density : 0.6484
Current slack : -1.684 ns, density : 0.6484
Current slack : -1.606 ns, density : 0.6485
Current slack : -1.606 ns, density : 0.6485
Current slack : -1.611 ns, density : 0.6484
Current slack : -1.611 ns, density : 0.6484
Current slack : -1.584 ns, density : 0.6485
Current slack : -1.578 ns, density : 0.6488
Current slack : -1.606 ns, density : 0.6488
Current slack : -1.606 ns, density : 0.6488
Current slack : -1.596 ns, density : 0.6488
Current slack : -1.588 ns, density : 0.6488
Current slack : -1.588 ns, density : 0.6488
Current slack : -1.588 ns, density : 0.6488
Current slack : -1.588 ns, density : 0.6488
*** Starting refinePlace (0:00:30.2 mem=374.8M) ***
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.046154, incremental np is triggered.
RPlace postIncrNP: Density = 1.046154 -> 0.958462.
*** cpu time = 0:00:03.0.
*** maximum move = 69.9um ***
*** Finished refinePlace (0:00:36.0 mem=376.9M) ***
*** Done re-routing un-routed nets (376.9M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:36.2 mem=376.9M) ***
*** Finished delays update (0:00:38.0 mem=376.8M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 27 assigned nets
Current slack : -1.746 ns, density : 0.6601
Current slack : -1.746 ns, density : 0.6601
Current slack : -1.746 ns, density : 0.6601
Current slack : -1.735 ns, density : 0.6601
Current slack : -1.735 ns, density : 0.6601
Current slack : -1.735 ns, density : 0.6600
Current slack : -1.735 ns, density : 0.6600
Current slack : -1.724 ns, density : 0.6601
Current slack : -1.724 ns, density : 0.6601
Current slack : -1.724 ns, density : 0.6602
Current slack : -1.703 ns, density : 0.6602
Current slack : -1.703 ns, density : 0.6603
Current slack : -1.703 ns, density : 0.6603
Current slack : -1.703 ns, density : 0.6603
Current slack : -1.703 ns, density : 0.6603
Current slack : -1.703 ns, density : 0.6603
Current slack : -1.703 ns, density : 0.6601
Current slack : -1.703 ns, density : 0.6601
Current slack : -1.703 ns, density : 0.6603
Current slack : -1.703 ns, density : 0.6602
Current slack : -1.685 ns, density : 0.6604
Current slack : -1.669 ns, density : 0.6617
Current slack : -1.669 ns, density : 0.6619
Current slack : -1.669 ns, density : 0.6615
Current slack : -1.669 ns, density : 0.6615
Current slack : -1.669 ns, density : 0.6607
Current slack : -1.692 ns, density : 0.6579
Current slack : -1.692 ns, density : 0.6579
Current slack : -1.692 ns, density : 0.6579
Current slack : -1.692 ns, density : 0.6579
Current slack : -1.692 ns, density : 0.6579
Current slack : -1.692 ns, density : 0.6579
Current slack : -1.692 ns, density : 0.6578
Current slack : -1.651 ns, density : 0.6578
Current slack : -1.651 ns, density : 0.6577
Current slack : -1.651 ns, density : 0.6574
Current slack : -1.651 ns, density : 0.6575
Current slack : -1.660 ns, density : 0.6627
Current slack : -1.660 ns, density : 0.6627
Current slack : -1.664 ns, density : 0.6627
Current slack : -1.664 ns, density : 0.6627
Current slack : -1.648 ns, density : 0.6626
Current slack : -1.648 ns, density : 0.6626
Current slack : -1.648 ns, density : 0.6626
Current slack : -1.648 ns, density : 0.6626
Current slack : -1.648 ns, density : 0.6626
*** Starting refinePlace (0:01:26 mem=380.9M) ***
*** maximum move = 4.4um ***
*** Finished refinePlace (0:01:28 mem=380.9M) ***
*** Done re-routing un-routed nets (380.9M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:28 mem=380.9M) ***
*** Finished delays update (0:01:30 mem=380.9M) ***
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.639 ns, density : 0.6644
Current slack : -1.639 ns, density : 0.6644
Current slack : -1.639 ns, density : 0.6645
Current slack : -1.623 ns, density : 0.6645
Current slack : -1.623 ns, density : 0.6645
Current slack : -1.623 ns, density : 0.6649
Current slack : -1.623 ns, density : 0.6649
Current slack : -1.607 ns, density : 0.6646
Current slack : -1.593 ns, density : 0.6646
Current slack : -1.593 ns, density : 0.6638
Current slack : -1.593 ns, density : 0.6623
Current slack : -1.593 ns, density : 0.6623
Current slack : -1.593 ns, density : 0.6623
Current slack : -1.593 ns, density : 0.6623
Current slack : -1.593 ns, density : 0.6623
Current slack : -1.593 ns, density : 0.6624
Current slack : -1.591 ns, density : 0.6623
Current slack : -1.591 ns, density : 0.6623
Current slack : -1.591 ns, density : 0.6622
Current slack : -1.591 ns, density : 0.6620
Current slack : -1.591 ns, density : 0.6621
Current slack : -1.591 ns, density : 0.6659
Current slack : -1.591 ns, density : 0.6659
Current slack : -1.589 ns, density : 0.6659
Current slack : -1.589 ns, density : 0.6659
Current slack : -1.589 ns, density : 0.6659
Current slack : -1.589 ns, density : 0.6659
Current slack : -1.589 ns, density : 0.6659
Current slack : -1.589 ns, density : 0.6659
Current slack : -1.589 ns, density : 0.6659
Current slack : -1.587 ns, density : 0.6660
Current slack : -1.587 ns, density : 0.6660
Current slack : -1.587 ns, density : 0.6660
Current slack : -1.587 ns, density : 0.6660
Current slack : -1.587 ns, density : 0.6660
Current slack : -1.587 ns, density : 0.6660
Current slack : -1.575 ns, density : 0.6660
Current slack : -1.575 ns, density : 0.6659
Current slack : -1.575 ns, density : 0.6658
Current slack : -1.575 ns, density : 0.6658
Current slack : -1.575 ns, density : 0.6660
Current slack : -1.575 ns, density : 0.6659
Current slack : -1.575 ns, density : 0.6659
Current slack : -1.575 ns, density : 0.6660
Current slack : -1.575 ns, density : 0.6661
Current slack : -1.575 ns, density : 0.6659
Current slack : -1.575 ns, density : 0.6659
Current slack : -1.575 ns, density : 0.6652
Current slack : -1.575 ns, density : 0.6642
*** Starting refinePlace (0:02:50 mem=394.3M) ***
*** maximum move = 5.1um ***
*** Finished refinePlace (0:02:53 mem=394.3M) ***
*** Done re-routing un-routed nets (394.3M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:02:53 mem=394.3M) ***
*** Finished delays update (0:02:55 mem=394.1M) ***
Current slack : -1.575 ns, density : 0.6653
Current slack : -1.575 ns, density : 0.6654
Current slack : -1.575 ns, density : 0.6654
Current slack : -1.575 ns, density : 0.6654
Current slack : -1.575 ns, density : 0.6654
Current slack : -1.575 ns, density : 0.6653
Current slack : -1.575 ns, density : 0.6653
Current slack : -1.575 ns, density : 0.6653
Current slack : -1.575 ns, density : 0.6650
Current slack : -1.670 ns, density : 0.6650
Current slack : -1.670 ns, density : 0.6669
Current slack : -1.670 ns, density : 0.6669
Current slack : -1.670 ns, density : 0.6669
Current slack : -1.670 ns, density : 0.6669
Current slack : -1.664 ns, density : 0.6669
Current slack : -1.664 ns, density : 0.6669
Current slack : -1.664 ns, density : 0.6669
Current slack : -1.664 ns, density : 0.6669
Current slack : -1.664 ns, density : 0.6669
Current slack : -1.621 ns, density : 0.6670
Current slack : -1.610 ns, density : 0.6670
Current slack : -1.610 ns, density : 0.6670
Current slack : -1.610 ns, density : 0.6670
Current slack : -1.610 ns, density : 0.6670
Current slack : -1.610 ns, density : 0.6669
Current slack : -1.610 ns, density : 0.6669
Current slack : -1.610 ns, density : 0.6669
Current slack : -1.610 ns, density : 0.6669
Current slack : -1.610 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
Current slack : -1.595 ns, density : 0.6669
*** Starting refinePlace (0:03:15 mem=396.2M) ***
*** maximum move = 3.6um ***
*** Finished refinePlace (0:03:18 mem=396.2M) ***
*** Starting trialRoute (mem=396.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (932975 925020)
coreBox:    (40280 40280) (892975 885020)
Number of multi-gpin terms=491, multi-gpins=1344, moved blk term=0/0

Phase 1a route (0:00:00.2 401.6M):
Est net length = 7.941e+05um = 4.000e+05H + 3.940e+05V
Usage: (20.5%H 21.0%V) = (4.389e+05um 6.265e+05um) = (454593 254560)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 402.6M):
Usage: (20.5%H 21.0%V) = (4.382e+05um 6.265e+05um) = (453783 254560)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 402.6M):
Usage: (20.5%H 21.0%V) = (4.377e+05um 6.265e+05um) = (453297 254534)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 402.6M):
Usage: (20.5%H 21.0%V) = (4.377e+05um 6.265e+05um) = (453297 254534)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 403.1M):
Usage: (20.5%H 21.0%V) = (4.377e+05um 6.265e+05um) = (453297 254534)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (20.5%H 21.0%V) = (4.377e+05um 6.265e+05um) = (453297 254534)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.00%
  2:	0	 0.00%	8	 0.01%
  3:	0	 0.00%	399	 0.44%
  4:	1	 0.00%	1229	 1.36%
  5:	10	 0.01%	1733	 1.92%
  6:	25	 0.03%	3559	 3.94%
  7:	34	 0.04%	6085	 6.74%
  8:	91	 0.10%	9131	10.11%
  9:	191	 0.21%	11578	12.82%
 10:	287	 0.32%	13371	14.80%
 11:	578	 0.64%	12191	13.50%
 12:	1799	 1.99%	11822	13.09%
 13:	4458	 4.94%	8456	 9.36%
 14:	2813	 3.11%	4572	 5.06%
 15:	3242	 3.59%	2782	 3.08%
 16:	3851	 4.26%	1533	 1.70%
 17:	6103	 6.76%	78	 0.09%
 18:	9247	10.24%	0	 0.00%
 19:	9284	10.28%	9	 0.01%
 20:	48310	53.49%	1787	 1.98%

Global route (cpu=0.7s real=1.0s 402.1M)
Phase 1l route (0:00:01.1 399.7M):


*** After '-updateRemainTrks' operation: 

Usage: (20.8%H 21.6%V) = (4.455e+05um 6.452e+05um) = (461130 262149)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  1:	0	 0.00%	6	 0.01%
  2:	0	 0.00%	40	 0.04%
  3:	0	 0.00%	546	 0.60%
  4:	6	 0.01%	1449	 1.60%
  5:	10	 0.01%	2094	 2.32%
  6:	33	 0.04%	3940	 4.36%
  7:	46	 0.05%	6210	 6.88%
  8:	105	 0.12%	9021	 9.99%
  9:	216	 0.24%	11342	12.56%
 10:	333	 0.37%	13085	14.49%
 11:	621	 0.69%	11952	13.23%
 12:	1856	 2.05%	11659	12.91%
 13:	4573	 5.06%	8304	 9.19%
 14:	2932	 3.25%	4521	 5.01%
 15:	3337	 3.69%	2756	 3.05%
 16:	3993	 4.42%	1525	 1.69%
 17:	6192	 6.86%	77	 0.09%
 18:	9281	10.28%	0	 0.00%
 19:	9387	10.39%	9	 0.01%
 20:	47403	52.48%	1787	 1.98%



*** Completed Phase 1 route (0:00:02.0 397.9M) ***


Total length: 8.286e+05um, number of vias: 216296
M1(H) length: 6.778e+03um, number of vias: 101951
M2(V) length: 2.552e+05um, number of vias: 96753
M3(H) length: 3.519e+05um, number of vias: 13600
M4(V) length: 1.347e+05um, number of vias: 2435
M5(H) length: 4.679e+04um, number of vias: 1313
M6(V) length: 3.314e+04um, number of vias: 119
M7(H) length: 7.870e+01um, number of vias: 64
M8(V) length: 6.622e+01um, number of vias: 43
M9(H) length: 6.492e+00um, number of vias: 18
M10(V) length: 1.287e+01um
*** Completed Phase 2 route (0:00:01.2 400.9M) ***

*** Finished all Phases (cpu=0:00:03.4 mem=400.9M) ***
Peak Memory Usage was 406.1M 
*** Finished trialRoute (cpu=0:00:03.7 mem=400.9M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:03:21 mem=400.9M) ***
*** Finished delays update (0:03:23 mem=400.8M) ***
post refinePlace cleanup
post refinePlace cleanup
*** Done optCritPath (0:03:25 401.27M) ***

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=3.41min real=3.45min mem=399.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.643  |
|           TNS (ns):|-885.152 |
|    Violating Paths:|  2668   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5535 (5535)    |   -0.026   |   5537 (5537)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.713%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:05:22, real = 0:05:25, mem = 399.3M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:22, real = 0:05:25, mem = 398.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.104  | -1.643  | -2.104  | -0.302  | -0.517  |   N/A   |
|           TNS (ns):| -2142.5 |-885.152 | -2016.9 | -10.679 | -75.994 |   N/A   |
|    Violating Paths:|  3626   |  2668   |  3087   |   60    |   256   |   N/A   |
|          All Paths:|  7370   |  3566   |  6377   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5535 (5535)    |   -0.026   |   5537 (5537)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.713%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:05:24, real = 0:05:27, mem = 400.6M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=405.9M) ***
*** End createClockTreeSpec (cpu=0:00:00.2, real=0:00:00.0, mem=405.9M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=406.0M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 406.633M)

Start to trace clock trees ...
*** Begin Tracer (mem=406.6M) ***
Tracing Clock clks.clk ...
*** End Tracer (mem=406.6M) ***
***** Allocate Obstruction Memory  Finished (MEM: 406.633M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [120(ps) 120(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          11.4(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          11.4(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          11.562750(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [120(ps) 120(ps)]



****** Clock Tree (clks.clk) Structure
Max. Skew           : 60(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 3566
Nr.          Rising  Sync Pins  : 3566
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clks.clk)
Output_Net: (clks.clk)   
**** CK_START: TopDown Tree Construction for clks.clk (3566-leaf) (mem=406.6M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Phase 1 (2) Starts......
Phase 2 Starts......
Total 3 topdown clustering. 
Trig. Edge Skew=49[309,358*] N3566 B89 G1 A156(155.8) L[7,7] C3/1 score=55976 cpu=0:00:27.0 mem=407M 

**** CK_END: TopDown Tree Construction for clks.clk (cpu=0:00:27.1, real=0:00:28.0, mem=406.6M)



**** CK_START: Update Database (mem=406.6M)
89 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=406.6M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.8, Real Time = 0:00:02.0
move report: preRPlace moves 421 insts, mean move: 0.64 um, max move: 2.85 um
	max move on inst (FECTS_clks_clk___L6_I43): (372.02, 52.25) --> (372.40, 54.72)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 421 insts, mean move: 0.64 um, max move: 2.85 um
	max move on inst (FECTS_clks_clk___L6_I43): (372.02, 52.25) --> (372.40, 54.72)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.85 um
  inst (FECTS_clks_clk___L6_I43) with max move: (372.02, 52.25) -> (372.4, 54.72)
  mean    (X+Y) =         0.64 um
Total instances moved : 421
*** cpu=0:00:01.9   mem=404.9M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:02.0  MEM: 404.879M)

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/data64_d_reg[33]/CLK 357.7(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt2/crcin24_d_reg[7]/CLK 310.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 310.2~357.7(ps)        0~10(ps)            
Fall Phase Delay               : 329.6~383.5(ps)        0~10(ps)            
Trig. Edge Skew                : 47.5(ps)               60(ps)              
Rise Skew                      : 47.5(ps)               
Fall Skew                      : 53.9(ps)               
Max. Rise Buffer Tran.         : 94.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 63.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 125.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 87.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 21.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 27.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 94.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 67.4(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.1)



globalDetailRoute

#Start globalDetailRoute on Fri Dec  2 17:19:48 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 404.00 (Mb)
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Dec  2 17:19:49 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Dec  2 17:19:50 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       45582      72.38%
#  Metal 2        V       45582       1.19%
#  Metal 3        H       45582       0.00%
#  Metal 4        V       45582       1.19%
#  Metal 5        H       45582       3.19%
#  Metal 6        V       45582       2.72%
#  Metal 7        H       45582       0.00%
#  Metal 8        V       45582       0.00%
#  Metal 9        H       45582       0.03%
#  Metal 10       V       45582       0.04%
#  ------------------------------------------
#  Total                 455820       8.07%
#
#  90 nets (0.23%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 413.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 413.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 413.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 413.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 24588 um.
#Total half perimeter of net bounding box = 10840 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 54 um.
#Total wire length on LAYER metal3 = 13222 um.
#Total wire length on LAYER metal4 = 11312 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 10590
#Up-Via Summary (total 10590):
#           
#-----------------------
#  Metal 1         3346
#  Metal 2         3674
#  Metal 3         3570
#-----------------------
#                 10590 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 413.00 (Mb)
#Peak memory = 446.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 1.7% of the total area was rechecked for DRC, and 75.8% required routing.
#    number of violations = 0
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 418.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 25265 um.
#Total half perimeter of net bounding box = 10840 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 1253 um.
#Total wire length on LAYER metal3 = 12053 um.
#Total wire length on LAYER metal4 = 11960 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 11719
#Up-Via Summary (total 11719):
#           
#-----------------------
#  Metal 1         3816
#  Metal 2         3758
#  Metal 3         4145
#-----------------------
#                 11719 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 0.00 (Mb)
#Total memory = 413.00 (Mb)
#Peak memory = 446.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 9.00 (Mb)
#Total memory = 413.00 (Mb)
#Peak memory = 446.00 (Mb)
#Number of warnings = 29
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec  2 17:20:03 2016
#
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin48_d_reg[14]/CLK 360.5(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin24_d_reg[9]/CLK 314.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 314.9~360.5(ps)        0~10(ps)            
Fall Phase Delay               : 336.2~385.3(ps)        0~10(ps)            
Trig. Edge Skew                : 45.6(ps)               60(ps)              
Rise Skew                      : 45.6(ps)               
Fall Skew                      : 49.1(ps)               
Max. Rise Buffer Tran.         : 96.1(ps)               200(ps)             
Max. Fall Buffer Tran.         : 65.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 127.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 88.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 21.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 27.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 97.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 70.4(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.1)


Optimizing clock tree 'clks.clk' ...

Calculating clk-route-only downstream delay for clock tree 'clks.clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=413.0M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=413.0M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin48_d_reg[14]/CLK 360.5(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin24_d_reg[9]/CLK 314.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 314.9~360.5(ps)        0~10(ps)            
Fall Phase Delay               : 336.2~385.3(ps)        0~10(ps)            
Trig. Edge Skew                : 45.6(ps)               60(ps)              
Rise Skew                      : 45.6(ps)               
Fall Skew                      : 49.1(ps)               
Max. Rise Buffer Tran.         : 96.1(ps)               200(ps)             
Max. Fall Buffer Tran.         : 65.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 127.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 88.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 21.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 27.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 97.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 70.4(ps)               0(ps)               


Clock clks.clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.1)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:44.9, real=0:00:47.0, mem=412.6M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=412.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (932975 925020)
coreBox:    (40280 40280) (892975 885020)
There are 90 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 412.6M):
Number of multi-gpin terms=491, multi-gpins=1343, moved blk term=0/0

Phase 1a route (0:00:00.1 412.6M):
Est net length = 7.760e+05um = 3.906e+05H + 3.854e+05V
Usage: (22.2%H 23.6%V) = (4.729e+05um 7.037e+05um) = (490280 285831)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 10 = 0 (0.00% H) + 10 (0.01% V)

Phase 1b route (0:00:00.1 412.6M):
Usage: (22.1%H 23.6%V) = (4.721e+05um 7.037e+05um) = (489393 285830)
Overflow: 9 = 0 (0.00% H) + 9 (0.01% V)

Phase 1c route (0:00:00.1 412.6M):
Usage: (22.1%H 23.6%V) = (4.718e+05um 7.038e+05um) = (489092 285850)
Overflow: 9 = 0 (0.00% H) + 9 (0.01% V)

Phase 1d route (0:00:00.1 412.6M):
Usage: (22.1%H 23.6%V) = (4.718e+05um 7.038e+05um) = (489092 285850)
Overflow: 9 = 0 (0.00% H) + 9 (0.01% V)

Phase 1e route (0:00:00.1 412.6M):
Usage: (22.1%H 23.6%V) = (4.718e+05um 7.038e+05um) = (489100 285853)
Overflow: 8 = 0 (0.00% H) + 8 (0.01% V)

Phase 1f route (0:00:00.1 412.6M):
Usage: (22.1%H 23.6%V) = (4.718e+05um 7.038e+05um) = (489100 285853)
Overflow: 8 = 0 (0.00% H) + 8 (0.01% V)

Usage: (22.1%H 23.6%V) = (4.718e+05um 7.038e+05um) = (489100 285853)
Overflow: 8 = 0 (0.00% H) + 8 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	20	 0.02%
  1:	0	 0.00%	48	 0.05%
  2:	0	 0.00%	114	 0.13%
  3:	1	 0.00%	648	 0.72%
  4:	5	 0.01%	2072	 2.29%
  5:	18	 0.02%	2600	 2.88%
  6:	24	 0.03%	4752	 5.26%
  7:	77	 0.09%	7160	 7.93%
  8:	127	 0.14%	9575	10.60%
  9:	268	 0.30%	11371	12.59%
 10:	404	 0.45%	12408	13.74%
 11:	738	 0.82%	11199	12.40%
 12:	2067	 2.29%	10851	12.01%
 13:	4872	 5.39%	7671	 8.49%
 14:	3339	 3.70%	4083	 4.52%
 15:	3739	 4.14%	2467	 2.73%
 16:	4593	 5.09%	1409	 1.56%
 17:	6823	 7.55%	75	 0.08%
 18:	9913	10.97%	0	 0.00%
 19:	9716	10.76%	9	 0.01%
 20:	43600	48.27%	1787	 1.98%

Global route (cpu=0.6s real=1.0s 412.6M)
Phase 1l route (0:00:00.9 412.6M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (22.4%H 24.2%V) = (4.790e+05um 7.210e+05um) = (496414 292864)
Overflow: 8 = 0 (0.00% H) + 8 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	24	 0.03%
  1:	0	 0.00%	64	 0.07%
  2:	1	 0.00%	161	 0.18%
  3:	2	 0.00%	842	 0.93%
  4:	5	 0.01%	2268	 2.51%
  5:	24	 0.03%	2897	 3.21%
  6:	34	 0.04%	5060	 5.60%
  7:	92	 0.10%	7196	 7.97%
  8:	144	 0.16%	9538	10.56%
  9:	303	 0.34%	11060	12.24%
 10:	435	 0.48%	12205	13.51%
 11:	802	 0.89%	10972	12.15%
 12:	2149	 2.38%	10728	11.88%
 13:	4960	 5.49%	7548	 8.36%
 14:	3441	 3.81%	4037	 4.47%
 15:	3848	 4.26%	2448	 2.71%
 16:	4710	 5.21%	1401	 1.55%
 17:	6900	 7.64%	74	 0.08%
 18:	9921	10.98%	0	 0.00%
 19:	9716	10.76%	9	 0.01%
 20:	42837	47.43%	1787	 1.98%



*** Completed Phase 1 route (0:00:01.6 412.6M) ***


Total length: 8.368e+05um, number of vias: 219538
M1(H) length: 6.473e+03um, number of vias: 102561
M2(V) length: 2.572e+05um, number of vias: 96539
M3(H) length: 3.572e+05um, number of vias: 16609
M4(V) length: 1.417e+05um, number of vias: 2356
M5(H) length: 4.423e+04um, number of vias: 1219
M6(V) length: 2.974e+04um, number of vias: 125
M7(H) length: 1.355e+02um, number of vias: 68
M8(V) length: 1.033e+02um, number of vias: 43
M9(H) length: 6.492e+00um, number of vias: 18
M10(V) length: 1.287e+01um
*** Completed Phase 2 route (0:00:01.1 412.6M) ***

*** Finished all Phases (cpu=0:00:02.8 mem=412.6M) ***
Peak Memory Usage was 416.6M 
*** Finished trialRoute (cpu=0:00:02.9 mem=412.6M) ***

<CMD> extractRC
Extraction called for design 'eth_core' of instances=36366 and nets=38821 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 412.629M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...
..........|..........|..........|.....
Total number of adjacent register pair is 355859.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin48_d_reg[14]/CLK 340.1(ps)
Min trig. edge delay at sink(R): tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][4]/CLK 270(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 270~340.1(ps)          0~10(ps)            
Fall Phase Delay               : 279.1~342.7(ps)        0~10(ps)            
Trig. Edge Skew                : 70.1(ps)               60(ps)              
Rise Skew                      : 70.1(ps)               
Fall Skew                      : 63.6(ps)               
Max. Rise Buffer Tran.         : 119.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 97.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 162.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 133.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 19.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 25.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 124.9(ps)              0(ps)               
Min. Fall Sink Tran.           : 100.2(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 355859                 

Max. Local Skew                : 53.7(ps)               
  tx_core/axi_slave/burst_addr_d_reg[14]/CLK(R)->
  tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][4]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:01.1)


*** End reportClockTree (cpu=0:00:01.1, real=0:00:01.0, mem=435.5M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin48_d_reg[14]/CLK 340.1(ps)
Min trig. edge delay at sink(R): tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][4]/CLK 270(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 270~340.1(ps)          0~10(ps)            
Fall Phase Delay               : 279.1~342.7(ps)        0~10(ps)            
Trig. Edge Skew                : 70.1(ps)               60(ps)              
Rise Skew                      : 70.1(ps)               
Fall Skew                      : 63.6(ps)               
Max. Rise Buffer Tran.         : 119.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 97.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 162.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 133.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 19.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 25.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 124.9(ps)              0(ps)               
Min. Fall Sink Tran.           : 100.2(ps)              0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=420.0M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 420.0M, InitMEM = 420.0M)
Number of Loop : 0
Start delay calculation (mem=420.000M)...
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=419.848M 8)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 419.8M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 419.8M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=419.8M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=419.8M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.712  |
|           TNS (ns):| -1601.3 |
|    Violating Paths:|  3325   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5535 (5535)    |   -0.026   |   5537 (5537)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.891%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 419.8M **
*** Starting optimizing excluded clock nets MEM= 419.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 419.8M) ***
*** Starting optimizing excluded clock nets MEM= 419.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 419.8M) ***
************ Recovering area ***************
Info: 90 nets with fixed/cover wires excluded.
Info: 90 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 66.891% **

*** starting 1-st reclaim pass: 32798 instances 
*** starting 2-nd reclaim pass: 32349 instances 
*** starting 3-rd reclaim pass: 10780 instances 
*** starting 4-th reclaim pass: 2043 instances 
*** starting 5-th reclaim pass: 59 instances 


** Area Reclaim Summary: Buffer Deletion = 345 Declone = 104 Downsize = 3351 **
** Density Change = 0.250% **
** Density after area reclaim = 66.641% **
*** Finished Area Reclaim (0:00:07.6) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 66.641%
Design contains fractional 20 cells.
density after resizing = 66.641%
Design contains fractional 20 cells.
default core: bins with density >  0.75 =   21 % ( 68 / 324 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:02.0, Real Time = 0:00:02.0
move report: preRPlace moves 1253 insts, mean move: 0.48 um, max move: 3.23 um
	max move on inst (tx_core/axi_master/U403): (159.22, 126.35) --> (159.98, 128.82)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1253 insts, mean move: 0.48 um, max move: 3.23 um
	max move on inst (tx_core/axi_master/U403): (159.22, 126.35) --> (159.98, 128.82)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.23 um
  inst (tx_core/axi_master/U403) with max move: (159.22, 126.35) -> (159.98, 128.82)
  mean    (X+Y) =         0.48 um
Total instances moved : 1253
*** cpu=0:00:02.1   mem=419.8M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=419.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (932975 925020)
coreBox:    (40280 40280) (892975 885020)
There are 90 prerouted nets with extraSpace.
Number of multi-gpin terms=498, multi-gpins=1362, moved blk term=0/0

Phase 1a route (0:00:00.1 422.3M):
Est net length = 7.734e+05um = 3.895e+05H + 3.838e+05V
Usage: (22.1%H 23.5%V) = (4.716e+05um 7.001e+05um) = (488905 284349)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 12 = 0 (0.00% H) + 12 (0.01% V)

Phase 1b route (0:00:00.1 422.3M):
Usage: (22.1%H 23.5%V) = (4.708e+05um 7.001e+05um) = (488018 284348)
Overflow: 11 = 0 (0.00% H) + 11 (0.01% V)

Phase 1c route (0:00:00.1 422.3M):
Usage: (22.0%H 23.5%V) = (4.705e+05um 7.001e+05um) = (487719 284376)
Overflow: 11 = 0 (0.00% H) + 11 (0.01% V)

Phase 1d route (0:00:00.1 422.3M):
Usage: (22.0%H 23.5%V) = (4.705e+05um 7.001e+05um) = (487719 284376)
Overflow: 11 = 0 (0.00% H) + 11 (0.01% V)

Phase 1e route (0:00:00.1 422.3M):
Usage: (22.0%H 23.5%V) = (4.705e+05um 7.001e+05um) = (487727 284379)
Overflow: 10 = 0 (0.00% H) + 10 (0.01% V)

Phase 1f route (0:00:00.1 422.3M):
Usage: (22.0%H 23.5%V) = (4.705e+05um 7.001e+05um) = (487731 284380)
Overflow: 8 = 0 (0.00% H) + 8 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	16	 0.02%
  1:	0	 0.00%	50	 0.06%
  2:	0	 0.00%	127	 0.14%
  3:	1	 0.00%	655	 0.73%
  4:	5	 0.01%	2026	 2.24%
  5:	10	 0.01%	2589	 2.87%
  6:	14	 0.02%	4751	 5.26%
  7:	55	 0.06%	7022	 7.77%
  8:	121	 0.13%	9526	10.55%
  9:	242	 0.27%	11328	12.54%
 10:	444	 0.49%	12401	13.73%
 11:	728	 0.81%	11280	12.49%
 12:	2059	 2.28%	10910	12.08%
 13:	4885	 5.41%	7743	 8.57%
 14:	3206	 3.55%	4121	 4.56%
 15:	3842	 4.25%	2486	 2.75%
 16:	4517	 5.00%	1413	 1.56%
 17:	6840	 7.57%	79	 0.09%
 18:	9910	10.97%	0	 0.00%
 19:	9616	10.65%	9	 0.01%
 20:	43829	48.52%	1787	 1.98%


Global route (cpu=0.7s real=1.0s 422.3M)
Phase 1l route (0:00:01.0 419.8M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (22.4%H 24.0%V) = (4.776e+05um 7.173e+05um) = (494929 291359)
Overflow: 9 = 0 (0.00% H) + 9 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	0	 0.00%	22	 0.02%
  1:	0	 0.00%	68	 0.08%
  2:	0	 0.00%	179	 0.20%
  3:	1	 0.00%	840	 0.93%
  4:	6	 0.01%	2230	 2.47%
  5:	11	 0.01%	2839	 3.14%
  6:	24	 0.03%	5076	 5.62%
  7:	70	 0.08%	7087	 7.85%
  8:	139	 0.15%	9454	10.47%
  9:	273	 0.30%	11059	12.24%
 10:	493	 0.55%	12170	13.47%
 11:	783	 0.87%	11098	12.29%
 12:	2132	 2.36%	10735	11.88%
 13:	4977	 5.51%	7642	 8.46%
 14:	3327	 3.68%	4076	 4.51%
 15:	3933	 4.35%	2465	 2.73%
 16:	4594	 5.09%	1404	 1.55%
 17:	6916	 7.66%	78	 0.09%
 18:	9956	11.02%	0	 0.00%
 19:	9620	10.65%	9	 0.01%
 20:	43069	47.68%	1787	 1.98%



*** Completed Phase 1 route (0:00:01.9 419.8M) ***


Total length: 8.339e+05um, number of vias: 217794
M1(H) length: 6.450e+03um, number of vias: 101663
M2(V) length: 2.556e+05um, number of vias: 95865
M3(H) length: 3.573e+05um, number of vias: 16453
M4(V) length: 1.409e+05um, number of vias: 2320
M5(H) length: 4.305e+04um, number of vias: 1233
M6(V) length: 3.028e+04um, number of vias: 127
M7(H) length: 1.263e+02um, number of vias: 72
M8(V) length: 1.270e+02um, number of vias: 43
M9(H) length: 6.492e+00um, number of vias: 18
M10(V) length: 1.287e+01um
*** Completed Phase 2 route (0:00:01.2 419.8M) ***

*** Finished all Phases (cpu=0:00:03.2 mem=419.8M) ***
Peak Memory Usage was 426.3M 
*** Finished trialRoute (cpu=0:00:03.4 mem=419.8M) ***

Extraction called for design 'eth_core' of instances=35917 and nets=38372 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 412.582M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 417.8M, InitMEM = 417.8M)
Number of Loop : 0
Start delay calculation (mem=417.844M)...
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=417.844M 7)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 417.8M) ***

------------------------------------------------------------
     Summary (cpu=0.27min real=0.27min mem=417.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.665  |
|           TNS (ns):| -1474.1 |
|    Violating Paths:|  3243   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5535 (5535)    |   -0.029   |   5537 (5537)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.641%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 417.8M **
*info: Start fixing DRV (Mem = 417.84M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (417.8M)
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1758 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=417.8M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.666407
Start fixing design rules ... (0:00:00.3 417.8M)
Done fixing design rule (0:00:00.5 417.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.666407
*** Completed dpFixDRCViolation (0:00:00.6 417.8M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    5535
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5535
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (417.8M)
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1758 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=417.8M) ***
Start fixing design rules ... (0:00:00.3 417.8M)
Done fixing design rule (0:00:00.7 417.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.666407
*** Completed dpFixDRCViolation (0:00:00.7 417.8M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    5535
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5535
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 417.84M).

------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=417.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.665  |
|           TNS (ns):| -1474.1 |
|    Violating Paths:|  3243   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5535 (5535)    |   -0.029   |   5537 (5537)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.641%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 417.8M **
*** Starting optCritPath ***
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1758 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6664
Max route overflow : 0.0001
Current slack : -2.665 ns, density : 0.6664
Current slack : -2.665 ns, density : 0.6664
Current slack : -2.665 ns, density : 0.6664
Current slack : -2.650 ns, density : 0.6662
Current slack : -2.509 ns, density : 0.6662
Current slack : -2.509 ns, density : 0.6662
Current slack : -2.509 ns, density : 0.6662
Current slack : -2.509 ns, density : 0.6662
Current slack : -2.510 ns, density : 0.6661
Current slack : -2.510 ns, density : 0.6661
Current slack : -2.510 ns, density : 0.6661
Current slack : -2.510 ns, density : 0.6661
Current slack : -2.508 ns, density : 0.6661
Current slack : -2.508 ns, density : 0.6661
Current slack : -2.502 ns, density : 0.6661
Current slack : -2.502 ns, density : 0.6661
Current slack : -2.502 ns, density : 0.6662
Current slack : -2.489 ns, density : 0.6661
Current slack : -2.489 ns, density : 0.6661
Current slack : -2.489 ns, density : 0.6657
Current slack : -2.489 ns, density : 0.6565
Current slack : -2.489 ns, density : 0.6567
Current slack : -2.467 ns, density : 0.6606
Current slack : -2.467 ns, density : 0.6606
Current slack : -2.467 ns, density : 0.6606
Current slack : -2.467 ns, density : 0.6606
Current slack : -2.467 ns, density : 0.6606
Current slack : -2.467 ns, density : 0.6606
Current slack : -2.467 ns, density : 0.6606
Current slack : -2.467 ns, density : 0.6606
Current slack : -2.421 ns, density : 0.6606
Current slack : -2.421 ns, density : 0.6606
Current slack : -2.421 ns, density : 0.6606
Current slack : -2.421 ns, density : 0.6606
Current slack : -2.421 ns, density : 0.6606
Current slack : -2.421 ns, density : 0.6606
Current slack : -2.420 ns, density : 0.6606
Current slack : -2.420 ns, density : 0.6607
*** Starting refinePlace (0:00:14.7 mem=419.8M) ***
*** maximum move = 4.0um ***
*** Finished refinePlace (0:00:17.5 mem=419.8M) ***
*** Done re-routing un-routed nets (419.8M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:17.6 mem=419.8M) ***
*** Finished delays update (0:00:19.5 mem=419.8M) ***
Current slack : -2.420 ns, density : 0.6687
Current slack : -2.420 ns, density : 0.6688
Current slack : -2.420 ns, density : 0.6688
Current slack : -2.420 ns, density : 0.6688
Current slack : -2.420 ns, density : 0.6688
Current slack : -2.420 ns, density : 0.6688
Current slack : -2.420 ns, density : 0.6688
Current slack : -2.420 ns, density : 0.6688
Current slack : -2.420 ns, density : 0.6687
Current slack : -2.420 ns, density : 0.6687
Current slack : -2.420 ns, density : 0.6689
Current slack : -2.420 ns, density : 0.6689
Current slack : -2.420 ns, density : 0.6689
Current slack : -2.420 ns, density : 0.6690
Current slack : -2.420 ns, density : 0.6691
Current slack : -2.414 ns, density : 0.6690
Current slack : -2.402 ns, density : 0.6690
Current slack : -2.402 ns, density : 0.6685
Current slack : -2.402 ns, density : 0.6652
Current slack : -2.402 ns, density : 0.6652
Current slack : -2.402 ns, density : 0.6652
Current slack : -2.360 ns, density : 0.6653
Current slack : -2.346 ns, density : 0.6654
Current slack : -2.344 ns, density : 0.6654
Current slack : -2.344 ns, density : 0.6654
Current slack : -2.344 ns, density : 0.6655
Current slack : -2.339 ns, density : 0.6654
Current slack : -2.373 ns, density : 0.6654
Current slack : -2.373 ns, density : 0.6651
Current slack : -2.373 ns, density : 0.6638
Current slack : -2.373 ns, density : 0.6639
Current slack : -2.373 ns, density : 0.6669
Current slack : -2.373 ns, density : 0.6669
Current slack : -2.373 ns, density : 0.6669
Current slack : -2.373 ns, density : 0.6669
Current slack : -2.366 ns, density : 0.6669
Current slack : -2.366 ns, density : 0.6669
Current slack : -2.366 ns, density : 0.6668
Current slack : -2.366 ns, density : 0.6668
Current slack : -2.366 ns, density : 0.6668
Current slack : -2.351 ns, density : 0.6669
Current slack : -2.351 ns, density : 0.6669
Current slack : -2.351 ns, density : 0.6669
Current slack : -2.351 ns, density : 0.6669
Current slack : -2.351 ns, density : 0.6669
Current slack : -2.351 ns, density : 0.6669
Current slack : -2.351 ns, density : 0.6669
Current slack : -2.351 ns, density : 0.6669
Current slack : -2.351 ns, density : 0.6668
Current slack : -2.351 ns, density : 0.6668
Current slack : -2.351 ns, density : 0.6669
Current slack : -2.351 ns, density : 0.6669
Current slack : -2.351 ns, density : 0.6669
Current slack : -2.351 ns, density : 0.6670
Current slack : -2.351 ns, density : 0.6671
Current slack : -2.351 ns, density : 0.6669
Current slack : -2.351 ns, density : 0.6669
Current slack : -2.351 ns, density : 0.6664
Current slack : -2.351 ns, density : 0.6650
Current slack : -2.351 ns, density : 0.6650
Current slack : -2.351 ns, density : 0.6650
*** Starting refinePlace (0:01:07 mem=422.8M) ***
*** maximum move = 4.4um ***
*** Finished refinePlace (0:01:11 mem=422.8M) ***
*** Done re-routing un-routed nets (422.8M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:11 mem=422.8M) ***
*** Finished delays update (0:01:13 mem=422.8M) ***
Current slack : -2.309 ns, density : 0.6691
Current slack : -2.309 ns, density : 0.6692
Current slack : -2.309 ns, density : 0.6692
Current slack : -2.309 ns, density : 0.6692
Current slack : -2.309 ns, density : 0.6692
Current slack : -2.309 ns, density : 0.6692
Current slack : -2.309 ns, density : 0.6692
Current slack : -2.309 ns, density : 0.6691
Current slack : -2.309 ns, density : 0.6678
Current slack : -2.309 ns, density : 0.6678
Current slack : -2.309 ns, density : 0.6708
Current slack : -2.309 ns, density : 0.6708
Current slack : -2.305 ns, density : 0.6708
Current slack : -2.305 ns, density : 0.6708
Current slack : -2.305 ns, density : 0.6707
Current slack : -2.305 ns, density : 0.6707
Current slack : -2.305 ns, density : 0.6707
Current slack : -2.305 ns, density : 0.6707
Current slack : -2.305 ns, density : 0.6707
Current slack : -2.294 ns, density : 0.6707
Current slack : -2.294 ns, density : 0.6707
Current slack : -2.294 ns, density : 0.6707
Current slack : -2.294 ns, density : 0.6707
Current slack : -2.294 ns, density : 0.6707
Current slack : -2.294 ns, density : 0.6707
Current slack : -2.294 ns, density : 0.6707
Current slack : -2.294 ns, density : 0.6706
Current slack : -2.294 ns, density : 0.6706
Current slack : -2.294 ns, density : 0.6706
Current slack : -2.294 ns, density : 0.6706
Current slack : -2.294 ns, density : 0.6706
Current slack : -2.294 ns, density : 0.6707
Current slack : -2.294 ns, density : 0.6708
Current slack : -2.294 ns, density : 0.6709
Current slack : -2.294 ns, density : 0.6708
Current slack : -2.292 ns, density : 0.6708
Current slack : -2.292 ns, density : 0.6701
Current slack : -2.292 ns, density : 0.6691
Current slack : -2.292 ns, density : 0.6691
Current slack : -2.292 ns, density : 0.6691
Current slack : -2.292 ns, density : 0.6691
Current slack : -2.292 ns, density : 0.6691
Current slack : -2.292 ns, density : 0.6691
Current slack : -2.292 ns, density : 0.6691
Current slack : -2.292 ns, density : 0.6691
Current slack : -2.292 ns, density : 0.6691
Current slack : -2.292 ns, density : 0.6691
Current slack : -2.292 ns, density : 0.6690
Current slack : -2.292 ns, density : 0.6688
Current slack : -2.292 ns, density : 0.6688
Current slack : -2.292 ns, density : 0.6708
Current slack : -2.292 ns, density : 0.6708
Current slack : -2.292 ns, density : 0.6708
Current slack : -2.292 ns, density : 0.6708
Current slack : -2.292 ns, density : 0.6708
Current slack : -2.292 ns, density : 0.6708
Current slack : -2.292 ns, density : 0.6708
Current slack : -2.292 ns, density : 0.6708
Current slack : -2.292 ns, density : 0.6708
Current slack : -2.292 ns, density : 0.6709
Current slack : -2.292 ns, density : 0.6709
Current slack : -2.292 ns, density : 0.6709
Current slack : -2.292 ns, density : 0.6709
Current slack : -2.292 ns, density : 0.6709
Current slack : -2.292 ns, density : 0.6709
Current slack : -2.292 ns, density : 0.6709
Current slack : -2.292 ns, density : 0.6708
Current slack : -2.292 ns, density : 0.6708
Current slack : -2.292 ns, density : 0.6708
Current slack : -2.292 ns, density : 0.6708
Current slack : -2.292 ns, density : 0.6708
Current slack : -2.292 ns, density : 0.6708
*** Starting refinePlace (0:01:59 mem=427.0M) ***
*** maximum move = 6.5um ***
*** Finished refinePlace (0:02:03 mem=427.0M) ***
*** Done re-routing un-routed nets (427.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:02:03 mem=427.0M) ***
*** Finished delays update (0:02:05 mem=427.0M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 27 assigned nets
*** Done optCritPath (0:02:06 427.01M) ***

------------------------------------------------------------
     Summary (cpu=2.10min real=2.13min mem=425.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.292  |
|           TNS (ns):| -1366.6 |
|    Violating Paths:|  3242   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5551 (5551)    |   -0.029   |   5553 (5553)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.245%
------------------------------------------------------------
**optDesign ... cpu = 0:02:27, real = 0:02:29, mem = 425.0M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -2.204
*** Check timing (0:00:00.4)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1767 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6725
Max route overflow : 0.0001
Current slack : -2.204 ns, density : 0.6725
Current slack : -2.204 ns, density : 0.6725
Current slack : -2.204 ns, density : 0.6724
Current slack : -2.204 ns, density : 0.6713
Current slack : -2.204 ns, density : 0.6713
Current slack : -2.204 ns, density : 0.6713
Current slack : -2.204 ns, density : 0.6713
Current slack : -2.162 ns, density : 0.6714
Current slack : -2.162 ns, density : 0.6714
Current slack : -2.159 ns, density : 0.6714
Current slack : -2.159 ns, density : 0.6714
Current slack : -2.155 ns, density : 0.6714
Current slack : -2.155 ns, density : 0.6713
Current slack : -2.155 ns, density : 0.6713
Current slack : -2.155 ns, density : 0.6707
Current slack : -2.155 ns, density : 0.6574
Current slack : -2.155 ns, density : 0.6574
Current slack : -2.165 ns, density : 0.6612
Current slack : -2.165 ns, density : 0.6612
Current slack : -2.165 ns, density : 0.6612
Current slack : -2.165 ns, density : 0.6612
Current slack : -2.165 ns, density : 0.6612
Current slack : -2.165 ns, density : 0.6612
Current slack : -2.165 ns, density : 0.6612
Current slack : -2.165 ns, density : 0.6612
Current slack : -2.148 ns, density : 0.6612
Current slack : -2.148 ns, density : 0.6612
Current slack : -2.148 ns, density : 0.6613
Current slack : -2.148 ns, density : 0.6613
Current slack : -2.148 ns, density : 0.6613
Current slack : -2.148 ns, density : 0.6613
Current slack : -2.148 ns, density : 0.6613
Current slack : -2.148 ns, density : 0.6613
Current slack : -2.148 ns, density : 0.6612
Current slack : -2.148 ns, density : 0.6612
Current slack : -2.148 ns, density : 0.6612
Current slack : -2.148 ns, density : 0.6612
Current slack : -2.148 ns, density : 0.6612
Current slack : -2.148 ns, density : 0.6613
Current slack : -2.148 ns, density : 0.6613
Current slack : -2.148 ns, density : 0.6612
Current slack : -2.148 ns, density : 0.6612
Current slack : -2.148 ns, density : 0.6606
Current slack : -2.148 ns, density : 0.6591
*** Starting refinePlace (0:00:43.8 mem=434.5M) ***
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.016923, incremental np is triggered.
RPlace postIncrNP: Density = 1.016923 -> 0.976923.
*** cpu time = 0:00:01.3.
*** maximum move = 108.1um ***
*** Finished refinePlace (0:00:48.2 mem=434.9M) ***
*** Done re-routing un-routed nets (434.9M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:48.4 mem=434.9M) ***
*** Finished delays update (0:00:50.3 mem=434.8M) ***
Current slack : -2.148 ns, density : 0.6722
Current slack : -2.148 ns, density : 0.6722
Current slack : -2.148 ns, density : 0.6722
Current slack : -2.148 ns, density : 0.6722
Current slack : -2.148 ns, density : 0.6722
Current slack : -2.148 ns, density : 0.6722
Current slack : -2.148 ns, density : 0.6722
Current slack : -2.148 ns, density : 0.6720
Current slack : -2.148 ns, density : 0.6706
Current slack : -2.148 ns, density : 0.6707
Current slack : -2.148 ns, density : 0.6736
Current slack : -2.148 ns, density : 0.6736
Current slack : -2.148 ns, density : 0.6736
Current slack : -2.148 ns, density : 0.6736
Current slack : -2.148 ns, density : 0.6736
Current slack : -2.148 ns, density : 0.6736
Current slack : -2.148 ns, density : 0.6736
Current slack : -2.148 ns, density : 0.6736
Current slack : -2.148 ns, density : 0.6736
*** Starting refinePlace (0:01:05 mem=435.4M) ***
*** maximum move = 5.3um ***
*** Finished refinePlace (0:01:08 mem=435.4M) ***
*** Done re-routing un-routed nets (435.4M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:08 mem=435.4M) ***
*** Finished delays update (0:01:10 mem=435.4M) ***
Current slack : -2.148 ns, density : 0.6745
Current slack : -2.148 ns, density : 0.6745
Current slack : -2.148 ns, density : 0.6745
Current slack : -2.148 ns, density : 0.6745
Current slack : -2.148 ns, density : 0.6745
Current slack : -2.148 ns, density : 0.6745
Current slack : -2.148 ns, density : 0.6745
Current slack : -2.148 ns, density : 0.6745
Current slack : -2.148 ns, density : 0.6744
Current slack : -2.148 ns, density : 0.6744
Current slack : -2.148 ns, density : 0.6745
Current slack : -2.148 ns, density : 0.6745
Current slack : -2.148 ns, density : 0.6745
*** Starting refinePlace (0:01:15 mem=435.8M) ***
*** maximum move = 1.9um ***
*** Finished refinePlace (0:01:18 mem=435.9M) ***
*** Starting trialRoute (mem=435.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (932975 925020)
coreBox:    (40280 40280) (892975 885020)
There are 90 prerouted nets with extraSpace.
Number of multi-gpin terms=477, multi-gpins=1303, moved blk term=0/0

Phase 1a route (0:00:00.2 440.9M):
Est net length = 7.900e+05um = 3.964e+05H + 3.936e+05V
Usage: (22.4%H 23.9%V) = (4.790e+05um 7.133e+05um) = (496705 289707)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 11 = 0 (0.00% H) + 11 (0.01% V)

Phase 1b route (0:00:00.1 442.2M):
Usage: (22.4%H 23.9%V) = (4.781e+05um 7.133e+05um) = (495752 289705)
Overflow: 11 = 0 (0.00% H) + 11 (0.01% V)

Phase 1c route (0:00:00.1 442.2M):
Usage: (22.4%H 23.9%V) = (4.779e+05um 7.133e+05um) = (495471 289711)
Overflow: 10 = 0 (0.00% H) + 10 (0.01% V)

Phase 1d route (0:00:00.1 442.2M):
Usage: (22.4%H 23.9%V) = (4.779e+05um 7.133e+05um) = (495471 289711)
Overflow: 10 = 0 (0.00% H) + 10 (0.01% V)

Phase 1e route (0:00:00.1 442.7M):
Usage: (22.4%H 23.9%V) = (4.779e+05um 7.133e+05um) = (495479 289714)
Overflow: 9 = 0 (0.00% H) + 9 (0.01% V)

Phase 1f route (0:00:00.1 442.7M):
Usage: (22.4%H 23.9%V) = (4.779e+05um 7.133e+05um) = (495481 289714)
Overflow: 8 = 0 (0.00% H) + 8 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	19	 0.02%
  1:	0	 0.00%	50	 0.06%
  2:	0	 0.00%	114	 0.13%
  3:	0	 0.00%	685	 0.76%
  4:	5	 0.01%	2115	 2.34%
  5:	15	 0.02%	2731	 3.02%
  6:	68	 0.08%	4993	 5.53%
  7:	85	 0.09%	7369	 8.16%
  8:	156	 0.17%	9508	10.53%
  9:	254	 0.28%	11206	12.41%
 10:	426	 0.47%	12350	13.67%
 11:	717	 0.79%	11121	12.31%
 12:	2057	 2.28%	10847	12.01%
 13:	4934	 5.46%	7629	 8.45%
 14:	3431	 3.80%	3979	 4.41%
 15:	3942	 4.36%	2347	 2.60%
 16:	4878	 5.40%	1389	 1.54%
 17:	7178	 7.95%	71	 0.08%
 18:	9836	10.89%	0	 0.00%
 19:	9514	10.53%	9	 0.01%
 20:	42828	47.42%	1787	 1.98%


Global route (cpu=0.8s real=1.0s 441.4M)
Phase 1l route (0:00:01.1 439.0M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (22.7%H 24.5%V) = (4.855e+05um 7.315e+05um) = (503144 297129)
Overflow: 8 = 0 (0.00% H) + 8 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	22	 0.02%
  1:	0	 0.00%	68	 0.08%
  2:	0	 0.00%	165	 0.18%
  3:	1	 0.00%	893	 0.99%
  4:	5	 0.01%	2297	 2.54%
  5:	24	 0.03%	3101	 3.43%
  6:	75	 0.08%	5274	 5.84%
  7:	95	 0.11%	7424	 8.22%
  8:	181	 0.20%	9387	10.39%
  9:	278	 0.31%	10997	12.18%
 10:	472	 0.52%	12122	13.42%
 11:	785	 0.87%	10868	12.03%
 12:	2119	 2.35%	10681	11.83%
 13:	5046	 5.59%	7520	 8.33%
 14:	3564	 3.95%	3927	 4.35%
 15:	4065	 4.50%	2327	 2.58%
 16:	5026	 5.56%	1380	 1.53%
 17:	7243	 8.02%	70	 0.08%
 18:	9797	10.85%	0	 0.00%
 19:	9452	10.46%	9	 0.01%
 20:	42096	46.61%	1787	 1.98%



*** Completed Phase 1 route (0:00:02.2 437.6M) ***


Total length: 8.510e+05um, number of vias: 221341
M1(H) length: 6.530e+03um, number of vias: 103012
M2(V) length: 2.579e+05um, number of vias: 97253
M3(H) length: 3.625e+05um, number of vias: 17103
M4(V) length: 1.468e+05um, number of vias: 2424
M5(H) length: 4.486e+04um, number of vias: 1287
M6(V) length: 3.217e+04um, number of vias: 128
M7(H) length: 7.450e+01um, number of vias: 73
M8(V) length: 2.192e+02um, number of vias: 43
M9(H) length: 6.492e+00um, number of vias: 18
M10(V) length: 1.287e+01um
*** Completed Phase 2 route (0:00:01.2 438.8M) ***

*** Finished all Phases (cpu=0:00:03.5 mem=438.8M) ***
Peak Memory Usage was 445.4M 
*** Finished trialRoute (cpu=0:00:03.8 mem=438.8M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:22 mem=438.8M) ***
*** Finished delays update (0:01:24 mem=438.8M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
*** Starting refinePlace (0:01:26 mem=440.4M) ***
*** maximum move = 0.4um ***
*** Finished refinePlace (0:01:28 mem=440.4M) ***
*** Starting trialRoute (mem=440.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (932975 925020)
coreBox:    (40280 40280) (892975 885020)
There are 90 prerouted nets with extraSpace.
Number of multi-gpin terms=477, multi-gpins=1303, moved blk term=0/0

Phase 1a route (0:00:00.1 444.9M):
Est net length = 7.900e+05um = 3.964e+05H + 3.936e+05V
Usage: (22.4%H 23.9%V) = (4.790e+05um 7.133e+05um) = (496702 289707)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 11 = 0 (0.00% H) + 11 (0.01% V)

Phase 1b route (0:00:00.1 446.2M):
Usage: (22.4%H 23.9%V) = (4.781e+05um 7.133e+05um) = (495750 289705)
Overflow: 11 = 0 (0.00% H) + 11 (0.01% V)

Phase 1c route (0:00:00.1 446.2M):
Usage: (22.4%H 23.9%V) = (4.779e+05um 7.133e+05um) = (495470 289711)
Overflow: 10 = 0 (0.00% H) + 10 (0.01% V)

Phase 1d route (0:00:00.1 446.2M):
Usage: (22.4%H 23.9%V) = (4.779e+05um 7.133e+05um) = (495470 289711)
Overflow: 10 = 0 (0.00% H) + 10 (0.01% V)

Phase 1e route (0:00:00.1 446.8M):
Usage: (22.4%H 23.9%V) = (4.779e+05um 7.133e+05um) = (495478 289714)
Overflow: 9 = 0 (0.00% H) + 9 (0.01% V)

Phase 1f route (0:00:00.1 446.8M):
Usage: (22.4%H 23.9%V) = (4.779e+05um 7.133e+05um) = (495480 289714)
Overflow: 8 = 0 (0.00% H) + 8 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	18	 0.02%
  1:	0	 0.00%	51	 0.06%
  2:	0	 0.00%	114	 0.13%
  3:	0	 0.00%	685	 0.76%
  4:	5	 0.01%	2113	 2.34%
  5:	15	 0.02%	2732	 3.02%
  6:	68	 0.08%	4985	 5.52%
  7:	85	 0.09%	7373	 8.16%
  8:	156	 0.17%	9516	10.54%
  9:	254	 0.28%	11204	12.40%
 10:	424	 0.47%	12360	13.68%
 11:	721	 0.80%	11110	12.30%
 12:	2054	 2.27%	10849	12.01%
 13:	4934	 5.46%	7628	 8.45%
 14:	3431	 3.80%	3978	 4.40%
 15:	3944	 4.37%	2347	 2.60%
 16:	4882	 5.40%	1389	 1.54%
 17:	7170	 7.94%	71	 0.08%
 18:	9835	10.89%	0	 0.00%
 19:	9521	10.54%	9	 0.01%
 20:	42825	47.41%	1787	 1.98%


Global route (cpu=0.8s real=1.0s 445.6M)
Phase 1l route (0:00:01.2 443.1M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (22.7%H 24.5%V) = (4.855e+05um 7.316e+05um) = (503155 297144)
Overflow: 8 = 0 (0.00% H) + 8 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	22	 0.02%
  1:	0	 0.00%	68	 0.08%
  2:	0	 0.00%	164	 0.18%
  3:	1	 0.00%	892	 0.99%
  4:	5	 0.01%	2297	 2.54%
  5:	24	 0.03%	3108	 3.44%
  6:	75	 0.08%	5266	 5.83%
  7:	95	 0.11%	7426	 8.22%
  8:	180	 0.20%	9392	10.40%
  9:	278	 0.31%	10993	12.17%
 10:	472	 0.52%	12136	13.44%
 11:	788	 0.87%	10853	12.02%
 12:	2120	 2.35%	10683	11.83%
 13:	5040	 5.58%	7520	 8.33%
 14:	3565	 3.95%	3926	 4.35%
 15:	4072	 4.51%	2327	 2.58%
 16:	5030	 5.57%	1380	 1.53%
 17:	7232	 8.01%	70	 0.08%
 18:	9787	10.84%	0	 0.00%
 19:	9471	10.49%	9	 0.01%
 20:	42089	46.60%	1787	 1.98%



*** Completed Phase 1 route (0:00:02.2 442.2M) ***


Total length: 8.512e+05um, number of vias: 221370
M1(H) length: 6.531e+03um, number of vias: 103012
M2(V) length: 2.580e+05um, number of vias: 97258
M3(H) length: 3.625e+05um, number of vias: 17125
M4(V) length: 1.465e+05um, number of vias: 2420
M5(H) length: 4.484e+04um, number of vias: 1293
M6(V) length: 3.240e+04um, number of vias: 128
M7(H) length: 7.450e+01um, number of vias: 73
M8(V) length: 2.192e+02um, number of vias: 43
M9(H) length: 6.492e+00um, number of vias: 18
M10(V) length: 1.287e+01um
*** Completed Phase 2 route (0:00:01.3 440.4M) ***

*** Finished all Phases (cpu=0:00:03.6 mem=440.4M) ***
Peak Memory Usage was 449.6M 
*** Finished trialRoute (cpu=0:00:04.0 mem=440.4M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:32 mem=440.4M) ***
*** Finished delays update (0:01:34 mem=440.3M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 27 assigned nets
*** Done optCritPath (0:01:35 440.44M) ***

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=1.59min real=1.60min mem=438.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.281  |
|           TNS (ns):| -1022.5 |
|    Violating Paths:|  2572   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5550 (5550)    |   -0.026   |   5552 (5552)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.447%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:03, real = 0:04:06, mem = 438.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:04, real = 0:04:07, mem = 438.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.401  | -2.281  | -2.401  | -0.575  | -0.428  |   N/A   |
|           TNS (ns):| -1385.5 | -1022.5 | -1213.9 | -53.769 | -55.173 |   N/A   |
|    Violating Paths:|  3239   |  2572   |  2639   |   282   |   245   |   N/A   |
|          All Paths:|  7370   |  3566   |  6377   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5550 (5550)    |   -0.026   |   5552 (5552)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.447%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:06, real = 0:04:09, mem = 439.3M **
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'eth_core' of instances=36560 and nets=39021 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 439.348M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'eth_core' of instances=36560 and nets=39021 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_M8i0HW_4446.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 434.1M)
Creating parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for storing RC.
Extracted 10.0005% (CPU Time= 0:00:00.6  MEM= 445.1M)
Extracted 20.0006% (CPU Time= 0:00:00.8  MEM= 445.2M)
Extracted 30.0004% (CPU Time= 0:00:00.8  MEM= 446.9M)
Extracted 40.0005% (CPU Time= 0:00:00.9  MEM= 449.7M)
Extracted 50.0007% (CPU Time= 0:00:01.2  MEM= 454.0M)
Extracted 60.0005% (CPU Time= 0:00:01.5  MEM= 458.3M)
Extracted 70.0006% (CPU Time= 0:00:01.9  MEM= 460.2M)
Extracted 80.0004% (CPU Time= 0:00:02.3  MEM= 460.2M)
Extracted 90.0005% (CPU Time= 0:00:03.0  MEM= 460.2M)
Extracted 100% (CPU Time= 0:00:03.7  MEM= 460.2M)
Nr. Extracted Resistors     : 515466
Nr. Extracted Ground Cap.   : 552485
Nr. Extracted Coupling Cap. : 1238316
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 434.2M)
Creating parasitic data file './eth_core_M8i0HW_4446.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq'. 37199 times net's RC data read were performed.
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:04.9  Real Time: 0:00:08.0  MEM: 434.156M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 439.4M, InitMEM = 439.4M)
Number of Loop : 0
Start delay calculation (mem=439.418M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.3  MEM= 467.2M)
Closing parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq'. 37199 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.3 real=0:00:02.0 mem=466.066M 0)
*** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 466.1M) ***
**ERROR: (ENCOPT-625):	Command "fixDRCViolation" is no longer available and has been replaced by "optDesign".
		Please update your script to use "optDesign {-preCTS | -postCTS | -postRoute} -drv".
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 53347 filler insts (cell FILL / prefix FILL).
*INFO: Total 53347 filler insts added - prefix FILL (CPU: 0:00:00.3).
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:02.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:02.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Fri Dec  2 17:24:33 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo2.f0_wdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo2.f0_wdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo1.f0_wdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo1.f0_wdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo0.f0_wdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo0.f0_wdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchrsp.f0_wdata[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchrsp.f0_wdata[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_write because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_waddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_waddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin memif_swchdata.f0_waddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#ERROR (NRDB-631) NET gnd has more than one top-level logical pin
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -6.00 (Mb)
#Total memory = 555.00 (Mb)
#Peak memory = 561.00 (Mb)
#WARNING (NRIF-19) Fail to complete globalDetailRoute on Fri Dec  2 17:24:34 2016
#
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> fit
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type pgpin -pin vdd -inst {}
<CMD> globalNetConnect gnd -type pgpin -pin gnd -inst {}
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -inst {} -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -inst {} -override
<CMD> globalNetConnect vdd -type net -net 1'b1 -override
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type pgpin -pin vdd -inst {}
<CMD> globalNetConnect gnd -type pgpin -pin gnd -inst {}
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -inst {} -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -inst {} -override
<CMD> globalNetConnect vdd -type net -net 1'b1 -override
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Flip instance FECTS_clks_clk___L6_I68 to match row orient.
Flip instance FECTS_clks_clk___L6_I66 to match row orient.
Flip instance FECTS_clks_clk___L6_I65 to match row orient.
Flip instance FECTS_clks_clk___L6_I59 to match row orient.
Flip instance FECTS_clks_clk___L6_I56 to match row orient.
Flip instance FECTS_clks_clk___L6_I51 to match row orient.
Flip instance FECTS_clks_clk___L6_I50 to match row orient.
Flip instance FECTS_clks_clk___L6_I49 to match row orient.
Flip instance FECTS_clks_clk___L6_I45 to match row orient.
Flip instance FECTS_clks_clk___L6_I44 to match row orient.
Flip instance FECTS_clks_clk___L6_I42 to match row orient.
Flip instance FECTS_clks_clk___L6_I41 to match row orient.
Flip instance FECTS_clks_clk___L6_I39 to match row orient.
Flip instance FECTS_clks_clk___L6_I37 to match row orient.
Flip instance FECTS_clks_clk___L6_I36 to match row orient.
Flip instance FECTS_clks_clk___L6_I34 to match row orient.
Flip instance FECTS_clks_clk___L6_I32 to match row orient.
Flip instance FECTS_clks_clk___L6_I31 to match row orient.
Flip instance FECTS_clks_clk___L6_I28 to match row orient.
Flip instance FECTS_clks_clk___L6_I22 to match row orient.
Flip instance FECTS_clks_clk___L6_I21 to match row orient.
Flip instance FECTS_clks_clk___L6_I20 to match row orient.
Flip instance FECTS_clks_clk___L6_I19 to match row orient.
Flip instance FECTS_clks_clk___L6_I16 to match row orient.
Flip instance FECTS_clks_clk___L6_I15 to match row orient.
Flip instance FECTS_clks_clk___L6_I13 to match row orient.
Flip instance FECTS_clks_clk___L6_I12 to match row orient.
Flip instance FECTS_clks_clk___L6_I11 to match row orient.
Flip instance FECTS_clks_clk___L6_I9 to match row orient.
Flip instance FECTS_clks_clk___L6_I8 to match row orient.
Flip instance FECTS_clks_clk___L6_I7 to match row orient.
Flip instance FECTS_clks_clk___L6_I4 to match row orient.
Flip instance FECTS_clks_clk___L6_I3 to match row orient.
Flip instance FECTS_clks_clk___L6_I2 to match row orient.
Flip instance FECTS_clks_clk___L6_I1 to match row orient.
Flip instance FECTS_clks_clk___L6_I0 to match row orient.
Flip instance FECTS_clks_clk___L5_I9 to match row orient.
Flip instance FECTS_clks_clk___L5_I6 to match row orient.
Flip instance FECTS_clks_clk___L5_I5 to match row orient.
Flip instance FECTS_clks_clk___L5_I4 to match row orient.
Flip instance FECTS_clks_clk___L5_I3 to match row orient.
Flip instance FECTS_clks_clk___L5_I2 to match row orient.
Flip instance FECTS_clks_clk___L3_I0 to match row orient.
Flip instance FECTS_clks_clk___L2_I0 to match row orient.
Flip instance tx_core/axi_master/dch_cur_state_reg[0] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[30] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[29] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[28] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[26] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[25] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[24] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[22] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[20] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[19] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[18] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[17] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[15] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[13] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[12] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[11] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[9] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[31] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[29] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[26] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[24] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[21] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[19] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[16] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[15] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[12] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[11] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[9] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[26] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[24] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[22] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[21] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[18] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[17] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[15] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[11] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[10] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/arid_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[31] to match row orient.
Flip instance tx_core/axi_master/cur_chstate_0_reg[1] to match row orient.
Flip instance tx_core/axi_master/cur_chstate_0_reg[0] to match row orient.
Flip instance tx_core/axi_master/ch_gnt_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/ch_gnt_2d_reg[1] to match row orient.
Flip instance tx_core/axi_master/ch_gnt_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/ch_gnt_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][0] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][1] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][2] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][3] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][4] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][6] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[11] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[12] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[13] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[16] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[17] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[21] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[23] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[27] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[28] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][1] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][2] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][3] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][5] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][6] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[8] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[10] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[12] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[14] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[18] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[19] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[20] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[22] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[25] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[26] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[28] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[29] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[30] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][0] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][2] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][5] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][7] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[8] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[9] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[11] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[18] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[19] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[21] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[24] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[26] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[30] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/depth_left_reg[0] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/depth_left_reg[2] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/depth_left_reg[4] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[5] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/depth_left_reg[0] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/r_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_2_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_2_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_1_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_1_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_1_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_1_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_1_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_0_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_0_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_0_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_0_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_0_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_0_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/depth_left_reg[5] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/w_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/w_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/w_ptr_reg[5] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/r_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/r_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/r_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/r_ptr_reg[5] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/depth_left_reg[1] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/depth_left_reg[3] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/w_ptr_reg[5] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/r_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/r_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/r_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/r_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[9] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[10] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[17] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[20] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[21] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[25] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[27] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[29] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[31] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[34] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[36] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[37] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[39] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[40] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[42] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[44] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[47] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[49] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[50] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[51] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[52] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[55] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[56] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[58] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[59] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[60] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[61] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[63] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl0_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl2_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl2_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl2_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[9] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[10] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[11] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[12] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[13] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[14] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[15] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[16] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[18] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[19] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[20] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[22] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[23] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[24] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[25] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[28] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[29] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[30] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[31] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[32] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[34] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[38] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[42] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[44] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[47] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[52] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[53] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[57] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[58] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[59] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[62] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[11] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[15] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[18] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[22] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[25] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[26] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[27] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[29] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[31] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[32] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[33] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[36] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[37] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[39] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[40] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[41] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[42] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[45] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[46] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[49] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[50] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[51] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[56] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[59] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[62] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[63] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl1_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl1_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl1_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl1_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl1_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl1_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl1_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/depth_left_reg[5] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/depth_left_reg[0] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/depth_left_reg[2] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/depth_left_reg[3] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/depth_left_reg[4] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/w_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/w_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/r_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/r_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/r_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/r_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/r_ptr_reg[5] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/depth_left_reg[5] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/depth_left_reg[1] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/depth_left_reg[2] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/depth_left_reg[3] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/depth_left_reg[1] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[5] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[5] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/depth_left_reg[1] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/depth_left_reg[1] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][1] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][3] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][4] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][5] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][6] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][10] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][11] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][16] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][17] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][19] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][20] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][23] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][24] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][26] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][27] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][28] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][29] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][30] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][0] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][2] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][3] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][5] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][6] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][7] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][9] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][11] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][13] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][17] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][19] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][23] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][24] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][26] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][27] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][29] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][31] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][0] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][1] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][9] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][10] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][11] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][12] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][13] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][14] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][15] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][16] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][17] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][21] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][25] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][29] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][0] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][5] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][10] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][11] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][12] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][14] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][15] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][16] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][18] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][21] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][22] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][24] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][25] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][29] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][30] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][31] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][0] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][1] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][2] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][4] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][5] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][6] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][8] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][10] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][11] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][12] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][15] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][20] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][23] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][24] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][28] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][30] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][31] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][0] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][2] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][4] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][5] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][7] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][10] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][11] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][12] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][16] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][17] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][18] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][19] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][21] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][23] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][25] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][26] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][30] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][10] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][10] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][10] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][10] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/depth_left_reg[4] to match row orient.
Flip instance tx_core/dma_reg_tx/r_ptr_reg[0] to match row orient.
Flip instance tx_core/dma_reg_tx/depth_left_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_vld_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_vld_2d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data8_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data8_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data8_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[62] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[59] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[57] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[56] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[55] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[53] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[52] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[49] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[48] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[47] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[42] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[41] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[35] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[34] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[32] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[47] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[44] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[40] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[35] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[35] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[55] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[53] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[50] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[49] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[47] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[42] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[41] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[34] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/load8_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/load16_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/load24_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/load32_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/load48_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_vld_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data8_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data8_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data8_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data8_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data8_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[63] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[61] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[59] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[57] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[55] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[54] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[53] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[52] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[43] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[42] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[41] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[40] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[37] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[35] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[34] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[44] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[42] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[40] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[32] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[37] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[34] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[55] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[54] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[53] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[50] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[49] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[48] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[47] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[44] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[40] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[37] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[34] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[32] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/load16_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/load24_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/load32_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/load48_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_vld_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data8_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data8_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data8_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[60] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[59] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[56] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[55] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[54] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[53] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[52] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[51] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[49] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[48] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[44] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[43] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[41] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[40] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[35] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[34] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[32] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[47] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[44] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[42] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[40] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[35] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[32] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[55] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[53] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[50] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[44] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[43] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[42] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[41] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[40] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[37] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[32] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/load8_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/load16_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/load24_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/load40_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/load48_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/load64_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[31] to match row orient.
Flip instance tx_core/axi_slave/w_dch_cur_state_reg[0] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[4] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[6] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[7] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[8] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[9] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[10] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[11] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[20] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[21] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[22] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[24] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[25] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[27] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[30] to match row orient.
Flip instance tx_core/axi_slave/wready_d_reg to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/depth_left_reg[0] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/depth_left_reg[2] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[1] to match row orient.
Flip instance tx_core/tx_rs/cnt128_d_reg[3] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[0] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[3] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[4] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[5] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[7] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[8] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[10] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[13] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[14] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[18] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[20] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[21] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[22] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[23] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[24] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[25] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[26] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[29] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[31] to match row orient.
Flip instance tx_core/QOS_selector/qos/queue_gnt_d_reg[2] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt2_d_reg[0] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt2_d_reg[1] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt2_d_reg[4] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt2_d_reg[6] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt1_d_reg[1] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt1_d_reg[2] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt1_d_reg[3] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt1_d_reg[4] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt1_d_reg[5] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt1_d_reg[6] to match row orient.
Flip instance tx_core/tx_rs/bvalid_reg[6] to match row orient.
Flip instance tx_core/tx_rs/cur_state_reg[1] to match row orient.
Flip instance tx_core/tx_rs/cur_state_reg[2] to match row orient.
Flip instance tx_core/tx_rs/bvalid_reg[3] to match row orient.
Flip instance tx_core/tx_rs/bvalid_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/w_ptr_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/r_ptr_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/depth_left_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/depth_left_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/w_ptr_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/w_ptr_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/r_ptr_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/r_ptr_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/r_ptr_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/depth_left_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/depth_left_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/w_ptr_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/r_ptr_reg[2] to match row orient.
Flip instance tx_core/tx_rs/IDC_cnt_d_reg[0] to match row orient.
Flip instance tx_core/tx_rs/IDC_cnt_d_reg[1] to match row orient.
Flip instance tx_core/tx_rs/idlernd_cnt_d_reg[0] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[0] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[2] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[3] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[4] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[5] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[6] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[8] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[9] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[19] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[20] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[24] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[27] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[28] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[29] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[30] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[31] to match row orient.
Flip instance tx_core/tx_rs/pkt_ctrl_d_reg[2] to match row orient.
Flip instance tx_core/tx_rs/pkt_ctrl_d_reg[3] to match row orient.
Flip instance tx_core/tx_rs/pkt_ctrl_d_reg[4] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[0] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[2] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[4] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[5] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[6] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[8] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[15] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[17] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[18] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[21] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[22] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[23] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[25] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[26] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[28] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[31] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[33] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[36] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[37] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[29] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[38] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[31] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[40] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[43] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[19] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[20] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[45] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[46] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[22] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[48] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[49] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[12] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[53] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[15] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[56] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[57] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[61] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[62] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt0_d_reg[0] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt0_d_reg[6] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt0_d_reg[7] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/depth_left_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/depth_left_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/depth_left_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/depth_left_reg[4] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txc_d_reg[2] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txc_d_reg[1] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[24] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[25] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[16] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[17] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[18] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[8] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[9] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[1] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[2] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[1] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[4] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[7] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[9] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[12] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[14] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[15] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[16] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[19] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[20] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[21] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[24] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[27] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[28] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[30] to match row orient.
Flip instance FECTS_clks_clk___L6_I69 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=555.6M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=89907 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=37199 #term=104098 #term/net=2.80, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1153
stdCell: 89907 single + 0 double + 0 multi
Total standard cell length = 69.3905 (mm), area = 0.1714 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.615.
Density for the design = 0.615.
       = stdcell_area 182606 (171394 um^2) / alloc_area 296921 (278690 um^2).
Pin Density = 0.570.
            = total # of pins 104098 / total Instance area 182606.
Identified 53347 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.852e+06 (7.88e+05 1.06e+06)
              Est.  stn bbox = 1.908e+06 (8.20e+05 1.09e+06)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 555.6M
Iteration  2: Total net bbox = 1.428e+06 (7.88e+05 6.40e+05)
              Est.  stn bbox = 1.484e+06 (8.20e+05 6.64e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 555.6M
Iteration  3: Total net bbox = 1.261e+06 (6.22e+05 6.39e+05)
              Est.  stn bbox = 1.325e+06 (6.61e+05 6.64e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 555.6M
Iteration  4: Total net bbox = 1.172e+06 (6.02e+05 5.70e+05)
              Est.  stn bbox = 1.251e+06 (6.37e+05 6.14e+05)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 555.6M
Iteration  5: Total net bbox = 1.164e+06 (5.96e+05 5.68e+05)
              Est.  stn bbox = 1.250e+06 (6.36e+05 6.14e+05)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 555.6M
Iteration  6: Total net bbox = 1.240e+06 (6.21e+05 6.19e+05)
              Est.  stn bbox = 1.333e+06 (6.62e+05 6.71e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 555.6M
Iteration  7: Total net bbox = 1.245e+06 (6.26e+05 6.19e+05)
              Est.  stn bbox = 1.338e+06 (6.68e+05 6.70e+05)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 555.6M
Iteration  8: Total net bbox = 1.268e+06 (6.24e+05 6.44e+05)
              Est.  stn bbox = 1.364e+06 (6.67e+05 6.97e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 555.6M
Iteration  9: Total net bbox = 1.266e+06 (6.26e+05 6.40e+05)
              Est.  stn bbox = 1.362e+06 (6.69e+05 6.93e+05)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 555.6M
Iteration 10: Total net bbox = 1.282e+06 (6.26e+05 6.56e+05)
              Est.  stn bbox = 1.378e+06 (6.69e+05 7.09e+05)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 555.6M
Iteration 11: Total net bbox = 1.291e+06 (6.34e+05 6.56e+05)
              Est.  stn bbox = 1.387e+06 (6.78e+05 7.09e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 555.6M
Iteration 12: Total net bbox = 1.299e+06 (6.34e+05 6.64e+05)
              Est.  stn bbox = 1.395e+06 (6.78e+05 7.17e+05)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 555.6M
Iteration 13: Total net bbox = 1.307e+06 (6.43e+05 6.64e+05)
              Est.  stn bbox = 1.404e+06 (6.86e+05 7.17e+05)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 555.6M
Iteration 14: Total net bbox = 1.314e+06 (6.41e+05 6.73e+05)
              Est.  stn bbox = 1.411e+06 (6.84e+05 7.26e+05)
              cpu = 0:00:02.4 real = 0:00:02.0 mem = 555.6M
Iteration 15: Total net bbox = 1.316e+06 (6.40e+05 6.76e+05)
              Est.  stn bbox = 1.413e+06 (6.84e+05 7.29e+05)
              cpu = 0:00:06.0 real = 0:00:06.0 mem = 555.6M
Iteration 16: Total net bbox = 1.317e+06 (6.39e+05 6.78e+05)
              Est.  stn bbox = 1.413e+06 (6.82e+05 7.31e+05)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 555.6M
Iteration 17: Total net bbox = 1.293e+06 (6.25e+05 6.67e+05)
              Est.  stn bbox = 1.388e+06 (6.69e+05 7.19e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 555.6M
*** cost = 1.293e+06 (6.25e+05 6.67e+05) (cpu for global=0:00:34.3) real=0:00:34.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:02.7, Real Time = 0:00:03.0
move report: preRPlace moves 4938 insts, mean move: 0.70 um, max move: 4.18 um
	max move on inst (FILL_41607): (334.40, 496.85) --> (330.22, 496.85)
Placement tweakage begins.
wire length = 1.293e+06 = 6.255e+05 H + 6.677e+05 V
wire length = 1.229e+06 = 5.843e+05 H + 6.448e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 47447 insts, mean move: 4.42 um, max move: 214.70 um
	max move on inst (tx_core/tx_crc/crcpkt2/FE_OFC267_clks_rst): (285.00, 410.40) --> (292.22, 202.92)
move report: rPlace moves 18868 insts, mean move: 0.22 um, max move: 4.75 um
	max move on inst (tx_core/axi_master/U519): (270.56, 222.68) --> (268.28, 220.21)
move report: overall moves 49277 insts, mean move: 4.30 um, max move: 214.70 um
	max move on inst (tx_core/tx_crc/crcpkt2/FE_OFC267_clks_rst): (285.00, 410.40) --> (292.22, 202.92)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       214.70 um
  inst (tx_core/tx_crc/crcpkt2/FE_OFC267_clks_rst) with max move: (285, 410.4) -> (292.22, 202.92)
  mean    (X+Y) =         5.78 um
Total instances flipped for legalization: 3678
Total instances moved : 24871
*** cpu=0:00:06.9   mem=555.6M  mem(used)=0.0M***
Total net length = 1.239e+06 (5.891e+05 6.497e+05) (ext = 5.816e+04)
*** End of Placement (cpu=0:00:41.6, real=0:00:42.0, mem=555.6M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 1.03 % ( 5 / 484 )
Starting IO pin assignment...
INFO: Assigning 56 floating pins in partition eth_core.
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Fri Dec  2 17:44:10 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_nscu/PnR
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.8.10-200.fc24.x86_64+debug x86_64 3.64Ghz)

Begin option processing ...
(from .sroute_4446.conf) srouteConnectPowerBump set to false
(from .sroute_4446.conf) routeSpecial set to true
(from .sroute_4446.conf) srouteConnectBlockPin set to false
(from .sroute_4446.conf) srouteFollowCorePinEnd set to 3
(from .sroute_4446.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_4446.conf) sroutePadPinAllPorts set to true
(from .sroute_4446.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 756.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 26 used
Read in 89907 components
  89907 core components: 0 unplaced, 86252 placed, 3655 fixed
Read in 1264 physical pins
  1264 physical pins: 0 unplaced, 1264 placed, 0 fixed
Read in 1138 nets
Read in 2 special nets, 2 routed
Read in 181078 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 434
  Number of Followpin connections: 217
End power routing: cpu: 0:00:01, real: 0:00:00, peak: 756.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1264 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Fri Dec  2 17:44:11 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Fri Dec  2 17:44:11 2016

sroute post-processing starts at Fri Dec  2 17:44:11 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Fri Dec  2 17:44:11 2016
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 555.56 megs
<CMD> trialRoute
*** Starting trialRoute (mem=555.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (1151120 1147320)
coreBox:    (40280 40280) (1111120 1107320)
There are 90 prerouted nets with extraSpace.
Number of multi-gpin terms=478, multi-gpins=1307, moved blk term=0/0

Phase 1a route (0:00:00.2 555.6M):
Est net length = 1.267e+06um = 6.080e+05H + 6.593e+05V
Usage: (20.9%H 21.1%V) = (6.887e+05um 9.711e+05um) = (717549 394089)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Phase 1b route (0:00:00.2 555.6M):
Usage: (20.9%H 21.1%V) = (6.877e+05um 9.710e+05um) = (716577 394087)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Phase 1c route (0:00:00.1 555.6M):
Usage: (20.9%H 21.1%V) = (6.874e+05um 9.710e+05um) = (716221 394075)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Phase 1d route (0:00:00.2 555.6M):
Usage: (20.9%H 21.1%V) = (6.874e+05um 9.710e+05um) = (716221 394075)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Phase 1e route (0:00:00.1 555.6M):
Usage: (20.9%H 21.1%V) = (6.874e+05um 9.710e+05um) = (716221 394075)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Usage: (20.9%H 21.1%V) = (6.874e+05um 9.710e+05um) = (716221 394075)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	9	 0.01%
--------------------------------------
  0:	0	 0.00%	21	 0.02%
  1:	0	 0.00%	30	 0.02%
  2:	0	 0.00%	71	 0.05%
  3:	2	 0.00%	633	 0.46%
  4:	22	 0.02%	1889	 1.36%
  5:	69	 0.05%	2766	 1.99%
  6:	125	 0.09%	5396	 3.89%
  7:	192	 0.14%	9110	 6.57%
  8:	276	 0.20%	12720	 9.17%
  9:	409	 0.29%	16718	12.05%
 10:	742	 0.53%	19841	14.30%
 11:	1183	 0.85%	19842	14.30%
 12:	2683	 1.93%	19431	14.00%
 13:	6183	 4.46%	13555	 9.77%
 14:	4303	 3.10%	7652	 5.51%
 15:	5105	 3.68%	4361	 3.14%
 16:	6375	 4.59%	2511	 1.81%
 17:	9194	 6.63%	37	 0.03%
 18:	12764	 9.20%	0	 0.00%
 19:	13430	 9.68%	0	 0.00%
 20:	75697	54.55%	2156	 1.55%

Global route (cpu=0.8s real=1.0s 555.6M)
Phase 1l route (0:00:01.3 555.6M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (21.1%H 21.6%V) = (6.959e+05um 9.927e+05um) = (724876 402911)
Overflow: 20 = 0 (0.00% H) + 20 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	4	 0.00%
 -1:	0	 0.00%	10	 0.01%
--------------------------------------
  0:	0	 0.00%	23	 0.02%
  1:	0	 0.00%	40	 0.03%
  2:	0	 0.00%	115	 0.08%
  3:	5	 0.00%	853	 0.61%
  4:	29	 0.02%	2094	 1.51%
  5:	85	 0.06%	3126	 2.25%
  6:	129	 0.09%	5814	 4.19%
  7:	211	 0.15%	9310	 6.71%
  8:	279	 0.20%	12657	 9.12%
  9:	453	 0.33%	16451	11.86%
 10:	783	 0.56%	19475	14.04%
 11:	1226	 0.88%	19559	14.10%
 12:	2752	 1.98%	19215	13.85%
 13:	6264	 4.51%	13411	 9.67%
 14:	4402	 3.17%	7551	 5.44%
 15:	5226	 3.77%	4351	 3.14%
 16:	6492	 4.68%	2500	 1.80%
 17:	9288	 6.69%	37	 0.03%
 18:	12828	 9.25%	0	 0.00%
 19:	13515	 9.74%	0	 0.00%
 20:	74787	53.90%	2156	 1.55%



*** Completed Phase 1 route (0:00:02.3 555.6M) ***


Total length: 1.326e+06um, number of vias: 218544
M1(H) length: 6.532e+03um, number of vias: 103012
M2(V) length: 4.409e+05um, number of vias: 93000
M3(H) length: 5.515e+05um, number of vias: 18305
M4(V) length: 2.112e+05um, number of vias: 2622
M5(H) length: 6.710e+04um, number of vias: 1391
M6(V) length: 4.902e+04um, number of vias: 104
M7(H) length: 1.582e+02um, number of vias: 57
M8(V) length: 7.362e+01um, number of vias: 34
M9(H) length: 5.175e+00um, number of vias: 19
M10(V) length: 1.359e+01um
*** Completed Phase 2 route (0:00:01.4 555.6M) ***

*** Finished all Phases (cpu=0:00:03.9 mem=555.6M) ***
Peak Memory Usage was 555.6M 
*** Finished trialRoute (cpu=0:00:04.1 mem=555.6M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'eth_core' of instances=89907 and nets=39021 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_M8i0HW_4446.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 555.6M)
Creating parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for storing RC.
Extracted 10.0004% (CPU Time= 0:00:00.6  MEM= 555.6M)
Extracted 20.0004% (CPU Time= 0:00:00.7  MEM= 555.6M)
Extracted 30.0004% (CPU Time= 0:00:00.8  MEM= 555.6M)
Extracted 40.0005% (CPU Time= 0:00:01.0  MEM= 555.6M)
Extracted 50.0005% (CPU Time= 0:00:01.3  MEM= 555.6M)
Extracted 60.0005% (CPU Time= 0:00:01.7  MEM= 555.6M)
Extracted 70.0006% (CPU Time= 0:00:02.5  MEM= 555.6M)
Extracted 80.0006% (CPU Time= 0:00:02.6  MEM= 555.6M)
Extracted 90.0007% (CPU Time= 0:00:02.9  MEM= 555.6M)
Extracted 100% (CPU Time= 0:00:03.8  MEM= 555.6M)
Nr. Extracted Resistors     : 511986
Nr. Extracted Ground Cap.   : 548936
Nr. Extracted Coupling Cap. : 1390820
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 555.6M)
Creating parasitic data file './eth_core_M8i0HW_4446.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq'. 37199 times net's RC data read were performed.
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:05.1  Real Time: 0:00:08.0  MEM: 555.559M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 555.6M, InitMEM = 555.6M)
Number of Loop : 0
Start delay calculation (mem=555.559M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 555.6M)
Closing parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq'. 37199 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.5 real=0:00:02.0 mem=555.559M 0)
*** CDM Built up (cpu=0:00:07.3  real=0:00:10.0  mem= 555.6M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 555.6M **
*** Change effort level medium to high ***
setExtractRCMode -engine preRoute
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=555.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=555.6M) ***

Extraction called for design 'eth_core' of instances=89907 and nets=39021 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 555.559M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.271  |
|           TNS (ns):| -8298.1 |
|    Violating Paths:|  6129   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5811 (5811)    |   -0.297   |   5814 (5814)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.009%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 555.6M **
*** Starting optimizing excluded clock nets MEM= 555.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 555.6M) ***
Info: 90 nets with fixed/cover wires excluded.
Info: 90 clock nets excluded from IPO operation.
Design contains fractional 20 cells.
Design contains fractional 20 cells.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=555.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.271  |
|           TNS (ns):| -8298.1 |
|    Violating Paths:|  6129   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5811 (5811)    |   -0.297   |   5814 (5814)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.009%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 555.6M **
*info: Start fixing DRV (Mem = 555.56M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (555.6M)
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1767 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=555.6M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600088
Start fixing design rules ... (0:00:00.4 555.6M)
Done fixing design rule (0:00:01.0 555.6M)

Summary:
449 buffers added on 449 nets (with 46 drivers resized)

Density after buffering = 0.603056
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 1.03 % ( 5 / 484 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:03.5, Real Time = 0:00:03.0
move report: preRPlace moves 1296 insts, mean move: 0.43 um, max move: 2.85 um
	max move on inst (FILL_5135): (503.12, 32.49) --> (503.50, 30.02)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1296 insts, mean move: 0.43 um, max move: 2.85 um
	max move on inst (FILL_5135): (503.12, 32.49) --> (503.50, 30.02)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.47 um
  inst (tx_core/tx_crc/crcpkt1/FE_OFC21071_N123) with max move: (261.82, 351.12) -> (261.82, 348.65)
  mean    (X+Y) =         0.42 um
Total instances moved : 1066
*** cpu=0:00:03.6   mem=555.6M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:05.4 555.6M)

Re-routed 944 nets
Extraction called for design 'eth_core' of instances=90356 and nets=39470 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 555.559M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 555.6M, InitMEM = 555.6M)
Number of Loop : 0
Start delay calculation (mem=555.559M)...
Delay calculation completed. (cpu=0:00:01.4 real=0:00:01.0 mem=555.559M 0)
*** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 555.6M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    5550
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5811
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:09, Mem = 555.56M).

------------------------------------------------------------
     Summary (cpu=0.14min real=0.15min mem=555.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.271  |
|           TNS (ns):| -8270.3 |
|    Violating Paths:|  6131   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5550 (5550)    |   -0.297   |   5552 (5552)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.306%
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 555.6M **
*** Starting optFanout (555.6M)
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1767 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=555.6M) ***
Start fixing timing ... (0:00:00.4 555.6M)

Start clock batches slack = -4.271ns
End batches slack = -3.800ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:09.8 555.6M)

Summary:
10168 buffers added on 5901 nets (with 693 drivers resized)

448 nets rebuffered with 448 inst removed and 898 inst added
Density after buffering = 0.696822
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 23.6 % ( 114 / 484 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.041538, incremental np is triggered.
default core: bins with density >  0.75 = 23.8 % ( 115 / 484 )
RPlace postIncrNP: Density = 1.041538 -> 0.923775.
*** cpu time = 0:00:01.2.
Design contains fractional 20 cells.
move report: incrNP moves 2994 insts, mean move: 6.62 um, max move: 34.58 um
	max move on inst (tx_core/axi_master/U1628): (490.20, 378.29) --> (509.96, 393.11)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:09.1, Real Time = 0:00:09.0
move report: preRPlace moves 31830 insts, mean move: 0.77 um, max move: 5.32 um
	max move on inst (tx_core/tx_crc/crcpkt1/FE_OFC21977_crcin16_d_5_): (486.40, 398.05) --> (486.02, 393.11)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 31830 insts, mean move: 0.77 um, max move: 5.32 um
	max move on inst (tx_core/tx_crc/crcpkt1/FE_OFC21977_crcin16_d_5_): (486.40, 398.05) --> (486.02, 393.11)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        34.58 um
  inst (tx_core/axi_master/U1628) with max move: (490.2, 378.29) -> (509.96, 393.11)
  mean    (X+Y) =         1.43 um
Total instances moved : 19956
*** cpu=0:00:09.2   mem=555.6M  mem(used)=0.0M***
Ripped up 857 affected routes.
*** Completed optFanout (0:00:21.1 555.6M)

Re-routed 857 nets
Extraction called for design 'eth_core' of instances=100064 and nets=49178 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 555.559M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 555.6M, InitMEM = 555.6M)
Number of Loop : 0
Start delay calculation (mem=555.559M)...
Delay calculation completed. (cpu=0:00:01.4 real=0:00:01.0 mem=555.559M 0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 555.6M) ***

------------------------------------------------------------
     Summary (cpu=0.40min real=0.40min mem=555.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.472  |
|           TNS (ns):| -5492.5 |
|    Violating Paths:|  4859   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5552 (5552)    |   -0.076   |   5552 (5552)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.377%
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:42, mem = 555.6M **
*** Timing NOT met, worst failing slack is -3.472
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 90 nets with fixed/cover wires excluded.
Info: 90 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 69.377% **

*** starting 1-st reclaim pass: 43146 instances 
*** starting 2-nd reclaim pass: 41423 instances 
*** starting 3-rd reclaim pass: 19873 instances 
*** starting 4-th reclaim pass: 4418 instances 
*** starting 5-th reclaim pass: 81 instances 


** Area Reclaim Summary: Buffer Deletion = 1418 Declone = 305 Downsize = 7856 **
** Density Change = 0.864% **
** Density after area reclaim = 68.513% **
*** Finished Area Reclaim (0:00:11.7) ***
*** Starting sequential cell resizing ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 68.513%
Design contains fractional 20 cells.
*summary:      0 instances changed cell type
density after resizing = 68.513%
*** Finish sequential cell resizing (cpu=0:00:00.8 mem=555.6M) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 68.513%
density after resizing = 68.513%
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 19.6 % ( 95 / 484 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:05.4, Real Time = 0:00:06.0
move report: preRPlace moves 3734 insts, mean move: 0.46 um, max move: 3.61 um
	max move on inst (tx_core/tx_crc/crcpkt1/FE_OFC21994_crcin32_d_17_): (346.56, 375.82) --> (345.42, 378.29)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3734 insts, mean move: 0.46 um, max move: 3.61 um
	max move on inst (tx_core/tx_crc/crcpkt1/FE_OFC21994_crcin32_d_17_): (346.56, 375.82) --> (345.42, 378.29)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.61 um
  inst (tx_core/tx_crc/crcpkt1/FE_OFC21994_crcin32_d_17_) with max move: (346.56, 375.82) -> (345.42, 378.29)
  mean    (X+Y) =         0.45 um
Total instances moved : 2194
*** cpu=0:00:05.5   mem=555.6M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=555.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (1151120 1147320)
coreBox:    (40280 40280) (1111120 1107320)
There are 90 prerouted nets with extraSpace.
Number of multi-gpin terms=481, multi-gpins=1330, moved blk term=0/0

Phase 1a route (0:00:00.2 555.6M):
Est net length = 1.282e+06um = 6.196e+05H + 6.625e+05V
Usage: (21.5%H 22.1%V) = (7.083e+05um 1.018e+06um) = (738181 413157)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 19 = 0 (0.00% H) + 19 (0.01% V)

Phase 1b route (0:00:00.2 555.6M):
Usage: (21.5%H 22.1%V) = (7.073e+05um 1.018e+06um) = (737173 413156)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Phase 1c route (0:00:00.1 555.6M):
Usage: (21.5%H 22.1%V) = (7.070e+05um 1.018e+06um) = (736831 413162)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Phase 1d route (0:00:00.2 555.6M):
Usage: (21.5%H 22.1%V) = (7.070e+05um 1.018e+06um) = (736832 413163)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Phase 1e route (0:00:00.1 555.6M):
Usage: (21.5%H 22.1%V) = (7.070e+05um 1.018e+06um) = (736840 413168)
Overflow: 17 = 0 (0.00% H) + 17 (0.01% V)

Phase 1f route (0:00:00.1 555.6M):
Usage: (21.5%H 22.1%V) = (7.070e+05um 1.018e+06um) = (736850 413172)
Overflow: 13 = 0 (0.00% H) + 13 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	1	 0.00%
 -5:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	4	 0.00%
--------------------------------------
  0:	0	 0.00%	19	 0.01%
  1:	0	 0.00%	37	 0.03%
  2:	0	 0.00%	82	 0.06%
  3:	6	 0.00%	646	 0.47%
  4:	34	 0.02%	2035	 1.47%
  5:	52	 0.04%	3148	 2.27%
  6:	93	 0.07%	5963	 4.30%
  7:	219	 0.16%	9912	 7.14%
  8:	427	 0.31%	13623	 9.82%
  9:	531	 0.38%	17743	12.79%
 10:	819	 0.59%	19761	14.24%
 11:	1180	 0.85%	18648	13.44%
 12:	2915	 2.10%	18163	13.09%
 13:	6571	 4.74%	13016	 9.38%
 14:	4382	 3.16%	7080	 5.10%
 15:	5277	 3.80%	4208	 3.03%
 16:	6366	 4.59%	2447	 1.76%
 17:	9743	 7.02%	58	 0.04%
 18:	13225	 9.53%	0	 0.00%
 19:	13247	 9.55%	0	 0.00%
 20:	73667	53.09%	2156	 1.55%


Global route (cpu=0.9s real=1.0s 555.6M)
Phase 1l route (0:00:01.4 555.6M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (21.7%H 22.6%V) = (7.161e+05um 1.040e+06um) = (746111 421986)
Overflow: 16 = 0 (0.00% H) + 16 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	0	 0.00%	1	 0.00%
 -5:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	5	 0.00%
--------------------------------------
  0:	0	 0.00%	23	 0.02%
  1:	0	 0.00%	44	 0.03%
  2:	1	 0.00%	122	 0.09%
  3:	8	 0.01%	842	 0.61%
  4:	44	 0.03%	2253	 1.62%
  5:	51	 0.04%	3537	 2.55%
  6:	113	 0.08%	6321	 4.56%
  7:	258	 0.19%	10201	 7.35%
  8:	424	 0.31%	13523	 9.75%
  9:	571	 0.41%	17449	12.58%
 10:	859	 0.62%	19421	14.00%
 11:	1263	 0.91%	18394	13.26%
 12:	2966	 2.14%	17909	12.91%
 13:	6657	 4.80%	12872	 9.28%
 14:	4519	 3.26%	6987	 5.04%
 15:	5407	 3.90%	4194	 3.02%
 16:	6458	 4.65%	2438	 1.76%
 17:	9843	 7.09%	57	 0.04%
 18:	13307	 9.59%	0	 0.00%
 19:	13301	 9.59%	0	 0.00%
 20:	72704	52.40%	2156	 1.55%



*** Completed Phase 1 route (0:00:02.6 555.6M) ***


Total length: 1.347e+06um, number of vias: 253750
M1(H) length: 7.337e+03um, number of vias: 119880
M2(V) length: 4.316e+05um, number of vias: 110056
M3(H) length: 5.579e+05um, number of vias: 19238
M4(V) length: 2.270e+05um, number of vias: 2871
M5(H) length: 7.154e+04um, number of vias: 1485
M6(V) length: 5.173e+04um, number of vias: 108
M7(H) length: 2.403e+02um, number of vias: 59
M8(V) length: 9.453e+01um, number of vias: 34
M9(H) length: 5.175e+00um, number of vias: 19
M10(V) length: 1.359e+01um
*** Completed Phase 2 route (0:00:01.6 555.6M) ***

*** Finished all Phases (cpu=0:00:04.4 mem=555.6M) ***
Peak Memory Usage was 555.6M 
*** Finished trialRoute (cpu=0:00:04.7 mem=555.6M) ***

Extraction called for design 'eth_core' of instances=98341 and nets=47455 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 555.559M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 555.6M, InitMEM = 555.6M)
Number of Loop : 0
Start delay calculation (mem=555.559M)...
Delay calculation completed. (cpu=0:00:01.5 real=0:00:01.0 mem=555.559M 0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 555.6M) ***

------------------------------------------------------------
     Summary (cpu=0.45min real=0.45min mem=555.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.330  |
|           TNS (ns):| -4501.5 |
|    Violating Paths:|  4216   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5552 (5552)    |   -0.085   |   5552 (5552)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.513%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:07, real = 0:01:10, mem = 555.6M **
*info: Start fixing DRV (Mem = 555.56M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (555.6M)
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1767 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=555.6M) ***
Start fixing design rules ... (0:00:00.5 555.6M)
Done fixing design rule (0:00:00.7 555.6M)

Summary:
1 buffer added on 1 net (with 0 driver resized)

Density after buffering = 0.685139
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 19.4 % ( 94 / 484 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:04.7, Real Time = 0:00:05.0
move report: preRPlace moves 2 insts, mean move: 0.38 um, max move: 0.38 um
	max move on inst (tx_core/axi_master/FE_OFC31449_n1861): (232.18, 200.45) --> (232.56, 200.45)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2 insts, mean move: 0.38 um, max move: 0.38 um
	max move on inst (tx_core/axi_master/FE_OFC31449_n1861): (232.18, 200.45) --> (232.56, 200.45)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.38 um
  inst (tx_core/axi_master/FE_OFC31449_n1861) with max move: (232.18, 200.45) -> (232.56, 200.45)
  mean    (X+Y) =         0.38 um
Total instances moved : 2
*** cpu=0:00:04.9   mem=555.6M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:06.4 555.6M)

Re-routed 2 nets
Extraction called for design 'eth_core' of instances=98342 and nets=47456 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 555.559M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 555.6M, InitMEM = 555.6M)
Number of Loop : 0
Start delay calculation (mem=555.559M)...
Delay calculation completed. (cpu=0:00:01.5 real=0:00:01.0 mem=555.559M 0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 555.6M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    5552
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5552
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (555.6M)
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1767 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=555.6M) ***
Start fixing design rules ... (0:00:00.5 555.6M)
Done fixing design rule (0:00:01.1 555.6M)

Summary:
1 buffer added on 1 net (with 0 driver resized)

Density after buffering = 0.685149
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 19.4 % ( 94 / 484 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:04.2, Real Time = 0:00:04.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:04.3   mem=555.6M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:06.2 555.6M)

Re-routed 2 nets
Extraction called for design 'eth_core' of instances=98343 and nets=47457 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 555.559M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 555.6M, InitMEM = 555.6M)
Number of Loop : 0
Start delay calculation (mem=555.559M)...
Delay calculation completed. (cpu=0:00:01.5 real=0:00:01.0 mem=555.559M 0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 555.6M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    5552
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5552
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:19, Mem = 555.56M).

------------------------------------------------------------
     Summary (cpu=0.32min real=0.33min mem=555.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.330  |
|           TNS (ns):| -4503.4 |
|    Violating Paths:|  4216   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5552 (5552)    |   -0.085   |   5552 (5552)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.515%
------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:01:31, mem = 555.6M **
*** Timing NOT met, worst failing slack is -3.330
*** Check timing (0:00:00.0)
*** Starting optCritPath ***
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1767 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6851
Max route overflow : 0.0001
Current slack : -3.330 ns, density : 0.6851
Current slack : -3.330 ns, density : 0.6851
Current slack : -3.115 ns, density : 0.6850
Current slack : -3.033 ns, density : 0.6848
Current slack : -2.980 ns, density : 0.6848
Current slack : -2.980 ns, density : 0.6848
Current slack : -2.980 ns, density : 0.6848
Current slack : -2.833 ns, density : 0.6846
Current slack : -2.838 ns, density : 0.6843
Current slack : -2.813 ns, density : 0.6843
Current slack : -2.813 ns, density : 0.6843
Current slack : -2.805 ns, density : 0.6843
Current slack : -2.660 ns, density : 0.6840
Current slack : -2.660 ns, density : 0.6839
Current slack : -2.619 ns, density : 0.6839
Current slack : -2.619 ns, density : 0.6839
Current slack : -2.619 ns, density : 0.6839
Current slack : -2.619 ns, density : 0.6838
Current slack : -2.619 ns, density : 0.6837
Current slack : -2.583 ns, density : 0.6838
*** Starting refinePlace (0:00:08.0 mem=555.6M) ***
*** maximum move = 4.4um ***
*** Finished refinePlace (0:00:14.1 mem=555.6M) ***
*** Done re-routing un-routed nets (555.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:14.3 mem=555.6M) ***
*** Finished delays update (0:00:16.7 mem=555.6M) ***
Current slack : -2.583 ns, density : 0.6839
Current slack : -2.583 ns, density : 0.6839
Current slack : -2.583 ns, density : 0.6840
Current slack : -2.583 ns, density : 0.6840
Current slack : -2.577 ns, density : 0.6840
Current slack : -2.577 ns, density : 0.6840
Current slack : -2.577 ns, density : 0.6840
Current slack : -2.550 ns, density : 0.6840
Current slack : -2.667 ns, density : 0.6840
Current slack : -2.667 ns, density : 0.6837
Current slack : -2.664 ns, density : 0.6834
Current slack : -2.651 ns, density : 0.6834
Current slack : -2.617 ns, density : 0.6866
Current slack : -2.616 ns, density : 0.6866
Current slack : -2.616 ns, density : 0.6866
Current slack : -2.616 ns, density : 0.6866
Current slack : -2.616 ns, density : 0.6866
Current slack : -2.616 ns, density : 0.6866
Current slack : -2.616 ns, density : 0.6866
Current slack : -2.611 ns, density : 0.6866
*** Starting refinePlace (0:00:24.9 mem=555.6M) ***
*** maximum move = 4.8um ***
*** Finished refinePlace (0:00:31.9 mem=555.6M) ***
*** Done re-routing un-routed nets (555.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:32.0 mem=555.6M) ***
*** Finished delays update (0:00:34.5 mem=555.6M) ***
Current slack : -2.571 ns, density : 0.6867
Current slack : -2.571 ns, density : 0.6867
Current slack : -2.530 ns, density : 0.6867
Current slack : -2.530 ns, density : 0.6868
Current slack : -2.530 ns, density : 0.6868
Current slack : -2.530 ns, density : 0.6868
Current slack : -2.530 ns, density : 0.6868
Current slack : -2.530 ns, density : 0.6867
Current slack : -2.530 ns, density : 0.6867
Current slack : -2.530 ns, density : 0.6867
Current slack : -2.530 ns, density : 0.6867
Current slack : -2.530 ns, density : 0.6867
Current slack : -2.530 ns, density : 0.6867
Current slack : -2.530 ns, density : 0.6867
Current slack : -2.530 ns, density : 0.6867
Current slack : -2.482 ns, density : 0.6867
Current slack : -2.466 ns, density : 0.6867
Current slack : -2.466 ns, density : 0.6867
Current slack : -2.466 ns, density : 0.6867
Current slack : -2.466 ns, density : 0.6866
Current slack : -2.398 ns, density : 0.6866
Current slack : -2.398 ns, density : 0.6866
Current slack : -2.398 ns, density : 0.6866
Current slack : -2.398 ns, density : 0.6866
Current slack : -2.398 ns, density : 0.6866
Current slack : -2.398 ns, density : 0.6866
Current slack : -2.398 ns, density : 0.6866
Current slack : -2.398 ns, density : 0.6866
Current slack : -2.398 ns, density : 0.6866
Current slack : -2.398 ns, density : 0.6866
Current slack : -2.398 ns, density : 0.6866
Current slack : -2.383 ns, density : 0.6866
Current slack : -2.378 ns, density : 0.6866
Current slack : -2.374 ns, density : 0.6866
Current slack : -2.374 ns, density : 0.6866
Current slack : -2.374 ns, density : 0.6863
Current slack : -2.374 ns, density : 0.6860
Current slack : -2.374 ns, density : 0.6861
Current slack : -2.366 ns, density : 0.6873
Current slack : -2.366 ns, density : 0.6873
Current slack : -2.366 ns, density : 0.6873
Current slack : -2.366 ns, density : 0.6873
Current slack : -2.366 ns, density : 0.6873
Current slack : -2.366 ns, density : 0.6873
Current slack : -2.366 ns, density : 0.6873
Current slack : -2.366 ns, density : 0.6873
Current slack : -2.366 ns, density : 0.6873
*** Starting refinePlace (0:00:49.0 mem=555.6M) ***
*** maximum move = 4.4um ***
*** Finished refinePlace (0:00:55.8 mem=555.6M) ***
*** Done re-routing un-routed nets (555.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:56.0 mem=555.6M) ***
*** Finished delays update (0:00:58.4 mem=555.6M) ***
Current slack : -2.330 ns, density : 0.6874
Current slack : -2.330 ns, density : 0.6875
Current slack : -2.330 ns, density : 0.6875
Current slack : -2.330 ns, density : 0.6875
Current slack : -2.330 ns, density : 0.6875
Current slack : -2.330 ns, density : 0.6875
Current slack : -2.330 ns, density : 0.6875
Current slack : -2.330 ns, density : 0.6875
Current slack : -2.330 ns, density : 0.6874
Current slack : -2.330 ns, density : 0.6874
Current slack : -2.330 ns, density : 0.6875
Current slack : -2.315 ns, density : 0.6875
Current slack : -2.315 ns, density : 0.6875
Current slack : -2.315 ns, density : 0.6875
Current slack : -2.315 ns, density : 0.6875
Current slack : -2.282 ns, density : 0.6875
Current slack : -2.282 ns, density : 0.6875
Current slack : -2.282 ns, density : 0.6875
Current slack : -2.262 ns, density : 0.6875
Current slack : -2.262 ns, density : 0.6875
Current slack : -2.262 ns, density : 0.6875
Current slack : -2.262 ns, density : 0.6875
Current slack : -2.252 ns, density : 0.6875
Current slack : -2.248 ns, density : 0.6875
Current slack : -2.243 ns, density : 0.6875
Current slack : -2.243 ns, density : 0.6874
Current slack : -2.243 ns, density : 0.6871
Current slack : -2.243 ns, density : 0.6872
Current slack : -2.237 ns, density : 0.6878
Current slack : -2.237 ns, density : 0.6878
Current slack : -2.237 ns, density : 0.6878
Current slack : -2.237 ns, density : 0.6878
Current slack : -2.237 ns, density : 0.6878
Current slack : -2.237 ns, density : 0.6877
Current slack : -2.237 ns, density : 0.6877
Current slack : -2.237 ns, density : 0.6877
Current slack : -2.237 ns, density : 0.6878
*** Starting refinePlace (0:01:10 mem=555.6M) ***
*** maximum move = 4.4um ***
*** Finished refinePlace (0:01:17 mem=555.6M) ***
*** Done re-routing un-routed nets (555.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:18 mem=555.6M) ***
*** Finished delays update (0:01:20 mem=555.6M) ***
Current slack : -2.302 ns, density : 0.6879
Current slack : -2.302 ns, density : 0.6879
Current slack : -2.302 ns, density : 0.6879
Current slack : -2.302 ns, density : 0.6879
Current slack : -2.302 ns, density : 0.6879
Current slack : -2.302 ns, density : 0.6879
Current slack : -2.302 ns, density : 0.6879
Current slack : -2.302 ns, density : 0.6879
Current slack : -2.264 ns, density : 0.6879
Current slack : -2.264 ns, density : 0.6879
Current slack : -2.264 ns, density : 0.6879
Current slack : -2.264 ns, density : 0.6879
Current slack : -2.264 ns, density : 0.6879
Current slack : -2.264 ns, density : 0.6879
Current slack : -2.264 ns, density : 0.6879
Current slack : -2.264 ns, density : 0.6879
Current slack : -2.246 ns, density : 0.6879
Current slack : -2.246 ns, density : 0.6878
Current slack : -2.242 ns, density : 0.6877
Current slack : -2.242 ns, density : 0.6877
Current slack : -2.242 ns, density : 0.6880
Current slack : -2.242 ns, density : 0.6880
Current slack : -2.242 ns, density : 0.6880
Current slack : -2.242 ns, density : 0.6880
Current slack : -2.242 ns, density : 0.6880
Current slack : -2.242 ns, density : 0.6880
Current slack : -2.242 ns, density : 0.6880
Current slack : -2.242 ns, density : 0.6880
Current slack : -2.242 ns, density : 0.6880
Current slack : -2.234 ns, density : 0.6880
Current slack : -2.234 ns, density : 0.6880
Current slack : -2.234 ns, density : 0.6880
Current slack : -2.234 ns, density : 0.6880
Current slack : -2.234 ns, density : 0.6880
Current slack : -2.234 ns, density : 0.6880
Current slack : -2.234 ns, density : 0.6880
Current slack : -2.234 ns, density : 0.6880
Current slack : -2.234 ns, density : 0.6880
Current slack : -2.234 ns, density : 0.6880
Current slack : -2.234 ns, density : 0.6880
Current slack : -2.234 ns, density : 0.6880
Current slack : -2.234 ns, density : 0.6880
*** Starting refinePlace (0:01:32 mem=555.6M) ***
*** maximum move = 4.0um ***
*** Finished refinePlace (0:01:38 mem=555.6M) ***
*** Done re-routing un-routed nets (555.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:38 mem=555.6M) ***
*** Finished delays update (0:01:40 mem=555.6M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 27 assigned nets
*** Done optCritPath (0:01:42 555.56M) ***

------------------------------------------------------------
     Summary (cpu=1.70min real=1.80min mem=555.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.234  |
|           TNS (ns):| -4230.5 |
|    Violating Paths:|  4216   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5553 (5553)    |   -0.085   |   5553 (5553)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.803%
------------------------------------------------------------
**optDesign ... cpu = 0:03:10, real = 0:03:19, mem = 555.6M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.765
*** Check timing (0:00:00.5)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1769 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6880
Max route overflow : 0.0001
Current slack : -1.765 ns, density : 0.6880
Current slack : -1.765 ns, density : 0.6880
Current slack : -1.765 ns, density : 0.6880
Current slack : -1.765 ns, density : 0.6880
Current slack : -1.807 ns, density : 0.6880
Current slack : -1.778 ns, density : 0.6880
Current slack : -1.778 ns, density : 0.6880
Current slack : -1.734 ns, density : 0.6880
Current slack : -1.734 ns, density : 0.6880
Current slack : -1.724 ns, density : 0.6880
Current slack : -1.724 ns, density : 0.6880
Current slack : -1.687 ns, density : 0.6880
Current slack : -1.648 ns, density : 0.6881
Current slack : -1.647 ns, density : 0.6881
Current slack : -1.647 ns, density : 0.6881
Current slack : -1.647 ns, density : 0.6881
Current slack : -1.640 ns, density : 0.6882
Current slack : -1.636 ns, density : 0.6882
Current slack : -1.627 ns, density : 0.6872
Current slack : -1.626 ns, density : 0.6855
Current slack : -1.626 ns, density : 0.6856
Current slack : -1.626 ns, density : 0.6891
Current slack : -1.626 ns, density : 0.6891
Current slack : -1.626 ns, density : 0.6891
Current slack : -1.626 ns, density : 0.6891
Current slack : -1.626 ns, density : 0.6891
Current slack : -1.626 ns, density : 0.6891
Current slack : -1.626 ns, density : 0.6891
Current slack : -1.626 ns, density : 0.6891
Current slack : -1.604 ns, density : 0.6890
Current slack : -1.603 ns, density : 0.6890
Current slack : -1.603 ns, density : 0.6890
Current slack : -1.603 ns, density : 0.6890
Current slack : -1.603 ns, density : 0.6890
Current slack : -1.603 ns, density : 0.6890
Current slack : -1.603 ns, density : 0.6890
Current slack : -1.603 ns, density : 0.6890
Current slack : -1.595 ns, density : 0.6890
Current slack : -1.595 ns, density : 0.6890
Current slack : -1.595 ns, density : 0.6890
Current slack : -1.595 ns, density : 0.6890
Current slack : -1.595 ns, density : 0.6890
Current slack : -1.595 ns, density : 0.6890
Current slack : -1.595 ns, density : 0.6890
Current slack : -1.580 ns, density : 0.6890
Current slack : -1.580 ns, density : 0.6890
Current slack : -1.580 ns, density : 0.6890
Current slack : -1.575 ns, density : 0.6890
Current slack : -1.575 ns, density : 0.6890
Current slack : -1.571 ns, density : 0.6890
Current slack : -1.571 ns, density : 0.6890
Current slack : -1.570 ns, density : 0.6890
Current slack : -1.570 ns, density : 0.6891
Current slack : -1.554 ns, density : 0.6891
Current slack : -1.554 ns, density : 0.6886
Current slack : -1.554 ns, density : 0.6878
Current slack : -1.554 ns, density : 0.6879
Current slack : -1.554 ns, density : 0.6896
Current slack : -1.554 ns, density : 0.6896
Current slack : -1.554 ns, density : 0.6896
Current slack : -1.554 ns, density : 0.6896
Current slack : -1.554 ns, density : 0.6896
Current slack : -1.554 ns, density : 0.6896
Current slack : -1.554 ns, density : 0.6896
Current slack : -1.554 ns, density : 0.6896
Current slack : -1.554 ns, density : 0.6896
Current slack : -1.548 ns, density : 0.6896
Current slack : -1.548 ns, density : 0.6896
Current slack : -1.545 ns, density : 0.6896
Current slack : -1.545 ns, density : 0.6896
Current slack : -1.545 ns, density : 0.6896
Current slack : -1.545 ns, density : 0.6896
Current slack : -1.545 ns, density : 0.6896
Current slack : -1.545 ns, density : 0.6896
Current slack : -1.545 ns, density : 0.6896
Current slack : -1.545 ns, density : 0.6896
Current slack : -1.544 ns, density : 0.6896
Current slack : -1.544 ns, density : 0.6896
Current slack : -1.544 ns, density : 0.6896
Current slack : -1.544 ns, density : 0.6896
Current slack : -1.544 ns, density : 0.6896
Current slack : -1.544 ns, density : 0.6896
Current slack : -1.544 ns, density : 0.6896
Current slack : -1.544 ns, density : 0.6894
Current slack : -1.544 ns, density : 0.6891
Current slack : -1.544 ns, density : 0.6892
Current slack : -1.544 ns, density : 0.6898
Current slack : -1.544 ns, density : 0.6898
Current slack : -1.544 ns, density : 0.6898
Current slack : -1.544 ns, density : 0.6898
Current slack : -1.544 ns, density : 0.6898
Current slack : -1.544 ns, density : 0.6898
Current slack : -1.544 ns, density : 0.6898
Current slack : -1.544 ns, density : 0.6898
Current slack : -1.544 ns, density : 0.6898
*** Starting refinePlace (0:00:34.7 mem=555.6M) ***
*** maximum move = 4.0um ***
*** Finished refinePlace (0:00:41.9 mem=555.6M) ***
*** Done re-routing un-routed nets (555.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:42.1 mem=555.6M) ***
*** Finished delays update (0:00:44.6 mem=555.6M) ***
Current slack : -1.544 ns, density : 0.6912
Current slack : -1.544 ns, density : 0.6912
Current slack : -1.544 ns, density : 0.6912
Current slack : -1.544 ns, density : 0.6912
Current slack : -1.544 ns, density : 0.6912
Current slack : -1.544 ns, density : 0.6912
Current slack : -1.544 ns, density : 0.6912
Current slack : -1.544 ns, density : 0.6912
Current slack : -1.544 ns, density : 0.6912
Current slack : -1.544 ns, density : 0.6912
Current slack : -1.544 ns, density : 0.6912
Current slack : -1.544 ns, density : 0.6912
*** Starting refinePlace (0:00:48.9 mem=555.6M) ***
*** maximum move = 0.8um ***
*** Finished refinePlace (0:00:54.5 mem=555.6M) ***
*** Starting trialRoute (mem=555.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (1151120 1147320)
coreBox:    (40280 40280) (1111120 1107320)
There are 90 prerouted nets with extraSpace.
Number of multi-gpin terms=483, multi-gpins=1341, moved blk term=0/0

Phase 1a route (0:00:00.2 555.6M):
Est net length = 1.309e+06um = 6.325e+05H + 6.765e+05V
Usage: (21.9%H 22.5%V) = (7.219e+05um 1.037e+06um) = (752502 420592)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 19 = 0 (0.00% H) + 19 (0.01% V)

Phase 1b route (0:00:00.2 555.6M):
Usage: (21.9%H 22.5%V) = (7.209e+05um 1.037e+06um) = (751403 420591)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Phase 1c route (0:00:00.2 555.6M):
Usage: (21.9%H 22.5%V) = (7.206e+05um 1.037e+06um) = (751093 420606)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Phase 1d route (0:00:00.2 555.6M):
Usage: (21.9%H 22.5%V) = (7.206e+05um 1.037e+06um) = (751094 420607)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Phase 1e route (0:00:00.1 555.6M):
Usage: (21.9%H 22.5%V) = (7.206e+05um 1.037e+06um) = (751102 420612)
Overflow: 17 = 0 (0.00% H) + 17 (0.01% V)

Phase 1f route (0:00:00.1 555.6M):
Usage: (21.9%H 22.5%V) = (7.206e+05um 1.037e+06um) = (751112 420616)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	4	 0.00%
--------------------------------------
  0:	0	 0.00%	17	 0.01%
  1:	0	 0.00%	41	 0.03%
  2:	0	 0.00%	76	 0.05%
  3:	0	 0.00%	663	 0.48%
  4:	36	 0.03%	2115	 1.52%
  5:	80	 0.06%	3285	 2.37%
  6:	141	 0.10%	6226	 4.49%
  7:	266	 0.19%	10275	 7.41%
  8:	378	 0.27%	14028	10.11%
  9:	593	 0.43%	17713	12.77%
 10:	946	 0.68%	19652	14.16%
 11:	1271	 0.92%	18541	13.36%
 12:	2953	 2.13%	17815	12.84%
 13:	6783	 4.89%	12641	 9.11%
 14:	4781	 3.45%	6930	 4.99%
 15:	5507	 3.97%	4099	 2.95%
 16:	6553	 4.72%	2412	 1.74%
 17:	9826	 7.08%	60	 0.04%
 18:	12859	 9.27%	0	 0.00%
 19:	13272	 9.57%	0	 0.00%
 20:	72509	52.26%	2156	 1.55%


Global route (cpu=1.0s real=1.0s 555.6M)
Phase 1l route (0:00:01.4 555.6M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (22.2%H 23.0%V) = (7.301e+05um 1.059e+06um) = (760878 429843)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	5	 0.00%
--------------------------------------
  0:	0	 0.00%	19	 0.01%
  1:	0	 0.00%	49	 0.04%
  2:	0	 0.00%	114	 0.08%
  3:	5	 0.00%	869	 0.63%
  4:	52	 0.04%	2330	 1.68%
  5:	81	 0.06%	3768	 2.72%
  6:	165	 0.12%	6603	 4.76%
  7:	286	 0.21%	10543	 7.60%
  8:	391	 0.28%	13926	10.04%
  9:	637	 0.46%	17342	12.50%
 10:	967	 0.70%	19340	13.94%
 11:	1359	 0.98%	18204	13.12%
 12:	3087	 2.22%	17588	12.68%
 13:	6839	 4.93%	12509	 9.02%
 14:	4912	 3.54%	6843	 4.93%
 15:	5634	 4.06%	4081	 2.94%
 16:	6642	 4.79%	2401	 1.73%
 17:	9907	 7.14%	59	 0.04%
 18:	12965	 9.34%	0	 0.00%
 19:	13322	 9.60%	0	 0.00%
 20:	71503	51.53%	2156	 1.55%



*** Completed Phase 1 route (0:00:02.8 555.6M) ***


Total length: 1.375e+06um, number of vias: 257921
M1(H) length: 7.421e+03um, number of vias: 121449
M2(V) length: 4.347e+05um, number of vias: 111672
M3(H) length: 5.648e+05um, number of vias: 19798
M4(V) length: 2.328e+05um, number of vias: 3151
M5(H) length: 7.771e+04um, number of vias: 1641
M6(V) length: 5.781e+04um, number of vias: 102
M7(H) length: 2.207e+02um, number of vias: 55
M8(V) length: 5.083e+01um, number of vias: 34
M9(H) length: 5.175e+00um, number of vias: 19
M10(V) length: 1.359e+01um
*** Completed Phase 2 route (0:00:01.6 555.6M) ***

*** Finished all Phases (cpu=0:00:04.6 mem=555.6M) ***
Peak Memory Usage was 555.6M 
*** Finished trialRoute (cpu=0:00:05.0 mem=555.6M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:59.7 mem=555.6M) ***
*** Finished delays update (0:01:02 mem=555.6M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
*** Starting refinePlace (0:01:05 mem=555.6M) ***
*** maximum move = 2.9um ***
*** Finished refinePlace (0:01:10 mem=555.6M) ***
*** Starting trialRoute (mem=555.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (1151120 1147320)
coreBox:    (40280 40280) (1111120 1107320)
There are 90 prerouted nets with extraSpace.
Number of multi-gpin terms=483, multi-gpins=1341, moved blk term=0/0

Phase 1a route (0:00:00.2 555.6M):
Est net length = 1.309e+06um = 6.325e+05H + 6.766e+05V
Usage: (21.9%H 22.5%V) = (7.220e+05um 1.037e+06um) = (752569 420618)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 19 = 0 (0.00% H) + 19 (0.01% V)

Phase 1b route (0:00:00.2 555.6M):
Usage: (21.9%H 22.5%V) = (7.209e+05um 1.037e+06um) = (751473 420617)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Phase 1c route (0:00:00.1 555.6M):
Usage: (21.9%H 22.5%V) = (7.206e+05um 1.037e+06um) = (751161 420635)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Phase 1d route (0:00:00.2 555.6M):
Usage: (21.9%H 22.5%V) = (7.206e+05um 1.037e+06um) = (751162 420636)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Phase 1e route (0:00:00.1 555.6M):
Usage: (21.9%H 22.5%V) = (7.206e+05um 1.037e+06um) = (751170 420641)
Overflow: 17 = 0 (0.00% H) + 17 (0.01% V)

Phase 1f route (0:00:00.1 555.6M):
Usage: (21.9%H 22.5%V) = (7.207e+05um 1.037e+06um) = (751180 420645)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	4	 0.00%
--------------------------------------
  0:	0	 0.00%	17	 0.01%
  1:	0	 0.00%	40	 0.03%
  2:	0	 0.00%	76	 0.05%
  3:	0	 0.00%	662	 0.48%
  4:	36	 0.03%	2108	 1.52%
  5:	83	 0.06%	3297	 2.38%
  6:	145	 0.10%	6227	 4.49%
  7:	269	 0.19%	10266	 7.40%
  8:	395	 0.28%	14035	10.12%
  9:	613	 0.44%	17724	12.77%
 10:	910	 0.66%	19637	14.15%
 11:	1262	 0.91%	18538	13.36%
 12:	2970	 2.14%	17827	12.85%
 13:	6733	 4.85%	12647	 9.11%
 14:	4819	 3.47%	6919	 4.99%
 15:	5535	 3.99%	4106	 2.96%
 16:	6535	 4.71%	2404	 1.73%
 17:	9833	 7.09%	59	 0.04%
 18:	12834	 9.25%	0	 0.00%
 19:	13273	 9.57%	0	 0.00%
 20:	72509	52.26%	2156	 1.55%


Global route (cpu=0.9s real=1.0s 555.6M)
Phase 1l route (0:00:01.5 555.6M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (22.2%H 23.0%V) = (7.302e+05um 1.059e+06um) = (760956 429883)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	5	 0.00%
--------------------------------------
  0:	0	 0.00%	20	 0.01%
  1:	0	 0.00%	47	 0.03%
  2:	0	 0.00%	116	 0.08%
  3:	6	 0.00%	870	 0.63%
  4:	50	 0.04%	2327	 1.68%
  5:	88	 0.06%	3773	 2.72%
  6:	170	 0.12%	6605	 4.76%
  7:	289	 0.21%	10524	 7.58%
  8:	401	 0.29%	13943	10.05%
  9:	652	 0.47%	17345	12.50%
 10:	952	 0.69%	19336	13.94%
 11:	1339	 0.97%	18197	13.11%
 12:	3097	 2.23%	17598	12.68%
 13:	6795	 4.90%	12516	 9.02%
 14:	4958	 3.57%	6831	 4.92%
 15:	5648	 4.07%	4089	 2.95%
 16:	6629	 4.78%	2393	 1.72%
 17:	9915	 7.15%	58	 0.04%
 18:	12943	 9.33%	0	 0.00%
 19:	13312	 9.59%	0	 0.00%
 20:	71510	51.54%	2156	 1.55%



*** Completed Phase 1 route (0:00:02.8 555.6M) ***


Total length: 1.376e+06um, number of vias: 257946
M1(H) length: 7.420e+03um, number of vias: 121449
M2(V) length: 4.349e+05um, number of vias: 111673
M3(H) length: 5.648e+05um, number of vias: 19802
M4(V) length: 2.328e+05um, number of vias: 3162
M5(H) length: 7.775e+04um, number of vias: 1648
M6(V) length: 5.763e+04um, number of vias: 104
M7(H) length: 2.414e+02um, number of vias: 55
M8(V) length: 5.083e+01um, number of vias: 34
M9(H) length: 5.175e+00um, number of vias: 19
M10(V) length: 1.359e+01um
*** Completed Phase 2 route (0:00:01.6 555.6M) ***

*** Finished all Phases (cpu=0:00:04.6 mem=555.6M) ***
Peak Memory Usage was 555.6M 
*** Finished trialRoute (cpu=0:00:05.0 mem=555.6M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:16 mem=555.6M) ***
*** Finished delays update (0:01:18 mem=555.6M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 27 assigned nets
*** Done optCritPath (0:01:20 555.56M) ***

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=1.33min real=1.38min mem=555.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.731  |
|           TNS (ns):| -2435.2 |
|    Violating Paths:|  3377   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5549 (5549)    |   -0.085   |   5549 (5549)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.120%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:31, real = 0:04:43, mem = 555.6M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:31, real = 0:04:44, mem = 555.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.403  | -1.731  | -2.403  | -0.710  | -1.110  |   N/A   |
|           TNS (ns):| -4307.1 | -2435.2 | -3907.4 | -96.019 |-187.194 |   N/A   |
|    Violating Paths:|  4222   |  3377   |  3502   |   296   |   263   |   N/A   |
|          All Paths:|  7370   |  3566   |  6377   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5549 (5549)    |   -0.085   |   5549 (5549)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.120%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:33, real = 0:04:49, mem = 555.6M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=550.6M) ***
*** End createClockTreeSpec (cpu=0:00:00.2, real=0:00:01.0, mem=550.6M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=550.6M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 550.555M)

Start to trace clock trees ...
*** Begin Tracer (mem=550.6M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=550.6M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.4, real=0:00:02.0, mem=550.6M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=550.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (1151120 1147320)
coreBox:    (40280 40280) (1111120 1107320)
There are 90 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 550.6M):
Number of multi-gpin terms=483, multi-gpins=1341, moved blk term=0/0

Phase 1a route (0:00:00.2 550.6M):
Est net length = 1.309e+06um = 6.325e+05H + 6.766e+05V
Usage: (21.9%H 22.5%V) = (7.220e+05um 1.037e+06um) = (752569 420618)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 19 = 0 (0.00% H) + 19 (0.01% V)

Phase 1b route (0:00:00.2 550.6M):
Usage: (21.9%H 22.5%V) = (7.209e+05um 1.037e+06um) = (751473 420617)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Phase 1c route (0:00:00.2 550.6M):
Usage: (21.9%H 22.5%V) = (7.206e+05um 1.037e+06um) = (751161 420635)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Phase 1d route (0:00:00.2 550.6M):
Usage: (21.9%H 22.5%V) = (7.206e+05um 1.037e+06um) = (751162 420636)
Overflow: 18 = 0 (0.00% H) + 18 (0.01% V)

Phase 1e route (0:00:00.1 550.6M):
Usage: (21.9%H 22.5%V) = (7.206e+05um 1.037e+06um) = (751170 420641)
Overflow: 17 = 0 (0.00% H) + 17 (0.01% V)

Phase 1f route (0:00:00.1 550.6M):
Usage: (21.9%H 22.5%V) = (7.207e+05um 1.037e+06um) = (751180 420645)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Phase 1g route (0:00:00.1 550.6M):
Usage: (21.9%H 22.5%V) = (7.207e+05um 1.037e+06um) = (751180 420645)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Usage: (21.9%H 22.5%V) = (7.207e+05um 1.037e+06um) = (751180 420645)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	4	 0.00%
--------------------------------------
  0:	0	 0.00%	17	 0.01%
  1:	0	 0.00%	40	 0.03%
  2:	0	 0.00%	76	 0.05%
  3:	0	 0.00%	662	 0.48%
  4:	36	 0.03%	2108	 1.52%
  5:	83	 0.06%	3297	 2.38%
  6:	145	 0.10%	6227	 4.49%
  7:	269	 0.19%	10266	 7.40%
  8:	395	 0.28%	14035	10.12%
  9:	613	 0.44%	17724	12.77%
 10:	910	 0.66%	19637	14.15%
 11:	1262	 0.91%	18538	13.36%
 12:	2970	 2.14%	17827	12.85%
 13:	6733	 4.85%	12647	 9.11%
 14:	4819	 3.47%	6919	 4.99%
 15:	5535	 3.99%	4106	 2.96%
 16:	6535	 4.71%	2404	 1.73%
 17:	9833	 7.09%	59	 0.04%
 18:	12834	 9.25%	0	 0.00%
 19:	13273	 9.57%	0	 0.00%
 20:	72509	52.26%	2156	 1.55%

Global route (cpu=1.1s real=1.0s 550.6M)
Phase 1l route (0:00:01.5 550.6M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (22.2%H 23.0%V) = (7.302e+05um 1.059e+06um) = (760956 429883)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	5	 0.00%
--------------------------------------
  0:	0	 0.00%	20	 0.01%
  1:	0	 0.00%	47	 0.03%
  2:	0	 0.00%	116	 0.08%
  3:	6	 0.00%	870	 0.63%
  4:	50	 0.04%	2327	 1.68%
  5:	88	 0.06%	3773	 2.72%
  6:	170	 0.12%	6605	 4.76%
  7:	289	 0.21%	10524	 7.58%
  8:	401	 0.29%	13943	10.05%
  9:	652	 0.47%	17345	12.50%
 10:	952	 0.69%	19336	13.94%
 11:	1339	 0.97%	18197	13.11%
 12:	3097	 2.23%	17598	12.68%
 13:	6795	 4.90%	12516	 9.02%
 14:	4958	 3.57%	6831	 4.92%
 15:	5648	 4.07%	4089	 2.95%
 16:	6629	 4.78%	2393	 1.72%
 17:	9915	 7.15%	58	 0.04%
 18:	12943	 9.33%	0	 0.00%
 19:	13312	 9.59%	0	 0.00%
 20:	71510	51.54%	2156	 1.55%



*** Completed Phase 1 route (0:00:02.8 550.6M) ***


Total length: 1.376e+06um, number of vias: 257946
M1(H) length: 7.420e+03um, number of vias: 121449
M2(V) length: 4.349e+05um, number of vias: 111673
M3(H) length: 5.648e+05um, number of vias: 19802
M4(V) length: 2.328e+05um, number of vias: 3162
M5(H) length: 7.775e+04um, number of vias: 1648
M6(V) length: 5.763e+04um, number of vias: 104
M7(H) length: 2.414e+02um, number of vias: 55
M8(V) length: 5.083e+01um, number of vias: 34
M9(H) length: 5.175e+00um, number of vias: 19
M10(V) length: 1.359e+01um
*** Completed Phase 2 route (0:00:01.7 550.6M) ***

*** Finished all Phases (cpu=0:00:04.7 mem=550.6M) ***
Peak Memory Usage was 550.6M 
*** Finished trialRoute (cpu=0:00:05.0 mem=550.6M) ***

<CMD> extractRC
Extraction called for design 'eth_core' of instances=99123 and nets=48239 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 550.555M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...
..........|..........|..........|.....
Total number of adjacent register pair is 355859.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/crcin16_d_reg[14]/CLK 589.4(ps)
Min trig. edge delay at sink(R): tx_core/tx_rs/crc_left_d_reg[9]/CLK 451.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 451.1~589.4(ps)        0~10(ps)            
Fall Phase Delay               : 455~591.3(ps)          0~10(ps)            
Trig. Edge Skew                : 138.3(ps)              60(ps)              
Rise Skew                      : 138.3(ps)              
Fall Skew                      : 136.3(ps)              
Max. Rise Buffer Tran.         : 267.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 220.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 297.3(ps)              200(ps)             
Max. Fall Sink Tran.           : 259.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 38.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 43.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 163.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 141.6(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 355859                 

Max. Local Skew                : 126.1(ps)              
  tx_core/axi_slave/wready_d_reg/CLK(R)->
  tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][1]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:01.3)


*** End reportClockTree (cpu=0:00:01.3, real=0:00:02.0, mem=550.6M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/crcin16_d_reg[14]/CLK 589.4(ps)
Min trig. edge delay at sink(R): tx_core/tx_rs/crc_left_d_reg[9]/CLK 451.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 451.1~589.4(ps)        0~10(ps)            
Fall Phase Delay               : 455~591.3(ps)          0~10(ps)            
Trig. Edge Skew                : 138.3(ps)              60(ps)              
Rise Skew                      : 138.3(ps)              
Fall Skew                      : 136.3(ps)              
Max. Rise Buffer Tran.         : 267.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 220.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 297.3(ps)              200(ps)             
Max. Fall Sink Tran.           : 259.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 38.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 43.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 163.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 141.6(ps)              0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:01.0, mem=550.6M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 550.6M, InitMEM = 550.6M)
Number of Loop : 0
Start delay calculation (mem=550.555M)...
Delay calculation completed. (cpu=0:00:01.6 real=0:00:01.0 mem=550.555M 0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 550.6M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 550.6M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=550.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=550.6M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.710  |
|           TNS (ns):| -4111.3 |
|    Violating Paths:|  4567   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5549 (5549)    |   -0.085   |   5549 (5549)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.120%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 550.6M **
*** Starting optimizing excluded clock nets MEM= 550.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 550.6M) ***
*** Starting optimizing excluded clock nets MEM= 550.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 550.6M) ***
************ Recovering area ***************
Info: 90 nets with fixed/cover wires excluded.
Info: 90 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 69.120% **

*** starting 1-st reclaim pass: 42205 instances 
*** starting 2-nd reclaim pass: 41116 instances 
*** starting 3-rd reclaim pass: 13606 instances 
*** starting 4-th reclaim pass: 2967 instances 
*** starting 5-th reclaim pass: 57 instances 
*** starting 6-th reclaim pass: 3 instances 


** Area Reclaim Summary: Buffer Deletion = 1024 Declone = 65 Downsize = 5354 **
** Density Change = 0.711% **
** Density after area reclaim = 68.409% **
*** Finished Area Reclaim (0:00:09.6) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 68.409%
Design contains fractional 20 cells.
density after resizing = 68.409%
Design contains fractional 20 cells.
default core: bins with density >  0.75 =   19 % ( 92 / 484 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:05.9, Real Time = 0:00:06.0
move report: preRPlace moves 2431 insts, mean move: 0.46 um, max move: 2.85 um
	max move on inst (tx_core/tx_crc/crcpkt0/FE_OCPUNCOC33054_FE_OCP_RBN32623_n5382): (178.60, 425.22) --> (178.22, 422.75)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2431 insts, mean move: 0.46 um, max move: 2.85 um
	max move on inst (tx_core/tx_crc/crcpkt0/FE_OCPUNCOC33054_FE_OCP_RBN32623_n5382): (178.60, 425.22) --> (178.22, 422.75)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.85 um
  inst (tx_core/tx_crc/crcpkt0/FE_OCPUNCOC33054_FE_OCP_RBN32623_n5382) with max move: (178.6, 425.22) -> (178.22, 422.75)
  mean    (X+Y) =         0.46 um
Total instances moved : 1481
*** cpu=0:00:06.0   mem=550.6M  mem(used)=0.0M***
*** Starting trialRoute (mem=550.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (1151120 1147320)
coreBox:    (40280 40280) (1111120 1107320)
There are 90 prerouted nets with extraSpace.
Number of multi-gpin terms=485, multi-gpins=1345, moved blk term=0/0

Phase 1a route (0:00:00.2 550.6M):
Est net length = 1.306e+06um = 6.306e+05H + 6.755e+05V
Usage: (21.8%H 22.4%V) = (7.192e+05um 1.031e+06um) = (749700 418164)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 20 = 0 (0.00% H) + 20 (0.01% V)

Phase 1b route (0:00:00.2 550.6M):
Usage: (21.8%H 22.4%V) = (7.182e+05um 1.031e+06um) = (748600 418163)
Overflow: 19 = 0 (0.00% H) + 19 (0.01% V)

Phase 1c route (0:00:00.1 550.6M):
Usage: (21.8%H 22.4%V) = (7.179e+05um 1.031e+06um) = (748308 418174)
Overflow: 19 = 0 (0.00% H) + 19 (0.01% V)

Phase 1d route (0:00:00.2 550.6M):
Usage: (21.8%H 22.4%V) = (7.179e+05um 1.031e+06um) = (748309 418175)
Overflow: 19 = 0 (0.00% H) + 19 (0.01% V)

Phase 1e route (0:00:00.1 550.6M):
Usage: (21.8%H 22.4%V) = (7.179e+05um 1.031e+06um) = (748319 418181)
Overflow: 17 = 0 (0.00% H) + 17 (0.01% V)

Phase 1f route (0:00:00.1 550.6M):
Usage: (21.8%H 22.4%V) = (7.179e+05um 1.031e+06um) = (748327 418184)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	4	 0.00%
--------------------------------------
  0:	0	 0.00%	17	 0.01%
  1:	0	 0.00%	41	 0.03%
  2:	0	 0.00%	78	 0.06%
  3:	3	 0.00%	646	 0.47%
  4:	28	 0.02%	2067	 1.49%
  5:	63	 0.05%	3309	 2.38%
  6:	143	 0.10%	6134	 4.42%
  7:	261	 0.19%	10182	 7.34%
  8:	406	 0.29%	13879	10.00%
  9:	617	 0.44%	17598	12.68%
 10:	795	 0.57%	19532	14.08%
 11:	1261	 0.91%	18665	13.45%
 12:	2921	 2.11%	18195	13.11%
 13:	6645	 4.79%	12805	 9.23%
 14:	4780	 3.44%	6875	 4.95%
 15:	5503	 3.97%	4105	 2.96%
 16:	6368	 4.59%	2401	 1.73%
 17:	9953	 7.17%	59	 0.04%
 18:	13100	 9.44%	0	 0.00%
 19:	13529	 9.75%	0	 0.00%
 20:	72378	52.16%	2156	 1.55%


Global route (cpu=1.0s real=1.0s 550.6M)
Phase 1l route (0:00:01.5 550.6M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (22.1%H 22.9%V) = (7.273e+05um 1.053e+06um) = (757899 427275)
Overflow: 16 = 0 (0.00% H) + 16 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	5	 0.00%
--------------------------------------
  0:	0	 0.00%	22	 0.02%
  1:	0	 0.00%	49	 0.04%
  2:	0	 0.00%	116	 0.08%
  3:	7	 0.01%	835	 0.60%
  4:	46	 0.03%	2315	 1.67%
  5:	67	 0.05%	3755	 2.71%
  6:	163	 0.12%	6500	 4.68%
  7:	274	 0.20%	10379	 7.48%
  8:	437	 0.31%	13817	 9.96%
  9:	628	 0.45%	17336	12.49%
 10:	852	 0.61%	19145	13.80%
 11:	1329	 0.96%	18358	13.23%
 12:	3014	 2.17%	17995	12.97%
 13:	6757	 4.87%	12633	 9.10%
 14:	4892	 3.53%	6803	 4.90%
 15:	5622	 4.05%	4078	 2.94%
 16:	6498	 4.68%	2393	 1.72%
 17:	10001	 7.21%	58	 0.04%
 18:	13248	 9.55%	0	 0.00%
 19:	13456	 9.70%	0	 0.00%
 20:	71463	51.50%	2156	 1.55%



*** Completed Phase 1 route (0:00:02.7 550.6M) ***


Total length: 1.371e+06um, number of vias: 253641
M1(H) length: 7.235e+03um, number of vias: 119271
M2(V) length: 4.373e+05um, number of vias: 109895
M3(H) length: 5.655e+05um, number of vias: 19612
M4(V) length: 2.303e+05um, number of vias: 3078
M5(H) length: 7.514e+04um, number of vias: 1563
M6(V) length: 5.552e+04um, number of vias: 108
M7(H) length: 2.086e+02um, number of vias: 57
M8(V) length: 8.331e+01um, number of vias: 36
M9(H) length: 5.175e+00um, number of vias: 21
M10(V) length: 5.976e+01um
*** Completed Phase 2 route (0:00:01.6 550.6M) ***

*** Finished all Phases (cpu=0:00:04.5 mem=550.6M) ***
Peak Memory Usage was 550.6M 
*** Finished trialRoute (cpu=0:00:04.8 mem=550.6M) ***

Extraction called for design 'eth_core' of instances=98034 and nets=47150 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 550.555M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 550.6M, InitMEM = 550.6M)
Number of Loop : 0
Start delay calculation (mem=550.555M)...
Delay calculation completed. (cpu=0:00:01.5 real=0:00:01.0 mem=550.555M 0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 550.6M) ***

------------------------------------------------------------
     Summary (cpu=0.42min real=0.42min mem=550.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.685  |
|           TNS (ns):| -3845.6 |
|    Violating Paths:|  4489   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5551 (5551)    |   -0.085   |   5551 (5551)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.409%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 550.6M **
*info: Start fixing DRV (Mem = 550.55M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (550.6M)
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1769 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=550.6M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.684094
Start fixing design rules ... (0:00:00.5 550.6M)
Done fixing design rule (0:00:00.8 550.6M)

Summary:
23 buffers added on 23 nets (with 0 driver resized)

Density after buffering = 0.684245
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 19.2 % ( 93 / 484 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:04.8, Real Time = 0:00:04.0
move report: preRPlace moves 50 insts, mean move: 0.47 um, max move: 0.76 um
	max move on inst (tx_core/axi_master/FE_OFC35642_n1965): (257.26, 202.92) --> (258.02, 202.92)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 50 insts, mean move: 0.47 um, max move: 0.76 um
	max move on inst (tx_core/axi_master/FE_OFC35642_n1965): (257.26, 202.92) --> (258.02, 202.92)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.76 um
  inst (tx_core/axi_master/FE_OFC35642_n1965) with max move: (257.26, 202.92) -> (258.02, 202.92)
  mean    (X+Y) =         0.48 um
Total instances moved : 45
*** cpu=0:00:05.0   mem=550.6M  mem(used)=0.0M***
Ripped up 0 affected routes.

Re-routing 0 un-routed nets (0:00:06.6 550.6M)
Total net count = 47173; Percent unrouted = 0.0
Done re-routing un-routed nets (0:00:06.6 550.6M)
*** Completed dpFixDRCViolation (0:00:06.7 550.6M)

Extraction called for design 'eth_core' of instances=98057 and nets=47173 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 550.555M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 550.6M, InitMEM = 550.6M)
Number of Loop : 0
Start delay calculation (mem=550.555M)...
Delay calculation completed. (cpu=0:00:01.5 real=0:00:02.0 mem=550.555M 0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:03.0  mem= 550.6M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    5549
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5551
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (550.6M)
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1769 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=550.6M) ***
Start fixing design rules ... (0:00:00.5 550.6M)
Done fixing design rule (0:00:01.1 550.6M)

Summary:
15 buffers added on 15 nets (with 0 driver resized)

Density after buffering = 0.684393
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 19.2 % ( 93 / 484 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:04.3, Real Time = 0:00:05.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:04.5   mem=550.6M  mem(used)=0.0M***
Ripped up 0 affected routes.

Re-routing 15 un-routed nets (0:00:06.2 550.6M)
Total net count = 47188; Percent unrouted = 0.0
Done re-routing un-routed nets (0:00:06.2 550.6M)
*** Completed dpFixDRCViolation (0:00:06.3 550.6M)

Extraction called for design 'eth_core' of instances=98072 and nets=47188 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 550.555M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 550.6M, InitMEM = 550.6M)
Number of Loop : 0
Start delay calculation (mem=550.555M)...
Delay calculation completed. (cpu=0:00:01.5 real=0:00:02.0 mem=550.555M 0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:04.0  mem= 550.6M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    5549
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5549
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:20, Mem = 550.55M).

------------------------------------------------------------
     Summary (cpu=0.33min real=0.37min mem=550.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.685  |
|           TNS (ns):| -3885.8 |
|    Violating Paths:|  4489   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5549 (5549)    |   -0.085   |   5549 (5549)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.439%
------------------------------------------------------------
**optDesign ... cpu = 0:00:51, real = 0:00:53, mem = 550.6M **
*** Starting optCritPath ***
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1769 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6844
Max route overflow : 0.0001
Current slack : -4.685 ns, density : 0.6844
Current slack : -4.685 ns, density : 0.6844
Current slack : -4.685 ns, density : 0.6844
Current slack : -4.685 ns, density : 0.6842
Current slack : -4.685 ns, density : 0.6842
Current slack : -4.685 ns, density : 0.6842
Current slack : -4.685 ns, density : 0.6842
Current slack : -4.647 ns, density : 0.6842
Current slack : -4.611 ns, density : 0.6843
Current slack : -4.611 ns, density : 0.6843
Current slack : -4.611 ns, density : 0.6843
*** Starting refinePlace (0:00:04.3 mem=550.6M) ***
*** maximum move = 3.2um ***
*** Finished refinePlace (0:00:11.0 mem=550.6M) ***
*** Done re-routing un-routed nets (550.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:11.1 mem=550.6M) ***
*** Finished delays update (0:00:13.6 mem=550.6M) ***
Current slack : -4.605 ns, density : 0.6844
Current slack : -4.605 ns, density : 0.6844
Current slack : -4.605 ns, density : 0.6844
Current slack : -4.605 ns, density : 0.6843
Current slack : -4.605 ns, density : 0.6839
Current slack : -4.605 ns, density : 0.6839
Current slack : -4.614 ns, density : 0.6847
Current slack : -4.612 ns, density : 0.6847
Current slack : -4.612 ns, density : 0.6847
Current slack : -4.600 ns, density : 0.6847
Current slack : -4.600 ns, density : 0.6847
Current slack : -4.600 ns, density : 0.6847
Current slack : -4.600 ns, density : 0.6847
Current slack : -4.600 ns, density : 0.6847
Current slack : -4.545 ns, density : 0.6848
Current slack : -4.545 ns, density : 0.6848
Current slack : -4.545 ns, density : 0.6848
Current slack : -4.545 ns, density : 0.6848
Current slack : -4.545 ns, density : 0.6848
Current slack : -4.545 ns, density : 0.6848
Current slack : -4.545 ns, density : 0.6848
Current slack : -4.545 ns, density : 0.6848
*** Starting refinePlace (0:00:20.2 mem=550.6M) ***
*** maximum move = 4.0um ***
*** Finished refinePlace (0:00:27.5 mem=550.6M) ***
*** Done re-routing un-routed nets (550.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:27.7 mem=550.6M) ***
*** Finished delays update (0:00:30.2 mem=550.6M) ***
Current slack : -4.545 ns, density : 0.6850
Current slack : -4.545 ns, density : 0.6850
Current slack : -4.543 ns, density : 0.6850
Current slack : -4.543 ns, density : 0.6850
Current slack : -4.543 ns, density : 0.6850
Current slack : -4.543 ns, density : 0.6850
Current slack : -4.543 ns, density : 0.6850
Current slack : -4.543 ns, density : 0.6849
Current slack : -4.543 ns, density : 0.6849
Current slack : -4.543 ns, density : 0.6849
Current slack : -4.543 ns, density : 0.6850
Current slack : -4.543 ns, density : 0.6850
Current slack : -4.543 ns, density : 0.6850
Current slack : -4.543 ns, density : 0.6849
Current slack : -4.543 ns, density : 0.6849
Current slack : -4.527 ns, density : 0.6849
Current slack : -4.527 ns, density : 0.6849
Current slack : -4.527 ns, density : 0.6849
Current slack : -4.504 ns, density : 0.6849
Current slack : -4.504 ns, density : 0.6849
Current slack : -4.503 ns, density : 0.6849
Current slack : -4.503 ns, density : 0.6849
Current slack : -4.504 ns, density : 0.6850
Current slack : -4.493 ns, density : 0.6850
Current slack : -4.493 ns, density : 0.6850
Current slack : -4.493 ns, density : 0.6849
Current slack : -4.493 ns, density : 0.6847
Current slack : -4.493 ns, density : 0.6847
Current slack : -4.493 ns, density : 0.6850
Current slack : -4.493 ns, density : 0.6850
Current slack : -4.493 ns, density : 0.6850
Current slack : -4.493 ns, density : 0.6850
Current slack : -4.493 ns, density : 0.6850
Current slack : -4.493 ns, density : 0.6850
Current slack : -4.493 ns, density : 0.6850
Current slack : -4.493 ns, density : 0.6850
Current slack : -4.493 ns, density : 0.6850
*** Starting refinePlace (0:00:41.5 mem=550.6M) ***
*** maximum move = 3.4um ***
*** Finished refinePlace (0:00:48.5 mem=550.6M) ***
*** Done re-routing un-routed nets (550.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:48.7 mem=550.6M) ***
*** Finished delays update (0:00:51.1 mem=550.6M) ***
Current slack : -4.490 ns, density : 0.6851
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6851
Current slack : -4.490 ns, density : 0.6851
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6851
Current slack : -4.490 ns, density : 0.6851
Current slack : -4.490 ns, density : 0.6851
Current slack : -4.490 ns, density : 0.6850
Current slack : -4.490 ns, density : 0.6850
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6851
Current slack : -4.490 ns, density : 0.6851
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6852
Current slack : -4.490 ns, density : 0.6851
Current slack : -4.490 ns, density : 0.6851
Current slack : -4.490 ns, density : 0.6851
Current slack : -4.490 ns, density : 0.6851
Current slack : -4.490 ns, density : 0.6851
*** Starting refinePlace (0:01:03 mem=550.6M) ***
*** maximum move = 2.9um ***
*** Finished refinePlace (0:01:09 mem=550.6M) ***
*** Done re-routing un-routed nets (550.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:10 mem=550.6M) ***
*** Finished delays update (0:01:12 mem=550.6M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 21 assigned nets
*** Done optCritPath (0:01:14 550.55M) ***

------------------------------------------------------------
     Summary (cpu=1.23min real=1.28min mem=550.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.490  |
|           TNS (ns):| -3896.4 |
|    Violating Paths:|  4485   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5551 (5551)    |   -0.085   |   5551 (5551)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.521%
------------------------------------------------------------
**optDesign ... cpu = 0:02:05, real = 0:02:10, mem = 550.6M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -4.416
*** Check timing (0:00:00.5)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1786 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6852
Max route overflow : 0.0001
Current slack : -4.416 ns, density : 0.6852
Current slack : -4.416 ns, density : 0.6852
Current slack : -4.416 ns, density : 0.6852
Current slack : -4.416 ns, density : 0.6851
Current slack : -4.412 ns, density : 0.6851
Current slack : -4.412 ns, density : 0.6851
Current slack : -4.412 ns, density : 0.6851
Current slack : -4.412 ns, density : 0.6851
Current slack : -4.412 ns, density : 0.6851
Current slack : -4.412 ns, density : 0.6851
Current slack : -4.412 ns, density : 0.6851
Current slack : -4.411 ns, density : 0.6851
Current slack : -4.411 ns, density : 0.6851
Current slack : -4.411 ns, density : 0.6851
Current slack : -4.411 ns, density : 0.6850
Current slack : -4.411 ns, density : 0.6847
Current slack : -4.411 ns, density : 0.6847
Current slack : -4.411 ns, density : 0.6850
Current slack : -4.411 ns, density : 0.6850
Current slack : -4.411 ns, density : 0.6850
Current slack : -4.411 ns, density : 0.6850
Current slack : -4.411 ns, density : 0.6850
Current slack : -4.411 ns, density : 0.6850
Current slack : -4.411 ns, density : 0.6850
Current slack : -4.411 ns, density : 0.6850
*** Starting refinePlace (0:00:08.4 mem=550.6M) ***
*** maximum move = 2.9um ***
*** Finished refinePlace (0:00:14.8 mem=550.6M) ***
*** Done re-routing un-routed nets (550.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:15.0 mem=550.6M) ***
*** Finished delays update (0:00:17.5 mem=550.6M) ***
Current slack : -4.411 ns, density : 0.6853
Current slack : -4.411 ns, density : 0.6853
Current slack : -4.411 ns, density : 0.6853
Current slack : -4.411 ns, density : 0.6853
Current slack : -4.411 ns, density : 0.6853
Current slack : -4.411 ns, density : 0.6853
Current slack : -4.411 ns, density : 0.6853
Current slack : -4.411 ns, density : 0.6853
Current slack : -4.411 ns, density : 0.6852
Current slack : -4.411 ns, density : 0.6852
Current slack : -4.411 ns, density : 0.6852
Current slack : -4.411 ns, density : 0.6852
Current slack : -4.411 ns, density : 0.6852
*** Starting refinePlace (0:00:21.8 mem=550.6M) ***
*** maximum move = 0.8um ***
*** Finished refinePlace (0:00:27.5 mem=550.6M) ***
*** Starting trialRoute (mem=550.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (1151120 1147320)
coreBox:    (40280 40280) (1111120 1107320)
There are 90 prerouted nets with extraSpace.
Number of multi-gpin terms=484, multi-gpins=1343, moved blk term=0/0

Phase 1a route (0:00:00.2 550.6M):
Est net length = 1.310e+06um = 6.325e+05H + 6.770e+05V
Usage: (21.9%H 22.5%V) = (7.213e+05um 1.033e+06um) = (751869 419142)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 20 = 0 (0.00% H) + 20 (0.01% V)

Phase 1b route (0:00:00.2 550.6M):
Usage: (21.9%H 22.5%V) = (7.203e+05um 1.033e+06um) = (750762 419141)
Overflow: 19 = 0 (0.00% H) + 19 (0.01% V)

Phase 1c route (0:00:00.2 550.6M):
Usage: (21.9%H 22.5%V) = (7.200e+05um 1.033e+06um) = (750465 419155)
Overflow: 19 = 0 (0.00% H) + 19 (0.01% V)

Phase 1d route (0:00:00.2 550.6M):
Usage: (21.9%H 22.5%V) = (7.200e+05um 1.033e+06um) = (750466 419156)
Overflow: 19 = 0 (0.00% H) + 19 (0.01% V)

Phase 1e route (0:00:00.1 550.6M):
Usage: (21.9%H 22.5%V) = (7.200e+05um 1.033e+06um) = (750476 419162)
Overflow: 17 = 0 (0.00% H) + 17 (0.01% V)

Phase 1f route (0:00:00.1 550.6M):
Usage: (21.9%H 22.5%V) = (7.200e+05um 1.033e+06um) = (750484 419165)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	4	 0.00%
--------------------------------------
  0:	0	 0.00%	17	 0.01%
  1:	0	 0.00%	36	 0.03%
  2:	0	 0.00%	87	 0.06%
  3:	0	 0.00%	653	 0.47%
  4:	32	 0.02%	2062	 1.49%
  5:	81	 0.06%	3324	 2.40%
  6:	124	 0.09%	6211	 4.48%
  7:	233	 0.17%	10151	 7.32%
  8:	406	 0.29%	13967	10.07%
  9:	614	 0.44%	17577	12.67%
 10:	856	 0.62%	19535	14.08%
 11:	1329	 0.96%	18678	13.46%
 12:	2962	 2.13%	18128	13.06%
 13:	6639	 4.78%	12791	 9.22%
 14:	4763	 3.43%	6856	 4.94%
 15:	5606	 4.04%	4059	 2.93%
 16:	6425	 4.63%	2394	 1.73%
 17:	9885	 7.12%	62	 0.04%
 18:	13063	 9.41%	0	 0.00%
 19:	13593	 9.80%	0	 0.00%
 20:	72143	51.99%	2156	 1.55%


Global route (cpu=0.9s real=1.0s 550.6M)
Phase 1l route (0:00:01.5 550.6M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (22.2%H 23.0%V) = (7.294e+05um 1.056e+06um) = (760167 428348)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.00%
 -6:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	4	 0.00%
--------------------------------------
  0:	0	 0.00%	23	 0.02%
  1:	0	 0.00%	45	 0.03%
  2:	1	 0.00%	122	 0.09%
  3:	2	 0.00%	843	 0.61%
  4:	48	 0.03%	2331	 1.68%
  5:	86	 0.06%	3765	 2.71%
  6:	146	 0.11%	6583	 4.74%
  7:	252	 0.18%	10339	 7.45%
  8:	433	 0.31%	13886	10.01%
  9:	637	 0.46%	17342	12.50%
 10:	906	 0.65%	19139	13.79%
 11:	1398	 1.01%	18347	13.22%
 12:	3055	 2.20%	17945	12.93%
 13:	6741	 4.86%	12626	 9.10%
 14:	4881	 3.52%	6771	 4.88%
 15:	5724	 4.13%	4034	 2.91%
 16:	6543	 4.72%	2386	 1.72%
 17:	9965	 7.18%	61	 0.04%
 18:	13222	 9.53%	0	 0.00%
 19:	13504	 9.73%	0	 0.00%
 20:	71210	51.32%	2156	 1.55%



*** Completed Phase 1 route (0:00:02.9 550.6M) ***


Total length: 1.375e+06um, number of vias: 254528
M1(H) length: 7.251e+03um, number of vias: 119593
M2(V) length: 4.372e+05um, number of vias: 110280
M3(H) length: 5.673e+05um, number of vias: 19722
M4(V) length: 2.328e+05um, number of vias: 3125
M5(H) length: 7.541e+04um, number of vias: 1588
M6(V) length: 5.497e+04um, number of vias: 106
M7(H) length: 1.537e+02um, number of vias: 57
M8(V) length: 8.331e+01um, number of vias: 36
M9(H) length: 5.175e+00um, number of vias: 21
M10(V) length: 5.976e+01um
*** Completed Phase 2 route (0:00:01.6 550.6M) ***

*** Finished all Phases (cpu=0:00:04.6 mem=550.6M) ***
Peak Memory Usage was 550.6M 
*** Finished trialRoute (cpu=0:00:05.0 mem=550.6M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:32.7 mem=550.6M) ***
*** Finished delays update (0:00:35.2 mem=550.6M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 20 assigned nets
*** Done optCritPath (0:00:36.8 550.55M) ***

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=0.61min real=0.65min mem=550.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.410  |
|           TNS (ns):| -2966.1 |
|    Violating Paths:|  3442   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5551 (5551)    |   -0.085   |   5551 (5551)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.528%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:43, real = 0:02:51, mem = 550.6M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:44, real = 0:02:52, mem = 550.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -4.494  | -4.410  | -4.494  | -1.254  | -1.083  |   N/A   |
|           TNS (ns):| -3927.0 | -2966.1 | -3237.3 |-260.967 |-177.539 |   N/A   |
|    Violating Paths:|  4507   |  3442   |  3604   |   306   |   263   |   N/A   |
|          All Paths:|  7370   |  3566   |  6377   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5551 (5551)    |   -0.085   |   5551 (5551)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.528%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:46, real = 0:02:54, mem = 550.6M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'eth_core' of instances=98192 and nets=47324 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 550.555M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'eth_core' of instances=98192 and nets=47324 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_M8i0HW_4446.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 550.6M)
Creating parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for storing RC.
Extracted 10.0005% (CPU Time= 0:00:00.7  MEM= 550.6M)
Extracted 20.0005% (CPU Time= 0:00:00.8  MEM= 550.6M)
Extracted 30.0004% (CPU Time= 0:00:00.9  MEM= 550.6M)
Extracted 40.0004% (CPU Time= 0:00:01.3  MEM= 550.6M)
Extracted 50.0006% (CPU Time= 0:00:01.6  MEM= 550.6M)
Extracted 60.0005% (CPU Time= 0:00:02.0  MEM= 550.6M)
Extracted 70.0005% (CPU Time= 0:00:03.0  MEM= 550.6M)
Extracted 80.0004% (CPU Time= 0:00:03.1  MEM= 550.6M)
Extracted 90.0004% (CPU Time= 0:00:03.5  MEM= 550.6M)
Extracted 100% (CPU Time= 0:00:04.3  MEM= 550.6M)
Nr. Extracted Resistors     : 586013
Nr. Extracted Ground Cap.   : 631276
Nr. Extracted Coupling Cap. : 1567424
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 550.6M)
Creating parasitic data file './eth_core_M8i0HW_4446.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq'. 45483 times net's RC data read were performed.
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:05.8  Real Time: 0:00:09.0  MEM: 550.555M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 550.6M, InitMEM = 550.6M)
Number of Loop : 0
Start delay calculation (mem=550.555M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.3  MEM= 550.6M)
Closing parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq'. 45483 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.6 real=0:00:02.0 mem=550.555M 2)
*** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 550.6M) ***
**ERROR: (ENCOPT-625):	Command "fixDRCViolation" is no longer available and has been replaced by "optDesign".
		Please update your script to use "optDesign {-preCTS | -postCTS | -postRoute} -drv".
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 84652 filler insts (cell FILL / prefix FILL).
*INFO: Total 84652 filler insts added - prefix FILL (CPU: 0:00:00.5).
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:03.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:03.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#WARNING (NRIF-16) Can not execute the command because the total number of fails (1) exceeds or equals to the limit (1).If you want to continue executing the command, increase the limit by 'setNanoRouteMode -envNumberFailLimit 11'.
<CMD> setNanoRouteMode -envNumberFailLimit 11
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Flip instance FECTS_clks_clk___L6_I68 to match row orient.
Flip instance FECTS_clks_clk___L6_I67 to match row orient.
Flip instance FECTS_clks_clk___L6_I64 to match row orient.
Flip instance FECTS_clks_clk___L6_I63 to match row orient.
Flip instance FECTS_clks_clk___L6_I58 to match row orient.
Flip instance FECTS_clks_clk___L6_I56 to match row orient.
Flip instance FECTS_clks_clk___L6_I54 to match row orient.
Flip instance FECTS_clks_clk___L6_I48 to match row orient.
Flip instance FECTS_clks_clk___L6_I46 to match row orient.
Flip instance FECTS_clks_clk___L6_I43 to match row orient.
Flip instance FECTS_clks_clk___L6_I41 to match row orient.
Flip instance FECTS_clks_clk___L6_I40 to match row orient.
Flip instance FECTS_clks_clk___L6_I37 to match row orient.
Flip instance FECTS_clks_clk___L6_I36 to match row orient.
Flip instance FECTS_clks_clk___L6_I34 to match row orient.
Flip instance FECTS_clks_clk___L6_I33 to match row orient.
Flip instance FECTS_clks_clk___L6_I32 to match row orient.
Flip instance FECTS_clks_clk___L6_I31 to match row orient.
Flip instance FECTS_clks_clk___L6_I30 to match row orient.
Flip instance FECTS_clks_clk___L6_I28 to match row orient.
Flip instance FECTS_clks_clk___L6_I25 to match row orient.
Flip instance FECTS_clks_clk___L6_I24 to match row orient.
Flip instance FECTS_clks_clk___L6_I23 to match row orient.
Flip instance FECTS_clks_clk___L6_I21 to match row orient.
Flip instance FECTS_clks_clk___L6_I20 to match row orient.
Flip instance FECTS_clks_clk___L6_I18 to match row orient.
Flip instance FECTS_clks_clk___L6_I16 to match row orient.
Flip instance FECTS_clks_clk___L6_I14 to match row orient.
Flip instance FECTS_clks_clk___L6_I12 to match row orient.
Flip instance FECTS_clks_clk___L6_I9 to match row orient.
Flip instance FECTS_clks_clk___L6_I5 to match row orient.
Flip instance FECTS_clks_clk___L6_I3 to match row orient.
Flip instance FECTS_clks_clk___L6_I2 to match row orient.
Flip instance FECTS_clks_clk___L6_I0 to match row orient.
Flip instance FECTS_clks_clk___L5_I9 to match row orient.
Flip instance FECTS_clks_clk___L5_I6 to match row orient.
Flip instance FECTS_clks_clk___L5_I5 to match row orient.
Flip instance FECTS_clks_clk___L5_I2 to match row orient.
Flip instance FECTS_clks_clk___L5_I1 to match row orient.
Flip instance FECTS_clks_clk___L5_I0 to match row orient.
Flip instance FECTS_clks_clk___L3_I0 to match row orient.
Flip instance FECTS_clks_clk___L2_I0 to match row orient.
Flip instance tx_core/axi_master/dch_cur_state_reg[0] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[31] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[29] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[28] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[27] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[26] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[24] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[21] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[20] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[19] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[18] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[16] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[14] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[11] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[10] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[8] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[30] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[29] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[26] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[24] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[22] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[20] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[17] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[13] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[10] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[31] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[30] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[26] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[25] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[24] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[23] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[19] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[17] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[14] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[13] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[12] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[8] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/cur_chstate_1_reg[0] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[31] to match row orient.
Flip instance tx_core/axi_master/arid_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[31] to match row orient.
Flip instance tx_core/axi_master/cur_chstate_0_reg[1] to match row orient.
Flip instance tx_core/axi_master/cur_chstate_0_reg[0] to match row orient.
Flip instance tx_core/axi_master/ch_gnt_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/ch_gnt_2d_reg[2] to match row orient.
Flip instance tx_core/axi_master/ch_gnt_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/ch_gnt_2d_reg[0] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][3] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][5] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][7] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[8] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[13] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[15] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[17] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[20] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[21] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[22] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[23] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[25] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[26] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[27] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[28] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][1] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][2] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][6] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[8] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[9] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[10] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[11] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[13] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[14] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[15] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[16] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[17] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[20] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[21] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[26] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[29] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][0] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][2] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][5] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][7] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[8] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[10] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[12] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[14] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[15] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[17] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[18] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[20] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[22] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[23] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[24] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/depth_left_reg[0] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/depth_left_reg[2] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/depth_left_reg[3] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/depth_left_reg[4] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[5] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/r_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/depth_left_reg[0] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_2_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_2_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_2_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_1_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_1_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_1_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_1_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_0_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_0_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_0_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/depth_left_reg[0] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/depth_left_reg[1] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/depth_left_reg[5] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/w_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/r_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/r_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/r_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/depth_left_reg[1] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/depth_left_reg[3] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/w_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/w_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/r_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/r_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/r_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/r_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[9] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[10] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[11] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[12] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[14] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[16] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[17] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[18] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[19] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[23] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[24] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[25] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[26] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[28] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[29] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[33] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[34] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[35] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[38] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[41] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[43] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[44] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[45] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[46] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[52] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[53] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[54] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[56] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[57] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[58] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[59] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[60] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[61] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl0_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl0_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl2_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl2_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[9] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[10] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[11] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[12] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[13] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[14] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[18] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[19] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[21] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[23] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[24] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[26] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[28] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[29] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[30] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[31] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[34] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[35] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[36] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[40] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[42] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[44] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[46] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[47] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[49] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[51] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[52] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[55] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[56] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[60] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[61] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[62] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[8] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[9] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[10] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[12] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[13] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[17] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[18] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[25] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[28] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[30] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[31] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[34] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[36] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[37] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[38] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[39] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[41] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[42] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[43] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[44] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[47] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[49] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[50] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[51] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[53] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[54] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[57] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[58] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[60] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[62] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl1_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl1_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl1_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl1_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/depth_left_reg[2] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/depth_left_reg[4] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/w_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/w_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/w_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/r_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/r_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/r_ptr_reg[5] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/depth_left_reg[3] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[5] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/depth_left_reg[5] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/depth_left_reg[3] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/depth_left_reg[4] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/depth_left_reg[1] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/depth_left_reg[1] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/depth_left_reg[1] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/depth_left_reg[6] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/depth_left_reg[6] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/depth_left_reg[6] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][0] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][1] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][4] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][5] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][6] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][9] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][10] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][12] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][13] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][14] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][15] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][20] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][21] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][24] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][26] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][27] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][28] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][29] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][30] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][0] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][2] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][3] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][5] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][6] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][7] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][12] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][14] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][15] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][16] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][21] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][22] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][24] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][26] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][27] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][29] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][1] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][2] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][9] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][10] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][11] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][13] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][15] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][17] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][18] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][22] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][23] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][29] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][0] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][2] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][5] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][10] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][13] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][16] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][20] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][23] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][24] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][29] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][30] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][1] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][2] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][5] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][6] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][7] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][8] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][9] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][10] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][13] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][15] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][17] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][19] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][20] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][21] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][24] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][28] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][30] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][31] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][0] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][2] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][4] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][5] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][7] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][8] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][9] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][10] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][13] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][16] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][18] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][26] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][10] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][10] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][10] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][10] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][10] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/depth_left_reg[4] to match row orient.
Flip instance tx_core/dma_reg_tx/r_ptr_reg[0] to match row orient.
Flip instance tx_core/dma_reg_tx/depth_left_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data8_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[63] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[60] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[59] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[55] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[54] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[51] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[50] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[49] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[44] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[43] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[41] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[44] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[42] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[40] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[35] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[34] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[54] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[53] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[51] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[50] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[44] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[43] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[35] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/load16_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/load56_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/load64_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_vld_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data8_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data8_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[60] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[59] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[57] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[56] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[55] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[54] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[53] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[51] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[49] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[44] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[43] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[42] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[41] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[40] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[37] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[32] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[43] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[41] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[37] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[35] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[34] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[53] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[52] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[51] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[50] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[49] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[44] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[43] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[41] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[37] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/load8_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/load16_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/load24_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/load32_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/load40_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/load56_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/load64_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data8_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data8_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data8_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data8_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[61] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[60] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[59] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[58] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[57] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[56] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[54] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[53] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[52] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[50] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[49] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[44] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[43] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[42] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[35] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[34] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[32] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[47] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[43] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[42] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[35] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[37] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[35] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[34] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[55] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[54] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[51] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[50] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[49] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[48] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[47] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[42] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[35] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/load8_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/load16_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/load24_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/load32_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[20] to match row orient.
Flip instance tx_core/axi_slave/w_rspch_cur_state_reg[0] to match row orient.
Flip instance tx_core/tx_rs/div2_d_reg to match row orient.
Flip instance tx_core/axi_slave/awready_d_reg to match row orient.
Flip instance tx_core/axi_slave/w_dch_cur_state_reg[0] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[5] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[9] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[10] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[11] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[14] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[15] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[20] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[22] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[24] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[25] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[31] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/depth_left_reg[0] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/depth_left_reg[1] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/depth_left_reg[3] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/depth_left_reg[4] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[4] to match row orient.
Flip instance tx_core/tx_rs/cnt128_d_reg[3] to match row orient.
Flip instance tx_core/tx_rs/cnt128_d_reg[4] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[1] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[4] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[5] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[7] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[9] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[16] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[17] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[19] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[20] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[24] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[25] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[26] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[27] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[28] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[30] to match row orient.
Flip instance tx_core/tx_rs/cur_state_reg[0] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt2_d_reg[1] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt2_d_reg[4] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt2_d_reg[6] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt2_d_reg[7] to match row orient.
Flip instance tx_core/QOS_selector/qos/queue_gnt_d_reg[1] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt1_d_reg[0] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt1_d_reg[1] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt1_d_reg[2] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt1_d_reg[3] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt1_d_reg[4] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt1_d_reg[5] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt1_d_reg[6] to match row orient.
Flip instance tx_core/QOS_selector/qos/queue_gnt_d_reg[0] to match row orient.
Flip instance tx_core/tx_rs/pkt_ctrl_d_reg[7] to match row orient.
Flip instance tx_core/tx_rs/cur_state_reg[1] to match row orient.
Flip instance tx_core/tx_rs/cur_state_reg[2] to match row orient.
Flip instance tx_core/tx_rs/bvalid_reg[0] to match row orient.
Flip instance tx_core/tx_rs/bvalid_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/depth_left_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/depth_left_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/depth_left_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/depth_left_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/w_ptr_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/r_ptr_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/r_ptr_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/depth_left_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/depth_left_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/w_ptr_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/r_ptr_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/r_ptr_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/r_ptr_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/r_ptr_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/depth_left_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/depth_left_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/w_ptr_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/w_ptr_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/r_ptr_reg[2] to match row orient.
Flip instance tx_core/tx_rs/cnt2_d_reg to match row orient.
Flip instance tx_core/tx_rs/IDC_cnt_d_reg[0] to match row orient.
Flip instance tx_core/tx_rs/IDC_cnt_d_reg[1] to match row orient.
Flip instance tx_core/tx_rs/idlernd_cnt_d_reg[0] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[1] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[6] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[7] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[10] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[12] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[14] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[16] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[17] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[18] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[22] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[23] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[25] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[26] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[27] to match row orient.
Flip instance tx_core/tx_rs/pkt_ctrl_d_reg[1] to match row orient.
Flip instance tx_core/tx_rs/pkt_ctrl_d_reg[2] to match row orient.
Flip instance tx_core/tx_rs/pkt_ctrl_d_reg[3] to match row orient.
Flip instance tx_core/tx_rs/pkt_ctrl_d_reg[4] to match row orient.
Flip instance tx_core/tx_rs/pkt_ctrl_d_reg[5] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[0] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[1] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[2] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[3] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[4] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[5] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[7] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[8] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[10] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[11] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[12] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[14] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[15] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[17] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[18] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[21] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[22] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[25] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[26] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[28] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[31] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[33] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[34] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[28] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[37] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[29] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[38] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[39] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[40] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[43] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[44] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[45] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[46] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[49] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[12] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[53] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[54] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[15] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[56] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[58] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[59] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[61] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[5] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[62] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[63] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt0_d_reg[3] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt0_d_reg[5] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/depth_left_reg[5] to match row orient.
Flip instance tx_core/tx_rs/cur_state_reg[3] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txc_d_reg[0] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txc_d_reg[2] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[24] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[25] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[26] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[16] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[18] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[8] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[9] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[2] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[31] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[2] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[6] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[8] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[11] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[13] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[15] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[16] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[20] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[21] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[23] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[24] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[25] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[27] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[29] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[30] to match row orient.
Flip instance FECTS_clks_clk___L6_I69 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=606.7M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=182844 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=45483 #term=120679 #term/net=2.65, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1153
stdCell: 182844 single + 0 double + 0 multi
Total standard cell length = 111.4092 (mm), area = 0.2752 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.608.
Density for the design = 0.608.
       = stdcell_area 293182 (275181 um^2) / alloc_area 481990 (452396 um^2).
Pin Density = 0.412.
            = total # of pins 120679 / total Instance area 293182.
Identified 137999 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 2.353e+06 (9.86e+05 1.37e+06)
              Est.  stn bbox = 2.424e+06 (1.02e+06 1.40e+06)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 606.7M
Iteration  2: Total net bbox = 1.850e+06 (9.86e+05 8.63e+05)
              Est.  stn bbox = 1.923e+06 (1.02e+06 8.99e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 606.7M
Iteration  3: Total net bbox = 1.633e+06 (8.06e+05 8.27e+05)
              Est.  stn bbox = 1.714e+06 (8.53e+05 8.61e+05)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 606.7M
Iteration  4: Total net bbox = 1.518e+06 (7.97e+05 7.21e+05)
              Est.  stn bbox = 1.611e+06 (8.42e+05 7.70e+05)
              cpu = 0:00:03.3 real = 0:00:03.0 mem = 606.7M
Iteration  5: Total net bbox = 1.493e+06 (7.76e+05 7.17e+05)
              Est.  stn bbox = 1.588e+06 (8.23e+05 7.64e+05)
              cpu = 0:00:03.4 real = 0:00:03.0 mem = 606.7M
Iteration  6: Total net bbox = 1.538e+06 (7.70e+05 7.68e+05)
              Est.  stn bbox = 1.637e+06 (8.16e+05 8.20e+05)
              cpu = 0:00:03.7 real = 0:00:04.0 mem = 606.7M
Iteration  7: Total net bbox = 1.624e+06 (8.32e+05 7.92e+05)
              Est.  stn bbox = 1.729e+06 (8.85e+05 8.44e+05)
              cpu = 0:00:03.9 real = 0:00:04.0 mem = 606.7M
Iteration  8: Total net bbox = 1.655e+06 (8.29e+05 8.25e+05)
              Est.  stn bbox = 1.762e+06 (8.82e+05 8.80e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 606.7M
Iteration  9: Total net bbox = 1.651e+06 (8.29e+05 8.22e+05)
              Est.  stn bbox = 1.759e+06 (8.82e+05 8.76e+05)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 606.7M
Iteration 10: Total net bbox = 1.650e+06 (8.23e+05 8.26e+05)
              Est.  stn bbox = 1.756e+06 (8.76e+05 8.80e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 606.7M
Iteration 11: Total net bbox = 1.661e+06 (8.35e+05 8.26e+05)
              Est.  stn bbox = 1.768e+06 (8.87e+05 8.80e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 606.7M
Iteration 12: Total net bbox = 1.675e+06 (8.35e+05 8.40e+05)
              Est.  stn bbox = 1.781e+06 (8.87e+05 8.94e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 606.7M
Iteration 13: Total net bbox = 1.685e+06 (8.45e+05 8.40e+05)
              Est.  stn bbox = 1.792e+06 (8.98e+05 8.94e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 606.7M
Iteration 14: Total net bbox = 1.699e+06 (8.45e+05 8.54e+05)
              Est.  stn bbox = 1.806e+06 (8.98e+05 9.08e+05)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 606.7M
Iteration 15: Total net bbox = 1.713e+06 (8.59e+05 8.54e+05)
              Est.  stn bbox = 1.820e+06 (9.12e+05 9.08e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 606.7M
Iteration 16: Total net bbox = 1.726e+06 (8.59e+05 8.68e+05)
              Est.  stn bbox = 1.834e+06 (9.12e+05 9.22e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 606.7M
Iteration 17: Total net bbox = 1.726e+06 (8.58e+05 8.68e+05)
              Est.  stn bbox = 1.834e+06 (9.11e+05 9.22e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 606.7M
Iteration 18: Total net bbox = 1.724e+06 (8.58e+05 8.66e+05)
              Est.  stn bbox = 1.832e+06 (9.11e+05 9.20e+05)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 606.7M
Iteration 19: Total net bbox = 1.705e+06 (8.48e+05 8.57e+05)
              Est.  stn bbox = 1.811e+06 (9.00e+05 9.11e+05)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 606.7M
*** cost = 1.705e+06 (8.48e+05 8.57e+05) (cpu for global=0:00:43.3) real=0:00:44.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:09.0, Real Time = 0:00:09.0
move report: preRPlace moves 15179 insts, mean move: 0.66 um, max move: 3.23 um
	max move on inst (tx_core/tx_crc/crcpkt1/U2366): (510.72, 637.64) --> (509.96, 635.17)
Placement tweakage begins.
wire length = 1.706e+06 = 8.482e+05 H + 8.574e+05 V
wire length = 1.637e+06 = 7.978e+05 H + 8.393e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 68121 insts, mean move: 3.69 um, max move: 385.13 um
	max move on inst (tx_core/axi_master/U1646): (272.84, 420.28) --> (653.03, 415.34)
move report: rPlace moves 27839 insts, mean move: 0.22 um, max move: 3.99 um
	max move on inst (FILL_19170): (565.44, 291.84) --> (566.96, 289.37)
move report: overall moves 77678 insts, mean move: 3.34 um, max move: 384.94 um
	max move on inst (tx_core/axi_master/U1646): (272.84, 420.28) --> (652.84, 415.34)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       384.94 um
  inst (tx_core/axi_master/U1646) with max move: (272.84, 420.28) -> (652.84, 415.34)
  mean    (X+Y) =         5.45 um
Total instances flipped for legalization: 5974
Total instances moved : 28391
*** cpu=0:00:30.9   mem=606.7M  mem(used)=0.0M***
Total net length = 1.657e+06 (8.083e+05 8.487e+05) (ext = 5.376e+04)
*** End of Placement (cpu=0:01:15, real=0:01:15, mem=606.7M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 784 )
Starting IO pin assignment...
INFO: Assigning 56 floating pins in partition eth_core.
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Fri Dec  2 17:59:25 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_nscu/PnR
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.8.10-200.fc24.x86_64+debug x86_64 3.40Ghz)

Begin option processing ...
(from .sroute_4446.conf) srouteConnectPowerBump set to false
(from .sroute_4446.conf) routeSpecial set to true
(from .sroute_4446.conf) srouteConnectBlockPin set to false
(from .sroute_4446.conf) srouteFollowCorePinEnd set to 3
(from .sroute_4446.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_4446.conf) sroutePadPinAllPorts set to true
(from .sroute_4446.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 807.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 26 used
Read in 182844 components
  182844 core components: 0 unplaced, 179189 placed, 3655 fixed
Read in 1264 physical pins
  1264 physical pins: 0 unplaced, 1264 placed, 0 fixed
Read in 1138 nets
Read in 2 special nets, 2 routed
Read in 366952 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 550
  Number of Followpin connections: 275
End power routing: cpu: 0:00:02, real: 0:00:02, peak: 807.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1264 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Fri Dec  2 17:59:27 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Fri Dec  2 17:59:27 2016

sroute post-processing starts at Fri Dec  2 17:59:27 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Fri Dec  2 17:59:27 2016
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:3
sroute: Total Real time used = 0:0:3
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 606.66 megs
<CMD> trialRoute
*** Starting trialRoute (mem=606.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (1435625 1433840)
coreBox:    (40280 40280) (1395625 1393840)
There are 90 prerouted nets with extraSpace.
Number of multi-gpin terms=487, multi-gpins=1338, moved blk term=0/0

Phase 1a route (0:00:00.2 606.7M):
Est net length = 1.677e+06um = 8.228e+05H + 8.538e+05V
Usage: (17.6%H 16.7%V) = (9.100e+05um 1.203e+06um) = (950871 487898)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Phase 1b route (0:00:00.2 606.7M):
Usage: (17.6%H 16.7%V) = (9.090e+05um 1.203e+06um) = (949840 487897)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Phase 1c route (0:00:00.2 606.7M):
Usage: (17.6%H 16.7%V) = (9.086e+05um 1.203e+06um) = (949470 487914)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Phase 1d route (0:00:00.2 606.7M):
Usage: (17.6%H 16.7%V) = (9.086e+05um 1.203e+06um) = (949470 487915)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Phase 1e route (0:00:00.1 606.7M):
Usage: (17.6%H 16.7%V) = (9.086e+05um 1.203e+06um) = (949473 487916)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Phase 1f route (0:00:00.2 606.7M):
Usage: (17.6%H 16.7%V) = (9.086e+05um 1.203e+06um) = (949475 487917)
Overflow: 13 = 0 (0.00% H) + 13 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	2	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	6	 0.00%
--------------------------------------
  0:	0	 0.00%	12	 0.01%
  1:	0	 0.00%	15	 0.01%
  2:	0	 0.00%	34	 0.02%
  3:	0	 0.00%	642	 0.30%
  4:	3	 0.00%	1394	 0.64%
  5:	5	 0.00%	2596	 1.20%
  6:	28	 0.01%	4138	 1.91%
  7:	73	 0.03%	8324	 3.84%
  8:	94	 0.04%	14421	 6.65%
  9:	155	 0.07%	22078	10.18%
 10:	294	 0.14%	30384	14.00%
 11:	1210	 0.56%	35115	16.18%
 12:	3715	 1.71%	37081	17.09%
 13:	4477	 2.06%	26370	12.15%
 14:	3272	 1.51%	16049	 7.40%
 15:	5653	 2.61%	10626	 4.90%
 16:	7424	 3.42%	5059	 2.33%
 17:	10713	 4.94%	0	 0.00%
 18:	15140	 6.98%	0	 0.00%
 19:	20639	 9.51%	0	 0.00%
 20:	144073	66.40%	2620	 1.21%


Global route (cpu=1.1s real=1.0s 606.7M)
Phase 1l route (0:00:01.7 606.7M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (17.7%H 16.9%V) = (9.156e+05um 1.220e+06um) = (956518 494974)
Overflow: 13 = 0 (0.00% H) + 13 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	2	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	6	 0.00%
--------------------------------------
  0:	0	 0.00%	12	 0.01%
  1:	0	 0.00%	20	 0.01%
  2:	0	 0.00%	48	 0.02%
  3:	0	 0.00%	719	 0.33%
  4:	3	 0.00%	1575	 0.73%
  5:	6	 0.00%	2875	 1.33%
  6:	32	 0.01%	4511	 2.08%
  7:	71	 0.03%	8525	 3.93%
  8:	94	 0.04%	14388	 6.63%
  9:	171	 0.08%	21973	10.13%
 10:	305	 0.14%	30123	13.88%
 11:	1231	 0.57%	34900	16.09%
 12:	3756	 1.73%	36878	17.00%
 13:	4486	 2.07%	26163	12.06%
 14:	3353	 1.55%	15976	 7.36%
 15:	5791	 2.67%	10602	 4.89%
 16:	7529	 3.47%	5050	 2.33%
 17:	10902	 5.02%	0	 0.00%
 18:	15294	 7.05%	0	 0.00%
 19:	20662	 9.52%	0	 0.00%
 20:	143282	66.04%	2620	 1.21%



*** Completed Phase 1 route (0:00:03.2 606.7M) ***


Total length: 1.736e+06um, number of vias: 245337
M1(H) length: 7.251e+03um, number of vias: 119593
M2(V) length: 6.266e+05um, number of vias: 106778
M3(H) length: 7.754e+05um, number of vias: 16149
M4(V) length: 2.250e+05um, number of vias: 1678
M5(H) length: 5.709e+04um, number of vias: 943
M6(V) length: 4.426e+04um, number of vias: 94
M7(H) length: 2.257e+01um, number of vias: 52
M8(V) length: 1.201e+02um, number of vias: 31
M9(H) length: 5.130e+00um, number of vias: 19
M10(V) length: 6.365e+00um
*** Completed Phase 2 route (0:00:02.0 606.7M) ***

*** Finished all Phases (cpu=0:00:05.4 mem=606.7M) ***
Peak Memory Usage was 606.7M 
*** Finished trialRoute (cpu=0:00:05.8 mem=606.7M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'eth_core' of instances=182844 and nets=47324 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_M8i0HW_4446.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 606.7M)
Creating parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for storing RC.
Extracted 10.0004% (CPU Time= 0:00:00.7  MEM= 606.7M)
Extracted 20.0006% (CPU Time= 0:00:00.8  MEM= 606.7M)
Extracted 30.0004% (CPU Time= 0:00:01.0  MEM= 606.7M)
Extracted 40.0005% (CPU Time= 0:00:01.3  MEM= 606.7M)
Extracted 50.0006% (CPU Time= 0:00:01.7  MEM= 606.7M)
Extracted 60.0004% (CPU Time= 0:00:02.7  MEM= 606.7M)
Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 606.7M)
Extracted 80.0004% (CPU Time= 0:00:03.0  MEM= 606.7M)
Extracted 90.0005% (CPU Time= 0:00:03.4  MEM= 606.7M)
Extracted 100% (CPU Time= 0:00:04.3  MEM= 606.7M)
Nr. Extracted Resistors     : 567944
Nr. Extracted Ground Cap.   : 613313
Nr. Extracted Coupling Cap. : 1592592
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 606.7M)
Creating parasitic data file './eth_core_M8i0HW_4446.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq'. 45483 times net's RC data read were performed.
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:06.0  Real Time: 0:00:12.0  MEM: 606.660M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 606.7M, InitMEM = 606.7M)
Number of Loop : 0
Start delay calculation (mem=606.660M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.3  MEM= 606.7M)
Closing parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq'. 45483 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.7 real=0:00:02.0 mem=606.660M 4)
*** CDM Built up (cpu=0:00:08.6  real=0:00:15.0  mem= 606.7M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 606.7M **
*** Change effort level medium to high ***
setExtractRCMode -engine preRoute
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=606.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=606.7M) ***

Extraction called for design 'eth_core' of instances=182844 and nets=47324 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 606.660M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.040  |
|           TNS (ns):| -9363.4 |
|    Violating Paths:|  6086   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5758 (5758)    |   -0.352   |   5758 (5758)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.017%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 606.7M **
*** Starting optimizing excluded clock nets MEM= 606.7M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 606.7M) ***
Info: 90 nets with fixed/cover wires excluded.
Info: 90 clock nets excluded from IPO operation.
Design contains fractional 20 cells.
Design contains fractional 20 cells.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.02min real=0.03min mem=606.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.040  |
|           TNS (ns):| -9363.4 |
|    Violating Paths:|  6086   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5758 (5758)    |   -0.352   |   5758 (5758)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.017%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 606.7M **
*info: Start fixing DRV (Mem = 606.66M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (606.7M)
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1786 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=606.7M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600171
Start fixing design rules ... (0:00:00.7 606.7M)
Done fixing design rule (0:00:01.2 606.7M)

Summary:
393 buffers added on 393 nets (with 9 drivers resized)

Density after buffering = 0.601778
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 784 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:08.9, Real Time = 0:00:09.0
move report: preRPlace moves 1215 insts, mean move: 0.42 um, max move: 2.47 um
	max move on inst (tx_core/axi_master/FE_RC_98388_0): (256.12, 264.67) --> (256.12, 267.14)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1215 insts, mean move: 0.42 um, max move: 2.47 um
	max move on inst (tx_core/axi_master/FE_RC_98388_0): (256.12, 264.67) --> (256.12, 267.14)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.47 um
  inst (tx_core/axi_master/FE_RC_98388_0) with max move: (256.12, 264.67) -> (256.12, 267.14)
  mean    (X+Y) =         0.42 um
Total instances moved : 869
*** cpu=0:00:09.2   mem=606.7M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:11.5 606.7M)

Re-routed 795 nets
Extraction called for design 'eth_core' of instances=183237 and nets=47717 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 606.660M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 606.7M, InitMEM = 606.7M)
Number of Loop : 0
Start delay calculation (mem=606.660M)...
Delay calculation completed. (cpu=0:00:01.7 real=0:00:02.0 mem=606.660M 0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 606.7M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    5551
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5758
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:16, Mem = 606.66M).

------------------------------------------------------------
     Summary (cpu=0.26min real=0.28min mem=606.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.890  |
|           TNS (ns):| -9239.2 |
|    Violating Paths:|  6086   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5551 (5551)    |   -0.352   |   5551 (5551)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.178%
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 606.7M **
*** Starting optFanout (606.7M)
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1786 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=606.7M) ***
Start fixing timing ... (0:00:00.7 606.7M)

Start clock batches slack = -3.890ns
End batches slack = -4.100ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:12.2 606.7M)

Summary:
10042 buffers added on 5782 nets (with 533 drivers resized)

416 nets rebuffered with 416 inst removed and 828 inst added
Density after buffering = 0.659502
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 6.89 % ( 54 / 784 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:19.3, Real Time = 0:00:20.0
move report: preRPlace moves 34948 insts, mean move: 0.72 um, max move: 6.84 um
	max move on inst (FE_OFC37847_m_r_dch_RDATA_22_): (357.20, 20.14) --> (355.30, 25.08)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 34948 insts, mean move: 0.72 um, max move: 6.84 um
	max move on inst (FE_OFC37847_m_r_dch_RDATA_22_): (357.20, 20.14) --> (355.30, 25.08)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         6.84 um
  inst (FE_OFC37847_m_r_dch_RDATA_22_) with max move: (357.2, 20.14) -> (355.3, 25.08)
  mean    (X+Y) =         0.84 um
Total instances moved : 16914
*** cpu=0:00:19.6   mem=606.7M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed optFanout (0:00:33.0 606.7M)

Re-routed 2 nets
Extraction called for design 'eth_core' of instances=192859 and nets=57339 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 606.660M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 606.7M, InitMEM = 606.7M)
Number of Loop : 0
Start delay calculation (mem=606.660M)...
Delay calculation completed. (cpu=0:00:01.7 real=0:00:02.0 mem=606.660M 0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 606.7M) ***

------------------------------------------------------------
     Summary (cpu=0.60min real=0.62min mem=606.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.854  |
|           TNS (ns):| -6728.2 |
|    Violating Paths:|  4945   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5551 (5551)    |   -0.117   |   5551 (5551)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.778%
------------------------------------------------------------
**optDesign ... cpu = 0:01:01, real = 0:01:03, mem = 606.7M **
*** Timing NOT met, worst failing slack is -3.854
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 90 nets with fixed/cover wires excluded.
Info: 90 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 65.778% **

*** starting 1-st reclaim pass: 51288 instances 
*** starting 2-nd reclaim pass: 49185 instances 
*** starting 3-rd reclaim pass: 20686 instances 
*** starting 4-th reclaim pass: 4342 instances 
*** starting 5-th reclaim pass: 84 instances 
*** starting 6-th reclaim pass: 3 instances 


** Area Reclaim Summary: Buffer Deletion = 1895 Declone = 208 Downsize = 8614 **
** Density Change = 1.105% **
** Density after area reclaim = 64.673% **
*** Finished Area Reclaim (0:00:13.6) ***
*** Starting sequential cell resizing ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 64.673%
Design contains fractional 20 cells.
*summary:      0 instances changed cell type
density after resizing = 64.673%
*** Finish sequential cell resizing (cpu=0:00:01.3 mem=606.7M) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 64.673%
density after resizing = 64.673%
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 4.21 % ( 33 / 784 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:10.5, Real Time = 0:00:10.0
move report: preRPlace moves 3792 insts, mean move: 0.44 um, max move: 2.85 um
	max move on inst (FILL_86689): (115.52, 578.36) --> (115.90, 580.83)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3792 insts, mean move: 0.44 um, max move: 2.85 um
	max move on inst (FILL_86689): (115.52, 578.36) --> (115.90, 580.83)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.47 um
  inst (tx_core/axi_master/FE_OFC41382_tx_core_pfifo_datain_0_51_) with max move: (609.9, 499.32) -> (609.9, 501.79)
  mean    (X+Y) =         0.44 um
Total instances moved : 1681
*** cpu=0:00:10.8   mem=606.7M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=606.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (1435625 1433840)
coreBox:    (40280 40280) (1395625 1393840)
There are 90 prerouted nets with extraSpace.
Number of multi-gpin terms=478, multi-gpins=1313, moved blk term=0/0

Phase 1a route (0:00:00.2 606.7M):
Est net length = 1.694e+06um = 8.359e+05H + 8.578e+05V
Usage: (18.0%H 17.3%V) = (9.304e+05um 1.248e+06um) = (972381 506178)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Phase 1b route (0:00:00.2 606.7M):
Usage: (18.0%H 17.3%V) = (9.294e+05um 1.248e+06um) = (971342 506177)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Phase 1c route (0:00:00.2 606.7M):
Usage: (18.0%H 17.3%V) = (9.291e+05um 1.248e+06um) = (970979 506193)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Phase 1d route (0:00:00.2 606.7M):
Usage: (18.0%H 17.3%V) = (9.291e+05um 1.248e+06um) = (970979 506194)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Phase 1e route (0:00:00.1 606.7M):
Usage: (18.0%H 17.3%V) = (9.291e+05um 1.248e+06um) = (970983 506196)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Phase 1f route (0:00:00.2 606.7M):
Usage: (18.0%H 17.3%V) = (9.291e+05um 1.248e+06um) = (970983 506196)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	3	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	4	 0.00%
--------------------------------------
  0:	0	 0.00%	13	 0.01%
  1:	0	 0.00%	17	 0.01%
  2:	0	 0.00%	25	 0.01%
  3:	0	 0.00%	635	 0.29%
  4:	0	 0.00%	1480	 0.68%
  5:	14	 0.01%	2774	 1.28%
  6:	27	 0.01%	4545	 2.09%
  7:	62	 0.03%	8749	 4.03%
  8:	137	 0.06%	15191	 7.00%
  9:	154	 0.07%	23057	10.63%
 10:	273	 0.13%	31016	14.30%
 11:	1391	 0.64%	35049	16.15%
 12:	3663	 1.69%	35894	16.54%
 13:	4537	 2.09%	25549	11.78%
 14:	3569	 1.64%	15483	 7.14%
 15:	6090	 2.81%	10057	 4.64%
 16:	7426	 3.42%	4804	 2.21%
 17:	11048	 5.09%	0	 0.00%
 18:	15757	 7.26%	0	 0.00%
 19:	21209	 9.78%	0	 0.00%
 20:	141611	65.27%	2620	 1.21%


Global route (cpu=1.2s real=1.0s 606.7M)
Phase 1l route (0:00:01.8 606.7M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.1%H 17.6%V) = (9.363e+05um 1.264e+06um) = (978325 512921)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	3	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	4	 0.00%
--------------------------------------
  0:	0	 0.00%	16	 0.01%
  1:	0	 0.00%	16	 0.01%
  2:	0	 0.00%	36	 0.02%
  3:	0	 0.00%	712	 0.33%
  4:	1	 0.00%	1618	 0.75%
  5:	17	 0.01%	3062	 1.41%
  6:	29	 0.01%	4823	 2.22%
  7:	71	 0.03%	9124	 4.21%
  8:	133	 0.06%	15111	 6.96%
  9:	160	 0.07%	22899	10.55%
 10:	287	 0.13%	30796	14.19%
 11:	1427	 0.66%	34818	16.05%
 12:	3696	 1.70%	35713	16.46%
 13:	4608	 2.12%	25365	11.69%
 14:	3645	 1.68%	15405	 7.10%
 15:	6150	 2.83%	10029	 4.62%
 16:	7612	 3.51%	4795	 2.21%
 17:	11171	 5.15%	0	 0.00%
 18:	15977	 7.36%	0	 0.00%
 19:	21251	 9.79%	0	 0.00%
 20:	140733	64.86%	2620	 1.21%



*** Completed Phase 1 route (0:00:03.3 606.7M) ***


Total length: 1.759e+06um, number of vias: 277559
M1(H) length: 7.797e+03um, number of vias: 135417
M2(V) length: 6.203e+05um, number of vias: 122527
M3(H) length: 7.942e+05um, number of vias: 16628
M4(V) length: 2.425e+05um, number of vias: 1805
M5(H) length: 5.069e+04um, number of vias: 990
M6(V) length: 4.347e+04um, number of vias: 92
M7(H) length: 2.370e+01um, number of vias: 50
M8(V) length: 3.558e+01um, number of vias: 31
M9(H) length: 5.130e+00um, number of vias: 19
M10(V) length: 6.365e+00um
*** Completed Phase 2 route (0:00:02.0 606.7M) ***

*** Finished all Phases (cpu=0:00:05.5 mem=606.7M) ***
Peak Memory Usage was 606.7M 
*** Finished trialRoute (cpu=0:00:06.0 mem=606.7M) ***

Extraction called for design 'eth_core' of instances=190756 and nets=55239 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 606.660M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 606.7M, InitMEM = 606.7M)
Number of Loop : 0
Start delay calculation (mem=606.660M)...
Delay calculation completed. (cpu=0:00:01.7 real=0:00:02.0 mem=606.660M 0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 606.7M) ***

------------------------------------------------------------
     Summary (cpu=0.62min real=0.63min mem=606.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.537  |
|           TNS (ns):| -5919.4 |
|    Violating Paths:|  4488   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5551 (5551)    |   -0.174   |   5551 (5551)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.673%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:39, real = 0:01:42, mem = 606.7M **
*info: Start fixing DRV (Mem = 606.66M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (606.7M)
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1789 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=606.7M) ***
Start fixing design rules ... (0:00:00.8 606.7M)
Done fixing design rule (0:00:01.2 606.7M)

Summary:
4 buffers added on 4 nets (with 0 driver resized)

Density after buffering = 0.646746
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 4.21 % ( 33 / 784 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:09.9, Real Time = 0:00:10.0
move report: preRPlace moves 10 insts, mean move: 0.46 um, max move: 0.76 um
	max move on inst (tx_core/tx_crc/crcpkt2/FE_OFC47767_n4275): (511.10, 151.05) --> (511.86, 151.05)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 10 insts, mean move: 0.46 um, max move: 0.76 um
	max move on inst (tx_core/tx_crc/crcpkt2/FE_OFC47767_n4275): (511.10, 151.05) --> (511.86, 151.05)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.76 um
  inst (tx_core/tx_crc/crcpkt2/FE_OFC47767_n4275) with max move: (511.1, 151.05) -> (511.86, 151.05)
  mean    (X+Y) =         0.42 um
Total instances moved : 9
*** cpu=0:00:10.2   mem=606.7M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:12.7 606.7M)

Re-routed 8 nets
Extraction called for design 'eth_core' of instances=190760 and nets=55243 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 606.660M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 606.7M, InitMEM = 606.7M)
Number of Loop : 0
Start delay calculation (mem=606.660M)...
Delay calculation completed. (cpu=0:00:01.7 real=0:00:02.0 mem=606.660M 0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 606.7M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    5551
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5551
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (606.7M)
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1789 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=606.7M) ***
Start fixing design rules ... (0:00:00.7 606.7M)
Done fixing design rule (0:00:01.5 606.7M)

Summary:
1 buffer added on 1 net (with 0 driver resized)

Density after buffering = 0.646753
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 4.21 % ( 33 / 784 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:09.8, Real Time = 0:00:10.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:10.1   mem=606.7M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:12.8 606.7M)

Re-routed 2 nets
Extraction called for design 'eth_core' of instances=190761 and nets=55244 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 606.660M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 606.7M, InitMEM = 606.7M)
Number of Loop : 0
Start delay calculation (mem=606.660M)...
Delay calculation completed. (cpu=0:00:01.7 real=0:00:02.0 mem=606.660M 0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 606.7M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    5551
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5551
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:33, Mem = 606.66M).

------------------------------------------------------------
     Summary (cpu=0.56min real=0.58min mem=606.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.537  |
|           TNS (ns):| -5922.8 |
|    Violating Paths:|  4488   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5551 (5551)    |   -0.174   |   5551 (5551)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.675%
------------------------------------------------------------
**optDesign ... cpu = 0:02:14, real = 0:02:18, mem = 606.7M **
*** Timing NOT met, worst failing slack is -3.537
*** Check timing (0:00:00.0)
*** Starting optCritPath ***
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1789 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6468
Max route overflow : 0.0001
Current slack : -3.537 ns, density : 0.6468
Current slack : -3.537 ns, density : 0.6468
Current slack : -3.344 ns, density : 0.6466
Current slack : -3.282 ns, density : 0.6465
Current slack : -3.234 ns, density : 0.6465
Current slack : -3.234 ns, density : 0.6464
Current slack : -3.234 ns, density : 0.6464
Current slack : -3.129 ns, density : 0.6463
Current slack : -3.129 ns, density : 0.6462
Current slack : -3.045 ns, density : 0.6462
Current slack : -3.045 ns, density : 0.6462
Current slack : -3.045 ns, density : 0.6462
Current slack : -3.045 ns, density : 0.6461
Current slack : -3.045 ns, density : 0.6460
Current slack : -3.045 ns, density : 0.6461
*** Starting refinePlace (0:00:07.7 mem=606.7M) ***
*** maximum move = 2.9um ***
*** Finished refinePlace (0:00:19.7 mem=606.7M) ***
*** Done re-routing un-routed nets (606.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:20.0 mem=606.7M) ***
*** Finished delays update (0:00:22.9 mem=606.7M) ***
Current slack : -3.045 ns, density : 0.6461
Current slack : -3.045 ns, density : 0.6461
Current slack : -3.009 ns, density : 0.6461
Current slack : -3.009 ns, density : 0.6461
Current slack : -3.006 ns, density : 0.6461
Current slack : -3.006 ns, density : 0.6461
Current slack : -2.997 ns, density : 0.6462
Current slack : -2.982 ns, density : 0.6462
Current slack : -2.940 ns, density : 0.6462
Current slack : -2.940 ns, density : 0.6454
Current slack : -2.940 ns, density : 0.6451
Current slack : -2.940 ns, density : 0.6451
Current slack : -2.990 ns, density : 0.6463
Current slack : -2.990 ns, density : 0.6463
Current slack : -2.990 ns, density : 0.6463
Current slack : -2.974 ns, density : 0.6463
Current slack : -2.974 ns, density : 0.6463
Current slack : -2.974 ns, density : 0.6463
Current slack : -2.974 ns, density : 0.6463
Current slack : -2.965 ns, density : 0.6463
Current slack : -2.928 ns, density : 0.6463
Current slack : -2.928 ns, density : 0.6463
Current slack : -2.928 ns, density : 0.6463
Current slack : -2.928 ns, density : 0.6463
Current slack : -2.928 ns, density : 0.6463
Current slack : -2.927 ns, density : 0.6463
Current slack : -2.927 ns, density : 0.6463
Current slack : -2.926 ns, density : 0.6463
*** Starting refinePlace (0:00:35.1 mem=606.7M) ***
*** maximum move = 2.9um ***
*** Finished refinePlace (0:00:48.6 mem=606.7M) ***
*** Done re-routing un-routed nets (606.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:48.8 mem=606.7M) ***
*** Finished delays update (0:00:51.7 mem=606.7M) ***
Current slack : -2.928 ns, density : 0.6464
Current slack : -2.928 ns, density : 0.6464
Current slack : -2.928 ns, density : 0.6464
Current slack : -2.928 ns, density : 0.6464
Current slack : -2.928 ns, density : 0.6464
Current slack : -2.928 ns, density : 0.6464
Current slack : -2.928 ns, density : 0.6464
Current slack : -2.928 ns, density : 0.6464
Current slack : -2.928 ns, density : 0.6464
Current slack : -2.928 ns, density : 0.6464
Current slack : -2.928 ns, density : 0.6464
Current slack : -2.928 ns, density : 0.6464
Current slack : -2.928 ns, density : 0.6464
Current slack : -2.921 ns, density : 0.6464
Current slack : -2.921 ns, density : 0.6464
Current slack : -2.910 ns, density : 0.6464
Current slack : -2.828 ns, density : 0.6464
Current slack : -2.828 ns, density : 0.6464
Current slack : -2.828 ns, density : 0.6464
Current slack : -2.828 ns, density : 0.6464
Current slack : -2.833 ns, density : 0.6464
Current slack : -2.829 ns, density : 0.6464
Current slack : -2.829 ns, density : 0.6464
Current slack : -2.766 ns, density : 0.6464
Current slack : -2.766 ns, density : 0.6464
Current slack : -2.752 ns, density : 0.6464
Current slack : -2.707 ns, density : 0.6464
Current slack : -2.701 ns, density : 0.6464
Current slack : -2.701 ns, density : 0.6464
Current slack : -2.701 ns, density : 0.6464
Current slack : -2.700 ns, density : 0.6464
Current slack : -2.700 ns, density : 0.6464
Current slack : -2.700 ns, density : 0.6464
Current slack : -2.700 ns, density : 0.6464
Current slack : -2.688 ns, density : 0.6464
Current slack : -2.688 ns, density : 0.6464
Current slack : -2.688 ns, density : 0.6464
Current slack : -2.688 ns, density : 0.6464
Current slack : -2.688 ns, density : 0.6464
Current slack : -2.676 ns, density : 0.6464
Current slack : -2.674 ns, density : 0.6464
Current slack : -2.628 ns, density : 0.6461
Current slack : -2.628 ns, density : 0.6458
Current slack : -2.628 ns, density : 0.6458
Current slack : -2.628 ns, density : 0.6465
Current slack : -2.628 ns, density : 0.6465
Current slack : -2.628 ns, density : 0.6465
Current slack : -2.628 ns, density : 0.6465
Current slack : -2.621 ns, density : 0.6465
Current slack : -2.621 ns, density : 0.6465
Current slack : -2.621 ns, density : 0.6465
Current slack : -2.621 ns, density : 0.6465
Current slack : -2.621 ns, density : 0.6465
*** Starting refinePlace (0:01:12 mem=606.7M) ***
*** maximum move = 5.1um ***
*** Finished refinePlace (0:01:24 mem=606.7M) ***
*** Done re-routing un-routed nets (606.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:25 mem=606.7M) ***
*** Finished delays update (0:01:27 mem=606.7M) ***
Current slack : -2.608 ns, density : 0.6467
Current slack : -2.608 ns, density : 0.6467
Current slack : -2.607 ns, density : 0.6467
Current slack : -2.607 ns, density : 0.6467
Current slack : -2.607 ns, density : 0.6467
Current slack : -2.607 ns, density : 0.6467
Current slack : -2.602 ns, density : 0.6467
Current slack : -2.602 ns, density : 0.6467
Current slack : -2.602 ns, density : 0.6467
Current slack : -2.602 ns, density : 0.6467
Current slack : -2.602 ns, density : 0.6467
Current slack : -2.602 ns, density : 0.6467
Current slack : -2.602 ns, density : 0.6467
Current slack : -2.602 ns, density : 0.6467
Current slack : -2.583 ns, density : 0.6467
Current slack : -2.582 ns, density : 0.6467
Current slack : -2.563 ns, density : 0.6467
Current slack : -2.563 ns, density : 0.6467
Current slack : -2.557 ns, density : 0.6467
Current slack : -2.557 ns, density : 0.6467
Current slack : -2.557 ns, density : 0.6467
Current slack : -2.547 ns, density : 0.6467
Current slack : -2.547 ns, density : 0.6467
Current slack : -2.547 ns, density : 0.6467
Current slack : -2.547 ns, density : 0.6467
Current slack : -2.547 ns, density : 0.6466
Current slack : -2.547 ns, density : 0.6464
Current slack : -2.547 ns, density : 0.6464
Current slack : -2.540 ns, density : 0.6468
Current slack : -2.540 ns, density : 0.6468
Current slack : -2.540 ns, density : 0.6468
Current slack : -2.540 ns, density : 0.6468
Current slack : -2.540 ns, density : 0.6468
Current slack : -2.540 ns, density : 0.6468
Current slack : -2.540 ns, density : 0.6468
Current slack : -2.540 ns, density : 0.6468
Current slack : -2.540 ns, density : 0.6468
*** Starting refinePlace (0:01:42 mem=606.7M) ***
*** maximum move = 4.8um ***
*** Finished refinePlace (0:01:55 mem=606.7M) ***
*** Done re-routing un-routed nets (606.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:55 mem=606.7M) ***
*** Finished delays update (0:01:58 mem=606.7M) ***
Current slack : -2.529 ns, density : 0.6468
Current slack : -2.529 ns, density : 0.6468
Current slack : -2.529 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6467
Current slack : -2.521 ns, density : 0.6467
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.521 ns, density : 0.6468
Current slack : -2.518 ns, density : 0.6468
Current slack : -2.518 ns, density : 0.6468
Current slack : -2.518 ns, density : 0.6468
Current slack : -2.518 ns, density : 0.6468
Current slack : -2.518 ns, density : 0.6468
Current slack : -2.518 ns, density : 0.6468
Current slack : -2.518 ns, density : 0.6468
Current slack : -2.518 ns, density : 0.6468
Current slack : -2.518 ns, density : 0.6468
Current slack : -2.518 ns, density : 0.6468
Current slack : -2.518 ns, density : 0.6468
Current slack : -2.518 ns, density : 0.6468
Current slack : -2.518 ns, density : 0.6468
*** Starting refinePlace (0:02:13 mem=606.7M) ***
*** maximum move = 2.9um ***
*** Finished refinePlace (0:02:25 mem=606.7M) ***
*** Done re-routing un-routed nets (606.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:02:25 mem=606.7M) ***
*** Finished delays update (0:02:28 mem=606.7M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 28 assigned nets
*** Done optCritPath (0:02:30 606.66M) ***

------------------------------------------------------------
     Summary (cpu=2.50min real=2.63min mem=606.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.516  |
|           TNS (ns):| -5293.7 |
|    Violating Paths:|  4488   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5543 (5543)    |   -0.174   |   5543 (5543)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.687%
------------------------------------------------------------
**optDesign ... cpu = 0:04:45, real = 0:04:57, mem = 606.7M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -2.163
*** Check timing (0:00:00.5)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1799 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6469
Max route overflow : 0.0001
Current slack : -2.163 ns, density : 0.6469
Current slack : -2.163 ns, density : 0.6469
Current slack : -2.163 ns, density : 0.6469
Current slack : -2.167 ns, density : 0.6469
Current slack : -2.124 ns, density : 0.6469
Current slack : -2.124 ns, density : 0.6469
Current slack : -2.124 ns, density : 0.6469
Current slack : -2.043 ns, density : 0.6469
Current slack : -2.043 ns, density : 0.6469
Current slack : -2.043 ns, density : 0.6469
Current slack : -2.039 ns, density : 0.6469
Current slack : -2.039 ns, density : 0.6469
Current slack : -2.039 ns, density : 0.6469
Current slack : -2.039 ns, density : 0.6469
Current slack : -2.039 ns, density : 0.6469
Current slack : -2.039 ns, density : 0.6469
Current slack : -2.039 ns, density : 0.6469
Current slack : -2.039 ns, density : 0.6469
Current slack : -2.039 ns, density : 0.6469
Current slack : -2.039 ns, density : 0.6469
Current slack : -2.039 ns, density : 0.6457
Current slack : -2.039 ns, density : 0.6448
Current slack : -2.039 ns, density : 0.6448
Current slack : -2.038 ns, density : 0.6474
Current slack : -2.038 ns, density : 0.6474
Current slack : -2.038 ns, density : 0.6474
Current slack : -2.038 ns, density : 0.6474
Current slack : -2.038 ns, density : 0.6474
Current slack : -2.038 ns, density : 0.6474
Current slack : -2.038 ns, density : 0.6474
Current slack : -2.038 ns, density : 0.6474
*** Starting refinePlace (0:00:15.0 mem=606.7M) ***
*** maximum move = 3.2um ***
*** Finished refinePlace (0:00:28.2 mem=606.7M) ***
*** Done re-routing un-routed nets (606.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:28.4 mem=606.7M) ***
*** Finished delays update (0:00:31.3 mem=606.7M) ***
Current slack : -2.015 ns, density : 0.6477
Current slack : -2.015 ns, density : 0.6477
Current slack : -2.015 ns, density : 0.6477
Current slack : -2.015 ns, density : 0.6477
Current slack : -2.015 ns, density : 0.6477
Current slack : -2.015 ns, density : 0.6477
Current slack : -1.997 ns, density : 0.6477
Current slack : -1.997 ns, density : 0.6477
Current slack : -1.997 ns, density : 0.6477
Current slack : -1.997 ns, density : 0.6477
Current slack : -1.997 ns, density : 0.6477
Current slack : -1.997 ns, density : 0.6477
Current slack : -1.997 ns, density : 0.6477
Current slack : -1.997 ns, density : 0.6477
Current slack : -1.997 ns, density : 0.6477
Current slack : -1.960 ns, density : 0.6477
Current slack : -1.960 ns, density : 0.6477
Current slack : -1.960 ns, density : 0.6477
Current slack : -1.928 ns, density : 0.6477
Current slack : -1.928 ns, density : 0.6477
Current slack : -1.928 ns, density : 0.6477
Current slack : -1.925 ns, density : 0.6477
Current slack : -1.924 ns, density : 0.6477
Current slack : -1.924 ns, density : 0.6477
Current slack : -1.916 ns, density : 0.6477
Current slack : -1.916 ns, density : 0.6466
Current slack : -1.915 ns, density : 0.6458
Current slack : -1.915 ns, density : 0.6459
Current slack : -1.915 ns, density : 0.6476
Current slack : -1.915 ns, density : 0.6476
Current slack : -1.915 ns, density : 0.6476
Current slack : -1.915 ns, density : 0.6476
Current slack : -1.911 ns, density : 0.6476
Current slack : -1.911 ns, density : 0.6476
Current slack : -1.911 ns, density : 0.6476
Current slack : -1.911 ns, density : 0.6476
Current slack : -1.911 ns, density : 0.6476
Current slack : -1.887 ns, density : 0.6476
Current slack : -1.887 ns, density : 0.6476
Current slack : -1.887 ns, density : 0.6476
Current slack : -1.887 ns, density : 0.6476
Current slack : -1.887 ns, density : 0.6476
Current slack : -1.887 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6476
Current slack : -1.885 ns, density : 0.6471
Current slack : -1.885 ns, density : 0.6467
Current slack : -1.885 ns, density : 0.6468
Current slack : -1.885 ns, density : 0.6474
Current slack : -1.885 ns, density : 0.6474
Current slack : -1.885 ns, density : 0.6474
Current slack : -1.885 ns, density : 0.6474
Current slack : -1.885 ns, density : 0.6474
Current slack : -1.885 ns, density : 0.6474
Current slack : -1.885 ns, density : 0.6474
Current slack : -1.885 ns, density : 0.6474
Current slack : -1.885 ns, density : 0.6474
Current slack : -1.879 ns, density : 0.6474
Current slack : -1.879 ns, density : 0.6474
Current slack : -1.879 ns, density : 0.6474
Current slack : -1.879 ns, density : 0.6474
Current slack : -1.879 ns, density : 0.6474
Current slack : -1.879 ns, density : 0.6474
Current slack : -1.879 ns, density : 0.6474
Current slack : -1.879 ns, density : 0.6474
Current slack : -1.879 ns, density : 0.6474
Current slack : -1.879 ns, density : 0.6474
Current slack : -1.879 ns, density : 0.6474
Current slack : -1.879 ns, density : 0.6474
*** Starting refinePlace (0:01:06 mem=606.7M) ***
*** maximum move = 2.9um ***
*** Finished refinePlace (0:01:19 mem=606.7M) ***
*** Starting trialRoute (mem=606.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (1435625 1433840)
coreBox:    (40280 40280) (1395625 1393840)
There are 90 prerouted nets with extraSpace.
Number of multi-gpin terms=481, multi-gpins=1322, moved blk term=0/0

Phase 1a route (0:00:00.2 606.7M):
Est net length = 1.719e+06um = 8.481e+05H + 8.708e+05V
Usage: (18.2%H 17.5%V) = (9.430e+05um 1.263e+06um) = (985600 512453)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Phase 1b route (0:00:00.2 606.7M):
Usage: (18.2%H 17.5%V) = (9.419e+05um 1.263e+06um) = (984481 512452)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Phase 1c route (0:00:00.2 606.7M):
Usage: (18.2%H 17.5%V) = (9.416e+05um 1.263e+06um) = (984154 512459)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Phase 1d route (0:00:00.2 606.7M):
Usage: (18.2%H 17.5%V) = (9.416e+05um 1.263e+06um) = (984155 512460)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Phase 1e route (0:00:00.2 606.7M):
Usage: (18.2%H 17.5%V) = (9.416e+05um 1.263e+06um) = (984159 512462)
Overflow: 13 = 0 (0.00% H) + 13 (0.01% V)

Phase 1f route (0:00:00.1 606.7M):
Usage: (18.2%H 17.5%V) = (9.416e+05um 1.263e+06um) = (984159 512462)
Overflow: 13 = 0 (0.00% H) + 13 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	4	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	3	 0.00%
--------------------------------------
  0:	0	 0.00%	13	 0.01%
  1:	0	 0.00%	20	 0.01%
  2:	0	 0.00%	26	 0.01%
  3:	0	 0.00%	636	 0.29%
  4:	8	 0.00%	1538	 0.71%
  5:	23	 0.01%	2927	 1.35%
  6:	39	 0.02%	4812	 2.22%
  7:	89	 0.04%	9105	 4.20%
  8:	153	 0.07%	15267	 7.04%
  9:	181	 0.08%	23148	10.67%
 10:	364	 0.17%	31030	14.30%
 11:	1404	 0.65%	34584	15.94%
 12:	3772	 1.74%	35868	16.53%
 13:	4621	 2.13%	25494	11.75%
 14:	3747	 1.73%	15116	 6.97%
 15:	6153	 2.84%	10013	 4.61%
 16:	7812	 3.60%	4742	 2.19%
 17:	11033	 5.09%	0	 0.00%
 18:	16230	 7.48%	0	 0.00%
 19:	21325	 9.83%	0	 0.00%
 20:	140014	64.53%	2620	 1.21%


Global route (cpu=1.1s real=1.0s 606.7M)
Phase 1l route (0:00:01.7 606.7M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.3%H 17.8%V) = (9.492e+05um 1.281e+06um) = (991870 519455)
Overflow: 13 = 0 (0.00% H) + 13 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	4	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	3	 0.00%
--------------------------------------
  0:	0	 0.00%	15	 0.01%
  1:	0	 0.00%	19	 0.01%
  2:	0	 0.00%	39	 0.02%
  3:	1	 0.00%	719	 0.33%
  4:	10	 0.00%	1700	 0.78%
  5:	27	 0.01%	3250	 1.50%
  6:	50	 0.02%	5094	 2.35%
  7:	89	 0.04%	9386	 4.33%
  8:	151	 0.07%	15284	 7.04%
  9:	187	 0.09%	22961	10.58%
 10:	372	 0.17%	30771	14.18%
 11:	1447	 0.67%	34360	15.84%
 12:	3820	 1.76%	35649	16.43%
 13:	4691	 2.16%	25335	11.68%
 14:	3822	 1.76%	15048	 6.94%
 15:	6268	 2.89%	9977	 4.60%
 16:	7955	 3.67%	4732	 2.18%
 17:	11181	 5.15%	0	 0.00%
 18:	16459	 7.59%	0	 0.00%
 19:	21371	 9.85%	0	 0.00%
 20:	139067	64.10%	2620	 1.21%



*** Completed Phase 1 route (0:00:03.4 606.7M) ***


Total length: 1.785e+06um, number of vias: 279889
M1(H) length: 7.822e+03um, number of vias: 136024
M2(V) length: 6.233e+05um, number of vias: 123578
M3(H) length: 8.035e+05um, number of vias: 16989
M4(V) length: 2.492e+05um, number of vias: 2009
M5(H) length: 5.361e+04um, number of vias: 1095
M6(V) length: 4.765e+04um, number of vias: 94
M7(H) length: 5.086e+01um, number of vias: 50
M8(V) length: 3.558e+01um, number of vias: 31
M9(H) length: 5.130e+00um, number of vias: 19
M10(V) length: 6.365e+00um
*** Completed Phase 2 route (0:00:02.0 606.7M) ***

*** Finished all Phases (cpu=0:00:05.5 mem=606.7M) ***
Peak Memory Usage was 606.7M 
*** Finished trialRoute (cpu=0:00:06.1 mem=606.7M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:25 mem=606.7M) ***
*** Finished delays update (0:01:28 mem=606.7M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 20 assigned nets
*** Done optCritPath (0:01:30 606.66M) ***

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=1.51min real=1.57min mem=606.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.965  |
|           TNS (ns):| -3145.6 |
|    Violating Paths:|  3481   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5538 (5538)    |   -0.174   |   5538 (5538)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.775%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:06:17, real = 0:06:33, mem = 606.7M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:18, real = 0:06:33, mem = 606.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.602  | -1.965  | -2.602  | -1.125  | -1.472  |   N/A   |
|           TNS (ns):| -5232.0 | -3145.6 | -4702.8 |-138.072 |-233.949 |   N/A   |
|    Violating Paths:|  4456   |  3481   |  3777   |   293   |   264   |   N/A   |
|          All Paths:|  7370   |  3566   |  6377   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5538 (5538)    |   -0.174   |   5538 (5538)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.775%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:06:21, real = 0:06:40, mem = 606.7M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=606.7M) ***
*** End createClockTreeSpec (cpu=0:00:00.2, real=0:00:01.0, mem=606.7M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:01.0, mem=606.7M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 606.660M)

Start to trace clock trees ...
*** Begin Tracer (mem=606.7M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=606.7M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.6, real=0:00:00.0, mem=606.7M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=606.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (1435625 1433840)
coreBox:    (40280 40280) (1395625 1393840)
There are 90 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 606.7M):
Number of multi-gpin terms=481, multi-gpins=1322, moved blk term=0/0

Phase 1a route (0:00:00.2 606.7M):
Est net length = 1.719e+06um = 8.481e+05H + 8.708e+05V
Usage: (18.2%H 17.5%V) = (9.430e+05um 1.263e+06um) = (985600 512453)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Phase 1b route (0:00:00.2 606.7M):
Usage: (18.2%H 17.5%V) = (9.419e+05um 1.263e+06um) = (984481 512452)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Phase 1c route (0:00:00.2 606.7M):
Usage: (18.2%H 17.5%V) = (9.416e+05um 1.263e+06um) = (984154 512459)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Phase 1d route (0:00:00.2 606.7M):
Usage: (18.2%H 17.5%V) = (9.416e+05um 1.263e+06um) = (984155 512460)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Phase 1e route (0:00:00.1 606.7M):
Usage: (18.2%H 17.5%V) = (9.416e+05um 1.263e+06um) = (984159 512462)
Overflow: 13 = 0 (0.00% H) + 13 (0.01% V)

Phase 1f route (0:00:00.1 606.7M):
Usage: (18.2%H 17.5%V) = (9.416e+05um 1.263e+06um) = (984159 512462)
Overflow: 13 = 0 (0.00% H) + 13 (0.01% V)

Usage: (18.2%H 17.5%V) = (9.416e+05um 1.263e+06um) = (984159 512462)
Overflow: 13 = 0 (0.00% H) + 13 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	4	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	3	 0.00%
--------------------------------------
  0:	0	 0.00%	13	 0.01%
  1:	0	 0.00%	20	 0.01%
  2:	0	 0.00%	26	 0.01%
  3:	0	 0.00%	636	 0.29%
  4:	8	 0.00%	1538	 0.71%
  5:	23	 0.01%	2927	 1.35%
  6:	39	 0.02%	4812	 2.22%
  7:	89	 0.04%	9105	 4.20%
  8:	153	 0.07%	15267	 7.04%
  9:	181	 0.08%	23148	10.67%
 10:	364	 0.17%	31030	14.30%
 11:	1404	 0.65%	34584	15.94%
 12:	3772	 1.74%	35868	16.53%
 13:	4621	 2.13%	25494	11.75%
 14:	3747	 1.73%	15116	 6.97%
 15:	6153	 2.84%	10013	 4.61%
 16:	7812	 3.60%	4742	 2.19%
 17:	11033	 5.09%	0	 0.00%
 18:	16230	 7.48%	0	 0.00%
 19:	21325	 9.83%	0	 0.00%
 20:	140014	64.53%	2620	 1.21%

Global route (cpu=1.1s real=1.0s 606.7M)
Phase 1l route (0:00:01.7 606.7M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.3%H 17.8%V) = (9.492e+05um 1.281e+06um) = (991870 519455)
Overflow: 13 = 0 (0.00% H) + 13 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	4	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	3	 0.00%
--------------------------------------
  0:	0	 0.00%	15	 0.01%
  1:	0	 0.00%	19	 0.01%
  2:	0	 0.00%	39	 0.02%
  3:	1	 0.00%	719	 0.33%
  4:	10	 0.00%	1700	 0.78%
  5:	27	 0.01%	3250	 1.50%
  6:	50	 0.02%	5094	 2.35%
  7:	89	 0.04%	9386	 4.33%
  8:	151	 0.07%	15284	 7.04%
  9:	187	 0.09%	22961	10.58%
 10:	372	 0.17%	30771	14.18%
 11:	1447	 0.67%	34360	15.84%
 12:	3820	 1.76%	35649	16.43%
 13:	4691	 2.16%	25335	11.68%
 14:	3822	 1.76%	15048	 6.94%
 15:	6268	 2.89%	9977	 4.60%
 16:	7955	 3.67%	4732	 2.18%
 17:	11181	 5.15%	0	 0.00%
 18:	16459	 7.59%	0	 0.00%
 19:	21371	 9.85%	0	 0.00%
 20:	139067	64.10%	2620	 1.21%



*** Completed Phase 1 route (0:00:03.2 606.7M) ***


Total length: 1.785e+06um, number of vias: 279889
M1(H) length: 7.822e+03um, number of vias: 136024
M2(V) length: 6.233e+05um, number of vias: 123578
M3(H) length: 8.035e+05um, number of vias: 16989
M4(V) length: 2.492e+05um, number of vias: 2009
M5(H) length: 5.361e+04um, number of vias: 1095
M6(V) length: 4.765e+04um, number of vias: 94
M7(H) length: 5.086e+01um, number of vias: 50
M8(V) length: 3.558e+01um, number of vias: 31
M9(H) length: 5.130e+00um, number of vias: 19
M10(V) length: 6.365e+00um
*** Completed Phase 2 route (0:00:01.9 606.7M) ***

*** Finished all Phases (cpu=0:00:05.4 mem=606.7M) ***
Peak Memory Usage was 606.7M 
*** Finished trialRoute (cpu=0:00:05.7 mem=606.7M) ***

<CMD> extractRC
Extraction called for design 'eth_core' of instances=191058 and nets=55551 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 606.660M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...
..........|..........|..........|.....
Total number of adjacent register pair is 355859.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data16_d_reg[2]/CLK 596.6(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt2/crcin24_d_reg[7]/CLK 496.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 496.9~596.6(ps)        0~10(ps)            
Fall Phase Delay               : 501.1~605.4(ps)        0~10(ps)            
Trig. Edge Skew                : 99.7(ps)               60(ps)              
Rise Skew                      : 99.7(ps)               
Fall Skew                      : 104.3(ps)              
Max. Rise Buffer Tran.         : 268.8(ps)              200(ps)             
Max. Fall Buffer Tran.         : 221.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 297.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 259.5(ps)              200(ps)             
Min. Rise Buffer Tran.         : 38.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 43.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 186.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 158(ps)                0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 355859                 

Max. Local Skew                : 94.4(ps)               
  tx_core/axi_master/pfifo_frag_cnt_2_d_reg[2]/CLK(R)->
  tx_core/tx_crc/crcpkt2/crcin24_d_reg[7]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:01.4)


*** End reportClockTree (cpu=0:00:01.5, real=0:00:02.0, mem=606.7M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data16_d_reg[2]/CLK 596.6(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt2/crcin24_d_reg[7]/CLK 496.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 496.9~596.6(ps)        0~10(ps)            
Fall Phase Delay               : 501.1~605.4(ps)        0~10(ps)            
Trig. Edge Skew                : 99.7(ps)               60(ps)              
Rise Skew                      : 99.7(ps)               
Fall Skew                      : 104.3(ps)              
Max. Rise Buffer Tran.         : 268.8(ps)              200(ps)             
Max. Fall Buffer Tran.         : 221.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 297.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 259.5(ps)              200(ps)             
Min. Rise Buffer Tran.         : 38.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 43.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 186.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 158(ps)                0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.2, real=0:00:00.0, mem=606.7M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 606.7M, InitMEM = 606.7M)
Number of Loop : 0
Start delay calculation (mem=606.660M)...
Delay calculation completed. (cpu=0:00:01.8 real=0:00:02.0 mem=606.660M 0)
*** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 606.7M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 606.7M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=606.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=606.7M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.745  |
|           TNS (ns):| -4853.5 |
|    Violating Paths:|  4618   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5538 (5538)    |   -0.174   |   5538 (5538)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.775%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 606.7M **
*** Starting optimizing excluded clock nets MEM= 606.7M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 606.7M) ***
*** Starting optimizing excluded clock nets MEM= 606.7M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 606.7M) ***
************ Recovering area ***************
Info: 90 nets with fixed/cover wires excluded.
Info: 90 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 64.775% **

*** starting 1-st reclaim pass: 49487 instances 
*** starting 2-nd reclaim pass: 48515 instances 
*** starting 3-rd reclaim pass: 12987 instances 
*** starting 4-th reclaim pass: 3179 instances 
*** starting 5-th reclaim pass: 73 instances 
*** starting 6-th reclaim pass: 4 instances 


** Area Reclaim Summary: Buffer Deletion = 906 Declone = 66 Downsize = 5393 **
** Density Change = 0.510% **
** Density after area reclaim = 64.266% **
*** Finished Area Reclaim (0:00:11.2) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 64.266%
Design contains fractional 20 cells.
density after resizing = 64.266%
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 4.85 % ( 38 / 784 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:10.2, Real Time = 0:00:10.0
move report: preRPlace moves 1524 insts, mean move: 0.43 um, max move: 2.85 um
	max move on inst (tx_core/tx_crc/crcpkt1/FE_RC_110860_0): (323.76, 415.34) --> (324.14, 417.81)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1524 insts, mean move: 0.43 um, max move: 2.85 um
	max move on inst (tx_core/tx_crc/crcpkt1/FE_RC_110860_0): (323.76, 415.34) --> (324.14, 417.81)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.85 um
  inst (tx_core/tx_crc/crcpkt1/FE_RC_110860_0) with max move: (323.76, 415.34) -> (324.14, 417.81)
  mean    (X+Y) =         0.44 um
Total instances moved : 698
*** cpu=0:00:10.5   mem=606.7M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=606.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (1435625 1433840)
coreBox:    (40280 40280) (1395625 1393840)
There are 90 prerouted nets with extraSpace.
Number of multi-gpin terms=476, multi-gpins=1308, moved blk term=0/0

Phase 1a route (0:00:00.2 606.7M):
Est net length = 1.716e+06um = 8.470e+05H + 8.691e+05V
Usage: (18.2%H 17.4%V) = (9.412e+05um 1.257e+06um) = (983712 509969)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Phase 1b route (0:00:00.2 606.7M):
Usage: (18.2%H 17.4%V) = (9.401e+05um 1.257e+06um) = (982598 509968)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Phase 1c route (0:00:00.2 606.7M):
Usage: (18.2%H 17.4%V) = (9.398e+05um 1.257e+06um) = (982272 509982)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Phase 1d route (0:00:00.2 606.7M):
Usage: (18.2%H 17.4%V) = (9.398e+05um 1.257e+06um) = (982273 509983)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Phase 1e route (0:00:00.1 606.7M):
Usage: (18.2%H 17.4%V) = (9.398e+05um 1.257e+06um) = (982277 509985)
Overflow: 13 = 0 (0.00% H) + 13 (0.01% V)

Phase 1f route (0:00:00.1 606.7M):
Usage: (18.2%H 17.4%V) = (9.398e+05um 1.257e+06um) = (982277 509985)
Overflow: 13 = 0 (0.00% H) + 13 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	4	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	3	 0.00%
--------------------------------------
  0:	0	 0.00%	12	 0.01%
  1:	0	 0.00%	20	 0.01%
  2:	0	 0.00%	29	 0.01%
  3:	0	 0.00%	634	 0.29%
  4:	9	 0.00%	1562	 0.72%
  5:	19	 0.01%	2868	 1.32%
  6:	38	 0.02%	4709	 2.17%
  7:	75	 0.03%	9036	 4.16%
  8:	153	 0.07%	15232	 7.02%
  9:	216	 0.10%	22935	10.57%
 10:	447	 0.21%	30960	14.27%
 11:	1351	 0.62%	34737	16.01%
 12:	3740	 1.72%	35970	16.58%
 13:	4709	 2.17%	25526	11.76%
 14:	3688	 1.70%	15269	 7.04%
 15:	6139	 2.83%	10164	 4.68%
 16:	7696	 3.55%	4676	 2.16%
 17:	11065	 5.10%	0	 0.00%
 18:	16150	 7.44%	0	 0.00%
 19:	21094	 9.72%	0	 0.00%
 20:	140379	64.70%	2620	 1.21%


Global route (cpu=1.1s real=1.0s 606.7M)
Phase 1l route (0:00:01.7 606.7M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.3%H 17.7%V) = (9.473e+05um 1.274e+06um) = (989891 516922)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	4	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	4	 0.00%
--------------------------------------
  0:	0	 0.00%	14	 0.01%
  1:	0	 0.00%	20	 0.01%
  2:	0	 0.00%	35	 0.02%
  3:	2	 0.00%	725	 0.33%
  4:	10	 0.00%	1740	 0.80%
  5:	22	 0.01%	3132	 1.44%
  6:	48	 0.02%	5039	 2.32%
  7:	81	 0.04%	9302	 4.29%
  8:	149	 0.07%	15202	 7.01%
  9:	222	 0.10%	22799	10.51%
 10:	460	 0.21%	30705	14.15%
 11:	1391	 0.64%	34510	15.91%
 12:	3780	 1.74%	35761	16.48%
 13:	4775	 2.20%	25368	11.69%
 14:	3762	 1.73%	15191	 7.00%
 15:	6258	 2.88%	10129	 4.67%
 16:	7853	 3.62%	4666	 2.15%
 17:	11195	 5.16%	0	 0.00%
 18:	16330	 7.53%	0	 0.00%
 19:	21188	 9.77%	0	 0.00%
 20:	139442	64.27%	2620	 1.21%



*** Completed Phase 1 route (0:00:03.1 606.7M) ***


Total length: 1.782e+06um, number of vias: 276188
M1(H) length: 7.712e+03um, number of vias: 134080
M2(V) length: 6.223e+05um, number of vias: 121929
M3(H) length: 8.009e+05um, number of vias: 16882
M4(V) length: 2.485e+05um, number of vias: 2012
M5(H) length: 5.504e+04um, number of vias: 1091
M6(V) length: 4.702e+04um, number of vias: 94
M7(H) length: 1.463e+02um, number of vias: 50
M8(V) length: 3.558e+01um, number of vias: 31
M9(H) length: 5.130e+00um, number of vias: 19
M10(V) length: 6.365e+00um
*** Completed Phase 2 route (0:00:01.9 606.7M) ***

*** Finished all Phases (cpu=0:00:05.3 mem=606.7M) ***
Peak Memory Usage was 606.7M 
*** Finished trialRoute (cpu=0:00:05.7 mem=606.7M) ***

Extraction called for design 'eth_core' of instances=190086 and nets=54583 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 606.660M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 606.7M, InitMEM = 606.7M)
Number of Loop : 0
Start delay calculation (mem=606.660M)...
Delay calculation completed. (cpu=0:00:01.7 real=0:00:02.0 mem=606.660M 0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 606.7M) ***

------------------------------------------------------------
     Summary (cpu=0.55min real=0.55min mem=606.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.641  |
|           TNS (ns):| -4551.6 |
|    Violating Paths:|  4529   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5541 (5541)    |   -0.139   |   5541 (5541)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.266%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 606.7M **
*info: Start fixing DRV (Mem = 606.66M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (606.7M)
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1803 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=606.7M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.642656
Start fixing design rules ... (0:00:00.7 606.7M)
Done fixing design rule (0:00:01.0 606.7M)

Summary:
25 buffers added on 25 nets (with 0 driver resized)

Density after buffering = 0.642759
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 4.85 % ( 38 / 784 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:10.0, Real Time = 0:00:10.0
move report: preRPlace moves 46 insts, mean move: 0.48 um, max move: 0.76 um
	max move on inst (tx_core/axi_master/FE_OFC51836_n1912): (330.98, 118.94) --> (331.74, 118.94)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 46 insts, mean move: 0.48 um, max move: 0.76 um
	max move on inst (tx_core/axi_master/FE_OFC51836_n1912): (330.98, 118.94) --> (331.74, 118.94)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.76 um
  inst (tx_core/axi_master/FE_OFC51836_n1912) with max move: (330.98, 118.94) -> (331.74, 118.94)
  mean    (X+Y) =         0.48 um
Total instances moved : 44
*** cpu=0:00:10.3   mem=606.7M  mem(used)=0.0M***
Ripped up 0 affected routes.

Re-routing 0 un-routed nets (0:00:12.4 606.7M)
Total net count = 54608; Percent unrouted = 0.0
Done re-routing un-routed nets (0:00:12.4 606.7M)
*** Completed dpFixDRCViolation (0:00:12.6 606.7M)

Extraction called for design 'eth_core' of instances=190111 and nets=54608 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 606.660M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 606.7M, InitMEM = 606.7M)
Number of Loop : 0
Start delay calculation (mem=606.660M)...
Delay calculation completed. (cpu=0:00:01.7 real=0:00:01.0 mem=606.660M 0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 606.7M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    5538
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5541
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (606.7M)
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1803 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=606.7M) ***
Start fixing design rules ... (0:00:00.7 606.7M)
Done fixing design rule (0:00:01.6 606.7M)

Summary:
17 buffers added on 17 nets (with 0 driver resized)

Density after buffering = 0.642861
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 4.85 % ( 38 / 784 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:09.4, Real Time = 0:00:10.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:09.7   mem=606.7M  mem(used)=0.0M***
Ripped up 0 affected routes.

Re-routing 17 un-routed nets (0:00:12.3 606.7M)
Total net count = 54625; Percent unrouted = 0.0
Done re-routing un-routed nets (0:00:12.3 606.7M)
*** Completed dpFixDRCViolation (0:00:12.5 606.7M)

Extraction called for design 'eth_core' of instances=190128 and nets=54625 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 606.660M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 606.7M, InitMEM = 606.7M)
Number of Loop : 0
Start delay calculation (mem=606.660M)...
Delay calculation completed. (cpu=0:00:01.7 real=0:00:02.0 mem=606.660M 0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 606.7M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    5538
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5538
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:33, Mem = 606.66M).

------------------------------------------------------------
     Summary (cpu=0.54min real=0.58min mem=606.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.408  |
|           TNS (ns):| -4622.1 |
|    Violating Paths:|  4529   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5538 (5538)    |   -0.139   |   5538 (5538)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.286%
------------------------------------------------------------
**optDesign ... cpu = 0:01:13, real = 0:01:16, mem = 606.7M **
*** Starting optCritPath ***
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 1803 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
Design contains fractional 20 cells.
Design contains fractional 20 cells.
Density : 0.6429
Max route overflow : 0.0001
Current slack : -5.408 ns, density : 0.6429
Current slack : -5.408 ns, density : 0.6429
Current slack : -5.196 ns, density : 0.6426
Current slack : -4.641 ns, density : 0.6424
Current slack : -4.632 ns, density : 0.6424
Current slack : -4.632 ns, density : 0.6424
Current slack : -4.632 ns, density : 0.6424
Current slack : -4.632 ns, density : 0.6424
Current slack : -4.632 ns, density : 0.6424
Current slack : -4.628 ns, density : 0.6424
Current slack : -4.628 ns, density : 0.6424
Current slack : -4.628 ns, density : 0.6424
Current slack : -4.513 ns, density : 0.6424
Current slack : -4.513 ns, density : 0.6424
Current slack : -4.513 ns, density : 0.6424
Current slack : -4.513 ns, density : 0.6424
Current slack : -4.479 ns, density : 0.6424
Current slack : -4.479 ns, density : 0.6424
*** Starting refinePlace (0:00:08.8 mem=606.7M) ***
*** maximum move = 5.7um ***
*** Finished refinePlace (0:00:21.0 mem=606.7M) ***
*** Done re-routing un-routed nets (606.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:21.3 mem=606.7M) ***
*** Finished delays update (0:00:24.1 mem=606.7M) ***
Current slack : -4.479 ns, density : 0.6425
Current slack : -4.479 ns, density : 0.6425
Current slack : -4.474 ns, density : 0.6425
Current slack : -4.474 ns, density : 0.6425
Current slack : -4.474 ns, density : 0.6425
Current slack : -4.469 ns, density : 0.6425
Current slack : -4.678 ns, density : 0.6425
Current slack : -4.469 ns, density : 0.6424
Current slack : -4.469 ns, density : 0.6419
Current slack : -4.469 ns, density : 0.6419
Current slack : -4.469 ns, density : 0.6430
Current slack : -4.469 ns, density : 0.6430
Current slack : -4.469 ns, density : 0.6430
Current slack : -4.469 ns, density : 0.6430
Current slack : -4.469 ns, density : 0.6430
Current slack : -4.469 ns, density : 0.6430
Current slack : -4.469 ns, density : 0.6430
Current slack : -4.469 ns, density : 0.6430
Current slack : -4.400 ns, density : 0.6430
Current slack : -4.400 ns, density : 0.6430
Current slack : -4.400 ns, density : 0.6430
Current slack : -4.400 ns, density : 0.6430
Current slack : -4.400 ns, density : 0.6430
Current slack : -4.400 ns, density : 0.6430
Current slack : -4.400 ns, density : 0.6430
Current slack : -4.400 ns, density : 0.6430
*** Starting refinePlace (0:00:34.8 mem=606.7M) ***
*** maximum move = 4.0um ***
*** Finished refinePlace (0:00:47.1 mem=606.7M) ***
*** Done re-routing un-routed nets (606.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:47.4 mem=606.7M) ***
*** Finished delays update (0:00:50.2 mem=606.7M) ***
Current slack : -4.400 ns, density : 0.6432
Current slack : -4.400 ns, density : 0.6432
Current slack : -4.400 ns, density : 0.6432
Current slack : -4.400 ns, density : 0.6432
Current slack : -4.400 ns, density : 0.6432
Current slack : -4.400 ns, density : 0.6432
Current slack : -4.400 ns, density : 0.6432
Current slack : -4.400 ns, density : 0.6432
Current slack : -4.400 ns, density : 0.6432
Current slack : -4.400 ns, density : 0.6432
Current slack : -4.400 ns, density : 0.6432
Current slack : -4.400 ns, density : 0.6432
Current slack : -4.400 ns, density : 0.6432
Current slack : -4.400 ns, density : 0.6432
Current slack : -4.400 ns, density : 0.6432
Current slack : -4.019 ns, density : 0.6432
Current slack : -4.019 ns, density : 0.6432
Current slack : -4.019 ns, density : 0.6432
Current slack : -4.016 ns, density : 0.6432
Current slack : -4.015 ns, density : 0.6431
Current slack : -3.978 ns, density : 0.6431
Current slack : -3.978 ns, density : 0.6431
Current slack : -3.978 ns, density : 0.6431
Current slack : -3.978 ns, density : 0.6431
Current slack : -3.978 ns, density : 0.6431
Current slack : -3.978 ns, density : 0.6431
Current slack : -3.974 ns, density : 0.6431
Current slack : -3.973 ns, density : 0.6431
Current slack : -3.972 ns, density : 0.6431
Current slack : -3.972 ns, density : 0.6431
Current slack : -3.972 ns, density : 0.6419
Current slack : -3.972 ns, density : 0.6406
Current slack : -3.972 ns, density : 0.6406
Current slack : -3.972 ns, density : 0.6451
Current slack : -3.972 ns, density : 0.6451
Current slack : -3.972 ns, density : 0.6451
Current slack : -3.972 ns, density : 0.6451
Current slack : -3.972 ns, density : 0.6451
Current slack : -3.972 ns, density : 0.6451
Current slack : -3.972 ns, density : 0.6451
Current slack : -3.972 ns, density : 0.6451
Current slack : -3.972 ns, density : 0.6451
*** Starting refinePlace (0:01:11 mem=606.7M) ***
*** maximum move = 5.7um ***
*** Finished refinePlace (0:01:24 mem=606.7M) ***
*** Done re-routing un-routed nets (606.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:24 mem=606.7M) ***
*** Finished delays update (0:01:27 mem=606.7M) ***
Current slack : -3.934 ns, density : 0.6456
Current slack : -3.934 ns, density : 0.6456
Current slack : -3.934 ns, density : 0.6456
Current slack : -3.934 ns, density : 0.6456
Current slack : -3.934 ns, density : 0.6456
Current slack : -3.934 ns, density : 0.6456
Current slack : -3.934 ns, density : 0.6456
Current slack : -3.926 ns, density : 0.6456
Current slack : -3.926 ns, density : 0.6456
Current slack : -3.912 ns, density : 0.6456
Current slack : -3.915 ns, density : 0.6456
Current slack : -3.902 ns, density : 0.6456
Current slack : -3.902 ns, density : 0.6456
Current slack : -3.902 ns, density : 0.6456
Current slack : -3.902 ns, density : 0.6456
Current slack : -3.941 ns, density : 0.6456
Current slack : -3.941 ns, density : 0.6456
Current slack : -3.941 ns, density : 0.6456
Current slack : -3.941 ns, density : 0.6456
Current slack : -3.941 ns, density : 0.6456
Current slack : -3.941 ns, density : 0.6456
Current slack : -3.941 ns, density : 0.6457
Current slack : -3.941 ns, density : 0.6456
Current slack : -3.939 ns, density : 0.6456
Current slack : -3.939 ns, density : 0.6456
Current slack : -3.939 ns, density : 0.6450
Current slack : -3.939 ns, density : 0.6446
Current slack : -3.939 ns, density : 0.6446
Current slack : -3.939 ns, density : 0.6455
Current slack : -3.939 ns, density : 0.6455
Current slack : -3.939 ns, density : 0.6455
Current slack : -3.939 ns, density : 0.6455
Current slack : -3.939 ns, density : 0.6455
Current slack : -3.939 ns, density : 0.6455
Current slack : -3.939 ns, density : 0.6455
Current slack : -3.939 ns, density : 0.6455
Current slack : -3.939 ns, density : 0.6455
*** Starting refinePlace (0:01:45 mem=606.7M) ***
*** maximum move = 2.9um ***
*** Finished refinePlace (0:01:58 mem=606.7M) ***
*** Done re-routing un-routed nets (606.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:58 mem=606.7M) ***
*** Finished delays update (0:02:01 mem=606.7M) ***
Current slack : -3.939 ns, density : 0.6457
Current slack : -3.939 ns, density : 0.6457
Current slack : -3.939 ns, density : 0.6457
Current slack : -3.939 ns, density : 0.6457
Current slack : -3.939 ns, density : 0.6457
Current slack : -3.939 ns, density : 0.6457
Current slack : -3.939 ns, density : 0.6457
Current slack : -3.939 ns, density : 0.6457
Current slack : -3.939 ns, density : 0.6457
Current slack : -3.939 ns, density : 0.6457
Current slack : -3.939 ns, density : 0.6457
Current slack : -3.939 ns, density : 0.6457
Current slack : -3.939 ns, density : 0.6457
*** Starting refinePlace (0:02:07 mem=606.7M) ***
*** maximum move = 0.8um ***
*** Finished refinePlace (0:02:20 mem=606.7M) ***
*** Starting trialRoute (mem=606.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (1435625 1433840)
coreBox:    (40280 40280) (1395625 1393840)
There are 90 prerouted nets with extraSpace.
Number of multi-gpin terms=474, multi-gpins=1305, moved blk term=0/0

Phase 1a route (0:00:00.2 606.7M):
Est net length = 1.739e+06um = 8.591e+05H + 8.800e+05V
Usage: (18.4%H 17.7%V) = (9.539e+05um 1.272e+06um) = (997102 516063)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Phase 1b route (0:00:00.2 606.7M):
Usage: (18.4%H 17.7%V) = (9.528e+05um 1.272e+06um) = (995937 516062)
Overflow: 15 = 0 (0.00% H) + 15 (0.01% V)

Phase 1c route (0:00:00.2 606.7M):
Usage: (18.4%H 17.7%V) = (9.525e+05um 1.272e+06um) = (995631 516062)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Phase 1d route (0:00:00.2 606.7M):
Usage: (18.4%H 17.7%V) = (9.525e+05um 1.272e+06um) = (995632 516063)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Phase 1e route (0:00:00.1 606.7M):
Usage: (18.4%H 17.7%V) = (9.525e+05um 1.272e+06um) = (995636 516065)
Overflow: 13 = 0 (0.00% H) + 13 (0.01% V)

Phase 1f route (0:00:00.1 606.7M):
Usage: (18.4%H 17.7%V) = (9.525e+05um 1.272e+06um) = (995636 516065)
Overflow: 13 = 0 (0.00% H) + 13 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	4	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	3	 0.00%
--------------------------------------
  0:	0	 0.00%	13	 0.01%
  1:	0	 0.00%	16	 0.01%
  2:	0	 0.00%	34	 0.02%
  3:	0	 0.00%	642	 0.30%
  4:	9	 0.00%	1587	 0.73%
  5:	18	 0.01%	2924	 1.35%
  6:	42	 0.02%	4866	 2.24%
  7:	76	 0.04%	9313	 4.29%
  8:	167	 0.08%	15336	 7.07%
  9:	266	 0.12%	23333	10.75%
 10:	475	 0.22%	30930	14.26%
 11:	1433	 0.66%	34710	16.00%
 12:	3838	 1.77%	35644	16.43%
 13:	4732	 2.18%	25310	11.67%
 14:	3814	 1.76%	15213	 7.01%
 15:	6311	 2.91%	9896	 4.56%
 16:	8168	 3.76%	4572	 2.11%
 17:	11358	 5.23%	0	 0.00%
 18:	16446	 7.58%	0	 0.00%
 19:	21418	 9.87%	0	 0.00%
 20:	138397	63.79%	2620	 1.21%


Global route (cpu=1.2s real=2.0s 606.7M)
Phase 1l route (0:00:01.8 606.7M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.6%H 17.9%V) = (9.602e+05um 1.290e+06um) = (1003484 523176)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	4	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	4	 0.00%
--------------------------------------
  0:	0	 0.00%	14	 0.01%
  1:	0	 0.00%	18	 0.01%
  2:	0	 0.00%	41	 0.02%
  3:	2	 0.00%	727	 0.34%
  4:	11	 0.01%	1772	 0.82%
  5:	25	 0.01%	3248	 1.50%
  6:	39	 0.02%	5181	 2.39%
  7:	87	 0.04%	9573	 4.41%
  8:	163	 0.08%	15287	 7.05%
  9:	280	 0.13%	23148	10.67%
 10:	486	 0.22%	30723	14.16%
 11:	1467	 0.68%	34451	15.88%
 12:	3887	 1.79%	35449	16.34%
 13:	4832	 2.23%	25153	11.59%
 14:	3876	 1.79%	15133	 6.97%
 15:	6456	 2.98%	9857	 4.54%
 16:	8321	 3.84%	4563	 2.10%
 17:	11488	 5.29%	0	 0.00%
 18:	16572	 7.64%	0	 0.00%
 19:	21546	 9.93%	0	 0.00%
 20:	137430	63.34%	2620	 1.21%



*** Completed Phase 1 route (0:00:03.6 606.7M) ***


Total length: 1.806e+06um, number of vias: 279696
M1(H) length: 7.797e+03um, number of vias: 135664
M2(V) length: 6.264e+05um, number of vias: 123397
M3(H) length: 8.109e+05um, number of vias: 17215
M4(V) length: 2.526e+05um, number of vias: 2084
M5(H) length: 5.726e+04um, number of vias: 1138
M6(V) length: 5.053e+04um, number of vias: 96
M7(H) length: 1.223e+02um, number of vias: 52
M8(V) length: 1.178e+02um, number of vias: 31
M9(H) length: 5.130e+00um, number of vias: 19
M10(V) length: 6.365e+00um
*** Completed Phase 2 route (0:00:02.0 606.7M) ***

*** Finished all Phases (cpu=0:00:05.8 mem=606.7M) ***
Peak Memory Usage was 606.7M 
*** Finished trialRoute (cpu=0:00:06.4 mem=606.7M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:02:26 mem=606.7M) ***
*** Finished delays update (0:02:29 mem=606.7M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 27 assigned nets
*** Done optCritPath (0:02:32 606.66M) ***

------------------------------------------------------------
     Summary (cpu=2.53min real=2.67min mem=606.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.984  |
|           TNS (ns):| -4618.5 |
|    Violating Paths:|  4507   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5541 (5541)    |   -0.139   |   5541 (5541)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.568%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:46, real = 0:03:57, mem = 606.7M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:46, real = 0:03:58, mem = 606.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.984  | -3.984  | -3.980  | -1.575  | -1.376  |   N/A   |
|           TNS (ns):| -4618.5 | -3631.3 | -3744.3 |-296.039 |-222.315 |   N/A   |
|    Violating Paths:|  4507   |  3513   |  3659   |   317   |   268   |   N/A   |
|          All Paths:|  7370   |  3566   |  6377   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   5541 (5541)    |   -0.139   |   5541 (5541)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.568%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:49, real = 0:04:05, mem = 606.7M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'eth_core' of instances=190870 and nets=55380 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 606.660M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'eth_core' of instances=190870 and nets=55380 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_M8i0HW_4446.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 606.7M)
Creating parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for storing RC.
Extracted 10.0005% (CPU Time= 0:00:00.7  MEM= 606.7M)
Extracted 20.0004% (CPU Time= 0:00:00.8  MEM= 606.7M)
Extracted 30.0003% (CPU Time= 0:00:01.1  MEM= 606.7M)
Extracted 40.0005% (CPU Time= 0:00:01.5  MEM= 606.7M)
Extracted 50.0004% (CPU Time= 0:00:02.2  MEM= 606.7M)
Extracted 60.0003% (CPU Time= 0:00:03.3  MEM= 606.7M)
Extracted 70.0005% (CPU Time= 0:00:03.4  MEM= 606.7M)
Extracted 80.0004% (CPU Time= 0:00:03.7  MEM= 606.7M)
Extracted 90.0004% (CPU Time= 0:00:04.2  MEM= 606.7M)
Extracted 100% (CPU Time= 0:00:05.1  MEM= 606.7M)
Nr. Extracted Resistors     : 637934
Nr. Extracted Ground Cap.   : 691328
Nr. Extracted Coupling Cap. : 1776816
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 606.7M)
Creating parasitic data file './eth_core_M8i0HW_4446.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq'. 53509 times net's RC data read were performed.
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:07.0  Real Time: 0:00:15.0  MEM: 606.660M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 606.7M, InitMEM = 606.7M)
Number of Loop : 0
Start delay calculation (mem=606.660M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.4  MEM= 606.7M)
Closing parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq'. 53509 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:02.1 real=0:00:03.0 mem=606.660M 20)
*** CDM Built up (cpu=0:00:03.2  real=0:00:04.0  mem= 606.7M) ***
**ERROR: (ENCOPT-625):	Command "fixDRCViolation" is no longer available and has been replaced by "optDesign".
		Please update your script to use "optDesign {-preCTS | -postCTS | -postRoute} -drv".
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 159527 filler insts (cell FILL / prefix FILL).
*INFO: Total 159527 filler insts added - prefix FILL (CPU: 0:00:00.9).
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:04.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:04.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Fri Dec  2 18:11:16 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 699.00 (Mb)
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Dec  2 18:11:23 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Dec  2 18:11:24 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H      108900      41.40%
#  Metal 2        V      108900       0.80%
#  Metal 3        H      108900       0.00%
#  Metal 4        V      108900       0.80%
#  Metal 5        H      108900       2.08%
#  Metal 6        V      108900       1.77%
#  Metal 7        H      108900       0.00%
#  Metal 8        V      108900       0.00%
#  Metal 9        H      108900       0.01%
#  Metal 10       V      108900       0.02%
#  ------------------------------------------
#  Total                1089000       4.69%
#
#  90 nets (0.16%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 707.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 707.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 707.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 707.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 707.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 1766913 um.
#Total half perimeter of net bounding box = 1793469 um.
#Total wire length on LAYER metal1 = 7417 um.
#Total wire length on LAYER metal2 = 559916 um.
#Total wire length on LAYER metal3 = 702188 um.
#Total wire length on LAYER metal4 = 332111 um.
#Total wire length on LAYER metal5 = 153469 um.
#Total wire length on LAYER metal6 = 8850 um.
#Total wire length on LAYER metal7 = 2526 um.
#Total wire length on LAYER metal8 = 45 um.
#Total wire length on LAYER metal9 = 361 um.
#Total wire length on LAYER metal10 = 31 um.
#Total number of vias = 249015
#Up-Via Summary (total 249015):
#           
#-----------------------
#  Metal 1       127281
#  Metal 2        99118
#  Metal 3        17970
#  Metal 4         4001
#  Metal 5          415
#  Metal 6          124
#  Metal 7           50
#  Metal 8           35
#  Metal 9           21
#-----------------------
#                249015 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:19
#Elapsed time = 00:00:21
#Increased memory = 0.00 (Mb)
#Total memory = 707.00 (Mb)
#Peak memory = 739.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    completing 10% with 706 violations
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 707.00 (Mb)
#    completing 20% with 1704 violations
#    cpu time = 00:00:23, elapsed time = 00:00:23, memory = 707.00 (Mb)
#    completing 30% with 2589 violations
#    cpu time = 00:00:37, elapsed time = 00:00:37, memory = 707.00 (Mb)
#    completing 40% with 3348 violations
#    cpu time = 00:00:52, elapsed time = 00:00:52, memory = 707.00 (Mb)
#    completing 50% with 4228 violations
#    cpu time = 00:01:05, elapsed time = 00:01:05, memory = 707.00 (Mb)
#    completing 60% with 5253 violations
#    cpu time = 00:01:20, elapsed time = 00:01:20, memory = 707.00 (Mb)
#    completing 70% with 6212 violations
#    cpu time = 00:01:35, elapsed time = 00:01:36, memory = 707.00 (Mb)
#    completing 80% with 7135 violations
#    cpu time = 00:01:51, elapsed time = 00:01:51, memory = 707.00 (Mb)
#    completing 90% with 8085 violations
#    cpu time = 00:02:05, elapsed time = 00:02:06, memory = 707.00 (Mb)
#    completing 100% with 8667 violations
#    cpu time = 00:02:14, elapsed time = 00:02:15, memory = 707.00 (Mb)
#    number of violations = 8667
#cpu time = 00:02:14, elapsed time = 00:02:19, memory = 707.00 (Mb)
#start 1st optimization iteration ...
#    completing 10% with 7828 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 707.00 (Mb)
#    completing 20% with 6996 violations
#    cpu time = 00:00:06, elapsed time = 00:00:06, memory = 707.00 (Mb)
#    completing 30% with 6132 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 707.00 (Mb)
#    completing 40% with 5351 violations
#    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 707.00 (Mb)
#    completing 50% with 4586 violations
#    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 707.00 (Mb)
#    completing 60% with 3800 violations
#    cpu time = 00:00:20, elapsed time = 00:00:21, memory = 707.00 (Mb)
#    completing 70% with 3017 violations
#    cpu time = 00:00:24, elapsed time = 00:00:24, memory = 707.00 (Mb)
#    completing 80% with 2202 violations
#    cpu time = 00:00:28, elapsed time = 00:00:28, memory = 707.00 (Mb)
#    completing 90% with 1406 violations
#    cpu time = 00:00:31, elapsed time = 00:00:31, memory = 707.00 (Mb)
#    completing 100% with 571 violations
#    cpu time = 00:00:34, elapsed time = 00:00:34, memory = 707.00 (Mb)
#    number of violations = 571
#cpu time = 00:00:34, elapsed time = 00:00:35, memory = 707.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 208
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 707.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 193
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 707.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 196
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 707.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 195
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 707.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 202
#cpu time = 00:00:02, elapsed time = 00:00:06, memory = 707.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 189
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 707.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 192
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 707.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 189
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 707.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 191
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 707.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 183
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 707.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 159
#cpu time = 00:00:05, elapsed time = 00:00:06, memory = 707.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 150
#cpu time = 00:00:04, elapsed time = 00:00:05, memory = 707.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 152
#cpu time = 00:00:05, elapsed time = 00:00:09, memory = 707.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 152
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 707.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 139
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 707.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 131
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 707.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 139
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 707.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 129
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 707.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 124
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 707.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 1785286 um.
#Total half perimeter of net bounding box = 1793469 um.
#Total wire length on LAYER metal1 = 25714 um.
#Total wire length on LAYER metal2 = 504694 um.
#Total wire length on LAYER metal3 = 676268 um.
#Total wire length on LAYER metal4 = 390152 um.
#Total wire length on LAYER metal5 = 173374 um.
#Total wire length on LAYER metal6 = 12323 um.
#Total wire length on LAYER metal7 = 2411 um.
#Total wire length on LAYER metal8 = 44 um.
#Total wire length on LAYER metal9 = 275 um.
#Total wire length on LAYER metal10 = 31 um.
#Total number of vias = 379609
#Up-Via Summary (total 379609):
#           
#-----------------------
#  Metal 1       154043
#  Metal 2       159834
#  Metal 3        54543
#  Metal 4         9782
#  Metal 5         1175
#  Metal 6          131
#  Metal 7           51
#  Metal 8           31
#  Metal 9           19
#-----------------------
#                379609 
#
#Total number of DRC violations = 124
#Total number of violations on LAYER metal1 = 117
#Total number of violations on LAYER metal2 = 7
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:04:16
#Elapsed time = 00:04:31
#Increased memory = 0.00 (Mb)
#Total memory = 707.00 (Mb)
#Peak memory = 739.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 121
#cpu time = 00:00:50, elapsed time = 00:00:53, memory = 707.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 120
#cpu time = 00:00:45, elapsed time = 00:00:47, memory = 707.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 120
#cpu time = 00:00:53, elapsed time = 00:01:02, memory = 707.00 (Mb)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 120
#cpu time = 00:00:44, elapsed time = 00:00:44, memory = 707.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:03:12
#Elapsed time = 00:03:28
#Increased memory = 0.00 (Mb)
#Total memory = 707.00 (Mb)
#Peak memory = 739.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 1785193 um.
#Total half perimeter of net bounding box = 1793469 um.
#Total wire length on LAYER metal1 = 25831 um.
#Total wire length on LAYER metal2 = 504848 um.
#Total wire length on LAYER metal3 = 676043 um.
#Total wire length on LAYER metal4 = 389910 um.
#Total wire length on LAYER metal5 = 173432 um.
#Total wire length on LAYER metal6 = 12367 um.
#Total wire length on LAYER metal7 = 2411 um.
#Total wire length on LAYER metal8 = 44 um.
#Total wire length on LAYER metal9 = 275 um.
#Total wire length on LAYER metal10 = 31 um.
#Total number of vias = 378906
#Up-Via Summary (total 378906):
#           
#-----------------------
#  Metal 1       154058
#  Metal 2       159389
#  Metal 3        54310
#  Metal 4         9734
#  Metal 5         1183
#  Metal 6          131
#  Metal 7           51
#  Metal 8           31
#  Metal 9           19
#-----------------------
#                378906 
#
#Total number of DRC violations = 120
#Total number of violations on LAYER metal1 = 114
#Total number of violations on LAYER metal2 = 6
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:07:28
#Elapsed time = 00:07:59
#Increased memory = 0.00 (Mb)
#Total memory = 707.00 (Mb)
#Peak memory = 739.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:07:50
#Elapsed time = 00:08:26
#Increased memory = 8.00 (Mb)
#Total memory = 707.00 (Mb)
#Peak memory = 739.00 (Mb)
#Number of warnings = 9
#Total number of warnings = 64
#Number of fails = 0
#Total number of fails = 1
#Complete globalDetailRoute on Fri Dec  2 18:19:42 2016
#
<CMD> setExtractRCMode -detail -noReduce
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3400):	Option '-noReduce' is obsolete. Use option '-reduce 0.0' instead.
<CMD> extractRC
Extraction called for design 'eth_core' of instances=350397 and nets=55380 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_M8i0HW_4446.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 707.5M)
Creating parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for storing RC.
Extracted 10.0004% (CPU Time= 0:00:00.5  MEM= 707.5M)
Extracted 20.0003% (CPU Time= 0:00:00.7  MEM= 707.5M)
Extracted 30.0003% (CPU Time= 0:00:01.0  MEM= 707.5M)
Extracted 40.0004% (CPU Time= 0:00:01.4  MEM= 707.5M)
Extracted 50.0004% (CPU Time= 0:00:01.9  MEM= 707.5M)
Extracted 60.0003% (CPU Time= 0:00:02.6  MEM= 707.5M)
Extracted 70.0005% (CPU Time= 0:00:02.9  MEM= 707.5M)
Extracted 80.0004% (CPU Time= 0:00:03.3  MEM= 707.5M)
Extracted 90.0003% (CPU Time= 0:00:03.8  MEM= 707.5M)
Extracted 100% (CPU Time= 0:00:04.5  MEM= 707.5M)
Nr. Extracted Resistors     : 782007
Nr. Extracted Ground Cap.   : 834711
Nr. Extracted Coupling Cap. : 2219128
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 707.5M)
Creating parasitic data file './eth_core_M8i0HW_4446.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq'. 53509 times net's RC data read were performed.
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:05.9  Real Time: 0:00:14.0  MEM: 707.527M)
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.5.final
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 707.5M, InitMEM = 707.5M)
Number of Loop : 0
Start delay calculation (mem=707.527M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.4  MEM= 707.5M)
Closing parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq'. 53509 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:02.3 real=0:00:02.0 mem=707.527M 42)
*** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 707.5M) ***
<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (ENCOGDS-250):	specified units is smaller than the one in db - you may have rounding problems
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    51                            metal2
    61                              via2
    62                            metal3
    30                              via3
    31                            metal4
    32                              via4
    33                            metal5
    36                              via5
    37                            metal6
    38                              via6
    39                            metal7
    40                              via7
    41                            metal8
    42                              via8
    43                            metal9
    44                              via9
    45                           metal10
    50                               via
    49                            metal1
    51                            metal2
    62                            metal3
    31                            metal4
    39                            metal4
    33                            metal5
    41                            metal5
    37                            metal6
    45                            metal6


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                         350397

Ports/Pins                          1264
    metal layer metal2               355
    metal layer metal3               508
    metal layer metal4                91
    metal layer metal5               146
    metal layer metal6                43
    metal layer metal7                42
    metal layer metal8                34
    metal layer metal9                12
    metal layer metal10               33

Nets                              411957
    metal layer metal1             29473
    metal layer metal2            219660
    metal layer metal3            124280
    metal layer metal4             32747
    metal layer metal5              4970
    metal layer metal6               662
    metal layer metal7                86
    metal layer metal8                48
    metal layer metal9                12
    metal layer metal10               19

    Via Instances                 378906

Special Nets                         833
    metal layer metal1               825
    metal layer metal5                 4
    metal layer metal6                 4

    Via Instances                   2758

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                1425
    metal layer metal1                 2
    metal layer metal2               355
    metal layer metal3               508
    metal layer metal4               182
    metal layer metal5               292
    metal layer metal6                86


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:04.6  MEM= 707.5M)
Closing parasitic data file './eth_core_M8i0HW_4446.rcdb.d/header.seq'. 53509 times net's RC data read were performed.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 707.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2080
  VERIFY GEOMETRY ...... SubArea : 1 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  166 Viols.
  VERIFY GEOMETRY ...... Wiring         :  473 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 639 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  115 Viols.
**WARN: (ENCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 281
  Wiring      : 129
  Antenna     : 0
  Short       : 590
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:02.3  MEM: 49.0M)

<CMD> verifyConnectivity -type all

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Dec  2 18:20:16 2016

Design Name: eth_core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (717.8125, 716.9200)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 18:20:16 **** Processed 5000 nets (Total 55380)
**** 18:20:16 **** Processed 10000 nets (Total 55380)
**** 18:20:17 **** Processed 15000 nets (Total 55380)
**** 18:20:17 **** Processed 20000 nets (Total 55380)
Net FECTS_clks_clk___L6_N69: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L6_N68: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L6_N67: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L6_N66: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L6_N65: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L6_N64: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L6_N63: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L6_N62: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L6_N61: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L6_N60: unconnected terminal, open, dangling Wire.
**WARN: (ENCVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Net FECTS_clks_clk___L6_N59: unconnected terminal.

VC Elapsed Time: 0:00:01.0

Begin Summary 
    477 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    29 Problem(s) (ENCVFC-92): Pieces of the net are not connected together.
    494 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    1000 total info(s) created.
End Summary

End Time: Fri Dec  2 18:20:17 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.9  MEM: 0.000M)

<CMD> saveDesign eth_core.enc
Redoing specifyClockTree ...
Checking spec file integrity...
<CMD> saveDesign eth_core.enc
Redoing specifyClockTree ...
Checking spec file integrity...
<CMD> analyzeFloorplan -cong -effort medium -outfile analyzeFP.rpt
**ERROR: (ENCAFP-3902):	Cannot Create MasterPlan Data Directory mp_data14/
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
Masterplan Timing Estimation ** WNS(ns) 0.000000, TNS(ns) 0.000000