 1 
前言 
 類比及混合訊號積體電路的測試工作，通常需要先在晶片內部設計多個觀測點，針對欲觀測之訊
號特色及精確度，設計需要之測試環境，其中包含對應設計之電路板及自動測試設備。然而由於積體
電路設計方法之演進及製程技術的改良，許多晶片所應用之系統漸行複雜化，由於積體電路之高度整
合，欲由外部存取晶片內部節點狀態將會受到許多限制，使的傳統測試方法面臨極大的挑戰。 
 混合訊號積體電路中，類比電路的部分往往扮演著關鍵性少數的角色，雖然其製造成本相對之下
較低，但測試類比電路所需之成本卻往往伴隨著其設計難度或規格而增加，測試成本之所以居高不下
的原因，乃是類比量測設備造價高昂，加上類比訊號之量測或處理，為提高精確度，往往需花費很長
的測試時間。 
 面對未來日益嚴重的測試問題，必須發展出有效之測試方法，產生穩健而適於現行測試環境之新
型測試法，使其能實現於晶片中，使得測試訊號於晶片內外傳遞時更為準確，以提升測試結果之精準
度。以今日多媒體或通訊晶片的應用趨勢，皆需大量傳送資料，必須利用高速數位類比轉換器作為推
動實體訊號的介面，針對高速數位類比轉換器研究一有效而創新之測試方法相當有助於系統晶片設計
於整合及工程驗證階段的測試。 
 
研究目的 
 現今電子科技之應用發展，正逐漸朝著多媒體應用、可移動性、高速傳輸的方向進行。 行動通訊
配合多媒體功能應用，將可創造高附加價值之軟體服務功能。然而，在這樣的趨勢 下，硬體電路設計也
必須隨之改變既有之實現方式，必須隨著應用面的需求，以不同於以往的設計方式以達到功能整合之需
求。因應高品質之媒體需求，因此作為介面轉換之數位類比轉換器之傳輸規格需求也越來越高，甚至已
經遠超過多數自動測試設備可處理之範圍，使的此類高速傳輸之數位類比轉換器於量產測試上經常是
降低工作速度來驗證，因而所得到的測試結果往往不切實際。吾人藉由本研究計畫，針對多媒體及通訊應
用之高速傳輸數位類比轉換器提出一新型測試方法之研究，可在一般自動測試設備上進行高速數位類比
轉換器之測試工作，且測試方法將可以內建自我測試設計之方式實現於晶片內部，達成精準之類比訊號
測試。 
 
文獻探討 
 數位積體電路之測試問題多年來已發展出許多較為成熟的技術，也漸漸廣泛的為設計工 程師所使
用。針對類比或混合訊號電路，也陸續有更多具實用價值的研究發表，其中相當重要的一個題目即是數
位類比轉換器之測試技術。針對此一議題，部分專家學者提出一些使用 內建訊號產生電路及分析電路
之測試方法[1][2][3][4]，以形成內建自我測試設計，增加些許之硬體成本以改善類比訊號量測之精確
度。另外，針對硬體實現之複雜度與成本的考量，可以發展特定之可測試性設計[5][6][7][8][25]，將
類比訊號轉換為數位訊號，藉此可簡化透過輸出介面控制並觀測內部訊號之複雜度。 
 數位類比轉換器之測試規格可分為靜態與動態參數，靜態參數包含 gain error、offset error、
DNL、INL，動態參數主要有 SNR、THD、SINAD..等[6][7][8][9][10][11]，靜態參數測試通常是經由給予
待測電路一線性上升訊號，使其輸出訊號產生連續性變化，並觀測其輸出端訊號的差異性，以計算相關
之參數。動態測試則是給予待測電路一正弦訊號，並於輸出端觀測訊號、諧波與雜訊之功率變化，以計
算相關之參數。測試方法之成效，取決於建立測試過程中需要之測試圖樣及觀測特徵之關連性，且測試
特徵之分析必須建構在此基礎上。若考量待測電路之訊號的量測精準度問題，則必須考慮以內建自我測
試設計之方式實現相關之 訊號產生、分析電路。 
 3 
 (a) 高速數位類比轉換器之等效低速取樣測試結構及問題： 
  
 測試結果之有效性取決於量測其值的正確性，同時會連帶影響後端處理電路所需之精確度。如欲
量測待測電路輸出端的訊號發生暫態響應時之電壓絕對值，則配合量測之方法或儀器必須擁有較高之
精確度且其可量測範圍需較廣，反之，若能以量測待測電路輸出端類比訊號於不同時間的差異，則只
需要設計在較小工作範圍內相對精準之量測電路即可。換言之，發展高速數位類比轉換器之測試方法
必須兼顧避免用更高速之量測電路來處理待測訊號，同時以量測待測訊號之差異值比較容易實現。在
此基本觀念下，吾人曾於先前提出以低速取樣之測試方式[30]，建置高速傳輸之數位類比轉換器測試
環境，其基本概念如圖（一）所示，吾人可以將原本必須於一個週期內取出之三個取樣點，分別於三
的週期內取樣，且將取樣點之訊號大小差異值表示為脈波之寬度訊號。 
 
 
 
 
 
 
圖（一）先前研究提出之低速取樣示意圖[30]. 
 
 至於其實現方式，吾人乃是以脈波寬度調變之方式實現此以一測試架構，吾人先使其產生三角波
之波形，同時以一載波產生器，產生另一頻率略低之正弦載波訊號，將兩訊號送入脈波寬度調變器中，
此時若我們觀察該訊號之週期變化，即可得到相對於數位類比轉換器之輸出端訊號的線性度誤差值。
利用此一作法，可不需建置高速或高解析度之取樣保持電路作為訊號量測電路，只需設計一普通之比
較器即可，且比較器之偏移誤差並不會影響量測值，因為以相鄰兩取樣點發生之時間位置差異值作為
測試特徵量，可使比較器之偏移誤差自然抵補。因測試方法是在低速取樣之工作模式，每週期只取一
取樣點，因此測試電路之工作頻率很低，以 8 位元、200MHz 之數位類比轉換器為例，輸出一完整三角
波之週期為 2× (28 −1) × 5ns = 2.55us，因此測試電路之工作頻率約為 392kHz，相當容易實現，且因為最
後之測試特徵為數位訊號之脈波寬度，因此於訊號取樣過程中不易失真。若考量雜訊對調變過程中脈
波寬度值之影響，則可藉由延長操作此測試方法之週期，使其對相同位置重複作取樣動作，取一平均
脈波寬度值降低雜訊之影響。 
 吾人以為先前所發展之低速測試結構其測試結果之準確性取決於載波產生器及量化測試特徵之精
確度，若要將該測試結構實現於晶片上，則吾人需再設法降低其實現上所需之設計難度，在晶片上實
現精準之弦波產生器需要特定之設計方法，所需之成本亦較高。因此吾人思考既有已發展之低速測試
結構是否有改進之可能性，吾人思考之方向主要為可否將此低速測試結構所需之載波訊號簡化，降低
所需載波產生器之複雜度，或者是利用特定之方法可補償或校正載波產生器不準度所造成之測試誤
差。另外，於後端量測測試特徵時，是否可以改以不需要精準之時間數位轉換器即可量測。基於此兩
點考量，吾人擬提出一改良之低速測試結構，其概念如圖(二)所示。 
 圖(二)之中，吾人擬提出之低速測試結構之概念，乃是讓待測之數位類比轉換器與其他電路組成
)(tf
1V∆
2V∆
1W 2W
 
 5 
則量化誤差需以均勻分佈之隨機變數來表示。此時，吾人可將輸入訊號改為均勻分佈之隨機訊號，所
以根據機率理論之推導，輸出訊號也是屬於均勻分佈之隨機變數。在此條件下，吾人仍可藉由機率累
積函數的觀念來推導輸入隨機訊號與輸出隨機訊號間之關連性，其區間線性之關連性依然存在。因此
在數位類比轉換器輸入隨機訊號為均勻分佈的情況下，經過等效類比數位轉換器後所得的訊號也會是
呈均勻分佈。當訊號在此數位類比－類比數位轉換對中傳遞時，會因為數位類比轉換器與類比數位轉
換器本身均有量化誤差而造成兩種情況，假設數位類比轉換器產生之圖樣之平均值為 k，則數位類比
轉換器之轉態電壓可能大於或小於類比數位轉換器，經過正規化並簡化成三種狀態所得之結果，也就
是將原本大於第 1k + 碼的數位碼都正規化成 2、第 k 碼正規化成 1、而小於第 1-k 碼的數位碼正規化成 0。 
若以 x 和 y 分別是數位類比轉換器與類比數位轉換器的轉態電壓，而 m1、m2、m3 與 m4 為四段區間
線性關係經過正規化後所得之斜率，則可以下列關係表之： 
)1.........(
m3m1
m3m21
m3m1
2
y
 
m3m1
m3m21
2
x










×
×
+
×
=
×
×
+
=
         )2.........(
m4m1
m4m21
m4m1
2
2
m4m1
m4m21
2
x










×
×
+
×
−=
×
×
+
=
y
 
 根據上述之結果，吾人只要於載波產生器端之數位類比轉換器產生適當範圍之均勻分佈之數位
碼，就可以在等效類比數位轉換器之輸出端收集訊號，並經由觀察其平均值判斷其轉態電壓之相對關
係，再決定經由式子(1)或者(2)求得載波產生器端之數位類比轉換器和等效類比數位轉換器的轉態電
壓。換言之，吾人可以透過此數學方法之分析，配合特定之均勻隨機輸入訊號，校正出等效類比數位
轉換器的轉態電壓，其推估值，包含了載波產生器端之數位類比轉換器的非線性誤差對其造成之影響，
因此若吾人可定義出將等效類比數位轉換器之非線性誤差與其中待測數位類比轉換器之非線性誤差間
之關係，則可推得待測電路之測試結果。 
(c)等效低速取樣測試結構與待測電路動作之關連性： 
 吾人於本段中將探討前文言及之低速測試結構中等效類比數位轉換器之非線性誤差與其中待測
數位類比轉換器之非線性誤差間之關係。首先，吾人藉由三角波圖樣產生器，提供待測數位類比轉換
器輸出三角波訊號 )f(t ，並控制圖樣產生器，產生均勻分佈隨機訊號之載波 )c(t ，如圖(三)所示。其
中， )c(t 為呈現均勻分佈之低速載波訊號，同時吾人將所有雜訊的效應合併於此載波訊號中，以便一
併考量雜訊之影響。首先吾人將載波訊號重新表示為: 
 
)()( tnVtc i +=    mi ,...,2,1=  
 
 圖(三)(b)之中，根據三角比例原理，推知： 
 
da
da
i
i t.V
tnV
t 50))(1( ×+−=  
 因 iV 為一隨機變數，且其平均值由吾人決定並控制，假設其平均值 ci MVE =][ ，且雜訊效應之平
均值為零，則上式可重新改寫為： 
tda
da
c
i Mt.V
M
tE =×−= 50)1(][  
 7 
針對輸入測試訊號源之非理想性部分，以隨機輸入圖樣配合統計方法去除其影響。測試方法之實現可
分為軟硬體兩部分，軟體部分可發展一分析程式，根據發展之統計方法進行分析，所需之硬體電路配
置則整理如圖(四)所示。 
 
 
 
 
 
 
 
 
圖(四) 硬體電路配置圖 
 
 吾人將待測之數位類比轉換器與其他部分電路總成等效之類比數位轉換器，待測電路輸入端接收
三角波圖樣並以高速全速(at-speed)運轉產生低頻三角波訊號，等效類比數位轉換器之輸入端由一載
波電路提供低速之隨機圖樣，兩者經由脈波寬度調變器調變後，成為波寬不一之脈波訊號，在調變過
程中，調變器本身可能存在偏移誤差，該誤差將使調變過程中脈波訊號狀態改變之電壓點發生偏移，
使得脈波寬度之量化值產生偏移，換言之，必須使載波訊號加上此偏移量方能在調變器端抵銷其偏移
誤差，至於實際上之作法，可透過求得待測數位類比轉換器輸出訊號加上調變器偏移誤差後之真正的
調變電壓點，以標定載波產生器之工作電壓範圍，因此針對脈波寬度調變器之運作必須有一校正機制，
吾人必須先增加載波產生器之輸出平均值，同時觀察脈波寬度變化，當連續之脈波訊號的寬度有一半
之機率為零時，可校正出對應之最大工作電壓範圍，此時載波產生器輸出平均值即為待測數位類比轉
換器輸出訊號加上調變器偏移誤差量。經調變後之脈波訊號傳送至量化電路，該量化電路可用計數器
或震盪器方式實現，其工作頻率與待測數位類比轉換器相同。脈波訊號經量化後仍需要一編碼器轉為
二進位編碼以便外部量測設備擷取，另外，所有的硬體動作統一由一控制器根據前文所述之方法安排
訊號之同步或擷取。本研究計畫擬提出之測試方式，具備精準之量測能力，且僅需配合低速量測設備，
其硬體設施可校正狀態，硬體實現之難易度較低，但在硬體實現的過程中，仍可能因電路之非理想特
性，影響整體效能，其主要原因應是在於硬體電路動作所引入之系統誤差，針對此一問題，擬由兩個
方向加以改善，一是考量電路佈局之影響，另一為發展分析訊號之演算法，降低系統誤差之影響，這
兩個方向可同時進行，期望能在此一問題上發展出有效之方法。 
  
(f) 適用於脈波寬度調變之低輸入阻抗電流比較器： 
 
 以脈波調變對高速待測待測電路進行不足取樣，並轉化為數位化之脈波寬度，形成等效之低速類
比數位轉換器，其中以平衡式低阻抗電流比較器實現精準之脈波調變。如圖(五)所示之電路為本計畫
所提出之平衡式低輸入阻抗電流比較器，本電路由兩組共閘極結構之輸入級、兩組共源極負迴授回、
DAC
(CUT)
Pulse width modulator
Timing
quantization
Encoder 
Triangular
Waveform
patterns
Low speed carrier generator
(Instrument)
DAC
Uniform
random
patterns
Controller 
Equivalent low speed ADC
 
 9 
11. J.M. Emmert et al,” A Monolithic Spectral BIST Technique for Control or Test of Analog or Mixed-Signal 
Circuits,” Proc. IEEE Int’l Symp. on Defect & Fault Tolerance in VLSI system, pp. 303-310, 2003.  
12. E. Teraoka et al,” A Bulit-In Self-Test for ADC and DAC in a Single Chip Speech CODEC, ” IEICE Trans. 
Fundamentals, Vol. E80-A, No. 2, pp. 339-344, 1997. 
13. M.F. Toner, G.W. Robert,” Towards Built-In Self- Test for SNR Testing of Mixed-Signal IC,” Proc. IEEE 
Int’l Symp. on Circuit & System, pp. 1599-1602, 1993. 
14. F. Xu, ” A New Approach for a Nonlinearity Test of ADCs/DACs and its Application for BIST, ” Proc. 
IEEE European Test Workshop, pp. 34-38, 1999. 
15. J.W. Lin, C.L. Lee, J.E Chen,” A Statistical Successive Approximation Approach for DAC/ADC Code Edge 
Estimation”, Proc. IEEE European Test Workshop, pp.359-363, 2002. 
16. A. Frisch, T. Almy, ” HABIST: Histogram- Based Analog Built In Self Test,” Proc. Int ’l Test Conf., pp. 
760-767, 1997. 
17. M.F. Toner, G.W. Robert,” Histogram-Based Distortion and Gain Tracking Testing of an 8-bit PCM Mixed 
Analog-Digital IC Chip,” Proc. Midwest Symp. on Circ. & Syst., pp.760-763, 1992. 
18. K. Arabi, B. Kaminska, J. Rzeszut,” A Built-In Self- Test Approach for Medium to High-Resolution 
Digital-to-Analog Converters,” Proc. IEEE Asia Test Symp., pp.373-378, 1994. 
19. K. Arabi, B. Kaminska, J. Rzeszut,” BIST for D/A and A/D converters,” IEEE Design & Test of Computers, 
Vol. 13, No. 4, pp. 40-49, 1996. 
20. K. Arabi, B. Kaminska, M. Sawan,” On Chip Testing Data Converters Using Static Parameters,” IEEE 
Trans. on VLSI System, Vol. 6, No. 3, pp. 409-418, 1998. 
21. Y.C Wen, K.J. Lee,” BIST Structure for DAC Testing, ” Electronic Letters, Vol. 34, No. 12, pp.1173-1174, 
June 1998. 
22. J.L. Huang, C.K. Ong, K.T. Cheng, ” A BIST Scheme for On-Chip ADC and DAC Testing, ” Proc. IEEE 
Design Automation & Test in Europe, pp. 216-220, 2000. 
23. S.J. Chang, C.L. Lee, J.E. Chen, ” BIST Scheme for DAC Testing, ” Electronic Letters, Vol. 38, No. 15, pp. 
776-777, July 2002. 
24. H. Xing, D. Chen, R. Geiger, ” A Two-Step DDEM ADC for  Accurate and Cost Effective DAC Testing, ” 
Proc. IEEE Int’l Symp. on Circuit & System, pp. 4289-4292, 1995. 
25. M. Hashizume et al,” Current Testable Design of Resister String DACs,” Proc. IEEE In t ’ l  Workshop on 
Electronic Design, Test and Applications, 2006. 
26. V. Kerzerho et al,” A Novel DFT Technique for Testing Complete Sets of ADCs and DACs in complex 
SiPs,” IEEE Design & Test of Computers, Vol. 23, Issue 23, pp. 234-243, 2006. 
27. S. Rafeeque K.P.  and V. Vasudevan,” A Built- in-Self- Test Scheme for Segme nted and Binary Weighted 
DACs, ” JETTA, Vol. 20, No. 6, pp. 623-638, Dec. 2004. 
28. G. X. Chen, C.L. Lee, J.E. Chen,” A New BIST Scheme Based on a Summing- into-Timing Signal 
Principle with Self Calibration for the DAC,” Proc. IEEE Asia Test Symp., pp. 58-61,2004. 
29. Chun Wei Lin, Yi Zhou Lin et al., ” A Novel Error Estimation Approach of Test Stimulus for ADC 
Testing,” Proc. National Conf. on Automation Technology, pp. 1170-1176, 2008. 
30. Chun Wei Lin, Sheng Feng Lin, Shih Fen Luo, ” A New Approach for Nonlinearity Test of High Speed 
DAC,” Proc. IEEE Int’l Mixed-Signals, Sens., and Syst. Test Workshop, pp. 128-132, 2008. 
 
 
二、與會心得 
 
本次於越南胡志明市所舉辦的研討會（DELTA2010），其主題專注在於探討電子設計、
測試與應用議題上。與會的各國專家學者與研究生於會議當中，分別發表了許多的研究成
果與會眾學者共同分享和討論，包含了關於 Design-For-Test、Built-In Self-Test、signal and 
Image Processing、Analogue and Mixed Signal Design…等等研究領域之成果。個人除了在混
合訊號積體電路設計與測試的專業方面能夠與會中他國的研究學者討論之外，並可與之交
流討論其他創新之研究議題，並從優秀的論文中發現幾個值得進一步探討的議題。此行本
人亦觀摩到不同角度的研究方法，參與此研討會讓我受益良多。參加了這次學術研討會讓
個人能觀摩他人所發表的技術與觀念，並且在問與答之間個人能夠更加了解到各國專家學
者所重視的問題、想知道的方向，這指點了本人在未來研究上所需注意的相關事項，因此
本人非常珍惜這次與會的寶貴經驗。未來除了國內研討會應積極參與之外，更應把握機會
多多參與此一類型的國際研討會，一方面藉以吸取新知並且激發新的研究構想，有助於日
後在研究課題上的進行以貢獻相關的學術成果；另一方面體會與學習國外知名大學之專家
學者的研究態度，藉以激發自我的上進心。 
 
三、建議 
 
國內電機、電子與資訊人才輩出，對於國內許多大學院校學生的學術水準提升，除了
在課程內容與硬體設備方面的擴展外，更重要的是應多多鼓勵並補助研究生多出席國內外
的學術研討會，尤其是參加國際性質的學術研討會，一方面可以增加學生的視野與士氣，
另一方面也可以吸取國外專家學者與研究生們的寶貴經驗。因此，藉由與國外學者的交流，
不但可以增強學生的研究態度，刺激國內的科技發展，也有助於讓研究生知道在專業領域
之外，他們所缺乏的事項，讓國內的優秀人才不僅僅局限於國內學術圈，更進一步的提升
國內學術領域在國際上的知名度。 
 
六、發表論文 
Wide Band Linear Voltage-to-Current Converter Design 
 
Chun Wei Lin, Sheng Feng Lin, Chi Fu Wang 
Department of Electronic Engineering, 
National Yunlin University of Science & Technology, Yunlin, Taiwan 
linwei@yuntech.edu.tw 
Abstract - In this work, we propose a wide band linear 
voltage-to-current converter (VIC) with mobility 
degradation compensation. By use of NMOS output stage 
and grounding NMOS input stage, PSRR enhances as well 
as body effect decreases. In addition, through utilizing the 
sum of two current sources operate in linear and saturation 
region respectively, the nonlinearity of complementary 
parabolic voltage to current characteristics caused by 
mobility degradation are reduced. A feedback loop is then 
inserted to increase bandwidth, so that the proposed VIC is 
useful in further applications. A practical chip was 
fabricated by TSMC 0.35 mμ 3.3V CMOS process with its 
measured transconductance ( mG ), bandwidth, and 
operational range are 0.975~1.032, 85.5MHz, and 1.2V 
respectively. The experiment results show that the 
proposed design significantly improves bandwidth and the 
nonlinearity effect of VIC originated from mobility 
degradation. 
 
Keywords: voltage to current converter (VIC), mobility 
degradation, transconductance ( mG ), PSRR 
1. Introduction 
 
Voltage to current converter (VIC) is widely used in 
Gm-C filter, data converter, voltage control oscillator, 
built-in self-test circuit and so on. Bandwidth and 
linearity are the usually concerned specifications of VIC 
which dominate whether its performance is adequate. 
However, the velocity saturation and mobility 
degradation effects brought from advance of fabrication 
process raise the difficulty to design a high performance 
VIC. The nonlinear effects of VIC mainly including 
nonlinear second-order V-I characteristic, body effect, 
velocity saturation, mobility degradation, temperature 
variation, power noise and so on [1-4]. Regarding to 
these subjects, many design techniques were proposed in 
past few years [5-11]. The general method to design a 
linear VIC is by utilizing extra circuitry to provide 
current compensation which cancel the second-order 
term in original V-I characteristic of transistors. This 
second-order nonlinear term can be cancelled by 
subtraction of two current sources operate in linear and 
saturation region respectively [12-14]. Under the NMOS 
input structure of these techniques, we have to neglect 
the body effect to meet design requirement which maybe 
infeasible for implementation. On the contrary, the input 
stage must be equal and large enough for PMOS input 
structure. In addition, the power noise rejection ability 
of PMOS-based VIC is poor because the power noise 
directly affects the drain-source voltage of transistor and 
results in unstable current output. 
Nevertheless, the mobility degradation of short 
channel device is evident and raises more complicated 
nonlinear terms. The mobility degradation is inversely 
proportional to the dimension of transistors on the whole. 
In order to reduce the effect of mobility degradation, a 
mobility degradation coefficient was adopted to modify 
the current equations of transistors [10]. This revision of 
transistors V-I characteristic is beneficial to implement 
linear VIC in deep sub-micro process.  
The remainder of this paper is organized as follows. 
Section 2 discusses about mobility degradation effect. 
Section 3 describes the proposed method and its design 
flow. We present mathematical explanation to 
demonstrate its theory in this section as well. Section 4 
and section 5 will show experiment and measurement 
results of a practical design and conclusion. 
 
2. Mobility degradation effect 
When we describe the relationship between gate 
voltage and drain current of a transistor, we usually 
assume the carrier mobility is constant. However, the 
carrier mobility varies with the intensity of electric field 
and it decays with velocity saturation of the carrier [18]. 
The mobility degradation effect of VIC circuit is 
obvious that the produced current will be decreased. The 
following equations describe conventional VIC are used 
to explain this phenomenon. The drain currents of 
transistors operate in linear and saturation region are: 
])[( ___ 2
V
VVVKI
2
LinDS
LinDSTLinGSLinLin −−=    (1) 
2
TSatGSsatSat VVK2
1I )( _ −=                   (2) 
If  KKK SatLin == , LinGSin VV _=  and SatGSV _  
is driven to TLinDS VV +_ , then  
 
Because LinDSV _  is clamped to be XV  with a small 
value, then the summation of current can be expanded 
by Taylor series as: 
 
2
i
iSat
Sat
i
iLin
Lin
SatLinout
V
V1
KAV
V1
K
III
)(
)(
)(
)(
       θθ +++≅
+=
           Δ+≅ iLinVAK                          (7) 
, where  
)( ,_ TiniLinDS VVVVA −== , 
.......)(      
)(      
)(
+−
+−
+−=
4
i
3
LinLin
4
i
2
SatSat
3
iSatSat
3
i
2
LinLin
2
iLinLin
2
iSat
VAKVK
VKVAK
VAKVK
θθ
θθ
θΔ
 
 
and the higher order terms are neglected. In order to 
obtain the linear I-V characteristic,  Δ should be zero 
and hence derive following equations. 
 
2
Sat
Lin
Lin
Sat
Lin
LinLin
Lin
Sat AAA
K
K )()( θ
θθθ
θθθ ===     (8) 
 
Because LinAθ  is a very small value, then Eq. (8) can 
be further rewritten as: 
SatLin KK >>  
 
Base on discussion in section 2 that the mobility 
degradation factor is inversely proportional to dimension 
of transistors, we know relationship between Linθ  and 
Satθ  will be: 
LinSat θθ >>  
 
We therefore obtain the relationship: 
 
)(
Sat
Lin
LinLin AA θ
θθθ >>  
 
The result is unfortunately out of expectation that 
incompatible with Eq. (8). 
If we analyze the nonlinear term, Δ , in Eq. (7) the 
polarity of even-order and odd-order terms are positive 
and negative respectively. Therefore, we attempt to find 
a condition that adjacent terms in Δ  will almost be 
cancelled one another and its value also be reduced. 
Base on this concept, we do not find the condition fits 
Eq. (8) anymore but find a condition almost fits this 
equation. That is: 
 
εθ
θθ =− ]))([( 2
Sat
Lin
Lin 1AMIN                   (9) 
 
Before we determine dimension of transistors, we have 
to perform several iterations on choosing ratio of 
transistor size to approach minimal ε . 
The iteration process begins from reasonable 
choosing the initial size of LinM  with its 
corresponding Linθ . For TSMC 0.35 mμ 3.3V CMOS 
process, the Linθ  is within 0.1~0.7. We therefore chose 
4.0=Linθ  and calculated the size of LinM  be 
μμ 2512LW Lin /.)/( =  through Eq. (8) with fixed 
μμ 21LW Sat /)/( = . Because of mobility degradation 
factor varies with gate-source voltage, drain-source 
voltage and dimension of transistors, we have to 
calculate Linθ  and Satθ  value with respect to various 
inV  through Eq. (5)(6) and evaluate ε  value in Eq. (9). 
After that, the iterations on tuning size of LinM  will be 
hold till ε  of Eq. (9) is minimized. For instance, the 
iteration on tuning size of LinM  began from 
μμ 2512LW Lin /.)/( =  and after decreased the 
transistor size to μμ 25LW Lin /)/( = , the ε  was 
almost minimized. The fine tuning was next 
accomplished and obtained the final transistor size, 
μμ 215LW Lin /.)/( = . 
 
3.2 Bandwidth enhancement 
 
The feedback loop includes 1C , 2C , 7M , and 
8M  is used to increase bandwidth of VIC. The output 
signal is divided by capacitors and drives 7M  and 
8M  to saturation and linear region respectively. 
Consequently, the complementary parabolic I-V 
characteristic of 7M  and 8M  is similar to the 
relationship between SatM  and LinM . To explain the 
effect of this feedback loop, we simplify Fig. 2 to a 
signal flow graph as shown in Fig. 4. 
 
 
 
 
 
 
 
 
 
 
Fig. 4. Signal flow graph of Fig. 2. 
 
 
Satβ−
Linβ−
outi
Lindi .
8di
7di
43iA .
2di
6di
Linmg .
inv
Satmg .
Satdi .
21iA .
65iA .
is significantly improved. The theoretical analysis 
and design flow are developed well and a practical 
chip was fabricated with its measured 
transconductance and bandwidth is 0.975~1.032 and 
85.5MHz respectively under 1.2V operation range. 
The experiments show very good result and 
demonstrate the practicability to apply this design to 
those applications with strict current demand. 
Acknowledgement 
The authors would like to thank National Chip 
Implementation Center (CIC) for technical support 
and chip fabrication. 
 
 
   
Table I. Comparison of several techniques 
 [3] [5] [13] [15] [18] This work 
Tech. 0.18um 0.35um / 3.3V 
Input Range (V) -0.5 - 0.5 -0.7 - 0.7 1.2 - 2.4 -0.8 - 0.8 1.6 - 2.8 1.6 - 2.8 
No. of transistors 30 38 40 30 18 20 
-3dB BW (MHz) 125 5 0.7 8 9.87 85.5 
Normalized Gm 0.967 - 1.028 0.973 - 1.024 0.891 - 1.018 0.979 - 1.014 0.986 - 1.007 0.975 - 1.032
ΔIout with 20% 
Vdd variation (%) 52.6 4.2 31 26.8 1.2 1.8 
 
Table II. Post-layout-simulation of corner model 
  TT FF FS SF SS 
Tech. 0.35um  CMOS  3.3V 
Input Range (V) 1.6-2.8 
-3dB BW (MHz) 85.58 108.85 70.09 76.61 65.58 
Normalized Gm 0.983-1.008 0.962-1.013 0.959-1.011 0.981-1.007 0.97-1.01 
ΔIout with 20% 
Vdd variation (%) 1.82 2.12 1.96 2.39 1.93 
 
6. Reference 
[1] Y.C. Wen and K.J. Lee, “A current-mode BIST 
structure of DACs”, Journal. of the Int’l Meas. 
Confederation, 31(3), pp 147-163 (2002). 
[2] M. Mansuri and C.K. Ken Yang, “A low-power 
adaptive bandwidth PLL and clock buffer with 
supply-noise compensation”, IEEE J. of Solid 
-State Circ., 38(11), pp 1804-1812 (2003). 
[3] A.A. Fayed and M. Ismail, “A low-voltage, highly 
linear voltage-controlled trans- conductor”, IEEE 
Trans. on Circ. and Syst.-II, 52(12), pp 831-835 
(2005). 
[4] I.S. Han, “A novel tunable transconductance 
amplifier based on voltage-controlled resistance 
by MOS transistors”, IEEE Trans. on Circ. and 
Syst.-II, 53(8), pp 662-666 (2006). 
[5] K.C. Kuo, and A. Leuciuc, “A linear MOS 
transconductor using source degeneration and 
adaptive biasing”, IEEE Trans. on Circ. and 
Syst.-II, 48(10), pp 937-943 (2001). 
[6] S. Sengupta, “Adaptively biased linear 
transconductor”, IEEE Trans. on Circ. and Syst.-I, 
52(11), pp 2369-2375 (2005). 
[7] I. Yamaguchi, F. Matsumoto and Y. Noguchi, 
“Technique to improve linearity of transconductor 
with bias offset voltages controlling a tail current”, 
Electronics Letters, 41(21), pp 1146-1148 (2005). 
[8] C. Sawigun and J. Mahattanakul, “A compact high 
current efficiency low-voltage MOS 
transconductor with nearly constant input voltage 
range”, Proc. IEEE Int’l Symp. on Circ. and Syst., 
pp 221-224 (2007). 
[9] J. Ramirez-Angulo, B. Calvo, S. R. S. Garimella, 
S. Celma, M. T. Sanz “New highly-accurate 
CMOS source-degenerated based V-I converter 
with positive feedback”, Proc. IEEE European 
Conf. on Circ. Theory and Design, pp 332-335 
(2007). 
[10] T.Y. Lo and C.C. Hung, “1-V linear CMOS 
transconductor with -65dB THD in nano-scale 
CMOS technology”, IEEE Int,l Symp. on Circ. 
and Syst., pp 3792-3795 (2007). 
[11] C. G. Sodini, P.K. Ko and J.L. Moll, “The effect of 
high fields on MOS device and circuit 
performance”, IEEE Trans. on Electron Devices, 
30(10), pp 1386-1393 (1984). 
[12] B. Fotouhi, “All-MOS voltage-to-current 
converter”, IEEE J. Solid-State Circuits, 36(1), pp 
無研發成果推廣資料 
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
