Model {
  Name			  "ata_xaui_2048pt_w32pnk"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.280"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  Created		  "Fri Aug 31 09:29:11 2007"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "siemion"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Sep 07 16:39:45 2009"
  ModelVersionFormat	  "1.%<AutoIncrement:280>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "20000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Monospaced"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      Step
      Time		      "1"
      Before		      "0"
      After		      "1"
      SampleTime	      "-1"
      VectorParams1D	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Monospaced"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Monospaced"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "ata_xaui_2048pt_w32pnk"
    Location		    [-7, 74, 989, 728]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [62, 58, 113, 108]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2P"
      part		      "xc2vp50"
      speed		      "-7"
      package		      "ff1152"
      synthesis_tool	      "XST"
      directory		      "./ata_xaui_2048pt_with32bits/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "8"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      Position		      [4030, 1130, 4060, 1160]
      ShowName		      off
      Value		      "4000"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      Position		      [4030, 1080, 4060, 1110]
      ShowName		      off
      Value		      "4000"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      Position		      [2355, 350, 2385, 380]
      ShowName		      off
      Value		      "2"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant3"
      Position		      [1430, 325, 1460, 355]
      ShowName		      off
      Value		      "2^12"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant4"
      Position		      [1430, 380, 1460, 410]
      ShowName		      off
      Value		      "2^12"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant5"
      Position		      [1430, 440, 1460, 470]
      ShowName		      off
      Value		      "2^12"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant6"
      Position		      [1430, 495, 1460, 525]
      ShowName		      off
      Value		      "2^12"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant7"
      Position		      [2355, 405, 2385, 435]
      ShowName		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Constant8"
      Position		      [2355, 460, 2385, 490]
      ShowName		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Constant9"
      Position		      [2355, 515, 2385, 545]
      ShowName		      off
    }
    Block {
      BlockType		      From
      Name		      "FromBitSelect1"
      Position		      [2920, 717, 3000, 733]
      CloseFcn		      "tagdialog Close"
      GotoTag		      "BitSelect1"
    }
    Block {
      BlockType		      From
      Name		      "FromBitSelect2"
      Position		      [2920, 822, 3000, 838]
      CloseFcn		      "tagdialog Close"
      GotoTag		      "BitSelect2"
    }
    Block {
      BlockType		      From
      Name		      "FromBitSelect3"
      Position		      [2920, 927, 3000, 943]
      CloseFcn		      "tagdialog Close"
      GotoTag		      "BitSelect3"
    }
    Block {
      BlockType		      From
      Name		      "FromBitSelect4"
      Position		      [2920, 1032, 3000, 1048]
      CloseFcn		      "tagdialog Close"
      GotoTag		      "BitSelect4"
    }
    Block {
      BlockType		      From
      Name		      "FromPPS"
      Position		      [2535, 1487, 2575, 1503]
      CloseFcn		      "tagdialog Close"
      GotoTag		      "PPS"
    }
    Block {
      BlockType		      From
      Name		      "FromPPSARMReset"
      Position		      [595, 611, 700, 629]
      CloseFcn		      "tagdialog Close"
      GotoTag		      "PPSARMReset"
    }
    Block {
      BlockType		      From
      Name		      "FromPPSARMReset1"
      Position		      [670, 1556, 775, 1574]
      CloseFcn		      "tagdialog Close"
      GotoTag		      "PPSARMReset"
    }
    Block {
      BlockType		      From
      Name		      "FromStokesCoeff1"
      Position		      [1600, 742, 1680, 758]
      CloseFcn		      "tagdialog Close"
      GotoTag		      "StokesCoeff1"
    }
    Block {
      BlockType		      From
      Name		      "FromStokesCoeff2"
      Position		      [1600, 817, 1680, 833]
      CloseFcn		      "tagdialog Close"
      GotoTag		      "StokesCoeff2"
    }
    Block {
      BlockType		      From
      Name		      "FromStokesCoeff3"
      Position		      [1600, 892, 1680, 908]
      CloseFcn		      "tagdialog Close"
      GotoTag		      "StokesCoeff3"
    }
    Block {
      BlockType		      From
      Name		      "FromStokesCoeff4"
      Position		      [1600, 967, 1680, 983]
      CloseFcn		      "tagdialog Close"
      GotoTag		      "StokesCoeff4"
    }
    Block {
      BlockType		      Goto
      Name		      "GotoBitSelect1"
      Position		      [2620, 356, 2710, 374]
      GotoTag		      "BitSelect1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "GotoBitSelect2"
      Position		      [2620, 411, 2710, 429]
      GotoTag		      "BitSelect2"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "GotoBitSelect3"
      Position		      [2620, 466, 2710, 484]
      GotoTag		      "BitSelect3"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "GotoBitSelect4"
      Position		      [2620, 521, 2710, 539]
      GotoTag		      "BitSelect4"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "GotoPPS"
      Position		      [540, 1851, 580, 1869]
      GotoTag		      "PPS"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "GotoPPSARMReset"
      Position		      [3085, 1475, 3195, 1495]
      GotoTag		      "PPSARMReset"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "GotoStokesCoeff1"
      Position		      [1790, 331, 1880, 349]
      GotoTag		      "StokesCoeff1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "GotoStokesCoeff2"
      Position		      [1790, 386, 1880, 404]
      GotoTag		      "StokesCoeff2"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "GotoStokesCoeff3"
      Position		      [1790, 446, 1880, 464]
      GotoTag		      "StokesCoeff3"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "GotoStokesCoeff4"
      Position		      [1790, 501, 1880, 519]
      GotoTag		      "StokesCoeff4"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice"
      Ports		      [1, 1]
      Position		      [2270, 1296, 2315, 1324]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "20"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice1"
      Ports		      [1, 1]
      Position		      [4230, 1131, 4275, 1159]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "16"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice2"
      Ports		      [1, 1]
      Position		      [2550, 351, 2595, 379]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "2"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice3"
      Ports		      [1, 1]
      Position		      [1625, 326, 1670, 354]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "18"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice4"
      Ports		      [1, 1]
      Position		      [1625, 381, 1670, 409]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "18"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice5"
      Ports		      [1, 1]
      Position		      [2550, 406, 2595, 434]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "2"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice6"
      Ports		      [1, 1]
      Position		      [2550, 461, 2595, 489]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "2"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice7"
      Ports		      [1, 1]
      Position		      [1625, 441, 1670, 469]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "18"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice8"
      Ports		      [1, 1]
      Position		      [1625, 496, 1670, 524]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "18"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice9"
      Ports		      [1, 1]
      Position		      [2550, 516, 2595, 544]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "2"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "StokesDetector"
      Ports		      [2, 4]
      Position		      [1445, 737, 1540, 1038]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"StokesDetector"
	Location		[204, 443, 584, 720]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "pol1_f0"
	  Position		  [40, 28, 70, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol2_f0"
	  Position		  [50, 228, 80, 242]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "XMultiply_f0"
	  Ports			  [2, 2]
	  Position		  [155, 103, 235, 172]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "XMultiply_f0"
	    Location		    [2, 74, 1254, 731]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Pol1"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Pol2"
	      Position		      [25, 1068, 55, 1082]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add"
	      Ports		      [2, 1]
	      Position		      [425, 132, 460, 163]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "24"
	      bin_pt		      "23"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [90, 29, 115, 56]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag1"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "18"
	      bin_pt		      "17"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [90, 1059, 115, 1086]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag2"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "18"
	      bin_pt		      "17"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult1"
	      Ports		      [2, 1]
	      Position		      [285, 156, 320, 189]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult2"
	      Ports		      [2, 1]
	      Position		      [285, 221, 320, 254]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult3"
	      Ports		      [2, 1]
	      Position		      [285, 281, 320, 314]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult4"
	      Ports		      [2, 1]
	      Position		      [285, 96, 320, 129]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sub"
	      Ports		      [2, 1]
	      Position		      [365, 252, 400, 283]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "24"
	      bin_pt		      "23"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "X Real"
	      Position		      [560, 143, 590, 157]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "X Imag"
	      Position		      [425, 263, 455, 277]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [75, 0; 0, 130]
	      Branch {
		DstBlock		"mult1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"mult2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [95, 0; 0, -760]
	      Branch {
		Points			[0, -125]
		DstBlock		"mult1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"mult3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [60, 0; 0, 55]
	      Branch {
		Points			[0, 185]
		DstBlock		"mult3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"mult4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [45, 0; 0, -835]
	      Branch {
		DstBlock		"mult2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -125]
		DstBlock		"mult4"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "mult4"
	      SrcPort		      1
	      Points		      [85, 0]
	      DstBlock		      "add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mult1"
	      SrcPort		      1
	      Points		      [85, 0]
	      DstBlock		      "add"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "mult2"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "sub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mult3"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "sub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Pol1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Pol2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add"
	      SrcPort		      1
	      DstBlock		      "X Real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sub"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "X Imag"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pol1_power0"
	  Ports			  [1, 1]
	  Position		  [170, 25, 220, 45]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "pol1_power0"
	    Location		    [495, 202, 887, 441]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [25, 93, 55, 107]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [80, 79, 120, 121]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag3"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "18"
	      bin_pt		      "17"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_square"
	      Ports		      [2, 1]
	      Position		      [170, 122, 220, 173]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "power_adder"
	      Ports		      [2, 1]
	      Position		      [255, 77, 305, 128]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "24"
	      bin_pt		      "23"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_square"
	      Ports		      [2, 1]
	      Position		      [170, 27, 220, 78]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "power"
	      Position		      [330, 98, 360, 112]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "imag_square"
	      SrcPort		      1
	      Points		      [5, 0; 0, -35]
	      DstBlock		      "power_adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_square"
	      SrcPort		      1
	      Points		      [5, 0; 0, 35]
	      DstBlock		      "power_adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [15, 0; 0, -25]
	      Branch {
		DstBlock		"real_square"
		DstPort			1
	      }
	      Branch {
		DstBlock		"real_square"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [15, 0; 0, 25]
	      Branch {
		DstBlock		"imag_square"
		DstPort			2
	      }
	      Branch {
		DstBlock		"imag_square"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "power_adder"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "power"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Power - Unsigned Output"
	      Position		      [196, 218]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pol2_power0"
	  Ports			  [1, 1]
	  Position		  [170, 225, 220, 245]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "pol2_power0"
	    Location		    [495, 202, 887, 441]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [25, 93, 55, 107]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [80, 79, 120, 121]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag4"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "18"
	      bin_pt		      "17"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_square"
	      Ports		      [2, 1]
	      Position		      [170, 122, 220, 173]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "power_adder"
	      Ports		      [2, 1]
	      Position		      [255, 77, 305, 128]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "24"
	      bin_pt		      "23"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_square"
	      Ports		      [2, 1]
	      Position		      [170, 27, 220, 78]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "power"
	      Position		      [330, 98, 360, 112]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "power_adder"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "power"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [15, 0; 0, 25]
	      Branch {
		DstBlock		"imag_square"
		DstPort			1
	      }
	      Branch {
		DstBlock		"imag_square"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [15, 0; 0, -25]
	      Branch {
		DstBlock		"real_square"
		DstPort			2
	      }
	      Branch {
		DstBlock		"real_square"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "real_square"
	      SrcPort		      1
	      Points		      [5, 0; 0, 35]
	      DstBlock		      "power_adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_square"
	      SrcPort		      1
	      Points		      [5, 0; 0, -35]
	      DstBlock		      "power_adder"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "Power - Unsigned Output"
	      Position		      [196, 218]
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "f0_pol1_pow"
	  Position		  [295, 28, 325, 42]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "f0_x_re"
	  Position		  [260, 113, 290, 127]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "f0_x_im"
	  Position		  [260, 148, 290, 162]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "f0_pol2_pow"
	  Position		  [295, 228, 325, 242]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "pol1_f0"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "XMultiply_f0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pol1_power0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "pol2_f0"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [0, -80]
	    DstBlock		    "XMultiply_f0"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "pol2_power0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "pol1_power0"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "f0_pol1_pow"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XMultiply_f0"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "f0_x_re"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XMultiply_f0"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "f0_x_im"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol2_power0"
	  SrcPort		  1
	  DstBlock		  "f0_pol2_pow"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "XAUI"
      Tag		      "xps:xaui"
      Ports		      [5, 7]
      Position		      [260, 861, 400, 1029]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/XAUI"
      SourceType	      "xaui"
      ShowPortLabels	      on
      demux		      "1"
      port		      "iBOB:1"
      show_param	      on
      pre_emph		      "2"
      swing		      "800"
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [145, 59, 191, 102]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      on
      hw_sys		      "iBOB"
      ibob_linux	      off
      clk_src		      "adc0_clk"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "125"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc405"
    }
    Block {
      BlockType		      Reference
      Name		      "adc"
      Tag		      "xps:adc"
      Ports		      [4, 17]
      Position		      [240, 1644, 385, 1906]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/adc"
      SourceType	      "adc"
      ShowPortLabels	      on
      adc_brd		      "iBOB:adc0"
      adc_clk_rate	      "500"
      adc_interleave	      off
      sample_period	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "and_valid"
      Ports		      [2, 1]
      Position		      [4340, 934, 4380, 961]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "AND"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "cns_10GbE"
      Ports		      [0, 1]
      Position		      [4130, 863, 4190, 887]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "32"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cns_1pps_delay"
      Ports		      [0, 1]
      Position		      [760, 1455, 805, 1485]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "1"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Constant
      Name		      "cns_acclen"
      Position		      [2070, 1295, 2100, 1325]
      Value		      "4"
    }
    Block {
      BlockType		      Reference
      Name		      "cns_reset"
      Ports		      [0, 1]
      Position		      [2700, 1530, 2745, 1560]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "1"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Constant
      Name		      "cns_sync_period"
      Position		      [290, 585, 320, 615]
      Value		      "20480"
    }
    Block {
      BlockType		      Reference
      Name		      "cns_xaui_rx_get"
      Ports		      [0, 1]
      Position		      [135, 830, 180, 860]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "1"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cns_xaui_rx_reset"
      Ports		      [0, 1]
      Position		      [135, 880, 180, 910]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cns_xaui_tx_data"
      Ports		      [0, 1]
      Position		      [135, 930, 180, 960]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "64"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cns_xaui_tx_outofband"
      Ports		      [0, 1]
      Position		      [135, 980, 180, 1010]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cns_xaui_tx_valid"
      Ports		      [0, 1]
      Position		      [135, 1030, 180, 1060]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "8"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cnt_1pps_delay"
      Ports		      [2, 1]
      Position		      [1000, 1437, 1050, 1488]
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Free Running"
      n_bits		      "32"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      on
      en		      on
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "cnt_buffer"
      Ports		      [2, 1]
      Position		      [3445, 762, 3495, 813]
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Free Running"
      n_bits		      "1"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "1"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      on
      en		      on
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "coeff_delay"
      Ports		      [1, 1]
      Position		      [1735, 584, 1760, 606]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "6"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "concat_buffer"
      Ports		      [2, 1]
      Position		      [3685, 877, 3735, 928]
      SourceBlock	      "xbsIndex_r3/Concat"
      SourceType	      "Xilinx Bus Concatenator"
      num_inputs	      "2"
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "concat_xauiscope"
      Ports		      [4, 1]
      Position		      [955, 1144, 1005, 1241]
      SourceBlock	      "xbsIndex_r3/Concat"
      SourceType	      "Xilinx Bus Concatenator"
      num_inputs	      "4"
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "cram"
      Ports		      [2, 1]
      Position		      [2170, 970, 2245, 1130]
      AncestorBlock	      "gavrt_library/cram"
      UserDataPersistent      on
      UserData		      "DataTag5"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "cram"
      MaskDescription	      "Concatenates inputs together after forcing bina"
"ry point to zero."
      MaskPromptString	      "Number of slices"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "num_slice=@1;"
      MaskInitialization      "cram_init(gcb, ...\n    'num_slice', num_slice)"
";"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2"
      System {
	Name			"cram"
	Location		[505, 470, 863, 835]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [100, 150, 130, 170]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [100, 250, 130, 270]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [300, 50, 350, 550]
	  AncestorBlock		  "xbsIndex_r3/Concat"
	  FunctionName		  "xlconcat"
	  Parameters		  "sfcn_mwsv__"
	  MaskType		  "Xilinx Bus Concatenator"
	  MaskDescription	  "Concatenates two or more inputs.  Inputs mu"
"st be unsigned with binary point at zero."
	  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Concat''))');"
	  MaskPromptString	  "Number of Inputs|Use Explicit Sample Period"
"|Sample Period  (use -1 to inherit first known input period)|Override with Do"
"ubles"
	  MaskStyleString	  "popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16)"
",checkbox,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off"
	  MaskCallbackString	  "|xlMagicCallback||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,off,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "num_inputs=@1;explicit_period=@2;period=@3;"
"dbl_ovrd=@4;"
	  MaskInitialization	  "[designRoot, family, part, speed, package, "
"simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,1,1)"
";\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Position');\ni"
"Width=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2"
";\n[logoX, logoY] = xlogo(iPos);\n\n\n\n\n% one time added for param list\nnu"
"mInputs = num_inputs + 1;\nprecision0 = 1;\nlatency = 0;\ndblOvrd = dbl_ovrd;"
"\nexplicitClk = explicit_period;\n\n\n% just pass everything to s-function\ns"
"fcn_mwsv__ = get_param(gcb, 'MaskWSVariables');\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY, fg);\nport_label('input',1,'hi');\nport_label"
"('input',num_inputs+1,'lo');\nport_label('output',1,'cat');\n;plot([0 0 iWidt"
"h iWidth 0], [0 iHeight iHeight 0 0]);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|off|1|off"
	  MaskTabNameString	  ",,,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp1"
	  Ports			  [1, 1]
	  Position		  [200, 150, 250, 200]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp2"
	  Ports			  [1, 1]
	  Position		  [200, 250, 250, 300]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  Position		  [400, 250, 430, 270]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp1"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp2"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cram1"
      Ports		      [4, 1]
      Position		      [3165, 689, 3220, 1106]
      AncestorBlock	      "gavrt_library/cram"
      UserDataPersistent      on
      UserData		      "DataTag6"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "cram"
      MaskDescription	      "Concatenates inputs together after forcing bina"
"ry point to zero."
      MaskPromptString	      "Number of slices"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "num_slice=@1;"
      MaskInitialization      "cram_init(gcb, ...\n    'num_slice', num_slice)"
";"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4"
      System {
	Name			"cram1"
	Location		[397, 266, 755, 631]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [100, 150, 130, 170]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [100, 250, 130, 270]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [100, 350, 130, 370]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [100, 450, 130, 470]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "Concat"
	  Ports			  [4, 1]
	  Position		  [300, 52, 350, 553]
	  AncestorBlock		  "xbsIndex_r3/Concat"
	  FunctionName		  "xlconcat"
	  Parameters		  "sfcn_mwsv__"
	  MaskType		  "Xilinx Bus Concatenator"
	  MaskDescription	  "Concatenates two or more inputs.  Inputs mu"
"st be unsigned with binary point at zero."
	  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Concat''))');"
	  MaskPromptString	  "Number of Inputs|Use Explicit Sample Period"
"|Sample Period  (use -1 to inherit first known input period)|Override with Do"
"ubles"
	  MaskStyleString	  "popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16)"
",checkbox,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off"
	  MaskCallbackString	  "|xlMagicCallback||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,off,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "num_inputs=@1;explicit_period=@2;period=@3;"
"dbl_ovrd=@4;"
	  MaskInitialization	  "[designRoot, family, part, speed, package, "
"simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,1,1)"
";\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Position');\ni"
"Width=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2"
";\n[logoX, logoY] = xlogo(iPos);\n\n\n\n\n% one time added for param list\nnu"
"mInputs = num_inputs + 1;\nprecision0 = 1;\nlatency = 0;\ndblOvrd = dbl_ovrd;"
"\nexplicitClk = explicit_period;\n\n\n% just pass everything to s-function\ns"
"fcn_mwsv__ = get_param(gcb, 'MaskWSVariables');\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY, fg);\nport_label('input',1,'hi');\nport_label"
"('input',num_inputs+1,'lo');\nport_label('output',1,'cat');\n;plot([0 0 iWidt"
"h iWidth 0], [0 iHeight iHeight 0 0]);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|off|1|off"
	  MaskTabNameString	  ",,,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp1"
	  Ports			  [1, 1]
	  Position		  [200, 150, 250, 200]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp2"
	  Ports			  [1, 1]
	  Position		  [200, 250, 250, 300]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp3"
	  Ports			  [1, 1]
	  Position		  [200, 350, 250, 400]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp4"
	  Ports			  [1, 1]
	  Position		  [200, 450, 250, 500]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  Position		  [400, 250, 430, 270]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp1"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp2"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "Reinterp3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp3"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  DstBlock		  "Reinterp4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp4"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  4
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cram2"
      Ports		      [2, 1]
      Position		      [2170, 795, 2245, 955]
      AncestorBlock	      "gavrt_library/cram"
      UserDataPersistent      on
      UserData		      "DataTag7"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "cram"
      MaskDescription	      "Concatenates inputs together after forcing bina"
"ry point to zero."
      MaskPromptString	      "Number of slices"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "num_slice=@1;"
      MaskInitialization      "cram_init(gcb, ...\n    'num_slice', num_slice)"
";"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2"
      System {
	Name			"cram2"
	Location		[505, 470, 863, 835]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [100, 150, 130, 170]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [100, 250, 130, 270]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [300, 50, 350, 550]
	  AncestorBlock		  "xbsIndex_r3/Concat"
	  FunctionName		  "xlconcat"
	  Parameters		  "sfcn_mwsv__"
	  MaskType		  "Xilinx Bus Concatenator"
	  MaskDescription	  "Concatenates two or more inputs.  Inputs mu"
"st be unsigned with binary point at zero."
	  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Concat''))');"
	  MaskPromptString	  "Number of Inputs|Use Explicit Sample Period"
"|Sample Period  (use -1 to inherit first known input period)|Override with Do"
"ubles"
	  MaskStyleString	  "popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16)"
",checkbox,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off"
	  MaskCallbackString	  "|xlMagicCallback||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,off,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "num_inputs=@1;explicit_period=@2;period=@3;"
"dbl_ovrd=@4;"
	  MaskInitialization	  "[designRoot, family, part, speed, package, "
"simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,1,1)"
";\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Position');\ni"
"Width=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2"
";\n[logoX, logoY] = xlogo(iPos);\n\n\n\n\n% one time added for param list\nnu"
"mInputs = num_inputs + 1;\nprecision0 = 1;\nlatency = 0;\ndblOvrd = dbl_ovrd;"
"\nexplicitClk = explicit_period;\n\n\n% just pass everything to s-function\ns"
"fcn_mwsv__ = get_param(gcb, 'MaskWSVariables');\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY, fg);\nport_label('input',1,'hi');\nport_label"
"('input',num_inputs+1,'lo');\nport_label('output',1,'cat');\n;plot([0 0 iWidt"
"h iWidth 0], [0 iHeight iHeight 0 0]);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|off|1|off"
	  MaskTabNameString	  ",,,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp1"
	  Ports			  [1, 1]
	  Position		  [200, 150, 250, 200]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp2"
	  Ports			  [1, 1]
	  Position		  [200, 250, 250, 300]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  Position		  [400, 250, 430, 270]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Reinterp2"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp1"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "dly_10GbE_data"
      Ports		      [1, 1]
      Position		      [4350, 898, 4375, 912]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "dly_10GbE_valid"
      Ports		      [1, 1]
      Position		      [4155, 933, 4180, 947]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      on
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "fft1"
      Ports		      [4, 3]
      Position		      [1160, 739, 1305, 966]
      BackgroundColor	      "magenta"
      LinkData {
	BlockName		"fft_biplex0/biplex_cplx_unscrambler/reorder/s"
"ync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"fft_biplex0/biplex_cplx_unscrambler/reorder/s"
"ync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"fft_biplex0/biplex_cplx_unscrambler/reorder/s"
"ync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"fft_biplex0/biplex_cplx_unscrambler/reorder/s"
"ync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"fft_biplex0/biplex_cplx_unscrambler/reorder1/"
"sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"fft_biplex0/biplex_cplx_unscrambler/reorder1/"
"sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"fft_biplex0/biplex_cplx_unscrambler/reorder1/"
"sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"fft_biplex0/biplex_cplx_unscrambler/reorder1/"
"sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"fft_biplex1/biplex_cplx_unscrambler/reorder/s"
"ync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"fft_biplex1/biplex_cplx_unscrambler/reorder/s"
"ync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"fft_biplex1/biplex_cplx_unscrambler/reorder/s"
"ync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"fft_biplex1/biplex_cplx_unscrambler/reorder/s"
"ync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"fft_biplex1/biplex_cplx_unscrambler/reorder1/"
"sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"fft_biplex1/biplex_cplx_unscrambler/reorder1/"
"sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"fft_biplex1/biplex_cplx_unscrambler/reorder1/"
"sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"fft_biplex1/biplex_cplx_unscrambler/reorder1/"
"sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
      }
      SourceBlock	      "fft_library/fft"
      SourceType	      ""
      ShowPortLabels	      on
      FFTSize		      "11"
      BitWidth		      "18"
      n_inputs		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      add_latency	      "3"
      mult_latency	      "4"
      bram_latency	      "3"
    }
    Block {
      BlockType		      Reference
      Name		      "force_adc_i0"
      Ports		      [1, 1]
      Position		      [870, 1145, 915, 1165]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "force_adc_i1"
      Ports		      [1, 1]
      Position		      [870, 1170, 915, 1190]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "force_adc_i2"
      Ports		      [1, 1]
      Position		      [870, 1195, 915, 1215]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "force_adc_i3"
      Ports		      [1, 1]
      Position		      [870, 1220, 915, 1240]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "ibob_lwip"
      Ports		      []
      Position		      [149, 144, 196, 187]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      FontSize		      10
      SourceBlock	      "xps_library/ibob_lwip"
      SourceType	      "ibobethlite"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "inv_valid"
      Ports		      [1, 1]
      Position		      [4275, 978, 4310, 1002]
      SourceBlock	      "xbsIndex_r3/Inverter"
      SourceType	      "Xilinx Inverter"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "led0_10gbe_up"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [4655, 850, 4755, 880]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "1"
      sample_period	      "1"
      use_single_ended	      off
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "led1_10gbe_tx"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [4655, 900, 4755, 930]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "2"
      sample_period	      "1"
      use_single_ended	      off
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "led2_pps"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [590, 1785, 690, 1815]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "3"
      sample_period	      "1"
      use_single_ended	      off
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "log_arm_pps"
      Ports		      [2, 1]
      Position		      [2960, 1533, 3005, 1577]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "AND"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "mux_counter_data"
      Ports		      [3, 1]
      Position		      [3870, 841, 3920, 969]
      SourceBlock	      "xbsIndex_r3/Mux"
      SourceType	      "Xilinx Multiplexer Block"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "1"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mux_type		      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "negedge1"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [4340, 1016, 4375, 1034]
      SourceBlock	      "casper_library/Misc/negedge"
      SourceType	      "negedge"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      SubSystem
      Name		      "pfb_fir1"
      Ports		      [3, 3]
      Position		      [995, 811, 1085, 959]
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      AttributesFormatString  "taps=4, add_latency=2"
      AncestorBlock	      "casper_library/PFBs/pfb_fir"
      UserDataPersistent      on
      UserData		      "DataTag8"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "pfb_fir"
      MaskPromptString	      "Size of PFB: (2^? pnts)|Total Number of Taps:|W"
"indowing Function: |Number of Simultaneous Inputs: (2^?)|Make Biplex|Input Bi"
"twidth:|Output Bitwidth:|Coefficient Bitwidth:|Use Distributed Memory for Coe"
"ffs|Add Latency|Mult Latency|BRAM Latency|Quantization Behavior|Bin Width Sca"
"ling (normal=1)"
      MaskStyleString	      "edit,edit,popup(bartlett|barthannwin|blackman|b"
"lackmanharris|bohamwin|chebwin|flattopwin|gausswin|hamming|hann|kaiser|nuttal"
"lwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edit,edit,edit,edit,edit,ed"
"it,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Valu"
"es)),edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,,,"
      MaskVariables	      "PFBSize=@1;TotalTaps=@2;WindowType=&3;n_inputs="
"@4;MakeBiplex=@5;BitWidthIn=@6;BitWidthOut=@7;CoeffBitWidth=@8;CoeffDistMem=@"
"9;add_latency=@10;mult_latency=@11;bram_latency=@12;quantization=&13;fwidth=@"
"14;"
      MaskInitialization      "pfb_fir_init(gcb, ...\n    'PFBSize', PFBSize, "
"...\n    'TotalTaps', TotalTaps, ...\n    'WindowType', WindowType, ...\n    "
"'n_inputs', n_inputs, ...\n    'MakeBiplex', MakeBiplex, ...\n    'BitWidthIn"
"', BitWidthIn, ...\n    'BitWidthOut', BitWidthOut, ...\n    'CoeffBitWidth',"
" CoeffBitWidth, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'add_latency'"
", add_latency, ...\n    'mult_latency', mult_latency, ...\n    'bram_latency'"
", bram_latency, ...\n    'quantization', quantization, ...\n    'fwidth', fwi"
"dth);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "11|4|hamming|0|1|8|18|8|1|2|3|3|Truncate|1"
      MaskTabNameString	      ",,,,,,,,,,,,,"
      System {
	Name			"pfb_fir1"
	Location		[182, 194, 913, 616]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 52, 45, 68]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol1_in1"
	  Position		  [15, 102, 45, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol2_in1"
	  Position		  [15, 152, 45, 168]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pol1_in1_first_tap"
	  Ports			  [2, 4]
	  Position		  [150, 52, 250, 83]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "input=0, taps=4"
	  AncestorBlock		  "casper_library/PFBs/first_tap"
	  UserDataPersistent	  on
	  UserData		  "DataTag9"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "first_tap"
	  MaskPromptString	  "This is input number:|Size of PFB: (2^? pnt"
"s)|Bitwidth of Coefficients:|Round-off Coefficients:|Total Number of Taps:|In"
"put Bitwidth:|Implement Coeff Gen in Distributed Memory:|Windowing Function:|"
"Mult Latency|BRAM Latency|Number of Simultaneous Inputs: (2^?)|Bit Width (nor"
"mal=1)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,popup(ba"
"rtlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gaussw"
"in|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edi"
"t,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,"
	  MaskVariables		  "nput=@1;PFBSize=@2;CoeffBitWidth=@3;CoeffRo"
"und=&4;TotalTaps=@5;BitWidthIn=@6;CoeffDistMem=@7;WindowType=&8;mult_latency="
"@9;bram_latency=@10;n_inputs=@11;fwidth=@12;"
	  MaskInitialization	  "first_tap_init(gcb,...\n    'nput', nput,.."
".\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'C"
"oeffRound', CoeffRound,...\n    'TotalTaps', TotalTaps,...\n    'BitWidthIn',"
" BitWidthIn,...\n    'CoeffDistMem', CoeffDistMem,...\n    'WindowType', Wind"
"owType,...\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_la"
"tency,...\n    'n_inputs', n_inputs,...\n    'fwidth', fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0|11|8|1|4|8|1|hamming|3|3|0|1"
	  MaskTabNameString	  ",,,,,,,,,,,"
	  System {
	    Name		    "pol1_in1_first_tap"
	    Location		    [236, 173, 770, 770]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [35, 33, 65, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [35, 73, 65, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [345, 197, 395, 248]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [345, 132, 395, 183]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [285, 219, 325, 251]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [225, 221, 270, 249]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CoeffBitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [230, 271, 275, 299]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "CoeffBitWidth * (TotalTaps - 1)"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "CoeffBitWidth"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [260, 144, 300, 186]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag10"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "BitWidthIn"
	      bin_pt		      "BitWidthIn-1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [340, 15, 385, 55]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_coeff_gen"
	      Ports		      [2, 3]
	      Position		      [65, 22, 160, 98]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "PFBSize=11, n_inputs=0, taps=4"
	      AncestorBlock	      "casper_library/PFBs/pfb_coeff_gen"
	      UserDataPersistent      on
	      UserData		      "DataTag11"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "pfb_coeff_gen"
	      MaskPromptString	      "Size of PFB: (2^? pnts)|Bitwidth of Coe"
"fficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memory|Ro"
"und-off Coefficients|Windowing Function: |BRAM Latency|Number of Simultaneous"
" Inputs: (2^?)|This is input number:|Bin Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
",edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "PFBSize=@1;CoeffBitWidth=@2;TotalTaps=@"
"3;CoeffDistMem=@4;CoeffRound=@5;WindowType=&6;bram_latency=@7;n_inputs=@8;npu"
"t=@9;fwidth=@10;"
	      MaskInitialization      "pfb_coeff_gen_init(gcb, ...\n    'PFBSi"
"ze', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTaps', "
"TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'CoeffRound', Coef"
"fRound, ...\n    'WindowType', WindowType, ...\n    'bram_latency', bram_late"
"ncy, ...\n    'n_inputs', n_inputs, ...\n    'nput', nput, ...\n    'fwidth',"
" fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "11|8|4|1|1|hamming|3|0|0|1"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"pfb_coeff_gen"
		Location		[410, 101, 923, 771]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [235, 28, 265, 42]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 93, 45, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [310, 99, 365, 646]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [65, 75, 115, 125]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "11"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [65, 17, 110, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency+1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [290, 17, 335, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "4"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM1"
		  Ports			  [1, 1]
		  Position		  [150, 74, 200, 126]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "2048"
		  initVector		  "pfb_coeff_gen_calc(11, 4,'hamming',"
"0, 0,1,1)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "3"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM2"
		  Ports			  [1, 1]
		  Position		  [150, 139, 200, 191]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "2048"
		  initVector		  "pfb_coeff_gen_calc(11, 4,'hamming',"
"0, 0,1,2)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "3"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM3"
		  Ports			  [1, 1]
		  Position		  [150, 204, 200, 256]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "2048"
		  initVector		  "pfb_coeff_gen_calc(11, 4,'hamming',"
"0, 0,1,3)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "3"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM4"
		  Ports			  [1, 1]
		  Position		  [150, 269, 200, 321]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "2048"
		  initVector		  "pfb_coeff_gen_calc(11, 4,'hamming',"
"0, 0,1,4)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "3"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [385, 325, 430, 375]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  off
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [220, 84, 260, 116]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [220, 149, 260, 181]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret3"
		  Ports			  [1, 1]
		  Position		  [220, 214, 260, 246]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret4"
		  Ports			  [1, 1]
		  Position		  [220, 279, 260, 311]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 28, 390, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [130, 28, 160, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff"
		  Position		  [450, 343, 480, 357]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "coeff"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "ROM1"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM2"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ROM3"
		  SrcPort		  1
		  DstBlock		  "Reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret3"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "ROM4"
		  SrcPort		  1
		  DstBlock		  "Reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret4"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [425, 164, 465, 206]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [345, 74, 385, 116]
	      LinkData {
		BlockName		"Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      on
	      DelayLen		      "2^(PFBSize-n_inputs)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [410, 28, 440, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [410, 88, 440, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff_out"
	      Position		      [295, 278, 325, 292]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "taps_out"
	      Position		      [485, 178, 515, 192]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "coeff_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      1
	      Points		      [75, 0]
	      Branch {
		Points			[0, 130]
		DstBlock		"c_to_ri"
		DstPort			1
	      }
	      Branch {
		DstBlock		"delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      2
	      Points		      [95, 0; 0, 35]
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      3
	      Points		      [40, 0; 0, 150]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [10, 0; 0, -10]
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [15, 0; 0, 35]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 15]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [5, 0; 0, -30]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "taps_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pol1_in1_last_tap"
	  Ports			  [4, 2]
	  Position		  [600, 52, 700, 83]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "taps=4"
	  AncestorBlock		  "casper_library/PFBs/last_tap"
	  UserDataPersistent	  on
	  UserData		  "DataTag12"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "last_tap"
	  MaskPromptString	  "Total Number of Taps:|Input Bitwidth:|Outpu"
"t Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavior"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncat"
"e|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidthOut=@3;C"
"oeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	  MaskInitialization	  "last_tap_init(gcb,...\n    'TotalTaps', Tot"
"alTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', BitWidthOut,"
"...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_latency,."
"..\n    'mult_latency', mult_latency,...\n    'quantization', quantization);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|8|18|8|2|3|Truncate"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "pol1_in1_last_tap"
	    Location		    [-33, 246, 645, 760]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [30, 148, 60, 162]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [280, 243, 310, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [50, 228, 80, 242]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "taps"
	      Position		      [255, 208, 285, 222]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [315, 155, 365, 210]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [325, 227, 370, 273]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "mult_latency"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [160, 197, 210, 248]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [160, 132, 210, 183]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [95, 219, 135, 251]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [85, 134, 125, 176]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag13"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "BitWidthIn"
	      bin_pt		      "BitWidthIn-1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_add_tree"
	      Ports		      [2, 2]
	      Position		      [390, 174, 485, 216]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4, add_latency=2"
	      UserDataPersistent      on
	      UserData		      "DataTag14"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "pfb_add_tree"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
	      MaskInitialization      "pfb_add_tree_init(gcb, ...\n    'TotalT"
"aps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWidthOut', B"
"itWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_latency', "
"add_latency, ...\n    'quantization', quantization);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|2|Truncate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"pfb_add_tree"
		Location		[207, 121, 745, 701]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [15, 123, 45, 137]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 28, 45, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint0_1"
		  Ports			  [1, 1]
		  Position		  [130, 139, 160, 151]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "14"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint0_2"
		  Ports			  [1, 1]
		  Position		  [130, 164, 160, 176]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "14"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint1_1"
		  Ports			  [1, 1]
		  Position		  [130, 189, 160, 201]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "14"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint1_2"
		  Ports			  [1, 1]
		  Position		  [130, 214, 160, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "14"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint2_1"
		  Ports			  [1, 1]
		  Position		  [130, 239, 160, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "14"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint2_2"
		  Ports			  [1, 1]
		  Position		  [130, 264, 160, 276]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "14"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint3_1"
		  Ports			  [1, 1]
		  Position		  [130, 289, 160, 301]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "14"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint3_2"
		  Ports			  [1, 1]
		  Position		  [130, 314, 160, 326]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "14"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice0_1"
		  Ports			  [1, 1]
		  Position		  [70, 139, 115, 151]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice0_2"
		  Ports			  [1, 1]
		  Position		  [70, 164, 115, 176]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-16"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1_1"
		  Ports			  [1, 1]
		  Position		  [70, 189, 115, 201]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-32"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1_2"
		  Ports			  [1, 1]
		  Position		  [70, 214, 115, 226]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-48"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2_1"
		  Ports			  [1, 1]
		  Position		  [70, 239, 115, 251]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-64"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2_2"
		  Ports			  [1, 1]
		  Position		  [70, 264, 115, 276]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-80"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3_1"
		  Ports			  [1, 1]
		  Position		  [70, 289, 115, 301]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-96"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3_2"
		  Ports			  [1, 1]
		  Position		  [70, 314, 115, 326]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-112"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  Ports			  [5, 2]
		  Position		  [200, 115, 350, 315]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 4"
		  AncestorBlock		  "casper_library/Misc/adder_tree"
		  UserDataPersistent	  on
		  UserData		  "DataTag15"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "adder_tree"
		  MaskDescription	  "Sums all inputs using a tree of add"
"s and delays."
		  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''),"
" ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		  MaskPromptString	  "Number of Inputs|Add Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_inputs=@1;latency=@2;"
		  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_in"
"puts', n_inputs, ...\n    'latency', latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree2"
		  Ports			  [5, 2]
		  Position		  [200, 365, 350, 565]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 4"
		  AncestorBlock		  "casper_library/Misc/adder_tree"
		  UserDataPersistent	  on
		  UserData		  "DataTag16"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "adder_tree"
		  MaskDescription	  "Sums all inputs using a tree of add"
"s and delays."
		  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''),"
" ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		  MaskPromptString	  "Number of Inputs|Add Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_inputs=@1;latency=@2;"
		  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_in"
"puts', n_inputs, ...\n    'latency', latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "adder_tree2"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert1"
		  Ports			  [1, 1]
		  Position		  [500, 213, 530, 227]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert2"
		  Ports			  [1, 1]
		  Position		  [500, 258, 530, 272]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay1"
		  Ports			  [1, 1]
		  Position		  [400, 150, 430, 180]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [550, 212, 580, 243]
		  UserDataPersistent	  on
		  UserData		  "DataTag17"
		  SourceBlock		  "casper_library/Misc/ri_to_c"
		  SourceType		  "ri_to_c"
		  ShowPortLabels	  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "scale1"
		  Ports			  [1, 1]
		  Position		  [400, 213, 430, 227]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "scale2"
		  Ports			  [1, 1]
		  Position		  [400, 258, 430, 272]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [600, 202, 630, 218]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [600, 28, 630, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  DstBlock		  "scale1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "scale1"
		  SrcPort		  1
		  DstBlock		  "convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree2"
		  SrcPort		  2
		  DstBlock		  "scale2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "scale2"
		  SrcPort		  1
		  DstBlock		  "convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert1"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert2"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "adder_tree2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  DstBlock		  "delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay1"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Slice0_1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice0_2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice1_1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice1_2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2_1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2_2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice3_1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice3_2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice0_1"
		  SrcPort		  1
		  DstBlock		  "Reint0_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint0_1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice0_2"
		  SrcPort		  1
		  DstBlock		  "Reint0_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint0_2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice1_1"
		  SrcPort		  1
		  DstBlock		  "Reint1_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint1_1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice1_2"
		  SrcPort		  1
		  DstBlock		  "Reint1_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint1_2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice2_1"
		  SrcPort		  1
		  DstBlock		  "Reint2_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint2_1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Slice2_2"
		  SrcPort		  1
		  DstBlock		  "Reint2_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint2_2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Slice3_1"
		  SrcPort		  1
		  DstBlock		  "Reint3_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint3_1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice3_2"
		  SrcPort		  1
		  DstBlock		  "Reint3_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint3_2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [235, 149, 275, 191]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [510, 168, 540, 182]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [510, 198, 540, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "pfb_add_tree"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "taps"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_add_tree"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_add_tree"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "pfb_add_tree"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [10, 0; 0, 45]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "pol1_in1_tap2"
	  Ports			  [4, 4]
	  Position		  [300, 52, 400, 83]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  LinkData {
	    BlockName		    "delay/delay_bram/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "casper_library/PFBs/tap"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "pol1_in1_tap3"
	  Ports			  [4, 4]
	  Position		  [450, 52, 550, 83]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  LinkData {
	    BlockName		    "delay/delay_bram/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "casper_library/PFBs/tap"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pol2_in1_first_tap"
	  Ports			  [2, 4]
	  Position		  [150, 102, 250, 133]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "input=0, taps=4"
	  AncestorBlock		  "casper_library/PFBs/first_tap"
	  UserDataPersistent	  on
	  UserData		  "DataTag18"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "first_tap"
	  MaskPromptString	  "This is input number:|Size of PFB: (2^? pnt"
"s)|Bitwidth of Coefficients:|Round-off Coefficients:|Total Number of Taps:|In"
"put Bitwidth:|Implement Coeff Gen in Distributed Memory:|Windowing Function:|"
"Mult Latency|BRAM Latency|Number of Simultaneous Inputs: (2^?)|Bit Width (nor"
"mal=1)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,popup(ba"
"rtlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gaussw"
"in|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edi"
"t,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,"
	  MaskVariables		  "nput=@1;PFBSize=@2;CoeffBitWidth=@3;CoeffRo"
"und=&4;TotalTaps=@5;BitWidthIn=@6;CoeffDistMem=@7;WindowType=&8;mult_latency="
"@9;bram_latency=@10;n_inputs=@11;fwidth=@12;"
	  MaskInitialization	  "first_tap_init(gcb,...\n    'nput', nput,.."
".\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'C"
"oeffRound', CoeffRound,...\n    'TotalTaps', TotalTaps,...\n    'BitWidthIn',"
" BitWidthIn,...\n    'CoeffDistMem', CoeffDistMem,...\n    'WindowType', Wind"
"owType,...\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_la"
"tency,...\n    'n_inputs', n_inputs,...\n    'fwidth', fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0|11|8|1|4|8|1|hamming|3|3|0|1"
	  MaskTabNameString	  ",,,,,,,,,,,"
	  System {
	    Name		    "pol2_in1_first_tap"
	    Location		    [290, 213, 824, 810]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [35, 33, 65, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [35, 73, 65, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [345, 197, 395, 248]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [345, 132, 395, 183]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [285, 219, 325, 251]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [225, 221, 270, 249]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CoeffBitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [230, 271, 275, 299]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "CoeffBitWidth * (TotalTaps - 1)"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "CoeffBitWidth"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [260, 144, 300, 186]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag19"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "BitWidthIn"
	      bin_pt		      "BitWidthIn-1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [340, 15, 385, 55]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_coeff_gen"
	      Ports		      [2, 3]
	      Position		      [85, 22, 180, 98]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "PFBSize=11, n_inputs=0, taps=4"
	      AncestorBlock	      "casper_library/PFBs/pfb_coeff_gen"
	      UserDataPersistent      on
	      UserData		      "DataTag20"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "pfb_coeff_gen"
	      MaskPromptString	      "Size of PFB: (2^? pnts)|Bitwidth of Coe"
"fficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memory|Ro"
"und-off Coefficients|Windowing Function: |BRAM Latency|Number of Simultaneous"
" Inputs: (2^?)|This is input number:|Bin Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
",edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "PFBSize=@1;CoeffBitWidth=@2;TotalTaps=@"
"3;CoeffDistMem=@4;CoeffRound=@5;WindowType=&6;bram_latency=@7;n_inputs=@8;npu"
"t=@9;fwidth=@10;"
	      MaskInitialization      "pfb_coeff_gen_init(gcb, ...\n    'PFBSi"
"ze', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'CoeffRound',"
" CoeffRound, ...\n    'TotalTaps', TotalTaps, ...\n    'CoeffDistMem', CoeffD"
"istMem, ...\n    'WindowType', WindowType, ...\n    'bram_latency', bram_late"
"ncy, ...\n    'n_inputs', n_inputs, ...\n    'nput', nput, ...\n    'fwidth',"
" fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "11|8|4|1|1|hamming|3|0|0|1"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"pfb_coeff_gen"
		Location		[410, 101, 923, 771]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [235, 28, 265, 42]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 93, 45, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [310, 99, 365, 646]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [65, 75, 115, 125]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "11"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [65, 17, 110, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency+1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [290, 17, 335, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "4"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM1"
		  Ports			  [1, 1]
		  Position		  [150, 74, 200, 126]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "2048"
		  initVector		  "pfb_coeff_gen_calc(11, 4,'hamming',"
"0, 0,1,1)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "3"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM2"
		  Ports			  [1, 1]
		  Position		  [150, 139, 200, 191]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "2048"
		  initVector		  "pfb_coeff_gen_calc(11, 4,'hamming',"
"0, 0,1,2)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "3"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM3"
		  Ports			  [1, 1]
		  Position		  [150, 204, 200, 256]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "2048"
		  initVector		  "pfb_coeff_gen_calc(11, 4,'hamming',"
"0, 0,1,3)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "3"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM4"
		  Ports			  [1, 1]
		  Position		  [150, 269, 200, 321]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "2048"
		  initVector		  "pfb_coeff_gen_calc(11, 4,'hamming',"
"0, 0,1,4)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "3"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [385, 325, 430, 375]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  off
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [220, 84, 260, 116]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [220, 149, 260, 181]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret3"
		  Ports			  [1, 1]
		  Position		  [220, 214, 260, 246]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret4"
		  Ports			  [1, 1]
		  Position		  [220, 279, 260, 311]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 28, 390, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [130, 28, 160, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff"
		  Position		  [450, 343, 480, 357]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "coeff"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "ROM1"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM2"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ROM3"
		  SrcPort		  1
		  DstBlock		  "Reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret3"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "ROM4"
		  SrcPort		  1
		  DstBlock		  "Reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret4"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [425, 164, 465, 206]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [345, 74, 385, 116]
	      LinkData {
		BlockName		"Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      on
	      DelayLen		      "2^(PFBSize-n_inputs)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [410, 28, 440, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [410, 88, 440, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff_out"
	      Position		      [295, 278, 325, 292]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "taps_out"
	      Position		      [485, 178, 515, 192]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "coeff_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		Points			[0, 130]
		DstBlock		"c_to_ri"
		DstPort			1
	      }
	      Branch {
		DstBlock		"delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      2
	      Points		      [75, 0; 0, 35]
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      3
	      Points		      [20, 0; 0, 150]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [10, 0; 0, -10]
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [15, 0; 0, 35]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 15]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [5, 0; 0, -30]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "taps_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pol2_in1_last_tap"
	  Ports			  [4, 2]
	  Position		  [600, 102, 700, 133]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "taps=4"
	  AncestorBlock		  "casper_library/PFBs/last_tap"
	  UserDataPersistent	  on
	  UserData		  "DataTag21"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "last_tap"
	  MaskPromptString	  "Total Number of Taps:|Input Bitwidth:|Outpu"
"t Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavior"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncat"
"e|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidthOut=@3;C"
"oeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	  MaskInitialization	  "last_tap_init(gcb,...\n    'TotalTaps', Tot"
"alTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', BitWidthOut,"
"...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_latency,."
"..\n    'mult_latency', mult_latency,...\n    'quantization', quantization);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|8|18|8|2|3|Truncate"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "pol2_in1_last_tap"
	    Location		    [-33, 246, 645, 760]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [30, 148, 60, 162]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [280, 243, 310, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [50, 228, 80, 242]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "taps"
	      Position		      [255, 208, 285, 222]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [315, 155, 365, 210]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [325, 227, 370, 273]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "mult_latency"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [160, 197, 210, 248]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [160, 132, 210, 183]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [95, 219, 135, 251]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [85, 134, 125, 176]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag22"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "BitWidthIn"
	      bin_pt		      "BitWidthIn-1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_add_tree"
	      Ports		      [2, 2]
	      Position		      [390, 174, 485, 216]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4, add_latency=2"
	      UserDataPersistent      on
	      UserData		      "DataTag23"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "pfb_add_tree"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
	      MaskInitialization      "pfb_add_tree_init(gcb, ...\n    'TotalT"
"aps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWidthOut', B"
"itWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_latency', "
"add_latency, ...\n    'quantization', quantization);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|2|Truncate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"pfb_add_tree"
		Location		[207, 121, 745, 701]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [15, 123, 45, 137]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 28, 45, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint0_1"
		  Ports			  [1, 1]
		  Position		  [130, 139, 160, 151]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "14"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint0_2"
		  Ports			  [1, 1]
		  Position		  [130, 164, 160, 176]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "14"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint1_1"
		  Ports			  [1, 1]
		  Position		  [130, 189, 160, 201]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "14"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint1_2"
		  Ports			  [1, 1]
		  Position		  [130, 214, 160, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "14"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint2_1"
		  Ports			  [1, 1]
		  Position		  [130, 239, 160, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "14"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint2_2"
		  Ports			  [1, 1]
		  Position		  [130, 264, 160, 276]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "14"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint3_1"
		  Ports			  [1, 1]
		  Position		  [130, 289, 160, 301]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "14"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint3_2"
		  Ports			  [1, 1]
		  Position		  [130, 314, 160, 326]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "14"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice0_1"
		  Ports			  [1, 1]
		  Position		  [70, 139, 115, 151]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice0_2"
		  Ports			  [1, 1]
		  Position		  [70, 164, 115, 176]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-16"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1_1"
		  Ports			  [1, 1]
		  Position		  [70, 189, 115, 201]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-32"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1_2"
		  Ports			  [1, 1]
		  Position		  [70, 214, 115, 226]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-48"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2_1"
		  Ports			  [1, 1]
		  Position		  [70, 239, 115, 251]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-64"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2_2"
		  Ports			  [1, 1]
		  Position		  [70, 264, 115, 276]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-80"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3_1"
		  Ports			  [1, 1]
		  Position		  [70, 289, 115, 301]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-96"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3_2"
		  Ports			  [1, 1]
		  Position		  [70, 314, 115, 326]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-112"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  Ports			  [5, 2]
		  Position		  [200, 115, 350, 315]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 4"
		  AncestorBlock		  "casper_library/Misc/adder_tree"
		  UserDataPersistent	  on
		  UserData		  "DataTag24"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "adder_tree"
		  MaskDescription	  "Sums all inputs using a tree of add"
"s and delays."
		  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''),"
" ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		  MaskPromptString	  "Number of Inputs|Add Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_inputs=@1;latency=@2;"
		  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_in"
"puts', n_inputs, ...\n    'latency', latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree2"
		  Ports			  [5, 2]
		  Position		  [200, 365, 350, 565]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 4"
		  AncestorBlock		  "casper_library/Misc/adder_tree"
		  UserDataPersistent	  on
		  UserData		  "DataTag25"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "adder_tree"
		  MaskDescription	  "Sums all inputs using a tree of add"
"s and delays."
		  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''),"
" ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		  MaskPromptString	  "Number of Inputs|Add Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_inputs=@1;latency=@2;"
		  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_in"
"puts', n_inputs, ...\n    'latency', latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "adder_tree2"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert1"
		  Ports			  [1, 1]
		  Position		  [500, 213, 530, 227]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert2"
		  Ports			  [1, 1]
		  Position		  [500, 258, 530, 272]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay1"
		  Ports			  [1, 1]
		  Position		  [400, 150, 430, 180]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [550, 212, 580, 243]
		  UserDataPersistent	  on
		  UserData		  "DataTag26"
		  SourceBlock		  "casper_library/Misc/ri_to_c"
		  SourceType		  "ri_to_c"
		  ShowPortLabels	  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "scale1"
		  Ports			  [1, 1]
		  Position		  [400, 213, 430, 227]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "scale2"
		  Ports			  [1, 1]
		  Position		  [400, 258, 430, 272]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [600, 202, 630, 218]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [600, 28, 630, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  DstBlock		  "scale1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "scale1"
		  SrcPort		  1
		  DstBlock		  "convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree2"
		  SrcPort		  2
		  DstBlock		  "scale2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "scale2"
		  SrcPort		  1
		  DstBlock		  "convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert1"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert2"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "adder_tree2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  DstBlock		  "delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay1"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Slice0_1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice0_2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice1_1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice1_2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2_1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2_2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice3_1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice3_2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice0_1"
		  SrcPort		  1
		  DstBlock		  "Reint0_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint0_1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice0_2"
		  SrcPort		  1
		  DstBlock		  "Reint0_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint0_2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice1_1"
		  SrcPort		  1
		  DstBlock		  "Reint1_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint1_1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice1_2"
		  SrcPort		  1
		  DstBlock		  "Reint1_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint1_2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice2_1"
		  SrcPort		  1
		  DstBlock		  "Reint2_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint2_1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Slice2_2"
		  SrcPort		  1
		  DstBlock		  "Reint2_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint2_2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Slice3_1"
		  SrcPort		  1
		  DstBlock		  "Reint3_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint3_1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice3_2"
		  SrcPort		  1
		  DstBlock		  "Reint3_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint3_2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [235, 149, 275, 191]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [510, 168, 540, 182]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [510, 198, 540, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "pfb_add_tree"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "taps"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_add_tree"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_add_tree"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "pfb_add_tree"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [10, 0; 0, 45]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "pol2_in1_tap2"
	  Ports			  [4, 4]
	  Position		  [300, 102, 400, 133]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  LinkData {
	    BlockName		    "delay/delay_bram/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "casper_library/PFBs/tap"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "pol2_in1_tap3"
	  Ports			  [4, 4]
	  Position		  [450, 102, 550, 133]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  LinkData {
	    BlockName		    "delay/delay_bram/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "casper_library/PFBs/tap"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [750, 52, 780, 68]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pol1_out1"
	  Position		  [750, 102, 780, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pol2_out1"
	  Position		  [750, 152, 780, 168]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "pol1_in1"
	  SrcPort		  1
	  DstBlock		  "pol1_in1_first_tap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "pol1_in1_first_tap"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "pol2_in1_first_tap"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "pol1_in1_first_tap"
	  SrcPort		  1
	  DstBlock		  "pol1_in1_tap2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in1_first_tap"
	  SrcPort		  2
	  DstBlock		  "pol1_in1_tap2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol1_in1_first_tap"
	  SrcPort		  3
	  DstBlock		  "pol1_in1_tap2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol1_in1_first_tap"
	  SrcPort		  4
	  DstBlock		  "pol1_in1_tap2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol1_in1_tap2"
	  SrcPort		  1
	  DstBlock		  "pol1_in1_tap3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in1_tap2"
	  SrcPort		  2
	  DstBlock		  "pol1_in1_tap3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol1_in1_tap2"
	  SrcPort		  3
	  DstBlock		  "pol1_in1_tap3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol1_in1_tap2"
	  SrcPort		  4
	  DstBlock		  "pol1_in1_tap3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol1_in1_tap3"
	  SrcPort		  1
	  DstBlock		  "pol1_in1_last_tap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in1_tap3"
	  SrcPort		  2
	  DstBlock		  "pol1_in1_last_tap"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol1_in1_tap3"
	  SrcPort		  3
	  DstBlock		  "pol1_in1_last_tap"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol1_in1_tap3"
	  SrcPort		  4
	  DstBlock		  "pol1_in1_last_tap"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol1_in1_last_tap"
	  SrcPort		  1
	  DstBlock		  "pol1_out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in1_last_tap"
	  SrcPort		  2
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol2_in1"
	  SrcPort		  1
	  DstBlock		  "pol2_in1_first_tap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol2_in1_first_tap"
	  SrcPort		  1
	  DstBlock		  "pol2_in1_tap2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol2_in1_first_tap"
	  SrcPort		  2
	  DstBlock		  "pol2_in1_tap2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol2_in1_first_tap"
	  SrcPort		  3
	  DstBlock		  "pol2_in1_tap2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol2_in1_first_tap"
	  SrcPort		  4
	  DstBlock		  "pol2_in1_tap2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol2_in1_tap2"
	  SrcPort		  1
	  DstBlock		  "pol2_in1_tap3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol2_in1_tap2"
	  SrcPort		  2
	  DstBlock		  "pol2_in1_tap3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol2_in1_tap2"
	  SrcPort		  3
	  DstBlock		  "pol2_in1_tap3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol2_in1_tap2"
	  SrcPort		  4
	  DstBlock		  "pol2_in1_tap3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol2_in1_tap3"
	  SrcPort		  1
	  DstBlock		  "pol2_in1_last_tap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol2_in1_tap3"
	  SrcPort		  2
	  DstBlock		  "pol2_in1_last_tap"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol2_in1_tap3"
	  SrcPort		  3
	  DstBlock		  "pol2_in1_last_tap"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol2_in1_tap3"
	  SrcPort		  4
	  DstBlock		  "pol2_in1_last_tap"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol2_in1_last_tap"
	  SrcPort		  1
	  DstBlock		  "pol2_out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "posedge"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [2710, 581, 2745, 599]
      SourceBlock	      "casper_library/Misc/posedge"
      SourceType	      "posedge"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "posedge_arm"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [2710, 1596, 2745, 1614]
      SourceBlock	      "casper_library/Misc/posedge"
      SourceType	      "posedge"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "posedge_pps"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [470, 1851, 505, 1869]
      SourceBlock	      "casper_library/Misc/posedge"
      SourceType	      "posedge"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "posedge_pps_xaui"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [660, 1136, 695, 1154]
      SourceBlock	      "casper_library/Misc/posedge"
      SourceType	      "posedge"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "pulse_ext"
      Ports		      [1, 1]
      Position		      [3325, 581, 3360, 599]
      SourceBlock	      "casper_library/Misc/pulse_ext"
      SourceType	      "pulse_ext"
      ShowPortLabels	      on
      pulse_len		      "2049"
    }
    Block {
      BlockType		      Reference
      Name		      "pulse_ext1"
      Ports		      [1, 1]
      Position		      [530, 1791, 565, 1809]
      SourceBlock	      "casper_library/Misc/pulse_ext"
      SourceType	      "pulse_ext"
      ShowPortLabels	      on
      pulse_len		      "2^22"
    }
    Block {
      BlockType		      Reference
      Name		      "pulse_ext2"
      Ports		      [1, 1]
      Position		      [1875, 706, 1910, 724]
      SourceBlock	      "casper_library/Misc/pulse_ext"
      SourceType	      "pulse_ext"
      ShowPortLabels	      on
      pulse_len		      "2048"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_10GbE_destport0"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [4090, 1130, 4190, 1160]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ata_xaui_2048pt_w32pnk_reg_10GbE_destport0_user"
"_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_1pps_delay"
      Ports		      [3, 1]
      Position		      [875, 1481, 920, 1529]
      SourceBlock	      "xbsIndex_r3/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      reg_only_valid	      off
      explicit_period	      off
      period		      "1"
      rst		      on
      en		      on
      out_en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "reg_1ppsdelay"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1095, 1450, 1195, 1480]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "To Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ata_xaui_2048pt_w32pnk_reg_1ppsdelay_user_data_"
"in"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_acclen"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2135, 1295, 2235, 1325]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ata_xaui_2048pt_w32pnk_reg_acclen_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_arm"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2480, 1590, 2580, 1620]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ata_xaui_2048pt_w32pnk_reg_arm_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_buffer"
      Ports		      [2, 1]
      Position		      [3585, 843, 3630, 892]
      SourceBlock	      "xbsIndex_r3/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      reg_only_valid	      off
      explicit_period	      off
      period		      "1"
      rst		      off
      en		      on
      out_en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "reg_coeff_stokes1"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1485, 325, 1585, 355]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ata_xaui_2048pt_w32pnk_reg_coeff_stokes1_user_d"
"ata_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_coeff_stokes2"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1485, 380, 1585, 410]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ata_xaui_2048pt_w32pnk_reg_coeff_stokes2_user_d"
"ata_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_coeff_stokes3"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1485, 440, 1585, 470]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ata_xaui_2048pt_w32pnk_reg_coeff_stokes3_user_d"
"ata_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_coeff_stokes4"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1485, 495, 1585, 525]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ata_xaui_2048pt_w32pnk_reg_coeff_stokes4_user_d"
"ata_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_ip"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [4090, 1080, 4190, 1110]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ata_xaui_2048pt_w32pnk_reg_ip_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_output_bitselect1"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2410, 350, 2510, 380]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ata_xaui_2048pt_w32pnk_reg_output_bitselect1_us"
"er_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_output_bitselect2"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2410, 405, 2510, 435]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ata_xaui_2048pt_w32pnk_reg_output_bitselect2_us"
"er_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_output_bitselect3"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2410, 460, 2510, 490]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ata_xaui_2048pt_w32pnk_reg_output_bitselect3_us"
"er_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_output_bitselect4"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2410, 515, 2510, 545]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ata_xaui_2048pt_w32pnk_reg_output_bitselect4_us"
"er_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_reset_arm"
      Ports		      [3, 1]
      Position		      [2815, 1566, 2860, 1614]
      SourceBlock	      "xbsIndex_r3/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      reg_only_valid	      off
      explicit_period	      on
      period		      "1"
      rst		      on
      en		      on
      out_en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "reg_sync_period"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [400, 585, 500, 615]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ata_xaui_2048pt_w32pnk_reg_sync_period_user_dat"
"a_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_xauiscope"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1060, 1180, 1160, 1210]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "To Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ata_xaui_2048pt_w32pnk_reg_xauiscope_user_data_"
"in"
    }
    Block {
      BlockType		      Reference
      Name		      "reint"
      Ports		      [1, 1]
      Position		      [1710, 324, 1750, 356]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "12"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "reint1"
      Ports		      [1, 1]
      Position		      [1710, 379, 1750, 411]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "12"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "reint2"
      Ports		      [1, 1]
      Position		      [1710, 439, 1750, 471]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "12"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "reint3"
      Ports		      [1, 1]
      Position		      [1710, 494, 1750, 526]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "12"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "ri_to_c1"
      Ports		      [2, 1]
      Position		      [855, 999, 895, 1041]
      UserDataPersistent      on
      UserData		      "DataTag27"
      SourceBlock	      "casper_library/Misc/ri_to_c"
      SourceType	      "ri_to_c"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "ri_to_c2"
      Ports		      [2, 1]
      Position		      [855, 859, 895, 901]
      UserDataPersistent      on
      UserData		      "DataTag28"
      SourceBlock	      "casper_library/Misc/ri_to_c"
      SourceType	      "ri_to_c"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      SubSystem
      Name		      "scope_s_output2"
      Ports		      [3]
      Position		      [2850, 764, 2895, 826]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"scope_s_output2"
	Location		[822, 685, 1243, 955]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [25, 63, 55, 77]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [25, 28, 55, 42]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [160, 43, 190, 57]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [240, 124, 295, 146]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [240, 169, 295, 191]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [240, 214, 295, 236]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [3]
	  Position		  [335, 114, 390, 246]
	  Location		  [188, 383, 512, 622]
	  Open			  off
	  NumInputPorts		  "3"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5~-5"
	  YMax			  "5~5~5"
	  DataFormat		  "StructureWithTime"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [230, 29, 310, 71]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Signed  (2's comp)"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "23"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [90, 27, 130, 63]
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  on
	  CounterBits		  "11"
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 130]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [15, 0; 0, 20; 50, 0]
	  Branch {
	    Points		    [0, 160]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [0, 100]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "scope_s_output3"
      Ports		      [3]
      Position		      [2850, 874, 2895, 936]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"scope_s_output3"
	Location		[822, 685, 1243, 955]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [25, 63, 55, 77]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [25, 28, 55, 42]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [160, 43, 190, 57]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [240, 124, 295, 146]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [240, 169, 295, 191]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [240, 214, 295, 236]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [3]
	  Position		  [335, 114, 390, 246]
	  Location		  [188, 383, 512, 622]
	  Open			  off
	  NumInputPorts		  "3"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5~-5"
	  YMax			  "5~5~5"
	  DataFormat		  "StructureWithTime"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [230, 29, 310, 71]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Signed  (2's comp)"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "23"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [90, 27, 130, 63]
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  on
	  CounterBits		  "11"
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 100]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [15, 0; 0, 20; 50, 0]
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 160]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 130]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "scope_s_scaled1"
      Ports		      [3]
      Position		      [2010, 843, 2055, 897]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"scope_s_scaled1"
	Location		[502, 241, 927, 391]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [25, 73, 55, 87]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [25, 38, 55, 52]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [170, 68, 200, 82]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [230, 60, 275, 90]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "32"
	  bin_pt		  "23"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [305, 29, 385, 121]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Signed  (2's comp)"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "23"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [90, 37, 130, 73]
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  on
	  CounterBits		  "11"
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [15, 0; 0, 50]
	  DstBlock		  "bram"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  DstBlock		  "bram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "bram"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "scope_s_scaled2"
      Ports		      [3]
      Position		      [2010, 769, 2055, 821]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"scope_s_scaled2"
	Location		[502, 241, 927, 391]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [25, 73, 55, 87]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [25, 38, 55, 52]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [170, 68, 200, 82]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [230, 60, 275, 90]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "32"
	  bin_pt		  "23"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [305, 29, 385, 121]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Signed  (2's comp)"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "23"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [90, 37, 130, 73]
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  on
	  CounterBits		  "11"
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "bram"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  DstBlock		  "bram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [15, 0; 0, 50]
	  DstBlock		  "bram"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "scope_u_output1"
      Ports		      [3]
      Position		      [2850, 639, 2895, 701]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"scope_u_output1"
	Location		[822, 685, 1243, 955]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [25, 63, 55, 77]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [25, 28, 55, 42]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [160, 43, 190, 57]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [240, 124, 295, 146]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [240, 169, 295, 191]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [240, 214, 295, 236]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [3]
	  Position		  [335, 114, 390, 246]
	  Location		  [188, 383, 512, 622]
	  Open			  off
	  NumInputPorts		  "3"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5~-5"
	  YMax			  "5~5~5"
	  DataFormat		  "StructureWithTime"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [230, 29, 310, 71]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Unsigned"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "23"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [90, 27, 130, 63]
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  on
	  CounterBits		  "11"
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 100]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [15, 0; 0, 20; 50, 0]
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 160]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 130]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "scope_u_output4"
      Ports		      [3]
      Position		      [2850, 979, 2895, 1041]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"scope_u_output4"
	Location		[822, 685, 1243, 955]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [25, 63, 55, 77]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [25, 28, 55, 42]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [160, 43, 190, 57]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [240, 124, 295, 146]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [240, 169, 295, 191]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [240, 214, 295, 236]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [3]
	  Position		  [335, 114, 390, 246]
	  Location		  [188, 383, 512, 622]
	  Open			  off
	  NumInputPorts		  "3"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5~-5"
	  YMax			  "5~5~5"
	  DataFormat		  "StructureWithTime"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [230, 29, 310, 71]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Unsigned"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "23"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [90, 27, 130, 63]
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  on
	  CounterBits		  "11"
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 130]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [15, 0; 0, 20; 50, 0]
	  Branch {
	    Points		    [0, 160]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [0, 100]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "scope_u_scaled1"
      Ports		      [3]
      Position		      [2010, 684, 2055, 746]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"scope_u_scaled1"
	Location		[502, 241, 927, 391]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [25, 73, 55, 87]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [25, 38, 55, 52]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [170, 68, 200, 82]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [230, 60, 275, 90]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "23"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [305, 29, 385, 121]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Unsigned"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "23"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [90, 37, 130, 73]
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  on
	  CounterBits		  "11"
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [15, 0; 0, 50]
	  DstBlock		  "bram"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  DstBlock		  "bram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "bram"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "scope_u_scaled2"
      Ports		      [3]
      Position		      [2010, 918, 2055, 972]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"scope_u_scaled2"
	Location		[502, 241, 927, 391]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [25, 73, 55, 87]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [25, 38, 55, 52]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [170, 68, 200, 82]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [230, 60, 275, 90]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "23"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [305, 29, 385, 121]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Unsigned"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "23"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [90, 37, 130, 73]
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  on
	  CounterBits		  "11"
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "bram"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  DstBlock		  "bram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [15, 0; 0, 50]
	  DstBlock		  "bram"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "shift"
      Ports		      [0, 1]
      Position		      [1120, 799, 1140, 821]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "-1"
      equ		      "P=C"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "32"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "signed_bitselect_2"
      Ports		      [2, 1]
      Position		      [3030, 817, 3125, 868]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"signed_bitselect_2"
	Location		[747, 495, 1302, 900]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "bitselect"
	  Position		  [340, 53, 370, 67]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [65, 123, 95, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [240, 115, 285, 145]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [240, 185, 285, 215]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [240, 255, 285, 285]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [240, 325, 285, 355]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [5, 1]
	  Position		  [420, 29, 445, 371]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [335, 114, 375, 146]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [335, 184, 375, 216]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [335, 254, 375, 286]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [335, 324, 375, 356]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale"
	  Ports			  [1, 1]
	  Position		  [150, 111, 205, 149]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Scale"
	  SourceType		  "Xilinx Scaling Block"
	  scale_factor		  "-8"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale1"
	  Ports			  [1, 1]
	  Position		  [150, 251, 205, 289]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Scale"
	  SourceType		  "Xilinx Scaling Block"
	  scale_factor		  "8"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale2"
	  Ports			  [1, 1]
	  Position		  [150, 321, 205, 359]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Scale"
	  SourceType		  "Xilinx Scaling Block"
	  scale_factor		  "16"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [485, 193, 515, 207]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "Scale"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    Branch {
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 70]
	      Branch {
		DstBlock		"Scale1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 70]
		DstBlock		"Scale2"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Scale"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Scale1"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Scale2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "bitselect"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Selects the bits 16-22 (inclusive) and a si"
"gn bit."
	  Position		  [271, 228]
	}
	Annotation {
	  Name			  "Selects the bits 8-14 (inclusive) and a sig"
"n bit."
	  Position		  [266, 303]
	}
	Annotation {
	  Name			  "Selects the bits 0-6 (inclusive) and a sign"
" bit."
	  Position		  [266, 373]
	}
	Annotation {
	  Name			  "Selects the bits 24-30 (inclusive) and a si"
"gn bit."
	  Position		  [271, 163]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "signed_bitselect_3"
      Ports		      [2, 1]
      Position		      [3030, 922, 3125, 973]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"signed_bitselect_3"
	Location		[405, 144, 960, 549]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "bitselect"
	  Position		  [340, 53, 370, 67]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [65, 123, 95, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [240, 115, 285, 145]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [240, 185, 285, 215]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [240, 255, 285, 285]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [240, 325, 285, 355]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [5, 1]
	  Position		  [420, 29, 445, 371]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [335, 114, 375, 146]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [335, 184, 375, 216]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [335, 254, 375, 286]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [335, 324, 375, 356]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale"
	  Ports			  [1, 1]
	  Position		  [150, 111, 205, 149]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Scale"
	  SourceType		  "Xilinx Scaling Block"
	  scale_factor		  "-8"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale1"
	  Ports			  [1, 1]
	  Position		  [150, 251, 205, 289]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Scale"
	  SourceType		  "Xilinx Scaling Block"
	  scale_factor		  "8"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale2"
	  Ports			  [1, 1]
	  Position		  [150, 321, 205, 359]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Scale"
	  SourceType		  "Xilinx Scaling Block"
	  scale_factor		  "16"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [485, 193, 515, 207]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "bitselect"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Scale2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Scale1"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Scale"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 70]
	    Branch {
	      Points		      [0, 70]
	      Branch {
		Points			[0, 70]
		DstBlock		"Scale2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Scale1"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Scale"
	    DstPort		    1
	  }
	}
	Annotation {
	  Name			  "Selects the bits 24-30 (inclusive) and a si"
"gn bit."
	  Position		  [271, 163]
	}
	Annotation {
	  Name			  "Selects the bits 0-6 (inclusive) and a sign"
" bit."
	  Position		  [266, 373]
	}
	Annotation {
	  Name			  "Selects the bits 8-14 (inclusive) and a sig"
"n bit."
	  Position		  [266, 303]
	}
	Annotation {
	  Name			  "Selects the bits 16-22 (inclusive) and a si"
"gn bit."
	  Position		  [271, 228]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "signed_scale2"
      Ports		      [2, 1]
      Position		      [1705, 814, 1795, 861]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"signed_scale2"
	Location		[555, 295, 1000, 496]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "coeff"
	  Position		  [165, 25, 195, 40]
	  Orientation		  "down"
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 118, 55, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [300, 100, 345, 130]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "24"
	  bin_pt		  "23"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mult_coeff_fft_real"
	  Ports			  [2, 1]
	  Position		  [205, 93, 245, 137]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "24"
	  bin_pt		  "23"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "5"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  on
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  on
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [395, 108, 425, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "mult_coeff_fft_real"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "coeff"
	  SrcPort		  1
	  Points		  [0, 60]
	  DstBlock		  "mult_coeff_fft_real"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mult_coeff_fft_real"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Input signed 24-bits, b.p. at 23"
	  Position		  [97, 182]
	}
	Annotation {
	  Name			  "Output signed 24-bits, b.p. at 23"
	  Position		  [337, 177]
	}
	Annotation {
	  Name			  "Unsigned, 18-bits, b.p. at 12"
	  Position		  [87, 32]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "signed_scale3"
      Ports		      [2, 1]
      Position		      [1705, 889, 1795, 936]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"signed_scale3"
	Location		[533, 313, 978, 514]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "coeff"
	  Position		  [165, 25, 195, 40]
	  Orientation		  "down"
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 118, 55, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [300, 100, 345, 130]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "24"
	  bin_pt		  "23"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mult_coeff_fft_real"
	  Ports			  [2, 1]
	  Position		  [205, 93, 245, 137]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "24"
	  bin_pt		  "23"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "5"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  on
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  on
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [390, 108, 420, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "mult_coeff_fft_real"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "coeff"
	  SrcPort		  1
	  Points		  [0, 60]
	  DstBlock		  "mult_coeff_fft_real"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "mult_coeff_fft_real"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Unsigned, 18-bits, b.p. at 12"
	  Position		  [87, 32]
	}
	Annotation {
	  Name			  "Output signed 24-bits, b.p. at 23"
	  Position		  [337, 177]
	}
	Annotation {
	  Name			  "Input signed 24-bits, b.p. at 23"
	  Position		  [97, 182]
	}
      }
    }
    Block {
      BlockType		      Step
      Name		      "sim_step_arm"
      Position		      [2405, 1590, 2435, 1620]
      SampleTime	      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "sim_zero"
      Position		      [155, 1860, 185, 1890]
      Value		      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "slc_arm"
      Ports		      [1, 1]
      Position		      [2625, 1590, 2665, 1620]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "slc_xaui_data_pol1_I"
      Ports		      [1, 1]
      Position		      [540, 856, 585, 884]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "8"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "slc_xaui_data_pol1_Q"
      Ports		      [1, 1]
      Position		      [540, 911, 585, 939]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "8"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "8"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "slc_xaui_data_pol2_I"
      Ports		      [1, 1]
      Position		      [540, 961, 585, 989]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "8"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "16"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "slc_xaui_data_pol2_Q"
      Ports		      [1, 1]
      Position		      [540, 1016, 585, 1044]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "8"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "24"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "slc_xaui_outofband_1pps"
      Ports		      [1, 1]
      Position		      [540, 1131, 585, 1159]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "1"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "slice_buffer"
      Ports		      [1, 1]
      Position		      [3520, 776, 3545, 804]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "stokes_delay"
      Ports		      [1, 1]
      Position		      [1480, 584, 1505, 606]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "5"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "sync_generator"
      Ports		      [2, 1]
      Position		      [740, 592, 825, 628]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"sync_generator"
	Location		[380, 251, 1103, 546]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "period"
	  Position		  [90, 188, 120, 202]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "reset"
	  Position		  [450, 48, 480, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [395, 70, 440, 110]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [175, 53, 225, 107]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "1"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [510, 58, 555, 102]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [295, 68, 340, 112]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a>=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns"
	  Ports			  [0, 1]
	  Position		  [85, 235, 130, 265]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "4"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "3"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "period_sub"
	  Ports			  [2, 1]
	  Position		  [185, 182, 235, 233]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Subtraction"
	  precision		  "User Defined"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_core		  on
	  pipeline		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [590, 71, 625, 89]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  Position		  [650, 73, 680, 87]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -50; -445, 0; 0, 50]
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "posedge"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "reset"
	  SrcPort		  1
	  Points		  [5, 0; 0, 15]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "period"
	  SrcPort		  1
	  DstBlock		  "period_sub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "period_sub"
	  SrcPort		  1
	  Points		  [25, 0; 0, -110]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "cns"
	  SrcPort		  1
	  Points		  [15, 0; 0, -30]
	  DstBlock		  "period_sub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "sync"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "sync_or"
      Ports		      [4, 1]
      Position		      [410, 1827, 445, 1888]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "OR"
      inputs		      "4"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "1"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "system_counter"
      Ports		      [1, 1]
      Position		      [3145, 1530, 3195, 1580]
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Free Running"
      n_bits		      "64"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      on
      en		      off
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "ten_GbE0"
      Tag		      "xps:tengbe"
      Ports		      [8, 10]
      Position		      [4465, 846, 4605, 1109]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/ten_GbE"
      SourceType	      "ten_GbE"
      ShowPortLabels	      on
      port		      "iBOB:0"
      mac_lite		      off
      show_param	      on
      pre_emph		      "2"
      swing		      "800"
    }
    Block {
      BlockType		      SubSystem
      Name		      "uncram_crossterms"
      Ports		      [1, 2]
      Position		      [2690, 804, 2755, 1011]
      AttributesFormatString  "Fix_32_23"
      AncestorBlock	      "gavrt_library/uncram"
      UserDataPersistent      on
      UserData		      "DataTag29"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "uncram"
      MaskDescription	      "Takes a concatenated input and slices it up int"
"o even pieces and reinterprets them as signed fixed point numbers with a give"
"n binary point."
      MaskPromptString	      "Number of slices|Slice Width|Output Binary Poin"
"t|Output Arithmetic Type (0=Unsigned, 1=Signed, 2=Boolean)"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "num_slice=@1;slice_width=@2;bin_pt=@3;arith_typ"
"e=@4;"
      MaskInitialization      "uncram_init(gcb, ...\n    'num_slice', num_slic"
"e, ...\n    'slice_width', slice_width, ...\n    'bin_pt', bin_pt, ...\n    '"
"arith_type', arith_type);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2|32|23|1"
      MaskTabNameString	      ",,,"
      System {
	Name			"uncram_crossterms"
	Location		[505, 470, 1108, 834]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  Position		  [100, 50, 130, 70]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp1"
	  Ports			  [1, 1]
	  Position		  [300, 150, 350, 200]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "23"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp2"
	  Ports			  [1, 1]
	  Position		  [300, 250, 350, 300]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "23"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [200, 150, 250, 200]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [200, 250, 250, 300]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "32"
	  bit1			  "-32"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [400, 150, 430, 170]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [400, 250, 430, 270]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp2"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "uncram_powers"
      Ports		      [1, 2]
      Position		      [2565, 1014, 2630, 1141]
      AttributesFormatString  "UFix_32_23"
      AncestorBlock	      "gavrt_library/uncram"
      UserDataPersistent      on
      UserData		      "DataTag30"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "uncram"
      MaskDescription	      "Takes a concatenated input and slices it up int"
"o even pieces and reinterprets them as signed fixed point numbers with a give"
"n binary point."
      MaskPromptString	      "Number of slices|Slice Width|Output Binary Poin"
"t|Output Arithmetic Type (0=Unsigned, 1=Signed, 2=Boolean)"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "num_slice=@1;slice_width=@2;bin_pt=@3;arith_typ"
"e=@4;"
      MaskInitialization      "uncram_init(gcb, ...\n    'num_slice', num_slic"
"e, ...\n    'slice_width', slice_width, ...\n    'bin_pt', bin_pt, ...\n    '"
"arith_type', arith_type);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2|32|23|0"
      MaskTabNameString	      ",,,"
      System {
	Name			"uncram_powers"
	Location		[505, 470, 1108, 834]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  Position		  [100, 50, 130, 70]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp1"
	  Ports			  [1, 1]
	  Position		  [300, 150, 350, 200]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "23"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp2"
	  Ports			  [1, 1]
	  Position		  [300, 250, 350, 300]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "23"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [200, 150, 250, 200]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [200, 250, 250, 300]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "32"
	  bit1			  "-32"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [400, 150, 430, 170]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [400, 250, 430, 270]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp2"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "unsigned_bitselect_1"
      Ports		      [2, 1]
      Position		      [3030, 714, 3125, 761]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"unsigned_bitselect_1"
	Location		[653, 229, 1017, 539]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "bitselect"
	  Position		  [200, 43, 230, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 93, 55, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_bitselect"
	  Ports			  [5, 1]
	  Position		  [255, 27, 285, 273]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint_bp_0"
	  Ports			  [1, 1]
	  Position		  [80, 84, 120, 116]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_1"
	  Ports			  [1, 1]
	  Position		  [170, 86, 215, 114]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_2"
	  Ports			  [1, 1]
	  Position		  [170, 136, 215, 164]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_3"
	  Ports			  [1, 1]
	  Position		  [170, 186, 215, 214]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_4"
	  Ports			  [1, 1]
	  Position		  [170, 236, 215, 264]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [310, 143, 340, 157]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "reint_bp_0"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "slc_bitselect_1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      DstBlock		      "slc_bitselect_2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 50]
	      Branch {
		DstBlock		"slc_bitselect_3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"slc_bitselect_4"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "mux_bitselect"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitselect"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "reint_bp_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slc_bitselect_4"
	  SrcPort		  1
	  DstBlock		  "mux_bitselect"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "slc_bitselect_3"
	  SrcPort		  1
	  DstBlock		  "mux_bitselect"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "slc_bitselect_2"
	  SrcPort		  1
	  DstBlock		  "mux_bitselect"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "slc_bitselect_1"
	  SrcPort		  1
	  DstBlock		  "mux_bitselect"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "unsigned_bitselect_4"
      Ports		      [2, 1]
      Position		      [3030, 1029, 3125, 1076]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"unsigned_bitselect_4"
	Location		[747, 495, 1111, 805]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "bitselect"
	  Position		  [200, 43, 230, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 93, 55, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_bitselect"
	  Ports			  [5, 1]
	  Position		  [255, 27, 285, 273]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint_bp_0"
	  Ports			  [1, 1]
	  Position		  [80, 84, 120, 116]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_1"
	  Ports			  [1, 1]
	  Position		  [170, 86, 215, 114]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_2"
	  Ports			  [1, 1]
	  Position		  [170, 136, 215, 164]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_3"
	  Ports			  [1, 1]
	  Position		  [170, 186, 215, 214]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_4"
	  Ports			  [1, 1]
	  Position		  [170, 236, 215, 264]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [310, 143, 340, 157]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "slc_bitselect_1"
	  SrcPort		  1
	  DstBlock		  "mux_bitselect"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "slc_bitselect_2"
	  SrcPort		  1
	  DstBlock		  "mux_bitselect"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "slc_bitselect_3"
	  SrcPort		  1
	  DstBlock		  "mux_bitselect"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "slc_bitselect_4"
	  SrcPort		  1
	  DstBlock		  "mux_bitselect"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "reint_bp_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitselect"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mux_bitselect"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint_bp_0"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      Points		      [0, 50]
	      Branch {
		Points			[0, 50]
		DstBlock		"slc_bitselect_4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slc_bitselect_3"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "slc_bitselect_2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "slc_bitselect_1"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "unsigned_scale1"
      Ports		      [2, 1]
      Position		      [1705, 739, 1795, 786]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"unsigned_scale1"
	Location		[577, 281, 1022, 482]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "coeff"
	  Position		  [165, 25, 195, 40]
	  Orientation		  "down"
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 118, 55, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [295, 100, 340, 130]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "24"
	  bin_pt		  "23"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mult_coeff_fft_real"
	  Ports			  [2, 1]
	  Position		  [205, 93, 245, 137]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "24"
	  bin_pt		  "23"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "5"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  on
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  on
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [365, 108, 395, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "mult_coeff_fft_real"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "coeff"
	  SrcPort		  1
	  Points		  [0, 60]
	  DstBlock		  "mult_coeff_fft_real"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "mult_coeff_fft_real"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Unsigned, 18-bits, b.p. at 12"
	  Position		  [87, 32]
	}
	Annotation {
	  Name			  "Output unsigned 24-bits, b.p. at 23"
	  Position		  [337, 177]
	}
	Annotation {
	  Name			  "Input unsigned 24-bits, b.p. at 23"
	  Position		  [97, 182]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "unsigned_scale2"
      Ports		      [2, 1]
      Position		      [1705, 964, 1795, 1011]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"unsigned_scale2"
	Location		[381, 306, 826, 507]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "coeff"
	  Position		  [165, 25, 195, 40]
	  Orientation		  "down"
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 118, 55, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [305, 100, 350, 130]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "24"
	  bin_pt		  "23"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mult_coeff_fft_real"
	  Ports			  [2, 1]
	  Position		  [205, 93, 245, 137]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "24"
	  bin_pt		  "23"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "5"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  on
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  on
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [390, 108, 420, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "mult_coeff_fft_real"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "coeff"
	  SrcPort		  1
	  Points		  [0, 60]
	  DstBlock		  "mult_coeff_fft_real"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mult_coeff_fft_real"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Input unsigned 24-bits, b.p. at 23"
	  Position		  [97, 182]
	}
	Annotation {
	  Name			  "Output unsigned 24-bits, b.p. at 23"
	  Position		  [337, 177]
	}
	Annotation {
	  Name			  "Unsigned, 18-bits, b.p. at 12"
	  Position		  [87, 32]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "vacc"
      Ports		      [3, 2]
      Position		      [2405, 822, 2485, 938]
      AttributesFormatString  "vector length=2048, inputs=2\nmax accumulations"
"=2^8"
      AncestorBlock	      "gavrt_library/vacc"
      UserDataPersistent      on
      UserData		      "DataTag31"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "vacc"
      MaskDescription	      "Sync is expected the clock before the first dat"
"a to be accumulated.\nUse the Cram block to feed din for multiple simultaneou"
"s inputs.\nacc_len is the number of vectors to sum.\nvalid is high while a va"
"lid accumulation is being clocked out on dout.\nIf only one sync pulse is pro"
"vided, valid accumulations will repeatedly appear on dout as they become avai"
"lable.\nUndesired behavior may occur if acc_len is changed without a new sync"
" pulse.\nNote: The output is an unsigned concatenation of the output streams."
" Thus, even with only one stream, the output must be recast before using.\nRe"
"gister Input Data controls the \"Enable Register Retiming\" parameter of the "
"delays on 'din'."
      MaskPromptString	      "Vector Length (2^?)|Number of Simultaneous Vect"
"ors|Maximum # Accumulations (2^?)|Arithmetic Type (0=Unsigned, 1=Signed)|Inpu"
"t Bit Width|Input Binary Point|Output Bit Width|Output Binary Point|Register "
"Input Data  (1 = Enable Register Retiming on input delay)|Add Latency|BRAM La"
"tency|Mux Latency"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit,edit,ed"
"it,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,"
      MaskVariables	      "veclen=@1;ninputs=@2;max_accum=@3;arith_type=@4"
";in_bit_width=@5;in_bin_pt=@6;out_bit_width=@7;out_bin_pt=@8;register_din=@9;"
"add_latency=@10;bram_latency=@11;mux_latency=@12;"
      MaskInitialization      "vacc_init(gcb, ...\n    'veclen', veclen, ...\n"
"    'ninputs', ninputs, ...\n    'max_accum', max_accum, ...\n    'arith_type"
"', arith_type, ...\n    'in_bit_width', in_bit_width, ...\n    'in_bin_pt', i"
"n_bin_pt, ...\n    'out_bit_width', out_bit_width, ...\n    'out_bin_pt', out"
"_bin_pt, ...\n    'register_din', register_din, ...\n    'add_latency', add_l"
"atency, ...\n    'bram_latency', bram_latency, ...\n    'mux_latency', mux_la"
"tency);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "11|2|8|1|24|23|32|23|1|2|2|1"
      MaskTabNameString	      ",,,,,,,,,,,"
      System {
	Name			"vacc"
	Location		[27, 74, 1236, 1026]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 138, 45, 152]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [180, 478, 210, 492]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "acc_len"
	  Position		  [235, 108, 265, 122]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AND"
	  Ports			  [2, 1]
	  Position		  [105, 204, 125, 246]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AccEnCompare"
	  Ports			  [2, 1]
	  Position		  [390, 188, 435, 232]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [195, 174, 230, 226]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "19"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Cram"
	  Ports			  [2, 1]
	  Position		  [850, 300, 900, 500]
	  AncestorBlock		  "gavrt_library/cram"
	  UserDataPersistent	  on
	  UserData		  "DataTag32"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "cram"
	  MaskDescription	  "Concatenates inputs together after forcing "
"binary point to zero."
	  MaskPromptString	  "Number of slices"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "num_slice=@1;"
	  MaskInitialization	  "cram_init(gcb, ...\n    'num_slice', num_sl"
"ice);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2"
	  System {
	    Name		    "Cram"
	    Location		    [505, 470, 863, 835]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [100, 150, 130, 170]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [100, 250, 130, 270]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [300, 50, 350, 550]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp1"
	      Ports		      [1, 1]
	      Position		      [200, 150, 250, 200]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp2"
	      Ports		      [1, 1]
	      Position		      [200, 250, 250, 300]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [400, 250, 430, 270]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Reinterp1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "Reinterp2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "DinDelay"
	  Ports			  [1, 1]
	  Position		  [270, 470, 295, 500]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  From
	  Name			  "FromCount"
	  Position		  [30, 288, 70, 302]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "count"
	}
	Block {
	  BlockType		  From
	  Name			  "FromValid"
	  Position		  [30, 201, 65, 219]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid"
	}
	Block {
	  BlockType		  Goto
	  Name			  "GotoCount"
	  Position		  [250, 238, 290, 252]
	  GotoTag		  "count"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "GotoValid"
	  Position		  [415, 152, 455, 168]
	  GotoTag		  "valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR"
	  Ports			  [2, 1]
	  Position		  [150, 179, 170, 226]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [255, 192, 285, 208]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SliceLow"
	  Ports			  [1, 1]
	  Position		  [100, 287, 130, 303]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "11"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SyncCompare"
	  Ports			  [2, 1]
	  Position		  [165, 284, 200, 331]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SyncConst"
	  Ports			  [0, 1]
	  Position		  [60, 326, 105, 344]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "2046"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "11"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SyncDelay"
	  Ports			  [1, 1]
	  Position		  [80, 130, 105, 160]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Uncram"
	  Ports			  [1, 2]
	  Position		  [350, 300, 400, 500]
	  AttributesFormatString  "Fix_24_23"
	  AncestorBlock		  "gavrt_library/uncram"
	  UserDataPersistent	  on
	  UserData		  "DataTag33"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "uncram"
	  MaskDescription	  "Takes a concatenated input and slices it up"
" into even pieces and reinterprets them as signed fixed point numbers with a "
"given binary point."
	  MaskPromptString	  "Number of slices|Slice Width|Output Binary "
"Point|Output Arithmetic Type (0=Unsigned, 1=Signed, 2=Boolean)"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "num_slice=@1;slice_width=@2;bin_pt=@3;arith"
"_type=@4;"
	  MaskInitialization	  "uncram_init(gcb, ...\n    'num_slice', num_"
"slice, ...\n    'slice_width', slice_width, ...\n    'bin_pt', bin_pt, ...\n "
"   'arith_type', arith_type);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|24|23|1"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "Uncram"
	    Location		    [505, 470, 1108, 834]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [100, 50, 130, 70]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp1"
	      Ports		      [1, 1]
	      Position		      [300, 150, 350, 200]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "23"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp2"
	      Ports		      [1, 1]
	      Position		      [300, 250, 350, 300]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "23"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [200, 150, 250, 200]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "24"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [200, 250, 250, 300]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "24"
	      bit1		      "-24"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [400, 150, 430, 170]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [400, 250, 430, 270]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Reinterp1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      DstBlock		      "Reinterp2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp2"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "ValidCompare"
	  Ports			  [2, 1]
	  Position		  [305, 103, 350, 147]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ValidDelay"
	  Ports			  [1, 1]
	  Position		  [690, 116, 705, 134]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Zero"
	  Ports			  [0, 1]
	  Position		  [335, 213, 355, 227]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "vacc_core1"
	  Ports			  [2, 1]
	  Position		  [500, 350, 600, 450]
	  AncestorBlock		  "gavrt_library/vacc_core"
	  UserDataPersistent	  on
	  UserData		  "DataTag34"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "vacc_core"
	  MaskDescription	  "Currently only Signed arithmetic supported"
"\nacc_en = 0 --> Load a vector (start a new accumulation)\nacc_en = 1 --> Acc"
"umulate"
	  MaskPromptString	  "Vector Length|Arithmetic Type (0=Unsigned, "
"1=Signed)|Output Bit Width|Output Binary Point|Add Latency|BRAM Latency|Mux L"
"atency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "veclen=@1;arith_type=@2;out_bit_width=@3;ou"
"t_bin_pt=@4;add_latency=@5;bram_latency=@6;mux_latency=@7;"
	  MaskInitialization	  "vacc_core_init(gcb, ...\n    'veclen', vecl"
"en, ...\n    'arith_type', arith_type, ...\n    'out_bit_width', out_bit_widt"
"h, ...\n    'out_bin_pt', out_bin_pt, ...\n    'add_latency', add_latency, .."
".\n    'bram_latency', bram_latency, ...\n    'mux_latency', mux_latency);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2048|1|32|23|2|2|1"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "vacc_core1"
	    Location		    [141, 420, 886, 890]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [80, 93, 110, 107]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_en"
	      Position		      [80, 143, 110, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Adder"
	      Ports		      [2, 1]
	      Position		      [340, 80, 440, 180]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "32"
	      bin_pt		      "23"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      on
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BRAM"
	      Ports		      [3, 1]
	      Position		      [525, 243, 590, 297]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "2048"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "2"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [140, 180, 185, 210]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [470, 298, 505, 322]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [465, 205, 505, 245]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "11"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "2042"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      off
	      gen_core		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [500, 350, 600, 450]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mux_type		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [580, 158, 610, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "acc_en"
	      SrcPort		      1
	      Points		      [65, 0; 0, 215]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [295, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BRAM"
	      SrcPort		      1
	      Points		      [20, 0; 0, 90; -380, 0; 0, 75]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [130, 0; 0, 5]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [-280, 0]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [10, 0; 0, 35]
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	      Branch {
		Points			[0, 105]
		DstBlock		"BRAM"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      3
	    }
	    Annotation {
	      Name		      "This BRAM and counter is exactly what i"
"s inside the green\nDelay BRAM block. The functionality was extracted to avoi"
"d\nlibrary issues."
	      Position		      [515, 396]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "vacc_core2"
	  Ports			  [2, 1]
	  Position		  [500, 550, 600, 650]
	  AncestorBlock		  "gavrt_library/vacc_core"
	  UserDataPersistent	  on
	  UserData		  "DataTag35"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "vacc_core"
	  MaskDescription	  "Currently only Signed arithmetic supported"
"\nacc_en = 0 --> Load a vector (start a new accumulation)\nacc_en = 1 --> Acc"
"umulate"
	  MaskPromptString	  "Vector Length|Arithmetic Type (0=Unsigned, "
"1=Signed)|Output Bit Width|Output Binary Point|Add Latency|BRAM Latency|Mux L"
"atency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "veclen=@1;arith_type=@2;out_bit_width=@3;ou"
"t_bin_pt=@4;add_latency=@5;bram_latency=@6;mux_latency=@7;"
	  MaskInitialization	  "vacc_core_init(gcb, ...\n    'veclen', vecl"
"en, ...\n    'arith_type', arith_type, ...\n    'out_bit_width', out_bit_widt"
"h, ...\n    'out_bin_pt', out_bin_pt, ...\n    'add_latency', add_latency, .."
".\n    'bram_latency', bram_latency, ...\n    'mux_latency', mux_latency);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2048|1|32|23|2|2|1"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "vacc_core2"
	    Location		    [141, 420, 886, 890]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [80, 93, 110, 107]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_en"
	      Position		      [80, 143, 110, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Adder"
	      Ports		      [2, 1]
	      Position		      [340, 80, 440, 180]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "32"
	      bin_pt		      "23"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      on
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BRAM"
	      Ports		      [3, 1]
	      Position		      [525, 243, 590, 297]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "2048"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "2"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [140, 180, 185, 210]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [470, 298, 505, 322]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [465, 205, 505, 245]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "11"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "2042"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      off
	      gen_core		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [500, 350, 600, 450]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mux_type		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [580, 158, 610, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "acc_en"
	      SrcPort		      1
	      Points		      [65, 0; 0, 215]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [295, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BRAM"
	      SrcPort		      1
	      Points		      [20, 0; 0, 90; -380, 0; 0, 75]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [130, 0; 0, 5]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [-280, 0]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [10, 0; 0, 35]
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	      Branch {
		Points			[0, 105]
		DstBlock		"BRAM"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      3
	    }
	    Annotation {
	      Name		      "This BRAM and counter is exactly what i"
"s inside the green\nDelay BRAM block. The functionality was extracted to avoi"
"d\nlibrary issues."
	      Position		      [515, 396]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [750, 118, 780, 132]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [980, 218, 1010, 232]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "SyncDelay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SyncDelay"
	  SrcPort		  1
	  DstBlock		  "OR"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FromValid"
	  SrcPort		  1
	  DstBlock		  "AND"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AND"
	  SrcPort		  1
	  DstBlock		  "OR"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OR"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "GotoCount"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "FromCount"
	  SrcPort		  1
	  DstBlock		  "SliceLow"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SliceLow"
	  SrcPort		  1
	  DstBlock		  "SyncCompare"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SyncConst"
	  SrcPort		  1
	  DstBlock		  "SyncCompare"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SyncCompare"
	  SrcPort		  1
	  DstBlock		  "AND"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ValidCompare"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "GotoValid"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ValidDelay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "acc_len"
	  SrcPort		  1
	  DstBlock		  "ValidCompare"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "ValidCompare"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "AccEnCompare"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Zero"
	  SrcPort		  1
	  DstBlock		  "AccEnCompare"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ValidDelay"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "DinDelay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DinDelay"
	  SrcPort		  1
	  DstBlock		  "Uncram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Cram"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Uncram"
	  SrcPort		  1
	  DstBlock		  "vacc_core1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AccEnCompare"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "vacc_core1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "vacc_core2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "vacc_core1"
	  SrcPort		  1
	  DstBlock		  "Cram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Uncram"
	  SrcPort		  2
	  DstBlock		  "vacc_core2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_core2"
	  SrcPort		  1
	  DstBlock		  "Cram"
	  DstPort		  2
	}
	Annotation {
	  Name			  "The slice selects the upper bits of the\nco"
"unter which represent the vector number."
	  Position		  [608, 215]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Acc Len is the total number of vectors accu"
"mulated minus one\nThus acc_len = 0 causes no accumulation, the data is passe"
"d through"
	  Position		  [328, 70]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Valid goes high when dout \nrepresents a va"
"lid accumulation"
	  Position		  [818, 180]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "ValidDelay should be equal to\nAdd Latency "
"+ Mux Latency to align the valid pulse with the output data."
	  Position		  [723, 80]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "We want to generate a sync pulse that\nwill"
" reset the counter right when the low bits\nwould roll over from veclen-1 to "
"0 so we need\nto compare to veclen-2 to take into account \nthe latency in th"
"e comparator"
	  Position		  [113, 400]
	  DropShadow		  on
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "vacc1"
      Ports		      [3, 2]
      Position		      [2405, 992, 2485, 1108]
      AttributesFormatString  "vector length=2048, inputs=2\nmax accumulations"
"=2^8"
      AncestorBlock	      "gavrt_library/vacc"
      UserDataPersistent      on
      UserData		      "DataTag36"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "vacc"
      MaskDescription	      "Sync is expected the clock before the first dat"
"a to be accumulated.\nUse the Cram block to feed din for multiple simultaneou"
"s inputs.\nacc_len is the number of vectors to sum.\nvalid is high while a va"
"lid accumulation is being clocked out on dout.\nIf only one sync pulse is pro"
"vided, valid accumulations will repeatedly appear on dout as they become avai"
"lable.\nUndesired behavior may occur if acc_len is changed without a new sync"
" pulse.\nNote: The output is an unsigned concatenation of the output streams."
" Thus, even with only one stream, the output must be recast before using.\nRe"
"gister Input Data controls the \"Enable Register Retiming\" parameter of the "
"delays on 'din'."
      MaskPromptString	      "Vector Length (2^?)|Number of Simultaneous Vect"
"ors|Maximum # Accumulations (2^?)|Arithmetic Type (0=Unsigned, 1=Signed)|Inpu"
"t Bit Width|Input Binary Point|Output Bit Width|Output Binary Point|Register "
"Input Data  (1 = Enable Register Retiming on input delay)|Add Latency|BRAM La"
"tency|Mux Latency"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit,edit,ed"
"it,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,"
      MaskVariables	      "veclen=@1;ninputs=@2;max_accum=@3;arith_type=@4"
";in_bit_width=@5;in_bin_pt=@6;out_bit_width=@7;out_bin_pt=@8;register_din=@9;"
"add_latency=@10;bram_latency=@11;mux_latency=@12;"
      MaskInitialization      "vacc_init(gcb, ...\n    'veclen', veclen, ...\n"
"    'ninputs', ninputs, ...\n    'max_accum', max_accum, ...\n    'arith_type"
"', arith_type, ...\n    'in_bit_width', in_bit_width, ...\n    'in_bin_pt', i"
"n_bin_pt, ...\n    'out_bit_width', out_bit_width, ...\n    'out_bin_pt', out"
"_bin_pt, ...\n    'register_din', register_din, ...\n    'add_latency', add_l"
"atency, ...\n    'bram_latency', bram_latency, ...\n    'mux_latency', mux_la"
"tency);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "11|2|8|0|24|23|32|23|1|2|2|1"
      MaskTabNameString	      ",,,,,,,,,,,"
      System {
	Name			"vacc1"
	Location		[27, 74, 1236, 1026]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 138, 45, 152]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [180, 478, 210, 492]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "acc_len"
	  Position		  [235, 108, 265, 122]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AND"
	  Ports			  [2, 1]
	  Position		  [105, 204, 125, 246]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AccEnCompare"
	  Ports			  [2, 1]
	  Position		  [390, 188, 435, 232]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [195, 174, 230, 226]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "19"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Cram"
	  Ports			  [2, 1]
	  Position		  [850, 300, 900, 500]
	  AncestorBlock		  "gavrt_library/cram"
	  UserDataPersistent	  on
	  UserData		  "DataTag37"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "cram"
	  MaskDescription	  "Concatenates inputs together after forcing "
"binary point to zero."
	  MaskPromptString	  "Number of slices"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "num_slice=@1;"
	  MaskInitialization	  "cram_init(gcb, ...\n    'num_slice', num_sl"
"ice);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2"
	  System {
	    Name		    "Cram"
	    Location		    [505, 470, 863, 835]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [100, 150, 130, 170]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [100, 250, 130, 270]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [300, 50, 350, 550]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp1"
	      Ports		      [1, 1]
	      Position		      [200, 150, 250, 200]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp2"
	      Ports		      [1, 1]
	      Position		      [200, 250, 250, 300]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [400, 250, 430, 270]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterp2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "Reinterp2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Reinterp1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "DinDelay"
	  Ports			  [1, 1]
	  Position		  [270, 470, 295, 500]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  From
	  Name			  "FromCount"
	  Position		  [30, 288, 70, 302]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "count"
	}
	Block {
	  BlockType		  From
	  Name			  "FromValid"
	  Position		  [30, 201, 65, 219]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid"
	}
	Block {
	  BlockType		  Goto
	  Name			  "GotoCount"
	  Position		  [250, 238, 290, 252]
	  GotoTag		  "count"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "GotoValid"
	  Position		  [415, 152, 455, 168]
	  GotoTag		  "valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR"
	  Ports			  [2, 1]
	  Position		  [150, 179, 170, 226]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [255, 192, 285, 208]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SliceLow"
	  Ports			  [1, 1]
	  Position		  [100, 287, 130, 303]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "11"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SyncCompare"
	  Ports			  [2, 1]
	  Position		  [165, 284, 200, 331]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SyncConst"
	  Ports			  [0, 1]
	  Position		  [60, 326, 105, 344]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "2046"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "11"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SyncDelay"
	  Ports			  [1, 1]
	  Position		  [80, 130, 105, 160]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Uncram"
	  Ports			  [1, 2]
	  Position		  [350, 300, 400, 500]
	  AttributesFormatString  "UFix_24_23"
	  AncestorBlock		  "gavrt_library/uncram"
	  UserDataPersistent	  on
	  UserData		  "DataTag38"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "uncram"
	  MaskDescription	  "Takes a concatenated input and slices it up"
" into even pieces and reinterprets them as signed fixed point numbers with a "
"given binary point."
	  MaskPromptString	  "Number of slices|Slice Width|Output Binary "
"Point|Output Arithmetic Type (0=Unsigned, 1=Signed, 2=Boolean)"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "num_slice=@1;slice_width=@2;bin_pt=@3;arith"
"_type=@4;"
	  MaskInitialization	  "uncram_init(gcb, ...\n    'num_slice', num_"
"slice, ...\n    'slice_width', slice_width, ...\n    'bin_pt', bin_pt, ...\n "
"   'arith_type', arith_type);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|24|23|0"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "Uncram"
	    Location		    [505, 470, 1108, 834]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [100, 50, 130, 70]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp1"
	      Ports		      [1, 1]
	      Position		      [300, 150, 350, 200]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "23"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp2"
	      Ports		      [1, 1]
	      Position		      [300, 250, 350, 300]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "23"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [200, 150, 250, 200]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "24"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [200, 250, 250, 300]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "24"
	      bit1		      "-24"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [400, 150, 430, 170]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [400, 250, 430, 270]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Reinterp1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      DstBlock		      "Reinterp2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp2"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "ValidCompare"
	  Ports			  [2, 1]
	  Position		  [305, 103, 350, 147]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ValidDelay"
	  Ports			  [1, 1]
	  Position		  [690, 116, 705, 134]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Zero"
	  Ports			  [0, 1]
	  Position		  [335, 213, 355, 227]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "vacc_core1"
	  Ports			  [2, 1]
	  Position		  [500, 350, 600, 450]
	  AncestorBlock		  "gavrt_library/vacc_core"
	  UserDataPersistent	  on
	  UserData		  "DataTag39"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "vacc_core"
	  MaskDescription	  "Currently only Signed arithmetic supported"
"\nacc_en = 0 --> Load a vector (start a new accumulation)\nacc_en = 1 --> Acc"
"umulate"
	  MaskPromptString	  "Vector Length|Arithmetic Type (0=Unsigned, "
"1=Signed)|Output Bit Width|Output Binary Point|Add Latency|BRAM Latency|Mux L"
"atency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "veclen=@1;arith_type=@2;out_bit_width=@3;ou"
"t_bin_pt=@4;add_latency=@5;bram_latency=@6;mux_latency=@7;"
	  MaskInitialization	  "vacc_core_init(gcb, ...\n    'veclen', vecl"
"en, ...\n    'arith_type', arith_type, ...\n    'out_bit_width', out_bit_widt"
"h, ...\n    'out_bin_pt', out_bin_pt, ...\n    'add_latency', add_latency, .."
".\n    'bram_latency', bram_latency, ...\n    'mux_latency', mux_latency);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2048|0|32|23|2|2|1"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "vacc_core1"
	    Location		    [141, 420, 886, 890]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [80, 93, 110, 107]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_en"
	      Position		      [80, 143, 110, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Adder"
	      Ports		      [2, 1]
	      Position		      [340, 80, 440, 180]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "23"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      on
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BRAM"
	      Ports		      [3, 1]
	      Position		      [525, 243, 590, 297]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "2048"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "2"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [140, 180, 185, 210]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [470, 298, 505, 322]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [465, 205, 505, 245]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "11"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "2042"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      off
	      gen_core		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [500, 350, 600, 450]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mux_type		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [580, 158, 610, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [10, 0; 0, 35]
	      Branch {
		Points			[0, 105]
		DstBlock		"BRAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [-280, 0]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [130, 0; 0, 5]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BRAM"
	      SrcPort		      1
	      Points		      [20, 0; 0, 90; -380, 0; 0, 75]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [295, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "acc_en"
	      SrcPort		      1
	      Points		      [65, 0; 0, 215]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "This BRAM and counter is exactly what i"
"s inside the green\nDelay BRAM block. The functionality was extracted to avoi"
"d\nlibrary issues."
	      Position		      [515, 396]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "vacc_core2"
	  Ports			  [2, 1]
	  Position		  [500, 550, 600, 650]
	  AncestorBlock		  "gavrt_library/vacc_core"
	  UserDataPersistent	  on
	  UserData		  "DataTag40"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "vacc_core"
	  MaskDescription	  "Currently only Signed arithmetic supported"
"\nacc_en = 0 --> Load a vector (start a new accumulation)\nacc_en = 1 --> Acc"
"umulate"
	  MaskPromptString	  "Vector Length|Arithmetic Type (0=Unsigned, "
"1=Signed)|Output Bit Width|Output Binary Point|Add Latency|BRAM Latency|Mux L"
"atency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "veclen=@1;arith_type=@2;out_bit_width=@3;ou"
"t_bin_pt=@4;add_latency=@5;bram_latency=@6;mux_latency=@7;"
	  MaskInitialization	  "vacc_core_init(gcb, ...\n    'veclen', vecl"
"en, ...\n    'arith_type', arith_type, ...\n    'out_bit_width', out_bit_widt"
"h, ...\n    'out_bin_pt', out_bin_pt, ...\n    'add_latency', add_latency, .."
".\n    'bram_latency', bram_latency, ...\n    'mux_latency', mux_latency);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2048|0|32|23|2|2|1"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "vacc_core2"
	    Location		    [141, 420, 886, 890]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [80, 93, 110, 107]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_en"
	      Position		      [80, 143, 110, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Adder"
	      Ports		      [2, 1]
	      Position		      [340, 80, 440, 180]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "23"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      on
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BRAM"
	      Ports		      [3, 1]
	      Position		      [525, 243, 590, 297]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "2048"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "2"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [140, 180, 185, 210]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [470, 298, 505, 322]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [465, 205, 505, 245]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "11"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "2042"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      off
	      gen_core		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [500, 350, 600, 450]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mux_type		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [580, 158, 610, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [10, 0; 0, 35]
	      Branch {
		Points			[0, 105]
		DstBlock		"BRAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [-280, 0]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [130, 0; 0, 5]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BRAM"
	      SrcPort		      1
	      Points		      [20, 0; 0, 90; -380, 0; 0, 75]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [295, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "acc_en"
	      SrcPort		      1
	      Points		      [65, 0; 0, 215]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "This BRAM and counter is exactly what i"
"s inside the green\nDelay BRAM block. The functionality was extracted to avoi"
"d\nlibrary issues."
	      Position		      [515, 396]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [750, 118, 780, 132]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [980, 218, 1010, 232]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "SyncDelay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SyncDelay"
	  SrcPort		  1
	  DstBlock		  "OR"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FromValid"
	  SrcPort		  1
	  DstBlock		  "AND"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AND"
	  SrcPort		  1
	  DstBlock		  "OR"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OR"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "GotoCount"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "FromCount"
	  SrcPort		  1
	  DstBlock		  "SliceLow"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SliceLow"
	  SrcPort		  1
	  DstBlock		  "SyncCompare"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SyncConst"
	  SrcPort		  1
	  DstBlock		  "SyncCompare"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SyncCompare"
	  SrcPort		  1
	  DstBlock		  "AND"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ValidCompare"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "GotoValid"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ValidDelay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "acc_len"
	  SrcPort		  1
	  DstBlock		  "ValidCompare"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "ValidCompare"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "AccEnCompare"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Zero"
	  SrcPort		  1
	  DstBlock		  "AccEnCompare"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ValidDelay"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "DinDelay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DinDelay"
	  SrcPort		  1
	  DstBlock		  "Uncram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Cram"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Uncram"
	  SrcPort		  1
	  DstBlock		  "vacc_core1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AccEnCompare"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "vacc_core1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "vacc_core2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "vacc_core1"
	  SrcPort		  1
	  DstBlock		  "Cram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Uncram"
	  SrcPort		  2
	  DstBlock		  "vacc_core2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_core2"
	  SrcPort		  1
	  DstBlock		  "Cram"
	  DstPort		  2
	}
	Annotation {
	  Name			  "We want to generate a sync pulse that\nwill"
" reset the counter right when the low bits\nwould roll over from veclen-1 to "
"0 so we need\nto compare to veclen-2 to take into account \nthe latency in th"
"e comparator"
	  Position		  [113, 400]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "ValidDelay should be equal to\nAdd Latency "
"+ Mux Latency to align the valid pulse with the output data."
	  Position		  [723, 80]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Valid goes high when dout \nrepresents a va"
"lid accumulation"
	  Position		  [818, 180]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Acc Len is the total number of vectors accu"
"mulated minus one\nThus acc_len = 0 causes no accumulation, the data is passe"
"d through"
	  Position		  [328, 70]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "The slice selects the upper bits of the\nco"
"unter which represent the vector number."
	  Position		  [608, 215]
	  DropShadow		  on
	}
      }
    }
    Line {
      SrcBlock		      "Slice"
      SrcPort		      1
      Points		      [10, 0; 0, -220]
      Branch {
	Points			[0, -170]
	DstBlock		"vacc"
	DstPort			3
      }
      Branch {
	DstBlock		"vacc1"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "stokes_delay"
      SrcPort		      1
      DstBlock		      "coeff_delay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_sync_period"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "sync_generator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sim_zero"
      SrcPort		      1
      Points		      [0, 0; 25, 0]
      Branch {
	DstBlock		"adc"
	DstPort			4
      }
      Branch {
	Points			[0, -65]
	Branch {
	  DstBlock		  "adc"
	  DstPort		  3
	}
	Branch {
	  Points		  [0, -65]
	  Branch {
	    DstBlock		    "adc"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "adc"
	    DstPort		    1
	  }
	}
      }
    }
    Line {
      SrcBlock		      "sync_generator"
      SrcPort		      1
      Points		      [130, 0; 0, 225]
      DstBlock		      "pfb_fir1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_acclen"
      SrcPort		      1
      DstBlock		      "Slice"
      DstPort		      1
    }
    Line {
      SrcBlock		      "cns_acclen"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_acclen"
      DstPort		      1
    }
    Line {
      SrcBlock		      "cns_sync_period"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_sync_period"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      13
      DstBlock		      "sync_or"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      14
      DstBlock		      "sync_or"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      15
      DstBlock		      "sync_or"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      16
      DstBlock		      "sync_or"
      DstPort		      4
    }
    Line {
      SrcBlock		      "sync_or"
      SrcPort		      1
      DstBlock		      "posedge_pps"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_GbE0"
      SrcPort		      1
      DstBlock		      "led0_10gbe_up"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_10GbE_destport0"
      SrcPort		      1
      DstBlock		      "Slice1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_10GbE_destport0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice1"
      SrcPort		      1
      Points		      [135, 0; 0, -150]
      DstBlock		      "ten_GbE0"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_ip"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_ip"
      SrcPort		      1
      Points		      [210, 0; 0, -130]
      DstBlock		      "ten_GbE0"
      DstPort		      4
    }
    Line {
      SrcBlock		      "cns_10GbE"
      SrcPort		      1
      Points		      [0, 0; 235, 0]
      Branch {
	DstBlock		"ten_GbE0"
	DstPort			1
      }
      Branch {
	Points			[0, 180]
	Branch {
	  Points		  [0, 30]
	  DstBlock		  "ten_GbE0"
	  DstPort		  8
	}
	Branch {
	  DstBlock		  "ten_GbE0"
	  DstPort		  7
	}
      }
    }
    Line {
      SrcBlock		      "posedge_pps"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	DstBlock		"GotoPPS"
	DstPort			1
      }
      Branch {
	DstBlock		"pulse_ext1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "FromPPSARMReset"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "sync_generator"
      DstPort		      2
    }
    Line {
      SrcBlock		      "ten_GbE0"
      SrcPort		      3
      DstBlock		      "led1_10gbe_tx"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pulse_ext1"
      SrcPort		      1
      DstBlock		      "led2_pps"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_arm"
      SrcPort		      1
      DstBlock		      "slc_arm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "cns_reset"
      SrcPort		      1
      Points		      [15, 0; 0, 30]
      DstBlock		      "reg_reset_arm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_reset_arm"
      SrcPort		      1
      Points		      [40, 0; 0, -25]
      DstBlock		      "log_arm_pps"
      DstPort		      2
    }
    Line {
      SrcBlock		      "FromPPS"
      SrcPort		      1
      Points		      [225, 0; 0, 50]
      DstBlock		      "log_arm_pps"
      DstPort		      1
    }
    Line {
      SrcBlock		      "log_arm_pps"
      SrcPort		      1
      Points		      [0, 0; 20, 0]
      Branch {
	Points			[0, 95; -240, 0; 0, -60]
	DstBlock		"reg_reset_arm"
	DstPort			2
      }
      Branch {
	DstBlock		"system_counter"
	DstPort			1
      }
      Branch {
	Points			[0, -70]
	DstBlock		"GotoPPSARMReset"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "slc_arm"
      SrcPort		      1
      DstBlock		      "posedge_arm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "posedge_arm"
      SrcPort		      1
      DstBlock		      "reg_reset_arm"
      DstPort		      3
    }
    Line {
      SrcBlock		      "concat_xauiscope"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_xauiscope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "force_adc_i0"
      SrcPort		      1
      DstBlock		      "concat_xauiscope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "force_adc_i1"
      SrcPort		      1
      DstBlock		      "concat_xauiscope"
      DstPort		      2
    }
    Line {
      SrcBlock		      "force_adc_i2"
      SrcPort		      1
      DstBlock		      "concat_xauiscope"
      DstPort		      3
    }
    Line {
      SrcBlock		      "force_adc_i3"
      SrcPort		      1
      DstBlock		      "concat_xauiscope"
      DstPort		      4
    }
    Line {
      SrcBlock		      "sim_step_arm"
      SrcPort		      1
      DstBlock		      "reg_arm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      DstBlock		      "reg_coeff_stokes1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_coeff_stokes1"
      SrcPort		      1
      DstBlock		      "Slice3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice3"
      SrcPort		      1
      DstBlock		      "reint"
      DstPort		      1
    }
    Line {
      SrcBlock		      "signed_bitselect_2"
      SrcPort		      1
      DstBlock		      "cram1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "signed_bitselect_3"
      SrcPort		      1
      DstBlock		      "cram1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "unsigned_bitselect_4"
      SrcPort		      1
      DstBlock		      "cram1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "vacc"
      SrcPort		      1
      Points		      [75, 0; 0, -260; 115, 0]
      Branch {
	DstBlock		"posedge"
	DstPort			1
      }
      Branch {
	Points			[0, 80; 130, 0]
	Branch {
	  DstBlock		  "scope_u_output1"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, 125]
	  Branch {
	    DstBlock		    "scope_s_output2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 110]
	    Branch {
	      DstBlock		      "scope_s_output3"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 105]
	      DstBlock		      "scope_u_output4"
	      DstPort		      2
	    }
	  }
	}
      }
    }
    Line {
      SrcBlock		      "system_counter"
      SrcPort		      1
      Points		      [545, 0; 0, -610]
      DstBlock		      "mux_counter_data"
      DstPort		      3
    }
    Line {
      SrcBlock		      "posedge"
      SrcPort		      1
      Points		      [45, 0]
      Branch {
	Points			[445, 0]
	Branch {
	  Points		  [0, 50]
	  Branch {
	    Points		    [505, 0; 0, 225]
	    DstBlock		    "mux_counter_data"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 135]
	    DstBlock		    "cnt_buffer"
	    DstPort		    1
	  }
	}
	Branch {
	  DstBlock		  "pulse_ext"
	  DstPort		  1
	}
      }
      Branch {
	Points			[0, 60]
	Branch {
	  DstBlock		  "scope_u_output1"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 125]
	  Branch {
	    DstBlock		    "scope_s_output2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 110]
	    Branch {
	      Points		      [0, 105]
	      DstBlock		      "scope_u_output4"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "scope_s_output3"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Line {
      SrcBlock		      "pulse_ext"
      SrcPort		      1
      Points		      [45, 0]
      Branch {
	Points			[0, 210]
	DstBlock		"cnt_buffer"
	DstPort			2
      }
      Branch {
	Points			[700, 0; 0, 350]
	Branch {
	  DstBlock		  "dly_10GbE_valid"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 85]
	  DstBlock		  "negedge1"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "negedge1"
      SrcPort		      1
      DstBlock		      "ten_GbE0"
      DstPort		      6
    }
    Line {
      SrcBlock		      "dly_10GbE_data"
      SrcPort		      1
      DstBlock		      "ten_GbE0"
      DstPort		      2
    }
    Line {
      SrcBlock		      "reg_buffer"
      SrcPort		      1
      Points		      [10, 0; 0, 20]
      DstBlock		      "concat_buffer"
      DstPort		      1
    }
    Line {
      SrcBlock		      "cnt_buffer"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "slice_buffer"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_buffer"
      SrcPort		      1
      Points		      [10, 0; 0, 90]
      Branch {
	DstBlock		"reg_buffer"
	DstPort			2
      }
      Branch {
	Points			[0, 110]
	DstBlock		"inv_valid"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "mux_counter_data"
      SrcPort		      1
      DstBlock		      "dly_10GbE_data"
      DstPort		      1
    }
    Line {
      SrcBlock		      "concat_buffer"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "mux_counter_data"
      DstPort		      2
    }
    Line {
      SrcBlock		      "cram1"
      SrcPort		      1
      Points		      [155, 0]
      Branch {
	Points			[0, 15]
	DstBlock		"concat_buffer"
	DstPort			2
      }
      Branch {
	Points			[0, -45]
	DstBlock		"reg_buffer"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "inv_valid"
      SrcPort		      1
      Points		      [5, 0; 0, -35]
      DstBlock		      "and_valid"
      DstPort		      2
    }
    Line {
      SrcBlock		      "dly_10GbE_valid"
      SrcPort		      1
      DstBlock		      "and_valid"
      DstPort		      1
    }
    Line {
      SrcBlock		      "and_valid"
      SrcPort		      1
      Points		      [20, 0; 0, -15]
      DstBlock		      "ten_GbE0"
      DstPort		      3
    }
    Line {
      SrcBlock		      "ri_to_c2"
      SrcPort		      1
      Points		      [80, 0]
      DstBlock		      "pfb_fir1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "ri_to_c1"
      SrcPort		      1
      Points		      [40, 0; 0, -85]
      DstBlock		      "pfb_fir1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "pfb_fir1"
      SrcPort		      1
      Points		      [15, 0; 0, -65]
      DstBlock		      "fft1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "shift"
      SrcPort		      1
      DstBlock		      "fft1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "pfb_fir1"
      SrcPort		      2
      Points		      [0, -15]
      DstBlock		      "fft1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "pfb_fir1"
      SrcPort		      3
      DstBlock		      "fft1"
      DstPort		      4
    }
    Line {
      Labels		      [3, 0]
      SrcBlock		      "fft1"
      SrcPort		      1
      Points		      [0, -45; 55, 0; 0, -140]
      DstBlock		      "stokes_delay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fft1"
      SrcPort		      2
      Points		      [55, 0; 0, -40]
      DstBlock		      "StokesDetector"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fft1"
      SrcPort		      3
      Points		      [55, 0; 0, 35]
      DstBlock		      "StokesDetector"
      DstPort		      2
    }
    Line {
      SrcBlock		      "coeff_delay"
      SrcPort		      1
      Points		      [65, 0]
      Branch {
	Points			[545, 0; 0, 245]
	Branch {
	  DstBlock		  "vacc"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 170]
	  DstBlock		  "vacc1"
	  DstPort		  1
	}
      }
      Branch {
	Points			[0, 100]
	Branch {
	  Points		  [155, 0]
	  Branch {
	    DstBlock		    "scope_u_scaled1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 85]
	    Branch {
	      Points		      [0, 75]
	      Branch {
		Points			[0, 70]
		DstBlock		"scope_u_scaled2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"scope_s_scaled1"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "scope_s_scaled2"
	      DstPort		      1
	    }
	  }
	}
	Branch {
	  Points		  [0, 20]
	  DstBlock		  "pulse_ext2"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "StokesDetector"
      SrcPort		      1
      DstBlock		      "unsigned_scale1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "StokesDetector"
      SrcPort		      2
      DstBlock		      "signed_scale2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "StokesDetector"
      SrcPort		      3
      DstBlock		      "signed_scale3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "StokesDetector"
      SrcPort		      4
      DstBlock		      "unsigned_scale2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "reint"
      SrcPort		      1
      DstBlock		      "GotoStokesCoeff1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_coeff_stokes2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_coeff_stokes2"
      SrcPort		      1
      DstBlock		      "Slice4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice4"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reint1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reint1"
      SrcPort		      1
      DstBlock		      "GotoStokesCoeff2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant5"
      SrcPort		      1
      DstBlock		      "reg_coeff_stokes3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_coeff_stokes3"
      SrcPort		      1
      DstBlock		      "Slice7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice7"
      SrcPort		      1
      DstBlock		      "reint2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reint2"
      SrcPort		      1
      DstBlock		      "GotoStokesCoeff3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant6"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_coeff_stokes4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_coeff_stokes4"
      SrcPort		      1
      DstBlock		      "Slice8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice8"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reint3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reint3"
      SrcPort		      1
      DstBlock		      "GotoStokesCoeff4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FromStokesCoeff1"
      SrcPort		      1
      DstBlock		      "unsigned_scale1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FromStokesCoeff2"
      SrcPort		      1
      DstBlock		      "signed_scale2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FromStokesCoeff3"
      SrcPort		      1
      DstBlock		      "signed_scale3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FromStokesCoeff4"
      SrcPort		      1
      DstBlock		      "unsigned_scale2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "reg_output_bitselect1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_output_bitselect1"
      SrcPort		      1
      DstBlock		      "Slice2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "signed_scale2"
      SrcPort		      1
      Points		      [175, 0]
      Branch {
	Points			[0, -30]
	DstBlock		"scope_s_scaled2"
	DstPort			3
      }
      Branch {
	Points			[180, 0]
	DstBlock		"cram2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "signed_scale3"
      SrcPort		      1
      Points		      [175, 0]
      Branch {
	Points			[0, -30]
	DstBlock		"scope_s_scaled1"
	DstPort			3
      }
      Branch {
	DstBlock		"cram2"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "cram2"
      SrcPort		      1
      Points		      [0, 5]
      DstBlock		      "vacc"
      DstPort		      2
    }
    Line {
      SrcBlock		      "cram"
      SrcPort		      1
      DstBlock		      "vacc1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "unsigned_scale1"
      SrcPort		      1
      Points		      [175, 0]
      Branch {
	Points			[0, -30]
	DstBlock		"scope_u_scaled1"
	DstPort			3
      }
      Branch {
	Points			[125, 0; 0, 245]
	DstBlock		"cram"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "unsigned_scale2"
      SrcPort		      1
      Points		      [175, 0]
      Branch {
	Points			[0, -25]
	DstBlock		"scope_u_scaled2"
	DstPort			3
      }
      Branch {
	Points			[115, 0; 0, 100]
	DstBlock		"cram"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "uncram_crossterms"
      SrcPort		      1
      Points		      [65, 0]
      Branch {
	DstBlock		"signed_bitselect_2"
	DstPort			2
      }
      Branch {
	Points			[0, -40]
	DstBlock		"scope_s_output2"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "uncram_crossterms"
      SrcPort		      2
      Points		      [65, 0]
      Branch {
	DstBlock		"signed_bitselect_3"
	DstPort			2
      }
      Branch {
	Points			[0, -35]
	DstBlock		"scope_s_output3"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "vacc"
      SrcPort		      2
      DstBlock		      "uncram_crossterms"
      DstPort		      1
    }
    Line {
      SrcBlock		      "vacc1"
      SrcPort		      2
      DstBlock		      "uncram_powers"
      DstPort		      1
    }
    Line {
      SrcBlock		      "uncram_powers"
      SrcPort		      1
      Points		      [30, 0; 0, -295; 160, 0]
      Branch {
	DstBlock		"unsigned_bitselect_1"
	DstPort			2
      }
      Branch {
	Points			[0, 0; 0, -60]
	DstBlock		"scope_u_output1"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "unsigned_bitselect_1"
      SrcPort		      1
      DstBlock		      "cram1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant7"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_output_bitselect2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_output_bitselect2"
      SrcPort		      1
      DstBlock		      "Slice5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant8"
      SrcPort		      1
      DstBlock		      "reg_output_bitselect3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_output_bitselect3"
      SrcPort		      1
      DstBlock		      "Slice6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant9"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_output_bitselect4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_output_bitselect4"
      SrcPort		      1
      DstBlock		      "Slice9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice2"
      SrcPort		      1
      DstBlock		      "GotoBitSelect1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice5"
      SrcPort		      1
      DstBlock		      "GotoBitSelect2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice6"
      SrcPort		      1
      DstBlock		      "GotoBitSelect3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice9"
      SrcPort		      1
      DstBlock		      "GotoBitSelect4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FromBitSelect1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "unsigned_bitselect_1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "uncram_powers"
      SrcPort		      2
      Points		      [30, 0; 0, -45; 160, 0]
      Branch {
	DstBlock		"unsigned_bitselect_4"
	DstPort			2
      }
      Branch {
	Points			[0, -35]
	DstBlock		"scope_u_output4"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "FromBitSelect4"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "unsigned_bitselect_4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FromBitSelect3"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "signed_bitselect_3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FromBitSelect2"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "signed_bitselect_2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "XAUI"
      SrcPort		      1
      Points		      [0, 0; 85, 0]
      Branch {
	DstBlock		"slc_xaui_data_pol1_I"
	DstPort			1
      }
      Branch {
	Points			[0, 55]
	Branch {
	  DstBlock		  "slc_xaui_data_pol1_Q"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 50]
	  Branch {
	    DstBlock		    "slc_xaui_data_pol2_I"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "slc_xaui_data_pol2_Q"
	    DstPort		    1
	  }
	}
      }
    }
    Line {
      SrcBlock		      "slc_xaui_data_pol1_I"
      SrcPort		      1
      Points		      [215, 0]
      Branch {
	Points			[0, 285]
	DstBlock		"force_adc_i0"
	DstPort			1
      }
      Branch {
	DstBlock		"ri_to_c2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "slc_xaui_data_pol1_Q"
      SrcPort		      1
      Points		      [135, 0; 0, -35; 70, 0]
      Branch {
	Points			[0, 290]
	DstBlock		"force_adc_i1"
	DstPort			1
      }
      Branch {
	DstBlock		"ri_to_c2"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "slc_xaui_data_pol2_I"
      SrcPort		      1
      Points		      [135, 0; 0, 35; 60, 0]
      Branch {
	Points			[0, 195]
	DstBlock		"force_adc_i2"
	DstPort			1
      }
      Branch {
	DstBlock		"ri_to_c1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "slc_xaui_data_pol2_Q"
      SrcPort		      1
      Points		      [185, 0]
      Branch {
	Points			[0, 200]
	DstBlock		"force_adc_i3"
	DstPort			1
      }
      Branch {
	DstBlock		"ri_to_c1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "cns_xaui_rx_get"
      SrcPort		      1
      Points		      [30, 0; 0, 30]
      DstBlock		      "XAUI"
      DstPort		      1
    }
    Line {
      SrcBlock		      "cns_xaui_rx_reset"
      SrcPort		      1
      Points		      [30, 0; 0, 15]
      DstBlock		      "XAUI"
      DstPort		      2
    }
    Line {
      SrcBlock		      "cns_xaui_tx_data"
      SrcPort		      1
      DstBlock		      "XAUI"
      DstPort		      3
    }
    Line {
      SrcBlock		      "cns_xaui_tx_outofband"
      SrcPort		      1
      Points		      [30, 0; 0, -15]
      DstBlock		      "XAUI"
      DstPort		      4
    }
    Line {
      SrcBlock		      "cns_xaui_tx_valid"
      SrcPort		      1
      Points		      [30, 0; 0, -30]
      DstBlock		      "XAUI"
      DstPort		      5
    }
    Line {
      SrcBlock		      "slc_xaui_outofband_1pps"
      SrcPort		      1
      DstBlock		      "posedge_pps_xaui"
      DstPort		      1
    }
    Line {
      SrcBlock		      "XAUI"
      SrcPort		      2
      Points		      [60, 0; 0, 250]
      DstBlock		      "slc_xaui_outofband_1pps"
      DstPort		      1
    }
    Line {
      SrcBlock		      "cnt_1pps_delay"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_1ppsdelay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "cns_1pps_delay"
      SrcPort		      1
      Points		      [35, 0; 0, 20]
      DstBlock		      "reg_1pps_delay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FromPPSARMReset1"
      SrcPort		      1
      Points		      [45, 0; 0, -45]
      Branch {
	DstBlock		"reg_1pps_delay"
	DstPort			3
      }
      Branch {
	Points			[0, -70]
	DstBlock		"cnt_1pps_delay"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "reg_1pps_delay"
      SrcPort		      1
      Points		      [30, 0; 0, -30]
      DstBlock		      "cnt_1pps_delay"
      DstPort		      2
    }
    Line {
      SrcBlock		      "posedge_pps_xaui"
      SrcPort		      1
      Points		      [40, 0; 0, 360]
      DstBlock		      "reg_1pps_delay"
      DstPort		      2
    }
    Line {
      SrcBlock		      "pulse_ext2"
      SrcPort		      1
      Points		      [50, 0]
      Branch {
	DstBlock		"scope_u_scaled1"
	DstPort			2
      }
      Branch {
	Points			[0, 80]
	Branch {
	  DstBlock		  "scope_s_scaled2"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, 75]
	  Branch {
	    DstBlock		    "scope_s_scaled1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "scope_u_scaled2"
	    DstPort		    2
	  }
	}
      }
    }
    Annotation {
      Name		      "left"
      Position		      [5717, 2775]
    }
    Annotation {
      Name		      "ATA Pulsar Machine\nAuthor: Peter McMahon\nVers"
"ion: 1.0\nFebruary 2008"
      Position		      [236, 85]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "n * LCM(taps*clksperFFT=2*2048=4096,\nclksperac"
"c=(acclen+1)*veclen=5*2048=10240)=20480"
      Position		      [442, 651]
    }
    Annotation {
      Name		      "XAUI Output:\n\noutofband[0]: 100PPS\noutofband"
"[1]: 1PPS\n\ndata[0-7]: Pol 1 I\ndata[8-15]: Pol 1 Q\ndata[16-23]: Pol 2 I\nd"
"ata[24-31]: Pol 2 Q\ndata[31-63]: unused"
      Position		      [276, 770]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "min acclen for serializer = # of parallel input"
"s"
      Position		      [2217, 1357]
      DropShadow	      on
    }
    Annotation {
      Name		      "XAUI Scope\nOutputs raw bits from XAUI so you c"
"an measure voltage levels"
      Position		      [870, 1281]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "ARM/PPS Reset Circuit\n1. User sets ARM high at"
" half-second\n2. 1PPS arrives.\n3. PPSARMReset signal goes high for one clock"
" on the 1PPS\n4. ARM is reset, and won't go high again until user brings it l"
"ow then high"
      Position		      [2625, 1698]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "Unsigned, 18-bits, b.p. at 12\nCoefficient by w"
"hich to scale the output of the Stokes Detector."
      Position		      [1437, 287]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "Extract 8 bits from 32\n(latency: 1)"
      Position		      [3081, 1121]
      DropShadow	      on
    }
    Annotation {
      Name		      "When \"valid\" goes high, it's the start of a\n"
"packet, so insert a counter.\n\nNote that since the bitselect_i subsystems ea"
"ch have a delay of 1,\nvalid goes high 1 clock before the data arrives."
      Position		      [3760, 780]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "Need valid to be high while data is valid (2048"
" clocks), and\none extra clock for the \"header\" (counter). Total clocks: 20"
"49."
      Position		      [3245, 553]
      HorizontalAlignment     "left"
      BackgroundColor	      "yellow"
      DropShadow	      on
    }
    Annotation {
      Name		      "Delay the valid and data signals so that\nend-o"
"f-frame goes high for the last clock\nthat valid is high. This is a requireme"
"nt for\nthe 10GbE block to work."
      Position		      [4198, 821]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "** Sending out data every second clock.\n10GbE "
"tx_data input is 64 bits wide.\nWe only produce 32-bits of data per clock.\nT"
"herefore we must buffer 32-bits every second clock\nand concat it with the cu"
"rrent data output to get 64-bits\nevery second clock. The tx_valid line is mo"
"dified to\naccommodate this."
      Position		      [3423, 1056]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "Intended usage:\nConnect to 108MHz bandwidth be"
"amformer.\nInput: I,Q 108MSa/sec, dual polarization.\n  i.e. 8-bits I, 8-bits"
" Q, x2 pol = 32 bits\nRuns synchronously (i.e. assumes 32-bits\narrives from "
"XAUI every FPGA clock)"
      Position		      [376, 98]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "Selects which 8-bits from 32 are outputted.\n0 "
"is lowest 8-bits.\n3 is highest 8-bits."
      Position		      [2357, 312]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "Powers are unsigned and cross-terms are signed."
"\nHence we have to use separate accumulators for\nthem."
      Position		      [2114, 763]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "The ADC serves two purposes:\n1.) Provide an ex"
"ternal clock input so that the FPGA can be clocked at 108MHz.\n2.) Provide an"
" input for 1PPS."
      Position		      [161, 1963]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "1PPS Delay\n\nMeasures the delay between the 1P"
"PS from the ADC and the\n1PPS from the XAUI (beamformer). This difference rep"
"resents\nthe delay of the beamformer (in clock cycles of this design).\n\nThe"
" difference is only measured from the ARM/1PPS(ADC) - i.e. the\nARM register "
"allows the ADC 1PPS to start the counter, and the counter\nkeeps track of how"
" many clock pulses occur between this event and the\n1PPS emerging from the X"
"AUI."
      Position		      [1095, 1571]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "PPSARMReset goes high when ARM has been set\nan"
"d the 1PPS from the ADC goes high."
      Position		      [722, 1611]
    }
    Annotation {
      Name		      "Featuring:\n1. Saturation logic in the user \"s"
"cale\" blocks\n2. Output scopes\n3. 4-tap PFB"
      Position		      [612, 86]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
  }
}
MatData {
  NumRecords		  41
  DataRecord {
    Tag			    DataTag40
    Data		    "  %)30     .    * ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ #."
"$= 4.    F (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !P    9&5F875L=',       !V96-L96X          &%R:71H7W1Y<&4     ;W5T7V)I"
"=%]W:61T: !O=71?8FEN7W!T     &%D9%]L871E;F-Y    8G)A;5]L871E;F-Y  !M=7A?;&%T9"
"6YC>0    X    H    !@    @    !          4    (               !          X   "
" X    !@    @    &          4    (     0    $    !          D    (           "
" H$ .    .     8    (    !@         %    \"     $    !     0         )    \" "
"              #@   #@    &    \"     8         !0    @    !     0    $       "
"  \"0    @           ! 0 X    X    !@    @    &          4    (     0    $   "
" !          D    (            -T .    .     8    (    !@         %    \"     "
"$    !     0         )    \"             ! #@   #@    &    \"     8         !"
"0    @    !     0    $         \"0    @             0 X    X    !@    @    & "
"         4    (     0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag39
    Data		    "  %)30     .    * ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ #."
"$= 4.    F (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !P    9&5F875L=',       !V96-L96X          &%R:71H7W1Y<&4     ;W5T7V)I"
"=%]W:61T: !O=71?8FEN7W!T     &%D9%]L871E;F-Y    8G)A;5]L871E;F-Y  !M=7A?;&%T9"
"6YC>0    X    H    !@    @    !          4    (               !          X   "
" X    !@    @    &          4    (     0    $    !          D    (           "
" H$ .    .     8    (    !@         %    \"     $    !     0         )    \" "
"              #@   #@    &    \"     8         !0    @    !     0    $       "
"  \"0    @           ! 0 X    X    !@    @    &          4    (     0    $   "
" !          D    (            -T .    .     8    (    !@         %    \"     "
"$    !     0         )    \"             ! #@   #@    &    \"     8         !"
"0    @    !     0    $         \"0    @             0 X    X    !@    @    & "
"         4    (     0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag38
    Data		    "  %)30     .    . (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (B"
"HQ 8.    J $   8    (     @         %    \"     $    !     0         %  0 #  "
"   $    \\    9&5F875L=',     ;G5M7W-L:6-E    <VQI8V5?=VED=&@ 8FEN7W!T       "
" 87)I=&A?='EP90        X    H    !@    @    !          4    (               !"
"          X    X    !@    @    &          4    (     0    $    !          D  "
"  (             $ .    .     8    (    !@         %    \"     $    !     0   "
"      )    \"            #A #@   #@    &    \"     8         !0    @    !    "
" 0    $         \"0    @            W0 X    X    !@    @    &          4    ("
"     0    $    !          D    (               "
  }
  DataRecord {
    Tag			    DataTag37
    Data		    "  %)30     .    4 $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ -W"
"+\\@$.    P     8    (     @         %    \"     $    !     0         %  0 \""
"@    $    4    9&5F875L=',  &YU;5]S;&EC90      #@   \"@    &    \"     $     "
"    !0    @               $         #@   #@    &    \"     8         !0    @ "
"   !     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag36
    Data		    "  %)30     .    L 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  %"
"IM 4.    ( 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \"V    9&5F875L=',       !V96-L96X          &YI;G!U=',         ;6%X7V%"
"C8W5M      !A<FET:%]T>7!E     &EN7V)I=%]W:61T:   :6Y?8FEN7W!T      !O=71?8FET"
"7W=I9'1H &]U=%]B:6Y?<'0     <F5G:7-T97)?9&EN  !A9&1?;&%T96YC>0   &)R86U?;&%T9"
"6YC>0  ;75X7VQA=&5N8WD       X    H    !@    @    !          4    (          "
"     !          X    X    !@    @    &          4    (     0    $    !       "
"   D    (            )D .    .     8    (    !@         %    \"     $    !   "
"  0         )    \"             ! #@   #@    &    \"     8         !0    @   "
" !     0    $         \"0    @            @0 X    X    !@    @    &          "
"4    (     0    $    !          D    (               .    .     8    (    !@ "
"        %    \"     $    !     0         )    \"            #A #@   #@    &  "
"  \"     8         !0    @    !     0    $         \"0    @            W0 X  "
"  X    !@    @    &          4    (     0    $    !          D    (          "
"  0$ .    .     8    (    !@         %    \"     $    !     0         )    \""
"            #= #@   #@    &    \"     8         !0    @    !     0    $      "
"   \"0    @           #P/PX    X    !@    @    &          4    (     0    $  "
"  !          D    (             $ .    .     8    (    !@         %    \"    "
" $    !     0         )    \"             ! #@   #@    &    \"     8         "
"!0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag35
    Data		    "  %)30     .    * ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ #3"
"\\,P,.    F (   8    (     @         %    \"     $    !     0         %  0 #@"
"    $   !P    9&5F875L=',       !V96-L96X          &%R:71H7W1Y<&4     ;W5T7V)"
"I=%]W:61T: !O=71?8FEN7W!T     &%D9%]L871E;F-Y    8G)A;5]L871E;F-Y  !M=7A?;&%T"
"96YC>0    X    H    !@    @    !          4    (               !          X  "
"  X    !@    @    &          4    (     0    $    !          D    (          "
"  H$ .    .     8    (    !@         %    \"     $    !     0         )    \""
"            / _#@   #@    &    \"     8         !0    @    !     0    $      "
"   \"0    @           ! 0 X    X    !@    @    &          4    (     0    $  "
"  !          D    (            -T .    .     8    (    !@         %    \"    "
" $    !     0         )    \"             ! #@   #@    &    \"     8         "
"!0    @    !     0    $         \"0    @             0 X    X    !@    @    &"
"          4    (     0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag34
    Data		    "  %)30     .    * ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ #3"
"\\,P,.    F (   8    (     @         %    \"     $    !     0         %  0 #@"
"    $   !P    9&5F875L=',       !V96-L96X          &%R:71H7W1Y<&4     ;W5T7V)"
"I=%]W:61T: !O=71?8FEN7W!T     &%D9%]L871E;F-Y    8G)A;5]L871E;F-Y  !M=7A?;&%T"
"96YC>0    X    H    !@    @    !          4    (               !          X  "
"  X    !@    @    &          4    (     0    $    !          D    (          "
"  H$ .    .     8    (    !@         %    \"     $    !     0         )    \""
"            / _#@   #@    &    \"     8         !0    @    !     0    $      "
"   \"0    @           ! 0 X    X    !@    @    &          4    (     0    $  "
"  !          D    (            -T .    .     8    (    !@         %    \"    "
" $    !     0         )    \"             ! #@   #@    &    \"     8         "
"!0    @    !     0    $         \"0    @             0 X    X    !@    @    &"
"          4    (     0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag33
    Data		    "  %)30     .    . (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (F"
"HQ 8.    J $   8    (     @         %    \"     $    !     0         %  0 #  "
"   $    \\    9&5F875L=',     ;G5M7W-L:6-E    <VQI8V5?=VED=&@ 8FEN7W!T       "
" 87)I=&A?='EP90        X    H    !@    @    !          4    (               !"
"          X    X    !@    @    &          4    (     0    $    !          D  "
"  (             $ .    .     8    (    !@         %    \"     $    !     0   "
"      )    \"            #A #@   #@    &    \"     8         !0    @    !    "
" 0    $         \"0    @            W0 X    X    !@    @    &          4    ("
"     0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag32
    Data		    "  %)30     .    4 $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ -W"
"+\\@$.    P     8    (     @         %    \"     $    !     0         %  0 \""
"@    $    4    9&5F875L=',  &YU;5]S;&EC90      #@   \"@    &    \"     $     "
"    !0    @               $         #@   #@    &    \"     8         !0    @ "
"   !     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag31
    Data		    "  %)30     .    L 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $+"
"8&@$.    ( 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \"V    9&5F875L=',       !V96-L96X          &YI;G!U=',         ;6%X7V%"
"C8W5M      !A<FET:%]T>7!E     &EN7V)I=%]W:61T:   :6Y?8FEN7W!T      !O=71?8FET"
"7W=I9'1H &]U=%]B:6Y?<'0     <F5G:7-T97)?9&EN  !A9&1?;&%T96YC>0   &)R86U?;&%T9"
"6YC>0  ;75X7VQA=&5N8WD       X    H    !@    @    !          4    (          "
"     !          X    X    !@    @    &          4    (     0    $    !       "
"   D    (            )D .    .     8    (    !@         %    \"     $    !   "
"  0         )    \"             ! #@   #@    &    \"     8         !0    @   "
" !     0    $         \"0    @            @0 X    X    !@    @    &          "
"4    (     0    $    !          D    (            \\#\\.    .     8    (    !"
"@         %    \"     $    !     0         )    \"            #A #@   #@    &"
"    \"     8         !0    @    !     0    $         \"0    @            W0 X"
"    X    !@    @    &          4    (     0    $    !          D    (        "
"    0$ .    .     8    (    !@         %    \"     $    !     0         )    "
"\"            #= #@   #@    &    \"     8         !0    @    !     0    $    "
"     \"0    @           #P/PX    X    !@    @    &          4    (     0    $"
"    !          D    (             $ .    .     8    (    !@         %    \"  "
"   $    !     0         )    \"             ! #@   #@    &    \"     8       "
"  !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag30
    Data		    "  %)30     .    . (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $O"
"Q&00.    J $   8    (     @         %    \"     $    !     0         %  0 #  "
"   $    \\    9&5F875L=',     ;G5M7W-L:6-E    <VQI8V5?=VED=&@ 8FEN7W!T       "
" 87)I=&A?='EP90        X    H    !@    @    !          4    (               !"
"          X    X    !@    @    &          4    (     0    $    !          D  "
"  (             $ .    .     8    (    !@         %    \"     $    !     0   "
"      )    \"            $! #@   #@    &    \"     8         !0    @    !    "
" 0    $         \"0    @            W0 X    X    !@    @    &          4    ("
"     0    $    !          D    (               "
  }
  DataRecord {
    Tag			    DataTag29
    Data		    "  %)30     .    . (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $S"
"Q&00.    J $   8    (     @         %    \"     $    !     0         %  0 #  "
"   $    \\    9&5F875L=',     ;G5M7W-L:6-E    <VQI8V5?=VED=&@ 8FEN7W!T       "
" 87)I=&A?='EP90        X    H    !@    @    !          4    (               !"
"          X    X    !@    @    &          4    (     0    $    !          D  "
"  (             $ .    .     8    (    !@         %    \"     $    !     0   "
"      )    \"            $! #@   #@    &    \"     8         !0    @    !    "
" 0    $         \"0    @            W0 X    X    !@    @    &          4    ("
"     0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    & (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ';"
",E04.    B $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;E]I;G!U=', ;&%T96YC>0         .    J     8    (   "
"  0         %    \"     $    \"     0         .    .     8    (    !         "
" %    \"     $    '     0         0    !P   &QA=&5N8WD #@   #@    &    \"    "
" 8         !0    @    !     0    $         \"0    @             0 X    X    !"
"@    @    &          4    (     0    $    !          D    (            $$ .  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"     ! "
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    & (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ';"
",E04.    B $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;E]I;G!U=', ;&%T96YC>0         .    J     8    (   "
"  0         %    \"     $    \"     0         .    .     8    (    !         "
" %    \"     $    '     0         0    !P   &QA=&5N8WD #@   #@    &    \"    "
" 8         !0    @    !     0    $         \"0    @             0 X    X    !"
"@    @    &          4    (     0    $    !          D    (            $$ .  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"     ! "
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    X (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (4"
"!= (.    4 (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !B    9&5F875L=',       !4;W1A;%1A<',      $)I=%=I9'1H26X     0FET5VED"
"=&A/=70   !#;V5F9D)I=%=I9'1H &%D9%]L871E;F-Y    <75A;G1I>F%T:6]N           . "
"   *     8    (     0         %    \"                0         .    .     8  "
"  (    !@         %    \"     $    !     0         )    \"            !! #@  "
" #@    &    \"     8         !0    @    !     0    $         \"0    @        "
"    @0 X    X    !@    @    &          4    (     0    $    !          D    ("
"            ,D .    .     8    (    !@         %    \"     $    !     0      "
"   )    \"            \"! #@   #@    &    \"     8         !0    @    !     0"
"    $         \"0    @             0 X    X    !@    @    $          4    (  "
"   0    @    !         !     (    5')U;F-A=&4"
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    * ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .T"
"V& 4.    F (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !P    9&5F875L=',       !4;W1A;%1A<',      $)I=%=I9'1H26X     0FET5VED"
"=&A/=70   !#;V5F9D)I=%=I9'1H &%D9%]L871E;F-Y    ;75L=%]L871E;F-Y  !Q=6%N=&EZ8"
"71I;VX   X    H    !@    @    !          4    (               !          X   "
" X    !@    @    &          4    (     0    $    !          D    (           "
" $$ .    .     8    (    !@         %    \"     $    !     0         )    \" "
"           \"! #@   #@    &    \"     8         !0    @    !     0    $      "
"   \"0    @            R0 X    X    !@    @    &          4    (     0    $  "
"  !          D    (            ($ .    .     8    (    !@         %    \"    "
" $    !     0         )    \"             ! #@   #@    &    \"     8         "
"!0    @    !     0    $         \"0    @            (0 X    X    !@    @    $"
"          4    (     0    @    !         !     (    5')U;F-A=&4"
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    & 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +'"
"8#04.    B ,   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \":    9&5F875L=',       !01D)3:7IE         $-O969F0FET5VED=&@ 0V]E9F9"
"2;W5N9     !4;W1A;%1A<',      $-O969F1&ES=$UE;0  5VEN9&]W5'EP90    !B<F%M7VQA"
"=&5N8WD  &Y?:6YP=71S        ;G!U=             !F=VED=&@                   X  "
"  H    !@    @    !          4    (               !          X    X    !@    "
"@    &          4    (     0    $    !          D    (            )D .    .  "
"   8    (    !@         %    \"     $    !     0         )    \"            "
"\"! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
"           #P/PX    X    !@    @    &          4    (     0    $    !        "
"  D    (            $$ .    .     8    (    !@         %    \"     $    !    "
" 0         )    \"            / _#@   #@    &    \"     0         !0    @    "
"!    !P    $         $     <   !H86UM:6YG  X    X    !@    @    &          4 "
"   (     0    $    !          D    (            \"$ .    .     8    (    !@  "
"       %    \"     $    !     0         )    \"               #@   #@    &   "
" \"     8         !0    @    !     0    $         \"0    @               X   "
" X    !@    @    &          4    (     0    $    !          D    (           "
" \\#\\"
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    J 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /F"
"3>00.    & 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \"V    9&5F875L=',       !N<'5T             %!&0E-I>F4         0V]E9F9"
"\":717:61T: !#;V5F9E)O=6YD     %1O=&%L5&%P<P      0FET5VED=&A);@    !#;V5F9D1"
"I<W1-96T  %=I;F1O=U1Y<&4     ;75L=%]L871E;F-Y  !B<F%M7VQA=&5N8WD  &Y?:6YP=71S"
"        9G=I9'1H              X    H    !@    @    !          4    (         "
"      !          X    X    !@    @    &          4    (     0    $    !      "
"    D    (               .    .     8    (    !@         %    \"     $    !  "
"   0         )    \"            \"9 #@   #@    &    \"     8         !0    @ "
"   !     0    $         \"0    @            @0 X    P    !@    @    $        "
"  4    (     0    $    !         !   0 Q    #@   #@    &    \"     8         "
"!0    @    !     0    $         \"0    @            00 X    X    !@    @    &"
"          4    (     0    $    !          D    (            ($ .    .     8  "
"  (    !@         %    \"     $    !     0         )    \"            / _#@  "
" #@    &    \"     0         !0    @    !    !P    $         $     <   !H86UM"
":6YG  X    X    !@    @    &          4    (     0    $    !          D    ( "
"           \"$ .    .     8    (    !@         %    \"     $    !     0      "
"   )    \"             A #@   #@    &    \"     8         !0    @    !     0 "
"   $         \"0    @               X    X    !@    @    &          4    (   "
"  0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    & (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ';"
",E04.    B $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;E]I;G!U=', ;&%T96YC>0         .    J     8    (   "
"  0         %    \"     $    \"     0         .    .     8    (    !         "
" %    \"     $    '     0         0    !P   &QA=&5N8WD #@   #@    &    \"    "
" 8         !0    @    !     0    $         \"0    @             0 X    X    !"
"@    @    &          4    (     0    $    !          D    (            $$ .  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"     ! "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    & (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ';"
",E04.    B $   8    (     @         %    \"     $    !     0         %  0 \"0"
"    $    ;    9&5F875L=', ;E]I;G!U=', ;&%T96YC>0         .    J     8    (   "
"  0         %    \"     $    \"     0         .    .     8    (    !         "
" %    \"     $    '     0         0    !P   &QA=&5N8WD #@   #@    &    \"    "
" 8         !0    @    !     0    $         \"0    @             0 X    X    !"
"@    @    &          4    (     0    $    !          D    (            $$ .  "
"  .     8    (    !@         %    \"     $    !     0         )    \"        "
"     ! "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    X (   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (4"
"!= (.    4 (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !B    9&5F875L=',       !4;W1A;%1A<',      $)I=%=I9'1H26X     0FET5VED"
"=&A/=70   !#;V5F9D)I=%=I9'1H &%D9%]L871E;F-Y    <75A;G1I>F%T:6]N           . "
"   *     8    (     0         %    \"                0         .    .     8  "
"  (    !@         %    \"     $    !     0         )    \"            !! #@  "
" #@    &    \"     8         !0    @    !     0    $         \"0    @        "
"    @0 X    X    !@    @    &          4    (     0    $    !          D    ("
"            ,D .    .     8    (    !@         %    \"     $    !     0      "
"   )    \"            \"! #@   #@    &    \"     8         !0    @    !     0"
"    $         \"0    @             0 X    X    !@    @    $          4    (  "
"   0    @    !         !     (    5')U;F-A=&4"
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    * ,   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .T"
"V& 4.    F (   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   !P    9&5F875L=',       !4;W1A;%1A<',      $)I=%=I9'1H26X     0FET5VED"
"=&A/=70   !#;V5F9D)I=%=I9'1H &%D9%]L871E;F-Y    ;75L=%]L871E;F-Y  !Q=6%N=&EZ8"
"71I;VX   X    H    !@    @    !          4    (               !          X   "
" X    !@    @    &          4    (     0    $    !          D    (           "
" $$ .    .     8    (    !@         %    \"     $    !     0         )    \" "
"           \"! #@   #@    &    \"     8         !0    @    !     0    $      "
"   \"0    @            R0 X    X    !@    @    &          4    (     0    $  "
"  !          D    (            ($ .    .     8    (    !@         %    \"    "
" $    !     0         )    \"             ! #@   #@    &    \"     8         "
"!0    @    !     0    $         \"0    @            (0 X    X    !@    @    $"
"          4    (     0    @    !         !     (    5')U;F-A=&4"
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    & 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (_"
"F<P8.    B ,   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \":    9&5F875L=',       !01D)3:7IE         $-O969F0FET5VED=&@ 5&]T86Q"
"487!S      !#;V5F9D1I<W1-96T  $-O969F4F]U;F0     5VEN9&]W5'EP90    !B<F%M7VQA"
"=&5N8WD  &Y?:6YP=71S        ;G!U=             !F=VED=&@                   X  "
"  H    !@    @    !          4    (               !          X    X    !@    "
"@    &          4    (     0    $    !          D    (            )D .    .  "
"   8    (    !@         %    \"     $    !     0         )    \"            "
"\"! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
"            00 X    X    !@    @    &          4    (     0    $    !        "
"  D    (            \\#\\.    .     8    (    !@         %    \"     $    !  "
"   0         )    \"            / _#@   #@    &    \"     0         !0    @  "
"  !    !P    $         $     <   !H86UM:6YG  X    X    !@    @    &          "
"4    (     0    $    !          D    (            \"$ .    .     8    (    !@"
"         %    \"     $    !     0         )    \"               #@   #@    & "
"   \"     8         !0    @    !     0    $         \"0    @               X "
"   X    !@    @    &          4    (     0    $    !          D    (         "
"   \\#\\"
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    J 0   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ /F"
"3>00.    & 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   \"V    9&5F875L=',       !N<'5T             %!&0E-I>F4         0V]E9F9"
"\":717:61T: !#;V5F9E)O=6YD     %1O=&%L5&%P<P      0FET5VED=&A);@    !#;V5F9D1"
"I<W1-96T  %=I;F1O=U1Y<&4     ;75L=%]L871E;F-Y  !B<F%M7VQA=&5N8WD  &Y?:6YP=71S"
"        9G=I9'1H              X    H    !@    @    !          4    (         "
"      !          X    X    !@    @    &          4    (     0    $    !      "
"    D    (               .    .     8    (    !@         %    \"     $    !  "
"   0         )    \"            \"9 #@   #@    &    \"     8         !0    @ "
"   !     0    $         \"0    @            @0 X    P    !@    @    $        "
"  4    (     0    $    !         !   0 Q    #@   #@    &    \"     8         "
"!0    @    !     0    $         \"0    @            00 X    X    !@    @    &"
"          4    (     0    $    !          D    (            ($ .    .     8  "
"  (    !@         %    \"     $    !     0         )    \"            / _#@  "
" #@    &    \"     0         !0    @    !    !P    $         $     <   !H86UM"
":6YG  X    X    !@    @    &          4    (     0    $    !          D    ( "
"           \"$ .    .     8    (    !@         %    \"     $    !     0      "
"   )    \"             A #@   #@    &    \"     8         !0    @    !     0 "
"   $         \"0    @               X    X    !@    @    &          4    (   "
"  0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    4 4   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ 'Y"
">IP$.    P 0   8    (     @         %    \"     $    !     0         %  0 #@ "
"   $   #2    9&5F875L=',       !01D)3:7IE         %1O=&%L5&%P<P      5VEN9&]W"
"5'EP90    !N7VEN<'5T<P       $UA:V5\":7!L97@     0FET5VED=&A);@    !\":717:61"
"T:$]U=    $-O969F0FET5VED=&@ 0V]E9F9$:7-T365M  !A9&1?;&%T96YC>0   &UU;'1?;&%T"
"96YC>0  8G)A;5]L871E;F-Y  !Q=6%N=&EZ871I;VX  &9W:61T:                   #@   "
"\"@    &    \"     $         !0    @               $         #@   #@    &    "
"\"     8         !0    @    !     0    $         \"0    @            F0 X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
"$$ .    .     8    (    !          %    \"     $    '     0         0    !P  "
" &AA;6UI;F< #@   #@    &    \"     8         !0    @    !     0    $         "
"\"0    @               X    X    !@    @    &          4    (     0    $    !"
"          D    (            \\#\\.    .     8    (    !@         %    \"     "
"$    !     0         )    \"            \"! #@   #@    &    \"     8         "
"!0    @    !     0    $         \"0    @            R0 X    X    !@    @    &"
"          4    (     0    $    !          D    (            ($ .    .     8  "
"  (    !@         %    \"     $    !     0         )    \"            / _#@  "
" #@    &    \"     8         !0    @    !     0    $         \"0    @        "
"     0 X    X    !@    @    &          4    (     0    $    !          D    ("
"            \"$ .    .     8    (    !@         %    \"     $    !     0     "
"    )    \"             A #@   #@    &    \"     0         !0    @    !    \""
"     $         $     @   !4<G5N8V%T90X    X    !@    @    &          4    (  "
"   0    $    !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    4 $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ -W"
"+\\@$.    P     8    (     @         %    \"     $    !     0         %  0 \""
"@    $    4    9&5F875L=',  &YU;5]S;&EC90      #@   \"@    &    \"     $     "
"    !0    @               $         #@   #@    &    \"     8         !0    @ "
"   !     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    4 $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ -_"
"+\\@$.    P     8    (     @         %    \"     $    !     0         %  0 \""
"@    $    4    9&5F875L=',  &YU;5]S;&EC90      #@   \"@    &    \"     $     "
"    !0    @               $         #@   #@    &    \"     8         !0    @ "
"   !     0    $         \"0    @            00 "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    4 $   8    (     @         %    "
"\"     $    !     0         %  0 \"P    $    6    <W1A=&4       !P87)A;65T97)"
"S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ -W"
"+\\@$.    P     8    (     @         %    \"     $    !     0         %  0 \""
"@    $    4    9&5F875L=',  &YU;5]S;&EC90      #@   \"@    &    \"     $     "
"    !0    @               $         #@   #@    &    \"     8         !0    @ "
"   !     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    <!H   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X    ("
"#0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@ "
"  !S:&%R960       !C;VUP:6QA=&EO;@ .    \" 0   8    (     @         %    \"  "
"   $    !     0         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!"
"I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?"
"=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X  "
"  X    !@    @    $          4    (     0    <    !         !     '    =&%R9V"
"5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P"
"    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (  "
"   0    (    !          X   !     !@    @    $          4    (     0    L    "
"!         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4 "
"   (     0    L    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@  "
"  @    !          4    (     0    (    !          X    X    !@    @    $     "
"     4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (  "
"  !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #    "
" &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     "
"8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@"
"    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!"
"I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $    "
"     $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !      "
"    %    \"     $    #     0         0  , ;V9F  X   \"@\"   !@    @    \"    "
"      4    (     0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E="
"#( #@   . #   &    \"     (         !0    @    !     0    $         !0 $ !   "
"  !    P    'AI;&EN>&9A;6EL>0    !P87)T                <W!E960              '"
"!A8VMA9V4           !S>6YT:&5S:7-?=&]O;   9&ER96-T;W)Y         '1E<W1B96YC:  "
"       !S>7-C;&M?<&5R:6]D    8V]R95]G96YE<F%T:6]N ')U;E]C;W)E9V5N      !E=F%L"
"7V9I96QD        8VQO8VM?;&]C          X    X    !@    @    $          4    ( "
"    0    @    !         !     (    5FER=&5X,E .    .     8    (    !         "
" %    \"     $    '     0         0    !P   'AC,G9P-3  #@   #     &    \"    "
" 0         !0    @    !     @    $         $  \" \"TW   .    .     8    (    "
"!          %    \"     $    &     0         0    !@   &9F,3$U,@  #@   #     &"
"    \"     0         !0    @    !     P    $         $  # %A35  .    2     8 "
"   (    !          %    \"     $    2     0         0    $@   \"XO=&5S=&)L;V-"
"K+W-Y<V=E;@        X    P    !@    @    $          4    (     0    ,    !    "
"     !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $     "
"    $  \" #$P   .    2     8    (    !          %    \"     $    8     0     "
"    0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $       "
"   4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0        "
" !0    @    !     0    $         $  ! #     .    ,     8    (    !          %"
"    \"                0         0          X   !H!   !@    @    \"          4"
"    (     0    $    !          4 !  3     0   -$   !N9V-?8V]N9FEG            "
"<WEN=&AE<VES7VQA;F=U86=E '-Y;G1H97-I<U]T;V]L      !X:6QI;GAF86UI;'D         <"
"&%R=                    '-P965D                  !T97-T8F5N8V@             <&"
"%C:V%G90               &1I<F5C=&]R>0            !S>7-C;&M?<&5R:6]D        8VQ"
"O8VM?;&]C                       .    Z     8    (     @         %    \"     $"
"    !     0         %  0 %0    $    J    :6YC;'5D95]C;&]C:W=R87!P97( :6YC;'5D"
"95]C9@                      #@   #@    &    \"     8         !0    @    !    "
" 0    $         \"0    @           #P/PX    X    !@    @    &          4    ("
"     0    $    !          D    (               .    ,     8    (    !        "
"  %    \"     $    $     0         0  0 5DA$3 X    P    !@    @    $         "
" 4    (     0    ,    !         !   P!84U0 #@   #@    &    \"     0         !"
"0    @    !    \"     $         $     @   !6:7)T97@R4 X    X    !@    @    $ "
"         4    (     0    <    !         !     '    >&,R=G U,  .    ,     8   "
" (    !          %    \"     $    \"     0         0  ( +3<   X    P    !@   "
" @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \""
"     0         !0    @    !    !@    $         $     8   !F9C$Q-3(   X   !0  "
"  !@    @    $          4    (     0   !\\    !         !     ?    +B]A=&%?>&"
"%U:5\\R,#0X<'1?=S,R<&YK+W-Y<V=E;@ .    ,     8    (    !          %    \"    "
" $    !     0         0  $ .     X    P    !@    @    $          4    (      "
"         !         !          #@   ! -   &    \"     (         !0    @    !  "
"   0    $         !0 $  P    !    &    '-H87)E9        &-O;7!I;&%T:6]N  X    "
"(!   !@    @    \"          4    (     0    $    !          4 !  3     0   (4"
"   !C;VUP:6QA=&EO;@          8V]M<&EL871I;VY?;'5T     '-I;75L:6YK7W!E<FEO9   "
"  !I;F-R7VYE=&QI<W0         =')I;5]V8FET<P           &1B;%]O=G)D             "
" !D97!R96-A=&5D7V-O;G1R;VP     #@   #@    &    \"     0         !0    @    ! "
"   !P    $         $     <   !T87)G970R  X   \"X 0  !@    @    \"          4 "
"   (     0    $    !          4 !  '     0    X   !K97ES    =F%L=65S    #@   "
"+@    &    \"     $         !0    @    !     @    $         #@   $     &    "
"\"     0         !0    @    !    \"P    $         $     L   !(1$P@3F5T;&ES=  "
"     #@   $     &    \"     0         !0    @    !    \"P    $         $     "
"L   !.1T,@3F5T;&ES=       #@   *@    &    \"     $         !0    @    !     @"
"    $         #@   #@    &    \"     0         !0    @    !    !P    $       "
"  $     <   !T87)G970Q  X    X    !@    @    $          4    (     0    <    "
"!         !     '    =&%R9V5T,@ .    ,     8    (    !          %    \"     $"
"    !     0         0  $ ,0    X    P    !@    @    $          4    (     0  "
"  ,    !         !   P!O9F8 #@   $@    &    \"     0         !0    @    !    "
"%P    $         $    !<   !%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;0 .    2     8    ( "
"   !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\""
";&]C:R!-87-K<PX    P    !@    @    $          4    (     0    ,    !         "
"!   P!O9F8 #@   *@(   &    \"     (         !0    @    !     0    $         !"
"0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    X ,   8    (     @         %  "
"  \"     $    !     0         %  0 $     $   #     >&EL:6YX9F%M:6QY     '!A<G"
"0               !S<&5E9               <&%C:V%G90           '-Y;G1H97-I<U]T;V]"
"L  !D:7)E8W1O<GD         =&5S=&)E;F-H         '-Y<V-L:U]P97)I;V0   !C;W)E7V=E"
";F5R871I;VX <G5N7V-O<F5G96X      &5V86Q?9FEE;&0       !C;&]C:U]L;V,         #"
"@   #@    &    \"     0         !0    @    !    \"     $         $     @   !6"
":7)T97@R4 X    X    !@    @    $          4    (     0    <    !         !   "
"  '    >&,R=G U,  .    ,     8    (    !          %    \"     $    \"     0  "
"       0  ( +3<   X    X    !@    @    $          4    (     0    8    !     "
"    !     &    9F8Q,34R   .    ,     8    (    !          %    \"     $    # "
"    0         0  , 6%-4  X   !(    !@    @    $          4    (     0   !(   "
" !         !     2    +B]T97-T8FQO8VLO<WES9V5N        #@   #     &    \"     "
"0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !  "
"        %    \"     $    \"     0         0  ( ,3    X   !(    !@    @    $  "
"        4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($U"
"A<VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]"
"F9@ .    ,     8    (    !          %    \"     $    !     0         0  $ ,  "
"   X    P    !@    @    $          4    (               !         !          "
"#@   ' $   &    \"     (         !0    @    !     0    $         !0 $ !,    !"
"    T0   &YG8U]C;VYF:6<           !S>6YT:&5S:7-?;&%N9W5A9V4 <WEN=&AE<VES7W1O;"
"VP      'AI;&EN>&9A;6EL>0        !P87)T                    <W!E960           "
"       '1E<W1B96YC:             !P86-K86=E                9&ER96-T;W)Y       "
"      '-Y<V-L:U]P97)I;V0       !C;&]C:U]L;V,                       X   #H    "
"!@    @    \"          4    (     0    $    !          4 !  5     0   \"H   !"
"I;F-L=61E7V-L;V-K=W)A<'!E<@!I;F-L=61E7V-F                       .    .     8 "
"   (    !@         %    \"     $    !     0         )    \"            / _#@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"        X    P    !@    @    $          4    (     0    0    !         !  ! !"
"62$1,#@   #     &    \"     0         !0    @    !     P    $         $  # %A"
"35  .    .     8    (    !          %    \"     $    (     0         0    \" "
"   %9I<G1E>#)0#@   #@    &    \"     0         !0    @    !    !P    $       "
"  $     <   !X8S)V<#4P  X    P    !@    @    $          4    (     0    (    "
"!         !   @ M-P  #@   #     &    \"     0         !0    @    !     P    $"
"         $  # &]F9@ .    .     8    (    !          %    \"     $    &     0 "
"        0    !@   &9F,3$U,@  #@   %@    &    \"     0         !0    @    !   "
" (P    $         $    \",    N+V%T85]X875I7S(P-#AP=%]W:71H,S)B:71S+W-Y<V=E;@ "
"     #@   #     &    \"     0         !0    @    !     0    $         $  ! #@"
"    .    ,     8    (    !          %    \"                0         0       "
"   "
  }
}
