Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:53:09 2015
| Host              : xsjrdevl19 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postsynth_timing_min.rpt
| Design            : sv_chip2_hierarchy_no_mem
| Device            : 7vx980t-ffg1930
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 v_d_reg_s1_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            v_fltr_1_left/fifo0/buff2_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.231     0.663    tm3_clk_v0_IBUF_BUFG
                                                                      r  v_d_reg_s1_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  v_d_reg_s1_left_reg[0]/Q
                         net (fo=1, unplaced)         0.094     0.861    v_fltr_1_left/fifo0/din[0]
                         SRL16E                                       r  v_fltr_1_left/fifo0/buff2_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.243     0.859    v_fltr_1_left/fifo0/clk
                                                                      r  v_fltr_1_left/fifo0/buff2_reg[0]_srl2/CLK
                         clock pessimism             -0.183     0.676    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.742    v_fltr_1_left/fifo0/buff2_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 v_d_reg_s1_left_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            v_fltr_1_left/fifo0/buff2_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.231     0.663    tm3_clk_v0_IBUF_BUFG
                                                                      r  v_d_reg_s1_left_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  v_d_reg_s1_left_reg[1]/Q
                         net (fo=1, unplaced)         0.094     0.861    v_fltr_1_left/fifo0/din[1]
                         SRL16E                                       r  v_fltr_1_left/fifo0/buff2_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.243     0.859    v_fltr_1_left/fifo0/clk
                                                                      r  v_fltr_1_left/fifo0/buff2_reg[1]_srl2/CLK
                         clock pessimism             -0.183     0.676    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.742    v_fltr_1_left/fifo0/buff2_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 v_d_reg_s1_left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            v_fltr_1_left/fifo0/buff2_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.231     0.663    tm3_clk_v0_IBUF_BUFG
                                                                      r  v_d_reg_s1_left_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  v_d_reg_s1_left_reg[2]/Q
                         net (fo=1, unplaced)         0.094     0.861    v_fltr_1_left/fifo0/din[2]
                         SRL16E                                       r  v_fltr_1_left/fifo0/buff2_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.243     0.859    v_fltr_1_left/fifo0/clk
                                                                      r  v_fltr_1_left/fifo0/buff2_reg[2]_srl2/CLK
                         clock pessimism             -0.183     0.676    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.742    v_fltr_1_left/fifo0/buff2_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 v_d_reg_s1_left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            v_fltr_1_left/fifo0/buff2_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.231     0.663    tm3_clk_v0_IBUF_BUFG
                                                                      r  v_d_reg_s1_left_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  v_d_reg_s1_left_reg[3]/Q
                         net (fo=1, unplaced)         0.094     0.861    v_fltr_1_left/fifo0/din[3]
                         SRL16E                                       r  v_fltr_1_left/fifo0/buff2_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.243     0.859    v_fltr_1_left/fifo0/clk
                                                                      r  v_fltr_1_left/fifo0/buff2_reg[3]_srl2/CLK
                         clock pessimism             -0.183     0.676    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.742    v_fltr_1_left/fifo0/buff2_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 v_d_reg_s1_left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            v_fltr_1_left/fifo0/buff2_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.231     0.663    tm3_clk_v0_IBUF_BUFG
                                                                      r  v_d_reg_s1_left_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  v_d_reg_s1_left_reg[4]/Q
                         net (fo=1, unplaced)         0.094     0.861    v_fltr_1_left/fifo0/din[4]
                         SRL16E                                       r  v_fltr_1_left/fifo0/buff2_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.243     0.859    v_fltr_1_left/fifo0/clk
                                                                      r  v_fltr_1_left/fifo0/buff2_reg[4]_srl2/CLK
                         clock pessimism             -0.183     0.676    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.742    v_fltr_1_left/fifo0/buff2_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 v_d_reg_s1_left_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            v_fltr_1_left/fifo0/buff2_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.231     0.663    tm3_clk_v0_IBUF_BUFG
                                                                      r  v_d_reg_s1_left_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  v_d_reg_s1_left_reg[5]/Q
                         net (fo=1, unplaced)         0.094     0.861    v_fltr_1_left/fifo0/din[5]
                         SRL16E                                       r  v_fltr_1_left/fifo0/buff2_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.243     0.859    v_fltr_1_left/fifo0/clk
                                                                      r  v_fltr_1_left/fifo0/buff2_reg[5]_srl2/CLK
                         clock pessimism             -0.183     0.676    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.742    v_fltr_1_left/fifo0/buff2_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 v_d_reg_s1_left_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            v_fltr_1_left/fifo0/buff2_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.231     0.663    tm3_clk_v0_IBUF_BUFG
                                                                      r  v_d_reg_s1_left_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  v_d_reg_s1_left_reg[6]/Q
                         net (fo=1, unplaced)         0.094     0.861    v_fltr_1_left/fifo0/din[6]
                         SRL16E                                       r  v_fltr_1_left/fifo0/buff2_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.243     0.859    v_fltr_1_left/fifo0/clk
                                                                      r  v_fltr_1_left/fifo0/buff2_reg[6]_srl2/CLK
                         clock pessimism             -0.183     0.676    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.742    v_fltr_1_left/fifo0/buff2_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 v_d_reg_s1_left_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            v_fltr_1_left/fifo0/buff2_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.231     0.663    tm3_clk_v0_IBUF_BUFG
                                                                      r  v_d_reg_s1_left_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  v_d_reg_s1_left_reg[7]/Q
                         net (fo=1, unplaced)         0.094     0.861    v_fltr_1_left/fifo0/din[7]
                         SRL16E                                       r  v_fltr_1_left/fifo0/buff2_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.243     0.859    v_fltr_1_left/fifo0/clk
                                                                      r  v_fltr_1_left/fifo0/buff2_reg[7]_srl2/CLK
                         clock pessimism             -0.183     0.676    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.742    v_fltr_1_left/fifo0/buff2_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 v_d_reg_s1_right_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            v_fltr_1_right/fifo0/buff2_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.231     0.663    tm3_clk_v0_IBUF_BUFG
                                                                      r  v_d_reg_s1_right_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  v_d_reg_s1_right_reg[0]/Q
                         net (fo=1, unplaced)         0.094     0.861    v_fltr_1_right/fifo0/din[0]
                         SRL16E                                       r  v_fltr_1_right/fifo0/buff2_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.243     0.859    v_fltr_1_right/fifo0/clk
                                                                      r  v_fltr_1_right/fifo0/buff2_reg[0]_srl2/CLK
                         clock pessimism             -0.183     0.676    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.742    v_fltr_1_right/fifo0/buff2_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 v_d_reg_s1_right_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            v_fltr_1_right/fifo0/buff2_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.231     0.663    tm3_clk_v0_IBUF_BUFG
                                                                      r  v_d_reg_s1_right_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  v_d_reg_s1_right_reg[1]/Q
                         net (fo=1, unplaced)         0.094     0.861    v_fltr_1_right/fifo0/din[1]
                         SRL16E                                       r  v_fltr_1_right/fifo0/buff2_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.243     0.859    v_fltr_1_right/fifo0/clk
                                                                      r  v_fltr_1_right/fifo0/buff2_reg[1]_srl2/CLK
                         clock pessimism             -0.183     0.676    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.742    v_fltr_1_right/fifo0/buff2_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.120    




