INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rrr/XP/xup_fpga/lab1/lab1.sim/sim_1/impl/timing/xsim/lab1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rrr/XP/xup_fpga/lab1/lab1.srcs/sim_1/imports/XP/lab1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_tb
