<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML>
 <HEAD>
  <TITLE> New Document </TITLE>
 </HEAD>

 <BODY>
  <h3 align="center"> DIGITAL SIGNAL PROCESSING</h3>
  
  <h4 align="left"; style="color:blue">UNIT-1</h4>
  <p>
  Basic Elements and advantages of DSP, Discrete time signals and systems, Analysis of discrete time LTI systems, Discrete time system described by difference equation. Review of Z-transforms, Frequency domain sampling, Properties of DFT, Overlap-save method, overlap-add method, Efficient computation of DFT: FFT Algorithm, Direct computation of DFT, Radix-2 FFT Algorithm, MATLAB program for FFT Calculation.
  </p>
  
  <h4 align="left"; style="color:blue">UNIT-2</h4>
  <p>
  Design of FIR filters, characteristics of practical frequency selective filters, symmetric and anti symmetric FIR filters. Design of linear face FIR filters using windows. Design of optimum equi-ripple linear face FIR filters. Structure for the realization of discrete time systems: structure for FIR systems, direct form and cascade form structures.
  </p>
  
  <h4 align="left"; style="color:blue">UNIT-3</h4>
  <p>
 Design of IIR filters from analog filters. IIR filter design by impulse invariance, bilinear transformation. Butterworth filters, Chebyshev filters. Frequency transformation in analog and digital domains.<br>

Structures for IIR systems, direct form, cascade form, parallel form. Representation of numbers, Round off effect in digital filters.
  </p>
  
  <h4 align="left"; style="color:blue">UNIT-4</h4>
  <p>
 Architectures for Programmable DSP devices: Introduction, basic architectural features, DSP computational Building Blocks (Multiplier, Shifter, MAC Unit & ALU). Bus Architecture & Memory: On-chip memory, organization of on-chip memory, Data Addressing capabilities: Immediate addressing mode, register addressing mode, direct addressing mode, indirect addressing mode and Special addressing modes. Address generation Unit, Programmability & Program execution: Program Control, Program Sequence. Speed issues: Hardware architecture, parallelism, pipelining. Introduction to TMS320C54xx DSP processor, Bus structure, CPU, Data Addressing modes, Memory space.
  </p>
  
  <h4 align="left"; style="color:blue">UNIT-5</h4>
  <p>
  Applications of Programmable DSP devices, DSP based Bio-telemetry receiver, A speech Processing System and its implementation of TMS320C54xx processor, An Image Processing System: JPEG Algorithm, Encoding & Decoding Using TMS320C54xx.
  </p>
  
  <h4 align="left"; style="color:red">Suggested Reading:</h4>
  <p>
 1Proakis John G, Dimitris G. Manolakis, Digital Signal Processing, Third Edition, PHI 2005. (Units 1,2 &3).<br>
2Avtar Singh, S.Srinivasan, Digital Signal Processing Implementations Using DSP Microprocessors with Examples from TMS320C54xx, THOMSON BROOKS/COLE, 2004. (Units 4 & 5)<br>
3Jonathan (Y) Stein, Digital Signal Processing A Computer Science Perspective, WILEY-INDIA, 2000.<br>
4Vinay K. Ingle, John G. Proakis, Digital Signal Processing using MATLAB, THOMSON BROOKS/COLE, 2004.<br>
5Phil Lapsley, Jeff Bier, Amit Shoham, Edward Lee, DSP Processor Fundamentals: Architectures & Features, WILEY-INDIA, 1996.
  </p>
  
 </BODY>
</HTML>
