{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428447221718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428447221719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 07 17:53:41 2015 " "Processing started: Tue Apr 07 17:53:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428447221719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428447221719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DS1620_INTERFACE -c DS1620_INTERFACE " "Command: quartus_map --read_settings_files=on --write_settings_files=off DS1620_INTERFACE -c DS1620_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428447221719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1428447222334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds1620_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ds1620_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 DS1620_INTERFACE " "Found entity 1: DS1620_INTERFACE" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428447222445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428447222445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DS1620_INTERFACE " "Elaborating entity \"DS1620_INTERFACE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1428447222492 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(59) " "Verilog HDL Always Construct warning at ds1620_interface.v(59): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428447222493 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(65) " "Verilog HDL Always Construct warning at ds1620_interface.v(65): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428447222493 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(67) " "Verilog HDL Always Construct warning at ds1620_interface.v(67): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428447222493 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CLR ds1620_interface.v(70) " "Verilog HDL Always Construct warning at ds1620_interface.v(70): variable \"CLR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428447222494 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(84) " "Verilog HDL Always Construct warning at ds1620_interface.v(84): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428447222494 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(92) " "Verilog HDL Always Construct warning at ds1620_interface.v(92): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428447222494 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(100) " "Verilog HDL Always Construct warning at ds1620_interface.v(100): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428447222494 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(108) " "Verilog HDL Always Construct warning at ds1620_interface.v(108): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428447222495 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dq_out_buff ds1620_interface.v(109) " "Verilog HDL Always Construct warning at ds1620_interface.v(109): variable \"dq_out_buff\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428447222495 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DQ_IN ds1620_interface.v(110) " "Verilog HDL Always Construct warning at ds1620_interface.v(110): variable \"DQ_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428447222495 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(114) " "Verilog HDL Always Construct warning at ds1620_interface.v(114): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428447222495 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ds1620_interface.v(115) " "Verilog HDL assignment warning at ds1620_interface.v(115): truncated value with size 32 to match size of target (9)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428447222495 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(119) " "Verilog HDL Always Construct warning at ds1620_interface.v(119): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428447222496 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(122) " "Verilog HDL Always Construct warning at ds1620_interface.v(122): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428447222496 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ds1620_interface.v(122) " "Verilog HDL assignment warning at ds1620_interface.v(122): truncated value with size 32 to match size of target (5)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428447222496 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK_OUT ds1620_interface.v(56) " "Verilog HDL Always Construct warning at ds1620_interface.v(56): inferring latch(es) for variable \"CLK_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428447222496 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count ds1620_interface.v(56) " "Verilog HDL Always Construct warning at ds1620_interface.v(56): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428447222497 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dq_out_buff ds1620_interface.v(56) " "Verilog HDL Always Construct warning at ds1620_interface.v(56): inferring latch(es) for variable \"dq_out_buff\", which holds its previous value in one or more paths through the always construct" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428447222500 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TEMP ds1620_interface.v(56) " "Verilog HDL Always Construct warning at ds1620_interface.v(56): inferring latch(es) for variable \"TEMP\", which holds its previous value in one or more paths through the always construct" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428447222500 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RST ds1620_interface.v(56) " "Verilog HDL Always Construct warning at ds1620_interface.v(56): inferring latch(es) for variable \"RST\", which holds its previous value in one or more paths through the always construct" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428447222500 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DQ_OUT ds1620_interface.v(56) " "Verilog HDL Always Construct warning at ds1620_interface.v(56): inferring latch(es) for variable \"DQ_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428447222500 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TRI_EN ds1620_interface.v(56) " "Verilog HDL Always Construct warning at ds1620_interface.v(56): inferring latch(es) for variable \"TRI_EN\", which holds its previous value in one or more paths through the always construct" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428447222500 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TRI_EN ds1620_interface.v(62) " "Inferred latch for \"TRI_EN\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222502 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DQ_OUT ds1620_interface.v(62) " "Inferred latch for \"DQ_OUT\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222502 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RST ds1620_interface.v(62) " "Inferred latch for \"RST\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222502 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[0\] ds1620_interface.v(62) " "Inferred latch for \"TEMP\[0\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222502 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[1\] ds1620_interface.v(62) " "Inferred latch for \"TEMP\[1\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222502 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[2\] ds1620_interface.v(62) " "Inferred latch for \"TEMP\[2\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222502 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[3\] ds1620_interface.v(62) " "Inferred latch for \"TEMP\[3\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222503 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[4\] ds1620_interface.v(62) " "Inferred latch for \"TEMP\[4\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222503 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[5\] ds1620_interface.v(62) " "Inferred latch for \"TEMP\[5\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222503 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[6\] ds1620_interface.v(62) " "Inferred latch for \"TEMP\[6\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222503 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[7\] ds1620_interface.v(62) " "Inferred latch for \"TEMP\[7\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222503 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[8\] ds1620_interface.v(62) " "Inferred latch for \"TEMP\[8\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222503 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[0\] ds1620_interface.v(62) " "Inferred latch for \"dq_out_buff\[0\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222503 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[1\] ds1620_interface.v(62) " "Inferred latch for \"dq_out_buff\[1\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222503 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[2\] ds1620_interface.v(62) " "Inferred latch for \"dq_out_buff\[2\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222504 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[3\] ds1620_interface.v(62) " "Inferred latch for \"dq_out_buff\[3\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222504 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[4\] ds1620_interface.v(62) " "Inferred latch for \"dq_out_buff\[4\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222504 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[5\] ds1620_interface.v(62) " "Inferred latch for \"dq_out_buff\[5\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222504 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[6\] ds1620_interface.v(62) " "Inferred latch for \"dq_out_buff\[6\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222504 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[7\] ds1620_interface.v(62) " "Inferred latch for \"dq_out_buff\[7\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222504 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[8\] ds1620_interface.v(62) " "Inferred latch for \"dq_out_buff\[8\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222504 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] ds1620_interface.v(62) " "Inferred latch for \"count\[0\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222505 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] ds1620_interface.v(62) " "Inferred latch for \"count\[1\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222505 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] ds1620_interface.v(62) " "Inferred latch for \"count\[2\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222505 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] ds1620_interface.v(62) " "Inferred latch for \"count\[3\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222505 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] ds1620_interface.v(62) " "Inferred latch for \"count\[4\]\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222505 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK_OUT ds1620_interface.v(62) " "Inferred latch for \"CLK_OUT\" at ds1620_interface.v(62)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428447222505 "|DS1620_INTERFACE"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[0\]\$latch " "Latch TEMP\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223489 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[1\]\$latch " "Latch TEMP\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223489 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[2\]\$latch " "Latch TEMP\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223489 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[3\]\$latch " "Latch TEMP\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223489 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[4\]\$latch " "Latch TEMP\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223489 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[5\]\$latch " "Latch TEMP\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223490 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[6\]\$latch " "Latch TEMP\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223491 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[7\]\$latch " "Latch TEMP\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223495 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[8\]\$latch " "Latch TEMP\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223495 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CLK_OUT\$latch " "Latch CLK_OUT\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK_IN " "Ports D and ENA on the latch are fed by the same signal CLK_IN" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223495 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[0\] " "Latch dq_out_buff\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223495 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[1\] " "Latch dq_out_buff\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223495 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[2\] " "Latch dq_out_buff\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223496 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[3\] " "Latch dq_out_buff\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223496 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[4\] " "Latch dq_out_buff\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223496 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[5\] " "Latch dq_out_buff\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223496 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[6\] " "Latch dq_out_buff\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223496 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[7\] " "Latch dq_out_buff\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223497 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[8\] " "Latch dq_out_buff\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428447223497 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428447223497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1428447223870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1428447224400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428447224400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1428447224485 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1428447224485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1428447224485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1428447224485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428447224518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 07 17:53:44 2015 " "Processing ended: Tue Apr 07 17:53:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428447224518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428447224518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428447224518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428447224518 ""}
