<?xml version="1.0"?>
<!-- 
This is for SAML1x Family
-->

<clock_settings>
<all_clock_symbols_list>

		<clock index = "0_0" symbol="GCLK_INST_NUM0" value="True" component_id= "core" name="Select GCLK1" />
		<clock index = "1_0" symbol="GCLK_0_SRC" value="1" component_id= "core" name="Select 16MHz OSC as main clock" />
		<clock index = "2_0" symbol="GCLK_0_DIV" value="1" component_id= "core" name="Div GCLK0 by 16" />
		<clock index = "3_0" symbol="GCLK_INST_NUM1" value="True" component_id= "core" name="Select GCLK2" />
		<clock index = "4_0" symbol="GCLK_1_SRC" value="1" component_id= "core" name="Select 16MHz OSC for GCLK1" />
		<clock index = "5_0" symbol="GCLK_1_DIV" value="4" component_id= "core" name="Prescale 16MHz by 4 for PTC" />
		<clock index = "6_0" symbol="GCLK_INST_NUM2" value="True" component_id= "core" name="Select GCLK2" />
		<clock index = "7_0" symbol="GCLK_2_SRC" value="1" component_id= "core" name="Select 16MHz OSC for GCLK1" />
		<clock index = "8_0" symbol="GCLK_2_DIV" value="40" component_id= "core" name="Prescale 16MHz by 4 for PTC" />
		<clock index = "9_0" symbol="NVM_RWS" value="2" component_id= "nvmctrl" name="Configure wait state as 2" />
		<clock index = "10_0" symbol="CONFIG_CLOCK_OSC16M_ENABLE" value="True" component_id= "core" name="Enable OSC16M" />
		<clock index = "11_0" symbol="CONFIG_CLOCK_OSC16M_FREQSEL" value="3" component_id= "core" name="Enable 16MHz output" />
		<clock index = "12_0" symbol="CONFIG_CLOCK_DFLL_ENABLE" value="False" component_id= "core" name="Disable DFLL" />
		<clock index = "13_0" symbol="CONFIG_CLOCK_DPLL_ENABLE" value="False" component_id= "core" name="Disable DPLL" />
	</all_clock_symbols_list>
	<all_conditions_list>
		<condition />
	</all_conditions_list>
	<common>
		<default clock_update_index_list="0_0,1_0,2_0,3_0,4_0,5_0,6_0,7_0,8_0,9_0,10_0,11_0,12_0,13_0"/>
	</common>
</clock_settings>
