========================================
  SCU ISA Pipelined CPU - im.v Execution
========================================

tb_cpu.CPU_UUT.ID_STAGE.ID_REG_FILE: regfile reset at 0
tb_cpu.CPU_UUT.ID_STAGE.ID_REG_FILE: regfile reset at 5000
tb_cpu.CPU_UUT.ID_STAGE.ID_REG_FILE: regfile reset at 15000
Time: 20000 | Reset Released

========================================
INITIAL DATA ARRAY (from dmem[100-109]):
========================================
dmem[100] = 5
dmem[101] = 10
dmem[102] = 3
dmem[103] = 7
dmem[104] = 2
dmem[105] = 8
dmem[106] = 1
dmem[107] = 9
dmem[108] = 4
dmem[109] = 6


Program Trace (First 16 Instructions):
Addr | Instruction (Binary)
-----|----------------------------------------
  0  | 1111_000000_000000_101000_0000010011
  1  | 1111_000000_000000_101001_0001000010
  2  | 1111_000000_000000_101001_0001000010
  3  | 1111_000000_000000_101011_0000101100
  4  | 1111_000000_000000_101100_0000110001
  5  | 1111_000000_000000_101101_0000010010
  6  | 1111_000000_000000_101110_0000010010
  7  | 1111_000000_000000_101111_0000010100
  8  | 0101_000000_000001_000100_1111111111
  9  | 1110_000000_000010_010100_0000000000
  10 | 0000_000000_000000_000000_0000000000
  11 | 0000_000000_000000_000000_0000000000
  12 | 0011_010100_000011_000000_0000000000
  13 | 0111_000000_000000_000000_0000000000
  14 | 0000_000000_000000_000000_0000000000
  15 | 0000_000000_000000_000000_0000000000


========================================
PHASE 1: Load Constants into Registers
mem[0-7]: SVPC instructions load PC+1 into x40-x47
========================================

tb_cpu.CPU_UUT.ID_STAGE.ID_REG_FILE: write reg 0 <= 00000000 at 105000
tb_cpu.CPU_UUT.ID_STAGE.ID_REG_FILE: write reg 0 <= 00000000 at 115000
tb_cpu.CPU_UUT.ID_STAGE.ID_REG_FILE: write reg 1 <= 00000140 at 125000
========================================
PHASE 2: INC and Load
mem[8]: INC x1, x0, -1 (x1 = 0 + (-1) = -1)
mem[9]: LD x4, x2, 0 (x4 = Mem[x2] = Mem[x40])
========================================

tb_cpu.CPU_UUT.ID_STAGE.ID_REG_FILE: write reg 11 <= ffffff80 at 225000
tb_cpu.CPU_UUT.ID_STAGE.ID_REG_FILE: write reg 11 <= ffffff80 at 235000
========================================
PHASE 3: Loop Initialization
mem[16]: INC x10, x0, 1 (x10 = 1, loop counter)
mem[17]: ADD x23, x10, x2 (x23 = 1 + x40)
mem[18]: ADD x24, x11, x3 (x24 = x11 + x41)
mem[19]: LD x25, x11, -1
mem[20]: LD x26, x11, 0
mem[21]: LD x27, x11, 1
========================================

========================================
PHASE 4: First Loop Iteration
mem[22]: SUB x13, x26, x26 (x13 = 0, sets Z flag)
mem[23]: BRN (Branch if Negative)
mem[24]: SUB x13, x27, x26
mem[25]: BRN
mem[26]: SUB x13, x26, x26
mem[27]: BRN
mem[28]: ST x26, x12, 0 (Store to memory)
mem[29]: INC x10, x10, 1 (Increment loop counter)
mem[30]: SUB x13, x10, x4 (Compare counter with limit)
========================================

========================================
PHASE 5: Loop Control
mem[31]: BRZ (Branch if Zero - loop condition)
mem[32]: J x5 (Unconditional Jump)
========================================

========================================
Running Extended Execution...
Observing pipeline steady state and forwarding
========================================


========================================
FINAL DATA ARRAY (from dmem[100-109]):
========================================
dmem[100] = 5
dmem[101] = 10
dmem[102] = 3
dmem[103] = 7
dmem[104] = 2
dmem[105] = 8
dmem[106] = 1
dmem[107] = 9
dmem[108] = 4
dmem[109] = 6
========================================


========================================
  CPU Execution Complete
  Program from im.v Successfully Executed
========================================

groupproject/groupproject.srcs/sim_1/new/tb_cpu.v:159: $finish called at 10975000 (1ps)
