// Seed: 2077938069
module module_0 #(
    parameter id_1 = 32'd73,
    parameter id_2 = 32'd57
);
  wire _id_1, _id_2;
  always
  `define pp_3 0
  assign id_2 = $clog2(id_2);
  ;
  wire [-1 : id_1] id_4, id_5, id_6[1 : -1];
  parameter id_7 = 1;
  assign id_5 = 1 == -1;
  logic id_8;
  wire [id_2 : ~ ""] id_9, id_10;
endmodule
module module_1 #(
    parameter id_10 = 32'd61,
    parameter id_12 = 32'd82,
    parameter id_5  = 32'd72,
    parameter id_6  = 32'd7
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6[id_10 : id_5],
    id_7,
    id_8,
    id_9[~-1 : id_12-id_6],
    _id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19["" : id_6]
);
  output logic [7:0] id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  output supply0 id_14;
  inout wire id_13;
  output wire _id_12;
  inout wire id_11;
  output wire _id_10;
  input logic [7:0] id_9;
  output tri0 id_8;
  input wire id_7;
  output logic [7:0] _id_6;
  input wire _id_5;
  output wor id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  localparam id_20 = 1;
  assign id_11 = id_16;
  parameter id_21 = id_20;
  initial return -1;
  assign id_4  = id_11;
  assign id_4  = -1;
  assign id_8  = -1;
  assign id_14 = 1'b0;
  wire id_22, id_23;
endmodule
