{"vcs1":{"timestamp_begin":1682302746.240440692, "rt":0.66, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1682302746.932277925, "rt":0.92, "ut":0.22, "st":0.23}}
{"link":{"timestamp_begin":1682302747.881104625, "rt":1.54, "ut":0.06, "st":1.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682302745.951671667}
{"VCS_COMP_START_TIME": 1682302745.951671667}
{"VCS_COMP_END_TIME": 1682302750.357786710}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340896}}
{"stitch_vcselab": {"peak_mem": 238988}}
