// Seed: 1938880609
module module_0 (
    id_1,
    id_2,
    id_3,
    .id_8(id_4),
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_9 = 0;
  inout wire id_1;
  wire [1 : -1] id_9;
  wire id_10;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wand id_5,
    input uwire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  logic id_9 = -1;
endmodule
