## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2017.2
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


C:\Users\au513437\Desktop\embd_miniproject\ConvolutionInt\convolutionInt.prj\solution2\impl\vhdl>vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl'
[Wed Dec 19 08:01:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/synth_1/runme.log
[Wed Dec 19 08:01:42 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log convolve.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source convolve.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source convolve.tcl -notrace
Command: synth_design -top convolve -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 300.195 ; gain = 78.164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'convolve' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:40]
	Parameter C_S_AXI_CONV_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_CONV_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:97]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:100]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:113]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:119]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:121]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:127]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:129]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:136]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:143]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:147]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:194]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:227]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'convolve_conv_s_axi' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:12' bound to instance 'convolve_conv_s_axi_U' of component 'convolve_conv_s_axi' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:327]
INFO: [Synth 8-638] synthesizing module 'convolve_conv_s_axi' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:92]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 1250 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'convolve_conv_s_axi_ram' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:679' bound to instance 'int_in_r' of component 'convolve_conv_s_axi_ram' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:213]
INFO: [Synth 8-638] synthesizing module 'convolve_conv_s_axi_ram' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:702]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 1250 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'convolve_conv_s_axi_ram' (1#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:702]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 1250 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'convolve_conv_s_axi_ram' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:679' bound to instance 'int_out_r' of component 'convolve_conv_s_axi_ram' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:234]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'convolve_conv_s_axi_ram' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:679' bound to instance 'int_krnl' of component 'convolve_conv_s_axi_ram' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:255]
INFO: [Synth 8-638] synthesizing module 'convolve_conv_s_axi_ram__parameterized2' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:702]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'convolve_conv_s_axi_ram__parameterized2' (1#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:702]
WARNING: [Synth 8-6014] Unused sequential element int_out_r_shift_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:625]
WARNING: [Synth 8-6014] Unused sequential element int_out_r_address1_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:248]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:391]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:500]
INFO: [Synth 8-256] done synthesizing module 'convolve_conv_s_axi' (2#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:92]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_6ns_bkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:51' bound to instance 'convolve_mul_6ns_bkb_U0' of component 'convolve_mul_6ns_bkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:368]
INFO: [Synth 8-638] synthesizing module 'convolve_mul_6ns_bkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_6ns_bkb_MulnS_0' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:12' bound to instance 'convolve_mul_6ns_bkb_MulnS_0_U' of component 'convolve_mul_6ns_bkb_MulnS_0' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:80]
INFO: [Synth 8-638] synthesizing module 'convolve_mul_6ns_bkb_MulnS_0' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'convolve_mul_6ns_bkb_MulnS_0' (3#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'convolve_mul_6ns_bkb' (4#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_6ns_bkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:51' bound to instance 'convolve_mul_6ns_bkb_U1' of component 'convolve_mul_6ns_bkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:383]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_6ns_bkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:51' bound to instance 'convolve_mul_6ns_bkb_U2' of component 'convolve_mul_6ns_bkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:398]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U3' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:413]
INFO: [Synth 8-638] synthesizing module 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud_DSP48_0' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:6' bound to instance 'convolve_mul_mul_cud_DSP48_0_U' of component 'convolve_mul_mul_cud_DSP48_0' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:60]
INFO: [Synth 8-638] synthesizing module 'convolve_mul_mul_cud_DSP48_0' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:14]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:15]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:16]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'convolve_mul_mul_cud_DSP48_0' (5#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'convolve_mul_mul_cud' (6#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U4' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:425]
INFO: [Synth 8-638] synthesizing module 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe_DSP48_1' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:12' bound to instance 'convolve_mac_muladEe_DSP48_1_U' of component 'convolve_mac_muladEe_DSP48_1' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:69]
INFO: [Synth 8-638] synthesizing module 'convolve_mac_muladEe_DSP48_1' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'convolve_mac_muladEe_DSP48_1' (7#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'convolve_mac_muladEe' (8#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U5' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:439]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U6' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:451]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U7' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:465]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U8' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:477]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U9' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:491]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U10' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:503]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U11' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:517]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element krnl_ce0_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:365]
WARNING: [Synth 8-6014] Unused sequential element out_r_we0_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'convolve' (9#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:40]
WARNING: [Synth 8-3331] design convolve_mul_6ns_bkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 341.273 ; gain = 119.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 341.273 ; gain = 119.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.xdc]
Finished Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 651.504 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 651.504 ; gain = 429.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 651.504 ; gain = 429.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 651.504 ; gain = 429.473
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element int_in_r_shift_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element int_krnl_shift_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:542]
WARNING: [Synth 8-6014] Unused sequential element p_tmp_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:34]
INFO: [Synth 8-4471] merging register 'out_addr_reg_645_reg[11:0]' into 'in_addr_4_reg_635_reg[11:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:360]
WARNING: [Synth 8-6014] Unused sequential element out_addr_reg_645_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:360]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:855]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_347_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_347_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 651.504 ; gain = 429.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 11    
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	              39K Bit         RAMs := 2     
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 40    
	   5 Input     32 Bit        Muxes := 1     
	  20 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module convolve 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	               12 Bit    Registers := 11    
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 6     
+---Muxes : 
	  20 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module convolve_conv_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              39K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module convolve_conv_s_axi_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module convolve_conv_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element tmp5_reg_764_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:647]
WARNING: [Synth 8-6014] Unused sequential element tmp4_reg_744_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:639]
WARNING: [Synth 8-6014] Unused sequential element tmp1_reg_709_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:631]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_1_2_reg_729_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:488]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_2_2_reg_759_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:528]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_1_reg_714_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:462]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_704_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:436]
DSP Report: Generating DSP convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U7/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U7/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U7/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U9/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U9/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U9/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B2.
DSP Report: register reg_262_reg is absorbed into DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register reg_258_reg is absorbed into DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_22_2_2_reg_759_reg is absorbed into DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP tmp5_reg_764_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_254_reg is absorbed into DSP tmp5_reg_764_reg.
DSP Report: register reg_250_reg is absorbed into DSP tmp5_reg_764_reg.
DSP Report: register tmp5_reg_764_reg is absorbed into DSP tmp5_reg_764_reg.
DSP Report: operator convolve_mac_muladEe_U10/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP tmp5_reg_764_reg.
DSP Report: operator convolve_mac_muladEe_U4/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP tmp5_reg_764_reg.
DSP Report: Generating DSP tmp4_reg_744_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register reg_262_reg is absorbed into DSP tmp4_reg_744_reg.
DSP Report: register reg_258_reg is absorbed into DSP tmp4_reg_744_reg.
DSP Report: register tmp_22_1_2_reg_729_reg is absorbed into DSP tmp4_reg_744_reg.
DSP Report: register tmp4_reg_744_reg is absorbed into DSP tmp4_reg_744_reg.
DSP Report: operator convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP tmp4_reg_744_reg.
DSP Report: operator convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP tmp4_reg_744_reg.
DSP Report: Generating DSP convolve_mac_muladEe_U6/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B2.
DSP Report: register reg_254_reg is absorbed into DSP convolve_mac_muladEe_U6/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_22_1_reg_714_reg is absorbed into DSP convolve_mac_muladEe_U6/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register reg_250_reg is absorbed into DSP convolve_mac_muladEe_U6/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U6/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U6/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U4/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U6/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP tmp1_reg_709_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register reg_250_reg is absorbed into DSP tmp1_reg_709_reg.
DSP Report: register tmp_3_reg_704_reg is absorbed into DSP tmp1_reg_709_reg.
DSP Report: register reg_254_reg is absorbed into DSP tmp1_reg_709_reg.
DSP Report: register tmp1_reg_709_reg is absorbed into DSP tmp1_reg_709_reg.
DSP Report: operator convolve_mac_muladEe_U4/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP tmp1_reg_709_reg.
DSP Report: operator convolve_mac_muladEe_U4/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP tmp1_reg_709_reg.
INFO: [Synth 8-3971] The signal convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element convolve_conv_s_axi_U/int_out_r/q0_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:737]
INFO: [Synth 8-3971] The signal convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal convolve_conv_s_axi_U/int_krnl/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'tmp_1_reg_595_reg[0]' (FDE) to 'r_reg_600_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\convolve_conv_s_axi_U/rstate_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\convolve_conv_s_axi_U/wstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (convolve_conv_s_axi_U/wstate_reg[2]) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (convolve_conv_s_axi_U/rstate_reg[2]) is unused and will be removed from module convolve.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 651.504 ; gain = 429.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                              | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|convolve_conv_s_axi_ram:                 | gen_write[1].mem_reg | 2 K x 32(READ_FIRST)   | W | R | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|convolve_conv_s_axi_ram:                 | gen_write[1].mem_reg | 2 K x 32(READ_FIRST)   | W | R | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|convolve_conv_s_axi_ram__parameterized2: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|convolve_mul_mul_cud_DSP48_0 | A*B           | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B           | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B           | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B           | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve                     | C'+A2*B2      | 16     | 8      | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|convolve                     | (PCIN+A2*B2)' | 16     | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|convolve                     | (C'+A2*B2)'   | 16     | 8      | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|convolve                     | C'+A2*B2      | 16     | 8      | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|convolve                     | (C'+A2*B2)'   | 16     | 8      | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
+-----------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg to conserve power

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 668.730 ; gain = 446.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 673.746 ; gain = 451.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_1661' (FD) to 'i_1660'
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_krnl/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_krnl/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 698.605 ; gain = 476.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 698.605 ; gain = 476.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 698.605 ; gain = 476.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 698.605 ; gain = 476.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 698.605 ; gain = 476.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 698.605 ; gain = 476.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 698.605 ; gain = 476.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    54|
|2     |DSP48E1    |     4|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_2  |     3|
|5     |LUT1       |    69|
|6     |LUT2       |   132|
|7     |LUT3       |    51|
|8     |LUT4       |   105|
|9     |LUT5       |    83|
|10    |LUT6       |   185|
|11    |MUXF7      |     8|
|12    |RAMB36E1   |     4|
|13    |RAMB36E1_1 |     1|
|14    |FDRE       |   530|
|15    |FDSE       |     6|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------------------+------+
|      |Instance                           |Module                                  |Cells |
+------+-----------------------------------+----------------------------------------+------+
|1     |top                                |                                        |  1237|
|2     |  convolve_conv_s_axi_U            |convolve_conv_s_axi                     |   366|
|3     |    int_in_r                       |convolve_conv_s_axi_ram                 |    80|
|4     |    int_krnl                       |convolve_conv_s_axi_ram__parameterized2 |    68|
|5     |    int_out_r                      |convolve_conv_s_axi_ram_12              |    41|
|6     |  convolve_mac_muladEe_U11         |convolve_mac_muladEe                    |     2|
|7     |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1_11         |     2|
|8     |  convolve_mac_muladEe_U6          |convolve_mac_muladEe_0                  |    22|
|9     |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1            |    22|
|10    |  convolve_mul_6ns_bkb_U0          |convolve_mul_6ns_bkb                    |    78|
|11    |    convolve_mul_6ns_bkb_MulnS_0_U |convolve_mul_6ns_bkb_MulnS_0_10         |    78|
|12    |  convolve_mul_6ns_bkb_U1          |convolve_mul_6ns_bkb_1                  |    78|
|13    |    convolve_mul_6ns_bkb_MulnS_0_U |convolve_mul_6ns_bkb_MulnS_0_9          |    78|
|14    |  convolve_mul_6ns_bkb_U2          |convolve_mul_6ns_bkb_2                  |    78|
|15    |    convolve_mul_6ns_bkb_MulnS_0_U |convolve_mul_6ns_bkb_MulnS_0            |    78|
|16    |  convolve_mul_mul_cud_U3          |convolve_mul_mul_cud                    |     1|
|17    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_8          |     1|
|18    |  convolve_mul_mul_cud_U5          |convolve_mul_mul_cud_3                  |     1|
|19    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_7          |     1|
|20    |  convolve_mul_mul_cud_U7          |convolve_mul_mul_cud_4                  |     1|
|21    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_6          |     1|
|22    |  convolve_mul_mul_cud_U9          |convolve_mul_mul_cud_5                  |     1|
|23    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0            |     1|
+------+-----------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 698.605 ; gain = 476.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 698.605 ; gain = 166.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 698.605 ; gain = 476.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

108 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 698.605 ; gain = 478.602
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/synth_1/convolve.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 698.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 19 08:02:51 2018...
[Wed Dec 19 08:02:52 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:11 . Memory (MB): peak = 236.141 ; gain = 7.512
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.xdc:2]
Finished Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 492.074 ; gain = 255.934
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 492.074 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 962.496 ; gain = 470.422
[Wed Dec 19 08:03:23 2018] Launched impl_1...
Run output will be captured here: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/impl_1/runme.log
[Wed Dec 19 08:03:23 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log convolve.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source convolve.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source convolve.tcl -notrace
Command: open_checkpoint C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/impl_1/convolve.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 220.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/impl_1/.Xil/Vivado-7416-DESKTOP-ECK2RKS/dcp3/convolve.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.xdc:2]
Finished Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/impl_1/.Xil/Vivado-7416-DESKTOP-ECK2RKS/dcp3/convolve.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 490.844 ; gain = 270.445
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 498.484 ; gain = 7.641
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10370ee32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.441 . Memory (MB): peak = 963.266 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 66 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 18 load pin(s).
Phase 2 Constant propagation | Checksum: 149649998

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.690 . Memory (MB): peak = 963.266 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 78 cells and removed 178 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15a43a469

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.783 . Memory (MB): peak = 963.266 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15a43a469

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.807 . Memory (MB): peak = 963.266 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15a43a469

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.811 . Memory (MB): peak = 963.266 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 963.266 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15a43a469

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.822 . Memory (MB): peak = 963.266 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: dc9c0380

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1073.988 ; gain = 0.000
Ending Power Optimization Task | Checksum: dc9c0380

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1073.988 ; gain = 110.723
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1073.988 ; gain = 583.145
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/impl_1/convolve_opt.dcp' has been generated.
Command: report_drc -file convolve_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/impl_1/convolve_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1073.988 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6d3f8cb4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1073.988 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ea83f060

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14eacbff8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14eacbff8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1073.988 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 14eacbff8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16f338a80

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16f338a80

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bab758c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19a8f0858

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19a8f0858

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13d3a19a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a9d2c1da

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a3a941bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a3a941bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.988 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a3a941bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 884af919

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 884af919

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.988 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.272. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: da8c2404

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.988 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: da8c2404

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: da8c2404

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: da8c2404

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ff97b7fa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.988 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ff97b7fa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.988 ; gain = 0.000
Ending Placer Task | Checksum: 7b4272fe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.988 ; gain = 0.000
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.988 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1073.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/impl_1/convolve_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1073.988 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1073.988 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1073.988 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1073.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/impl_1/convolve_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 14a751ff ConstDB: 0 ShapeSum: 669b20ff RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_RREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_RREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WSTRB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WSTRB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WSTRB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WSTRB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_conv_WSTRB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_conv_WSTRB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 176963fa4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 176963fa4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 176963fa4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 176963fa4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1073.988 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13b0ca2cc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1073.988 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.294  | TNS=0.000  | WHS=-0.144 | THS=-5.287 |

Phase 2 Router Initialization | Checksum: 1852ddae2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 68448e20

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.950  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f681787a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1073.988 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: f681787a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 90ae1415

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.988 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.950  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 90ae1415

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 90ae1415

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.988 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 90ae1415

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1225ce500

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.988 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.950  | TNS=0.000  | WHS=0.114  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1721a37e5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.988 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1721a37e5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.581926 %
  Global Horizontal Routing Utilization  = 0.775506 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 7f53e3b7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7f53e3b7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 6b987dc8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.988 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.950  | TNS=0.000  | WHS=0.114  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 6b987dc8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.988 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.988 ; gain = 0.000

Routing Is Done.
63 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1073.988 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.334 . Memory (MB): peak = 1073.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/impl_1/convolve_routed.dcp' has been generated.
Command: report_drc -file convolve_drc_routed.rpt -pb convolve_drc_routed.pb -rpx convolve_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/impl_1/convolve_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file convolve_methodology_drc_routed.rpt -rpx convolve_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/impl_1/convolve_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file convolve_power_routed.rpt -pb convolve_power_summary_routed.pb -rpx convolve_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec 19 08:04:43 2018...
[Wed Dec 19 08:04:44 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:21 . Memory (MB): peak = 973.898 ; gain = 4.082
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/.Xil/Vivado-10660-DESKTOP-ECK2RKS/dcp4/convolve.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.xdc:2]
Finished Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/.Xil/Vivado-10660-DESKTOP-ECK2RKS/dcp4/convolve.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.323 . Memory (MB): peak = 1062.387 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.324 . Memory (MB): peak = 1062.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1147.777 ; gain = 1.043


Implementation tool: Xilinx Vivado v.2017.2
Project:             convolutionInt.prj
Solution:            solution2
Device target:       xc7z010clg400-1
Report date:         Wed Dec 19 08:04:47 +0100 2018

#=== Post-Implementation Resource usage ===
SLICE:          181
LUT:            416
FF:             530
DSP:              9
BRAM:            10
SRL:              0
#=== Final timing ===
CP required:    8.000
CP achieved post-synthesis:    6.272
CP achieved post-implementation:    7.049
Timing met
INFO: [Common 17-206] Exiting Vivado at Wed Dec 19 08:04:47 2018...
