<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ITM_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">ITM_Type Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">Instrumentation Trace Macrocell (ITM)</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the Instrumentation Trace Macrocell Register (ITM).  
 <a href="struct_i_t_m___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ad17467ec77f2a071f1f11813c9beee26"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4c0550e859d614c607bd4b575f05425c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#a4c0550e859d614c607bd4b575f05425c">u8</a></td></tr>
<tr class="separator:a4c0550e859d614c607bd4b575f05425c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae93660eefe2482a8564fae9a1ca39739"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#ae93660eefe2482a8564fae9a1ca39739">u16</a></td></tr>
<tr class="separator:ae93660eefe2482a8564fae9a1ca39739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89dd50f788f12863c681fba1a5b60d1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#ae89dd50f788f12863c681fba1a5b60d1">u32</a></td></tr>
<tr class="separator:ae89dd50f788f12863c681fba1a5b60d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad17467ec77f2a071f1f11813c9beee26"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ad17467ec77f2a071f1f11813c9beee26">PORT</a> [32U]</td></tr>
<tr class="separator:ad17467ec77f2a071f1f11813c9beee26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c010726422d9433474d4315fe1bbcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#af3c010726422d9433474d4315fe1bbcd">RESERVED0</a> [864U]</td></tr>
<tr class="separator:af3c010726422d9433474d4315fe1bbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6530efad3a727fb3cc8f509403b9948"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#aa6530efad3a727fb3cc8f509403b9948">TER</a></td></tr>
<tr class="separator:aa6530efad3a727fb3cc8f509403b9948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696e12d22e5f6693aeab2859440e5d58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a696e12d22e5f6693aeab2859440e5d58">RESERVED1</a> [15U]</td></tr>
<tr class="separator:a696e12d22e5f6693aeab2859440e5d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5e266862734ca1082ceddff7180688"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#afe5e266862734ca1082ceddff7180688">TPR</a></td></tr>
<tr class="separator:afe5e266862734ca1082ceddff7180688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d1c1ef815721bb6591f5ab016e2262b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a5d1c1ef815721bb6591f5ab016e2262b">RESERVED2</a> [15U]</td></tr>
<tr class="separator:a5d1c1ef815721bb6591f5ab016e2262b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4111c001c1e56fd3f51d27c5a63b04e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a4111c001c1e56fd3f51d27c5a63b04e6">TCR</a></td></tr>
<tr class="separator:a4111c001c1e56fd3f51d27c5a63b04e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8275b6f047f2640021fbef1f766e9d8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a8275b6f047f2640021fbef1f766e9d8f">RESERVED3</a> [29U]</td></tr>
<tr class="separator:a8275b6f047f2640021fbef1f766e9d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e56eb5e16d2aa293b0bec5c99e50fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a68e56eb5e16d2aa293b0bec5c99e50fe">IWR</a></td></tr>
<tr class="separator:a68e56eb5e16d2aa293b0bec5c99e50fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae300b6ee4d883ceec8f3572fc0fc3d69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ae300b6ee4d883ceec8f3572fc0fc3d69">IRR</a></td></tr>
<tr class="separator:ae300b6ee4d883ceec8f3572fc0fc3d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0446ee5dcb6082dc8bba9adcc8ec812"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#af0446ee5dcb6082dc8bba9adcc8ec812">IMCR</a></td></tr>
<tr class="separator:af0446ee5dcb6082dc8bba9adcc8ec812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab51ad96474c7f0bc4f8320a03dee762"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#aab51ad96474c7f0bc4f8320a03dee762">RESERVED4</a> [43U]</td></tr>
<tr class="separator:aab51ad96474c7f0bc4f8320a03dee762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9e51f871c357a9094105435b150d13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#acc9e51f871c357a9094105435b150d13">LAR</a></td></tr>
<tr class="separator:acc9e51f871c357a9094105435b150d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7219432d03f6cd1d220f4fe10aef4880"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a7219432d03f6cd1d220f4fe10aef4880">LSR</a></td></tr>
<tr class="separator:a7219432d03f6cd1d220f4fe10aef4880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b0ee1fd79c3162a6bf47581ed42b491"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a2b0ee1fd79c3162a6bf47581ed42b491">RESERVED5</a> [6U]</td></tr>
<tr class="separator:a2b0ee1fd79c3162a6bf47581ed42b491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c002e97cda2375d7421ad6415b6a02f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a4c002e97cda2375d7421ad6415b6a02f">PID4</a></td></tr>
<tr class="separator:a4c002e97cda2375d7421ad6415b6a02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac085b26f43fefeef9a4cf5c2af5e4a38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ac085b26f43fefeef9a4cf5c2af5e4a38">PID5</a></td></tr>
<tr class="separator:ac085b26f43fefeef9a4cf5c2af5e4a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83ac5d00dee24cc7f805b5c147625593"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a83ac5d00dee24cc7f805b5c147625593">PID6</a></td></tr>
<tr class="separator:a83ac5d00dee24cc7f805b5c147625593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8aa73aeaf37bdf7dfd9f6c437ff2d2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#af8aa73aeaf37bdf7dfd9f6c437ff2d2f">PID7</a></td></tr>
<tr class="separator:af8aa73aeaf37bdf7dfd9f6c437ff2d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e3343cc3c4a8a5a6f14937882e9202a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a6e3343cc3c4a8a5a6f14937882e9202a">PID0</a></td></tr>
<tr class="separator:a6e3343cc3c4a8a5a6f14937882e9202a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa06959344f4991b00e6c545dd2fa30b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#afa06959344f4991b00e6c545dd2fa30b">PID1</a></td></tr>
<tr class="separator:afa06959344f4991b00e6c545dd2fa30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63db39f871596d28e69c283288ea2eba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a63db39f871596d28e69c283288ea2eba">PID2</a></td></tr>
<tr class="separator:a63db39f871596d28e69c283288ea2eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d006eed52ba550a309e5f61ed9c401"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ac2d006eed52ba550a309e5f61ed9c401">PID3</a></td></tr>
<tr class="separator:ac2d006eed52ba550a309e5f61ed9c401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26bbad5d9e0f1d302611d52373aef839"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a26bbad5d9e0f1d302611d52373aef839">CID0</a></td></tr>
<tr class="separator:a26bbad5d9e0f1d302611d52373aef839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e60a608afd6433ecd943d95e417b80b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a4e60a608afd6433ecd943d95e417b80b">CID1</a></td></tr>
<tr class="separator:a4e60a608afd6433ecd943d95e417b80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98950702e55d1851e91b22de07b11aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ad98950702e55d1851e91b22de07b11aa">CID2</a></td></tr>
<tr class="separator:ad98950702e55d1851e91b22de07b11aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9af64f413bf6f67e2a8044481292f67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ab9af64f413bf6f67e2a8044481292f67">CID3</a></td></tr>
<tr class="separator:ab9af64f413bf6f67e2a8044481292f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure type to access the Instrumentation Trace Macrocell Register (ITM). </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00797">797</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a26bbad5d9e0f1d302611d52373aef839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26bbad5d9e0f1d302611d52373aef839">&#9670;&nbsp;</a></span>CID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00827">827</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a4e60a608afd6433ecd943d95e417b80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e60a608afd6433ecd943d95e417b80b">&#9670;&nbsp;</a></span>CID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00828">828</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ad98950702e55d1851e91b22de07b11aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98950702e55d1851e91b22de07b11aa">&#9670;&nbsp;</a></span>CID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00829">829</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ab9af64f413bf6f67e2a8044481292f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9af64f413bf6f67e2a8044481292f67">&#9670;&nbsp;</a></span>CID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFFC (R/ ) ITM Component Identification Register #3 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00830">830</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="af0446ee5dcb6082dc8bba9adcc8ec812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0446ee5dcb6082dc8bba9adcc8ec812">&#9670;&nbsp;</a></span>IMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> IMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xF00 (R/W) ITM Integration Mode Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00814">814</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ae300b6ee4d883ceec8f3572fc0fc3d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae300b6ee4d883ceec8f3572fc0fc3d69">&#9670;&nbsp;</a></span>IRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> IRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEFC (R/ ) ITM Integration Read Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00813">813</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a68e56eb5e16d2aa293b0bec5c99e50fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68e56eb5e16d2aa293b0bec5c99e50fe">&#9670;&nbsp;</a></span>IWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> IWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xEF8 ( /W) ITM Integration Write Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00812">812</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="acc9e51f871c357a9094105435b150d13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9e51f871c357a9094105435b150d13">&#9670;&nbsp;</a></span>LAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFB0 ( /W) ITM Lock Access Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00816">816</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a7219432d03f6cd1d220f4fe10aef4880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7219432d03f6cd1d220f4fe10aef4880">&#9670;&nbsp;</a></span>LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFB4 (R/ ) ITM Lock Status Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00817">817</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a6e3343cc3c4a8a5a6f14937882e9202a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e3343cc3c4a8a5a6f14937882e9202a">&#9670;&nbsp;</a></span>PID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00823">823</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="afa06959344f4991b00e6c545dd2fa30b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa06959344f4991b00e6c545dd2fa30b">&#9670;&nbsp;</a></span>PID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00824">824</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a63db39f871596d28e69c283288ea2eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63db39f871596d28e69c283288ea2eba">&#9670;&nbsp;</a></span>PID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00825">825</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ac2d006eed52ba550a309e5f61ed9c401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2d006eed52ba550a309e5f61ed9c401">&#9670;&nbsp;</a></span>PID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00826">826</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a4c002e97cda2375d7421ad6415b6a02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c002e97cda2375d7421ad6415b6a02f">&#9670;&nbsp;</a></span>PID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PID4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00819">819</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ac085b26f43fefeef9a4cf5c2af5e4a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac085b26f43fefeef9a4cf5c2af5e4a38">&#9670;&nbsp;</a></span>PID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PID5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00820">820</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a83ac5d00dee24cc7f805b5c147625593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83ac5d00dee24cc7f805b5c147625593">&#9670;&nbsp;</a></span>PID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PID6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00821">821</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="af8aa73aeaf37bdf7dfd9f6c437ff2d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8aa73aeaf37bdf7dfd9f6c437ff2d2f">&#9670;&nbsp;</a></span>PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PID7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00822">822</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ad17467ec77f2a071f1f11813c9beee26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad17467ec77f2a071f1f11813c9beee26">&#9670;&nbsp;</a></span>PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM { ... }    PORT[32U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port Registers </p>

</div>
</div>
<a id="af3c010726422d9433474d4315fe1bbcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3c010726422d9433474d4315fe1bbcd">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED0[864U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00805">805</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a696e12d22e5f6693aeab2859440e5d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a696e12d22e5f6693aeab2859440e5d58">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED1[15U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00807">807</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a5d1c1ef815721bb6591f5ab016e2262b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d1c1ef815721bb6591f5ab016e2262b">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED2[15U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00809">809</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a8275b6f047f2640021fbef1f766e9d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8275b6f047f2640021fbef1f766e9d8f">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED3[29U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00811">811</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="aab51ad96474c7f0bc4f8320a03dee762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab51ad96474c7f0bc4f8320a03dee762">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED4[43U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00815">815</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a2b0ee1fd79c3162a6bf47581ed42b491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b0ee1fd79c3162a6bf47581ed42b491">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED5[6U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00818">818</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a4111c001c1e56fd3f51d27c5a63b04e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4111c001c1e56fd3f51d27c5a63b04e6">&#9670;&nbsp;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE80 (R/W) ITM Trace Control Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00810">810</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="aa6530efad3a727fb3cc8f509403b9948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6530efad3a727fb3cc8f509403b9948">&#9670;&nbsp;</a></span>TER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE00 (R/W) ITM Trace Enable Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00806">806</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="afe5e266862734ca1082ceddff7180688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe5e266862734ca1082ceddff7180688">&#9670;&nbsp;</a></span>TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE40 (R/W) ITM Trace Privilege Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00808">808</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ae93660eefe2482a8564fae9a1ca39739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae93660eefe2482a8564fae9a1ca39739">&#9670;&nbsp;</a></span>u16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> u16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00802">802</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="ae89dd50f788f12863c681fba1a5b60d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae89dd50f788f12863c681fba1a5b60d1">&#9670;&nbsp;</a></span>u32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> u32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00803">803</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a4c0550e859d614c607bd4b575f05425c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c0550e859d614c607bd4b575f05425c">&#9670;&nbsp;</a></span>u8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> u8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00801">801</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>third_party/NordicSemiconductor/cmsis/<a class="el" href="core__cm4_8h_source.html">core_cm4.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:38 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
