INFO: [VRFC 10-2263] Analyzing Verilog file "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodor_v1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodor_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodor_v3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodor_v4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodor_v5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/decodor_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodor_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/0_MAIN/00_pr/001-ore_tinute/000-per_materii/CID/restructurare_platforme/w3/cod/w3_exemplu_decodor/w3_exemplu_decodor.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
