Classic Timing Analyzer report for EdgeToLevel
Wed Nov 08 21:49:41 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Input'
  7. Clock Setup: 'reset'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From         ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 7.409 ns                                       ; Output$latch ; Output ; reset      ; --       ; 0            ;
; Clock Setup: 'reset'         ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; St           ; So     ; reset      ; reset    ; 0            ;
; Clock Setup: 'Input'         ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Si           ; Si     ; Input      ; Input    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;              ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Input           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Input'                                                                                                                                                           ;
+-------+------------------------------------------------+------+----+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+----+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Si   ; Si ; Input      ; Input    ; None                        ; None                      ; 1.530 ns                ;
+-------+------------------------------------------------+------+----+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'reset'                                                                                                                                                                     ;
+-------+------------------------------------------------+------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; St   ; So           ; reset      ; reset    ; None                        ; None                      ; 1.293 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; So   ; Output$latch ; reset      ; reset    ; None                        ; None                      ; 1.010 ns                ;
+-------+------------------------------------------------+------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+--------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To     ; From Clock ;
+-------+--------------+------------+--------------+--------+------------+
; N/A   ; None         ; 7.409 ns   ; Output$latch ; Output ; reset      ;
+-------+--------------+------------+--------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 08 21:49:41 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EdgeToLevel -c EdgeToLevel
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "So" is a latch
    Warning: Node "Output$latch" is a latch
    Warning: Node "St" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Input" is an undefined clock
    Info: Assuming node "reset" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: Clock "Input" Internal fmax is restricted to 304.04 MHz between source register "Si" and destination register "Si"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.530 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N9; Fanout = 3; REG Node = 'Si'
            Info: 2: + IC(0.939 ns) + CELL(0.591 ns) = 1.530 ns; Loc. = LC_X1_Y9_N9; Fanout = 3; REG Node = 'Si'
            Info: Total cell delay = 0.591 ns ( 38.63 % )
            Info: Total interconnect delay = 0.939 ns ( 61.37 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Input" to destination register is 3.270 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 1; CLK Node = 'Input'
                Info: 2: + IC(1.220 ns) + CELL(0.918 ns) = 3.270 ns; Loc. = LC_X1_Y9_N9; Fanout = 3; REG Node = 'Si'
                Info: Total cell delay = 2.050 ns ( 62.69 % )
                Info: Total interconnect delay = 1.220 ns ( 37.31 % )
            Info: - Longest clock path from clock "Input" to source register is 3.270 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 1; CLK Node = 'Input'
                Info: 2: + IC(1.220 ns) + CELL(0.918 ns) = 3.270 ns; Loc. = LC_X1_Y9_N9; Fanout = 3; REG Node = 'Si'
                Info: Total cell delay = 2.050 ns ( 62.69 % )
                Info: Total interconnect delay = 1.220 ns ( 37.31 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: Clock "reset" Internal fmax is restricted to 304.04 MHz between source register "St" and destination register "So"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.293 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N7; Fanout = 1; REG Node = 'St'
            Info: 2: + IC(0.782 ns) + CELL(0.511 ns) = 1.293 ns; Loc. = LC_X1_Y9_N2; Fanout = 1; REG Node = 'So'
            Info: Total cell delay = 0.511 ns ( 39.52 % )
            Info: Total interconnect delay = 0.782 ns ( 60.48 % )
        Info: - Smallest clock skew is -0.005 ns
            Info: + Shortest clock path from clock "reset" to destination register is 3.953 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'reset'
                Info: 2: + IC(2.590 ns) + CELL(0.200 ns) = 3.953 ns; Loc. = LC_X1_Y9_N2; Fanout = 1; REG Node = 'So'
                Info: Total cell delay = 1.363 ns ( 34.48 % )
                Info: Total interconnect delay = 2.590 ns ( 65.52 % )
            Info: - Longest clock path from clock "reset" to source register is 3.958 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'reset'
                Info: 2: + IC(2.595 ns) + CELL(0.200 ns) = 3.958 ns; Loc. = LC_X1_Y9_N7; Fanout = 1; REG Node = 'St'
                Info: Total cell delay = 1.363 ns ( 34.44 % )
                Info: Total interconnect delay = 2.595 ns ( 65.56 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.674 ns
Info: tco from clock "reset" to destination pin "Output" through register "Output$latch" is 7.409 ns
    Info: + Longest clock path from clock "reset" to source register is 4.482 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'reset'
        Info: 2: + IC(2.579 ns) + CELL(0.740 ns) = 4.482 ns; Loc. = LC_X1_Y9_N4; Fanout = 1; REG Node = 'Output$latch'
        Info: Total cell delay = 1.903 ns ( 42.46 % )
        Info: Total interconnect delay = 2.579 ns ( 57.54 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 2.927 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N4; Fanout = 1; REG Node = 'Output$latch'
        Info: 2: + IC(0.605 ns) + CELL(2.322 ns) = 2.927 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'Output'
        Info: Total cell delay = 2.322 ns ( 79.33 % )
        Info: Total interconnect delay = 0.605 ns ( 20.67 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 229 megabytes
    Info: Processing ended: Wed Nov 08 21:49:41 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


