[{"chunk_id": "info_ec79c5", "title": "CS60067: Vlsi System Design - Quick Facts", "text": "CS60067\nCourse name | Vlsi System Design\nOffered by | Computer Science & Engineering\nCredits | 4\nL-T-P | 3-1-0\nPrevious Year Grade Distribution\n3 2 2 EX A B C D P F | 3 | 3 | 2 | 2 | 2 | 2 | EX | A | B | C | D | P | F\n3 | 3 | 2 | 2 | 2 | 2\n3\n2\n2\nEX | A | B | C | D | P | F\nSemester | Autumn", "page": "CS60067: Vlsi System Design"}, {"chunk_id": "2dad0725", "title": "Syllabus mentioned in ERP", "text": "Introduction to VLSI Design, Different types of VLSI design styles: Full custom, standard cell based, gate array based, programmable logic, field programmable gate arrays etc. VLSI Design flow. CMOS logic: PMOS, NMOS and CMOS, Electrical characteristics, operation of MOS transistors as a switch and an amplifier, MOS inverter, stick diagram, design rules and layout, delay analysis, different type of MOS circuits: Dynamic logic, BiCMOS, pass transistors etc. CMOS process, Combinational logic cells, Sequential logic cells, Datapath logic cells, I/O cells. ASIC Library Design: Transistors as Resistors and parasitic Capacitance, Logical effort, gate array, standard cell and datapath cell design. Introduction to hardware description language (HDL) Verilog/VHDL. A logic synthesis example. Floor-planning and Placement: I/O and power planning, clock planning. Routing global and detailed. Example design technique: mapping of architecture to silicon.", "page": "CS60067: Vlsi System Design"}, {"chunk_id": "541044e5", "title": "Time Table", "text": "Day | 8:00-8:55 am | 9:00-9:55 am | 10:00-10:55 am | 11:00-11:55 am | 12:00-12:55 pm | 2:00-2:55 pm | 3:00-3:55 pm | 4:00-4:55 pm | 5:00-5:55 pm\nMonday\nTuesday\nWednesday | CSE-107\nThursday | CSE-107\nFriday | CSE-107 | CSE-107", "page": "CS60067: Vlsi System Design"}]